// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
// Date        : Fri Feb 17 12:07:09 2017
// Host        : asiclab05.physik.uni-bonn.de running 64-bit CentOS release 6.8 (Final)
// Command     : write_verilog -force -mode funcsim
//               /faust/user/mvogt/xilinx/projects/axi-stream-fifo-test/axi-stream-fifo-test.runs/axi_vfifo_ctrl_0_synth_1/axi_vfifo_ctrl_0_sim_netlist.v
// Design      : axi_vfifo_ctrl_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k160tfbg676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`default_nettype wire

(* CHECK_LICENSE_TYPE = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{}" *) (* core_generation_info = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{x_ipProduct=Vivado 2015.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_vfifo_ctrl,x_ipVersion=2.0,x_ipCoreRevision=9,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_DRAM_BASE_ADDR=80000000,C_HAS_AXIS_TUSER=0,C_AXIS_TDATA_WIDTH=32,C_AXIS_TUSER_WIDTH=1,C_AXIS_TID_WIDTH=1,C_AXI_BURST_SIZE=512,C_AXI_ADDR_WIDTH=32,C_NUM_CHANNEL=2,C_NUM_PAGE_CH0=8,C_NUM_PAGE_CH1=8,C_NUM_PAGE_CH2=8192,C_NUM_PAGE_CH3=8192,C_NUM_PAGE_CH4=64,C_NUM_PAGE_CH5=64,C_NUM_PAGE_CH6=64,C_NUM_PAGE_CH7=64,C_IMPLEMENTATION_TYPE=1,C_HAS_AXIS_TID=1,C_ENABLE_INTERRUPT=0,C_AR_WEIGHT_CH0=1,C_AR_WEIGHT_CH1=1,C_AR_WEIGHT_CH2=8,C_AR_WEIGHT_CH3=8,C_AR_WEIGHT_CH4=8,C_AR_WEIGHT_CH5=8,C_AR_WEIGHT_CH6=8,C_AR_WEIGHT_CH7=8,C_DEASSERT_TREADY=0,C_S2MM_TXN_TIMEOUT_VAL=64}" *) (* downgradeipidentifiedwarnings = "yes" *)
(* x_core_info = "axi_vfifo_ctrl_v2_0_9,Vivado 2015.4.1" *)
(* NotValidForBitStream *)
module axi_vfifo_ctrl_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [3:0]s_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [3:0]m_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "1" *)
  (* C_AR_WEIGHT_CH1 = "1" *)
  (* C_AR_WEIGHT_CH2 = "8" *)
  (* C_AR_WEIGHT_CH3 = "8" *)
  (* C_AR_WEIGHT_CH4 = "8" *)
  (* C_AR_WEIGHT_CH5 = "8" *)
  (* C_AR_WEIGHT_CH6 = "8" *)
  (* C_AR_WEIGHT_CH7 = "8" *)
  (* C_AXIS_TDATA_WIDTH = "32" *)
  (* C_AXIS_TID_WIDTH = "1" *)
  (* C_AXIS_TUSER_WIDTH = "1" *)
  (* C_AXI_ADDR_WIDTH = "32" *)
  (* C_AXI_BURST_SIZE = "512" *)
  (* C_DEASSERT_TREADY = "0" *)
  (* C_DRAM_BASE_ADDR = "80000000" *)
  (* C_ENABLE_INTERRUPT = "0" *)
  (* C_FAMILY = "kintex7" *)
  (* C_HAS_AXIS_TID = "1" *)
  (* C_HAS_AXIS_TUSER = "0" *)
  (* C_IMPLEMENTATION_TYPE = "1" *)
  (* C_NUM_CHANNEL = "2" *)
  (* C_NUM_PAGE_CH0 = "8" *)
  (* C_NUM_PAGE_CH1 = "8" *)
  (* C_NUM_PAGE_CH2 = "8192" *)
  (* C_NUM_PAGE_CH3 = "8192" *)
  (* C_NUM_PAGE_CH4 = "64" *)
  (* C_NUM_PAGE_CH5 = "64" *)
  (* C_NUM_PAGE_CH6 = "64" *)
  (* C_NUM_PAGE_CH7 = "64" *)
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *)
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* C_AR_WEIGHT_CH0 = "1" *) (* C_AR_WEIGHT_CH1 = "1" *) (* C_AR_WEIGHT_CH2 = "8" *)
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *)
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "32" *)
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *)
(* C_AXI_BURST_SIZE = "512" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "80000000" *)
(* C_ENABLE_INTERRUPT = "0" *) (* C_FAMILY = "kintex7" *) (* C_HAS_AXIS_TID = "1" *)
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *)
(* C_NUM_PAGE_CH0 = "8" *) (* C_NUM_PAGE_CH1 = "8" *) (* C_NUM_PAGE_CH2 = "8192" *)
(* C_NUM_PAGE_CH3 = "8192" *) (* C_NUM_PAGE_CH4 = "64" *) (* C_NUM_PAGE_CH5 = "64" *)
(* C_NUM_PAGE_CH6 = "64" *) (* C_NUM_PAGE_CH7 = "64" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *)
(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_synth inst_vfifo
       (.D({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .Q({m_axis_tlast,m_axis_tid,m_axis_tuser,m_axis_tdest,m_axis_tkeep,m_axis_tdata}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\m_axi_arid[0] ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_axi_awid[0] ({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .m_axi_awready(m_axi_awready),
        .\m_axi_awsize[1] ({\^m_axi_awsize ,\^m_axi_awburst }),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[31] ({m_axi_wdata,m_axi_wlast}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (vfifo_mm2s_channel_empty[0]),
        .\vfifo_mm2s_channel_empty[1] (vfifo_mm2s_channel_empty[1]),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay
   (S,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [26:0]\gstage1.q_dly_reg[0]_2 ;
  input [2:0]Q;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [31:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [26:0]\gstage1.q_dly_reg[0]_2 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[15] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  LUT4 #(
    .INIT(16'h0041))
    \gstage1.q_dly[0]_i_17
       (.I0(\gstage1.q_dly_reg_n_0_[0] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(Q[0]),
        .I3(\gstage1.q_dly_reg_n_0_[1] ),
        .O(\gstage1.q_dly_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h9))
    \gstage1.q_dly[0]_i_5
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(Q[2]),
        .O(\gstage1.q_dly_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9))
    \gstage1.q_dly[0]_i_8
       (.I0(\gstage1.q_dly_reg_n_0_[15] ),
        .I1(Q[1]),
        .O(S));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [10]),
        .Q(\gstage1.q_dly_reg[0]_2 [7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [11]),
        .Q(\gstage1.q_dly_reg[0]_2 [8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [12]),
        .Q(\gstage1.q_dly_reg[0]_2 [9]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[13]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [13]),
        .Q(\gstage1.q_dly_reg[0]_2 [10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[14]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [14]),
        .Q(\gstage1.q_dly_reg[0]_2 [11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[15]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [15]),
        .Q(\gstage1.q_dly_reg_n_0_[15] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[16]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [16]),
        .Q(\gstage1.q_dly_reg[0]_2 [12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[17]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [17]),
        .Q(\gstage1.q_dly_reg[0]_2 [13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[18]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [18]),
        .Q(\gstage1.q_dly_reg[0]_2 [14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[19]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [19]),
        .Q(\gstage1.q_dly_reg[0]_2 [15]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[20]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [20]),
        .Q(\gstage1.q_dly_reg[0]_2 [16]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[21]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [21]),
        .Q(\gstage1.q_dly_reg[0]_2 [17]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[22]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [22]),
        .Q(\gstage1.q_dly_reg[0]_2 [18]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[23]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [23]),
        .Q(\gstage1.q_dly_reg[0]_2 [19]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[24]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [24]),
        .Q(\gstage1.q_dly_reg[0]_2 [20]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[25]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [25]),
        .Q(\gstage1.q_dly_reg[0]_2 [21]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[26]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [26]),
        .Q(\gstage1.q_dly_reg[0]_2 [22]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[27]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [27]),
        .Q(\gstage1.q_dly_reg[0]_2 [23]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[28]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [28]),
        .Q(\gstage1.q_dly_reg[0]_2 [24]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[29]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [29]),
        .Q(\gstage1.q_dly_reg[0]_2 [25]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[30]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [30]),
        .Q(\gstage1.q_dly_reg[0]_2 [26]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[31]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [3]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [4]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [5]),
        .Q(\gstage1.q_dly_reg[0]_2 [2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [6]),
        .Q(\gstage1.q_dly_reg[0]_2 [3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [7]),
        .Q(\gstage1.q_dly_reg[0]_2 [4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [8]),
        .Q(\gstage1.q_dly_reg[0]_2 [5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [9]),
        .Q(\gstage1.q_dly_reg[0]_2 [6]),
        .R(\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay_63
   (\gstage1.q_dly_reg[0] ,
    CO,
    Q,
    \gstage1.q_dly_reg[0]_0 ,
    S,
    \gstage1.q_dly_reg[31]_0 ,
    \gstage1.q_dly_reg[30]_0 ,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [0:0]\gstage1.q_dly_reg[0] ;
  output [0:0]CO;
  output [2:0]Q;
  input [0:0]\gstage1.q_dly_reg[0]_0 ;
  input [0:0]S;
  input [0:0]\gstage1.q_dly_reg[31]_0 ;
  input [26:0]\gstage1.q_dly_reg[30]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [29:0]D;
  input aclk;

  wire [0:0]CO;
  wire [29:0]D;
  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gstage1.q_dly[0]_i_10_n_0 ;
  wire \gstage1.q_dly[0]_i_11_n_0 ;
  wire \gstage1.q_dly[0]_i_12_n_0 ;
  wire \gstage1.q_dly[0]_i_13_n_0 ;
  wire \gstage1.q_dly[0]_i_14_n_0 ;
  wire \gstage1.q_dly[0]_i_15_n_0 ;
  wire \gstage1.q_dly[0]_i_16_n_0 ;
  wire \gstage1.q_dly[0]_i_6_n_0 ;
  wire \gstage1.q_dly[0]_i_9_n_0 ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire \gstage1.q_dly_reg[0]_i_2_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_3_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_1 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_2 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_1 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_2 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_3 ;
  wire [26:0]\gstage1.q_dly_reg[30]_0 ;
  wire [0:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[16] ;
  wire \gstage1.q_dly_reg_n_0_[17] ;
  wire \gstage1.q_dly_reg_n_0_[18] ;
  wire \gstage1.q_dly_reg_n_0_[19] ;
  wire \gstage1.q_dly_reg_n_0_[20] ;
  wire \gstage1.q_dly_reg_n_0_[21] ;
  wire \gstage1.q_dly_reg_n_0_[22] ;
  wire \gstage1.q_dly_reg_n_0_[23] ;
  wire \gstage1.q_dly_reg_n_0_[24] ;
  wire \gstage1.q_dly_reg_n_0_[25] ;
  wire \gstage1.q_dly_reg_n_0_[26] ;
  wire \gstage1.q_dly_reg_n_0_[27] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_10
       (.I0(\gstage1.q_dly_reg_n_0_[25] ),
        .I1(\gstage1.q_dly_reg[30]_0 [21]),
        .I2(\gstage1.q_dly_reg[30]_0 [23]),
        .I3(\gstage1.q_dly_reg_n_0_[27] ),
        .I4(\gstage1.q_dly_reg[30]_0 [22]),
        .I5(\gstage1.q_dly_reg_n_0_[26] ),
        .O(\gstage1.q_dly[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_11
       (.I0(\gstage1.q_dly_reg_n_0_[22] ),
        .I1(\gstage1.q_dly_reg[30]_0 [18]),
        .I2(\gstage1.q_dly_reg[30]_0 [20]),
        .I3(\gstage1.q_dly_reg_n_0_[24] ),
        .I4(\gstage1.q_dly_reg[30]_0 [19]),
        .I5(\gstage1.q_dly_reg_n_0_[23] ),
        .O(\gstage1.q_dly[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_12
       (.I0(\gstage1.q_dly_reg_n_0_[19] ),
        .I1(\gstage1.q_dly_reg[30]_0 [15]),
        .I2(\gstage1.q_dly_reg[30]_0 [17]),
        .I3(\gstage1.q_dly_reg_n_0_[21] ),
        .I4(\gstage1.q_dly_reg[30]_0 [16]),
        .I5(\gstage1.q_dly_reg_n_0_[20] ),
        .O(\gstage1.q_dly[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_13
       (.I0(\gstage1.q_dly_reg_n_0_[16] ),
        .I1(\gstage1.q_dly_reg[30]_0 [12]),
        .I2(\gstage1.q_dly_reg[30]_0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[18] ),
        .I4(\gstage1.q_dly_reg[30]_0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[17] ),
        .O(\gstage1.q_dly[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_14
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\gstage1.q_dly_reg[30]_0 [6]),
        .I2(\gstage1.q_dly_reg[30]_0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\gstage1.q_dly_reg[30]_0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(\gstage1.q_dly[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_15
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\gstage1.q_dly_reg[30]_0 [3]),
        .I2(\gstage1.q_dly_reg[30]_0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\gstage1.q_dly_reg[30]_0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(\gstage1.q_dly[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_16
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\gstage1.q_dly_reg[30]_0 [0]),
        .I2(\gstage1.q_dly_reg[30]_0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\gstage1.q_dly_reg[30]_0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(\gstage1.q_dly[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_6
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\gstage1.q_dly_reg[30]_0 [24]),
        .I2(\gstage1.q_dly_reg[30]_0 [26]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\gstage1.q_dly_reg[30]_0 [25]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009))
    \gstage1.q_dly[0]_i_9
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\gstage1.q_dly_reg[30]_0 [9]),
        .I2(\gstage1.q_dly_reg[30]_0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\gstage1.q_dly_reg[30]_0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly[0]_i_9_n_0 ));
  CARRY4 \gstage1.q_dly_reg[0]_i_2
       (.CI(\gstage1.q_dly_reg[0]_i_4_n_0 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_2_CO_UNCONNECTED [3:2],CO,\gstage1.q_dly_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gstage1.q_dly_reg[31]_0 ,\gstage1.q_dly[0]_i_6_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_3
       (.CI(\gstage1.q_dly_reg[0]_i_7_n_0 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_3_CO_UNCONNECTED [3:2],\gstage1.q_dly_reg[0] ,\gstage1.q_dly_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\gstage1.q_dly[0]_i_9_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_4
       (.CI(1'b0),
        .CO({\gstage1.q_dly_reg[0]_i_4_n_0 ,\gstage1.q_dly_reg[0]_i_4_n_1 ,\gstage1.q_dly_reg[0]_i_4_n_2 ,\gstage1.q_dly_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\gstage1.q_dly[0]_i_10_n_0 ,\gstage1.q_dly[0]_i_11_n_0 ,\gstage1.q_dly[0]_i_12_n_0 ,\gstage1.q_dly[0]_i_13_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_7
       (.CI(1'b0),
        .CO({\gstage1.q_dly_reg[0]_i_7_n_0 ,\gstage1.q_dly_reg[0]_i_7_n_1 ,\gstage1.q_dly_reg[0]_i_7_n_2 ,\gstage1.q_dly_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\gstage1.q_dly[0]_i_14_n_0 ,\gstage1.q_dly[0]_i_15_n_0 ,\gstage1.q_dly[0]_i_16_n_0 ,\gstage1.q_dly_reg[0]_0 }));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[13]
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[14]
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[15]
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[16]
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[16] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[17]
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[17] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[18]
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg_n_0_[18] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[19]
       (.C(aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\gstage1.q_dly_reg_n_0_[19] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[20]
       (.C(aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\gstage1.q_dly_reg_n_0_[20] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[21]
       (.C(aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\gstage1.q_dly_reg_n_0_[21] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[22]
       (.C(aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\gstage1.q_dly_reg_n_0_[22] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[23]
       (.C(aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\gstage1.q_dly_reg_n_0_[23] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[24]
       (.C(aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\gstage1.q_dly_reg_n_0_[24] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[25]
       (.C(aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\gstage1.q_dly_reg_n_0_[25] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[26]
       (.C(aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\gstage1.q_dly_reg_n_0_[26] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[27]
       (.C(aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\gstage1.q_dly_reg_n_0_[27] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[28]
       (.C(aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[29]
       (.C(aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[30]
       (.C(aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[31]
       (.C(aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized1
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[15] );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[15] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[15] ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8))
    \gstage1.q_dly[0]_i_1
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[15] ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized2
   (\gcc0.gc0.count_d1_reg[3] ,
    we_ar_txn,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    E,
    Q,
    bram_rd_en,
    aclk,
    mem_init_done,
    p_2_out_1,
    p_2_out);
  output \gcc0.gc0.count_d1_reg[3] ;
  output we_ar_txn;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output [0:0]E;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input mem_init_done;
  input p_2_out_1;
  input p_2_out;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gnstage1.q_dly_reg[0]_12 ;
  wire mem_init_done;
  wire p_2_out;
  wire p_2_out_1;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2))
    \gcc0.gc0.count_d1[3]_i_1__0
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(p_2_out_1),
        .O(\gcc0.gc0.count_d1_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2))
    \gcc0.gc0.count_d1[3]_i_1__1
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(p_2_out),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_12 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_12 ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_5_i_1
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(mem_init_done),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized3
   (I132,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]I132;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]I132;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I132),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized4
   (Q,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [14:0]Q;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[13]
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[14]
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized6
   (argen_to_tdf_tvalid,
    E,
    Q,
    bram_rd_en,
    aclk,
    p_2_out);
  output argen_to_tdf_tvalid;
  output [0:0]E;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input p_2_out;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_13 ;
  wire p_2_out;

  LUT2 #(
    .INIT(4'h2))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0
       (.I0(argen_to_tdf_tvalid),
        .I1(p_2_out),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_13 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_13 ),
        .Q(argen_to_tdf_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized7
   (argen_to_tdf_payload,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_tdf_payload;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gnstage1.q_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(argen_to_tdf_payload),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized8
   (argen_to_tdf_payload,
    Q,
    D,
    aclk);
  output [12:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [12:0]D;
  input aclk;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [12:0]argen_to_tdf_payload;

  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(argen_to_tdf_payload[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(argen_to_tdf_payload[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(argen_to_tdf_payload[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(argen_to_tdf_payload[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(argen_to_tdf_payload[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(argen_to_tdf_payload[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(argen_to_tdf_payload[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(argen_to_tdf_payload[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(argen_to_tdf_payload[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(argen_to_tdf_payload[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(argen_to_tdf_payload[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(argen_to_tdf_payload[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gstage1.q_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(argen_to_tdf_payload[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized9
   (argen_to_tdf_payload,
    curr_state_reg,
    aclk,
    active_ch_dly_reg_r_2,
    Q);
  output [0:0]argen_to_tdf_payload;
  input [0:0]curr_state_reg;
  input aclk;
  input active_ch_dly_reg_r_2;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire [0:0]argen_to_tdf_payload;
  wire [0:0]curr_state_reg;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *)
  SRL16E #(
    .INIT(16'h0000))
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(curr_state_reg),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(argen_to_tdf_payload),
        .R(Q));
  LUT2 #(
    .INIT(4'h8))
    \gnstage1.q_dly_reg_gate
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_synth" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_synth
   (m_axis_tvalid,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    Q,
    \m_axi_awsize[1] ,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    \m_axi_awid[0] ,
    \m_axi_wdata[31] ,
    \m_axi_arid[0] ,
    s_axis_tready,
    m_axi_bready,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    aclk,
    m_axis_tready,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    vfifo_mm2s_channel_full,
    D,
    m_axi_rdata,
    s_axis_tvalid,
    m_axi_rvalid,
    aresetn);
  output m_axis_tvalid;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output [39:0]Q;
  output [1:0]\m_axi_awsize[1] ;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  output [40:0]\m_axi_awid[0] ;
  output [32:0]\m_axi_wdata[31] ;
  output [40:0]\m_axi_arid[0] ;
  output s_axis_tready;
  output m_axi_bready;
  output m_axi_rready;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  input aclk;
  input m_axis_tready;
  input m_axi_bvalid;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input [1:0]vfifo_mm2s_channel_full;
  input [39:0]D;
  input [31:0]m_axi_rdata;
  input s_axis_tvalid;
  input m_axi_rvalid;
  input aresetn;

  wire [39:0]D;
  wire [39:0]Q;
  wire aclk;
  wire ar_fifo_inst_n_1;
  wire aresetn;
  wire aw_fifo_inst_n_1;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ;
  wire [31:0]m_axi_araddr_i;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire [1:0]\m_axi_awsize[1] ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [32:0]\m_axi_wdata[31] ;
  wire [31:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/prog_full_i ;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire w_fifo_inst_n_1;
  wire [15:1]wr_rst_i;

  axi_vfifo_ctrl_0_fifo_top ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I132({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ));
  axi_vfifo_ctrl_0_fifo_top_0 aw_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] ({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (aw_fifo_inst_n_1),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .prog_full_i(\tid_fifo_inst/prog_full_i ));
  axi_vfifo_ctrl_0_axi_vfifo_top gvfifo_top
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({m_axi_wlast_i,m_axi_wdata_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .I132({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[3] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .\gpfs.prog_full_i_reg (aw_fifo_inst_n_1),
        .\gpfs.prog_full_i_reg_0 (ar_fifo_inst_n_1),
        .\gpr1.dout_i_reg[37] ({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i,\m_axi_awsize[1] }),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tlast(Q),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .p_2_out_0(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .p_2_out_1(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i(\tid_fifo_inst/prog_full_i ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  axi_vfifo_ctrl_0_vfifo_reset_blk rstblk
       (.Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn));
  axi_vfifo_ctrl_0_fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss
   (A,
    \pf_thresh_dly_reg[2]_6 ,
    p_0_out,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CHANNEL_DEPTH,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output [0:0]\pf_thresh_dly_reg[2]_6 ;
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CHANNEL_DEPTH;
  input [12:0]D;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CHANNEL_DEPTH;
  wire [12:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5__1_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire p_0_out;
  wire [0:0]\pf_thresh_dly_reg[0]_4 ;
  wire [0:0]\pf_thresh_dly_reg[1]_5 ;
  wire [0:0]\pf_thresh_dly_reg[2]_6 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[0]_i_1
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[10]_i_1
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[11]_i_1
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[12]_i_1
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[1]_i_1
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[2]_i_1
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[3]_i_1
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[4]_i_1
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[5]_i_1
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[6]_i_1
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[7]_i_1
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[8]_i_1
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[9]_i_1
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.channel_depth_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_10
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hF2))
    \gset.prog_full_i_i_11
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_6 ),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_12
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_13
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_14
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09))
    \gset.prog_full_i_i_15
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_6 ),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_3
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_4
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1))
    \gset.prog_full_i_i_5__1
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_6
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_7
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_8
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_9
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gset.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5__1_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0))
    \pf_thresh_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(\pf_thresh_dly_reg[0]_4 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0))
    \pf_thresh_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_4 ),
        .Q(\pf_thresh_dly_reg[1]_5 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0))
    \pf_thresh_dly_reg[2][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_5 ),
        .Q(\pf_thresh_dly_reg[2]_6 ),
        .R(Q[0]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_47 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_48 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0
   (p_0_out_0,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \pf_thresh_dly_reg[2]_6 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]\pf_thresh_dly_reg[2]_6 ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [12:0]D;

  wire [0:0]A;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_i_3_n_0 ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_1 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2]_6 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8_69 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[0]_i_1
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[10]_i_1
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[11]_i_1
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553))
    \diff_pntr[12]_inv_i_1
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[1]_i_1
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[2]_i_1
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[3]_i_1
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[4]_i_1
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[5]_i_1
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[6]_i_1
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[7]_i_1
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[8]_i_1
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC))
    \diff_pntr[9]_i_1
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1))
    \diff_pntr_reg[12]_inv
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_3
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_4
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04))
    \gclr.prog_full_i_i_5
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\pf_thresh_dly_reg[2]_6 ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_6
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_7
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_8
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09))
    \gclr.prog_full_i_i_9
       (.I0(\pf_thresh_dly_reg[2]_6 ),
        .I1(\diff_pntr_reg_n_0_[0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gclr.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gclr.prog_full_i_reg_i_1_n_1 ),
        .Q(p_0_out_0),
        .R(Q));
  CARRY4 \gclr.prog_full_i_reg_i_1
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],\gclr.prog_full_i_reg_i_1_n_1 ,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_3_n_0 ,\gclr.prog_full_i_i_4_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_5_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_6_n_0 ,\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_70 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_71 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1
   (\pf_thresh_dly_reg[2][4]_0 ,
    \gclr.prog_full_i_reg ,
    A,
    p_0_out,
    CO,
    Q,
    \greg_out.QSPO_reg_r ,
    aclk,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    QSPO,
    \diff_pntr_reg[6]_0 ,
    S,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output \pf_thresh_dly_reg[2][4]_0 ;
  output \gclr.prog_full_i_reg ;
  output [0:0]A;
  output p_0_out;
  output [0:0]CO;
  input [1:0]Q;
  input \greg_out.QSPO_reg_r ;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]QSPO;
  input [2:0]\diff_pntr_reg[6]_0 ;
  input [2:0]S;
  input [6:0]D;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [2:0]S;
  wire aclk;
  wire [6:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire [2:0]\diff_pntr_reg[6]_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \gclr.prog_full_i_i_2_n_0 ;
  wire \gclr.prog_full_i_i_3__0_n_0 ;
  wire \gclr.prog_full_i_i_5__0_n_0 ;
  wire \gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_i_1__0_n_1 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_2 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_3 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \greg_out.QSPO_reg_r ;
  wire \gset.prog_full_i_i_2_n_0 ;
  wire \gset.prog_full_i_i_3__0_n_0 ;
  wire \gset.prog_full_i_i_4__0_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6__0_n_0 ;
  wire \gset.prog_full_i_i_7__0_n_0 ;
  wire \gset.prog_full_i_i_8__0_n_0 ;
  wire \gset.prog_full_i_i_9__0_n_0 ;
  wire \gset.prog_full_i_reg_i_1__0_n_1 ;
  wire \gset.prog_full_i_reg_i_1__0_n_2 ;
  wire \gset.prog_full_i_reg_i_1__0_n_3 ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[2][4]_0 ;
  wire [5:4]\pf_thresh_dly_reg[2]_0 ;
  wire pf_thresh_dly_reg_gate__0_n_0;
  wire pf_thresh_dly_reg_gate__1_n_0;
  wire pf_thresh_dly_reg_gate_n_0;
  wire pf_thresh_dly_reg_r_n_0;
  wire pntr_roll_over;
  wire [6:0]rd_pntr_minus_wr_pntr;
  wire [6:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [6:0]s;
  wire [6:0]wr_minus_rd_dly;
  wire [6:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized10 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[0]_i_1
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[0]),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[1]_i_1
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[1]),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[2]_i_1
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[2]),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[3]_i_1
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[3]),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[4]_i_1
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[4]),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[5]_i_1
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[5]),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[6]_i_1
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[6]),
        .O(\diff_pntr[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h2))
    \gclr.prog_full_i_i_2
       (.I0(\gclr.prog_full_i_reg ),
        .I1(\diff_pntr_reg[6]_0 [2]),
        .O(\gclr.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02))
    \gclr.prog_full_i_i_3__0
       (.I0(\pf_thresh_dly_reg[2]_0 [4]),
        .I1(\diff_pntr_reg[6]_0 [0]),
        .I2(\diff_pntr_reg[6]_0 [1]),
        .I3(\pf_thresh_dly_reg[2]_0 [5]),
        .O(\gclr.prog_full_i_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gclr.prog_full_i_i_5__0
       (.I0(\pf_thresh_dly_reg[2]_0 [4]),
        .I1(\diff_pntr_reg[6]_0 [0]),
        .I2(\pf_thresh_dly_reg[2]_0 [5]),
        .I3(\diff_pntr_reg[6]_0 [1]),
        .O(\gclr.prog_full_i_i_5__0_n_0 ));
  CARRY4 \gclr.prog_full_i_reg_i_1__0
       (.CI(1'b0),
        .CO({CO,\gclr.prog_full_i_reg_i_1__0_n_1 ,\gclr.prog_full_i_reg_i_1__0_n_2 ,\gclr.prog_full_i_reg_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_2_n_0 ,\gclr.prog_full_i_i_3__0_n_0 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED [3:0]),
        .S({S[2],\gclr.prog_full_i_i_5__0_n_0 ,S[1:0]}));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.channel_depth_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h2))
    \gset.prog_full_i_i_2
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\gclr.prog_full_i_reg ),
        .O(\gset.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02))
    \gset.prog_full_i_i_3__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2]_0 [4]),
        .I2(\pf_thresh_dly_reg[2]_0 [5]),
        .I3(\diff_pntr_reg_n_0_[5] ),
        .O(\gset.prog_full_i_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_4__0
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gset.prog_full_i_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_5
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9))
    \gset.prog_full_i_i_6__0
       (.I0(\gclr.prog_full_i_reg ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .O(\gset.prog_full_i_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gset.prog_full_i_i_7__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2]_0 [4]),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .I3(\pf_thresh_dly_reg[2]_0 [5]),
        .O(\gset.prog_full_i_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_8__0
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gset.prog_full_i_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_9__0
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gset.prog_full_i_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gset.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1__0
       (.CI(1'b0),
        .CO({geqOp,\gset.prog_full_i_reg_i_1__0_n_1 ,\gset.prog_full_i_reg_i_1__0_n_2 ,\gset.prog_full_i_reg_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_2_n_0 ,\gset.prog_full_i_i_3__0_n_0 ,\gset.prog_full_i_i_4__0_n_0 ,\gset.prog_full_i_i_5_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_6__0_n_0 ,\gset.prog_full_i_i_7__0_n_0 ,\gset.prog_full_i_i_8__0_n_0 ,\gset.prog_full_i_i_9__0_n_0 }));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *)
  SRL16E #(
    .INIT(16'h0000))
    \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *)
  SRL16E #(
    .INIT(16'h0000))
    \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *)
  SRL16E #(
    .INIT(16'h0000))
    \pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[2][4]
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__1_n_0),
        .Q(\pf_thresh_dly_reg[2]_0 [4]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][5]
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__0_n_0),
        .Q(\pf_thresh_dly_reg[2]_0 [5]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][6]
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gclr.prog_full_i_reg ),
        .R(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *)
  LUT2 #(
    .INIT(4'h8))
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *)
  LUT2 #(
    .INIT(4'h8))
    pf_thresh_dly_reg_gate__0
       (.I0(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__0_n_0));
  LUT2 #(
    .INIT(4'h8))
    pf_thresh_dly_reg_gate__1
       (.I0(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__1_n_0));
  FDRE pf_thresh_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg_r ),
        .Q(pf_thresh_dly_reg_r_n_0),
        .R(Q[0]));
  FDRE pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_r_n_0),
        .Q(\pf_thresh_dly_reg[2][4]_0 ),
        .R(Q[0]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized8 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized6 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2
   (p_0_out_0,
    S,
    \gclr.prog_full_i_reg_0 ,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CO,
    \pf_thresh_dly_reg[2]_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [2:0]S;
  output [2:0]\gclr.prog_full_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CO;
  input [0:0]\pf_thresh_dly_reg[2]_0 ;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [6:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [6:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire [2:0]\gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2]_0 ;
  wire pntr_roll_over;
  wire [6:0]rd_pntr_minus_wr_pntr;
  wire [6:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [6:0]s;
  wire [6:0]wr_minus_rd_dly;
  wire [6:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized16 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[0]_i_1
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[0]),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[1]_i_1
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[1]),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[2]_i_1
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[2]),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[3]_i_1
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[3]),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[4]_i_1
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[4]),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[5]_i_1
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[5]),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[6]_i_1
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[6]),
        .O(\diff_pntr[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [2]),
        .R(Q));
  LUT2 #(
    .INIT(4'h9))
    \gclr.prog_full_i_i_4__0
       (.I0(\gclr.prog_full_i_reg_0 [2]),
        .I1(\pf_thresh_dly_reg[2]_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_6__0
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_7__0
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0))
    \gclr.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(CO),
        .Q(p_0_out_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized14 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized12 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3
   (\gclr.prog_full_i_reg ,
    A,
    p_0_out,
    CO,
    aclk,
    pf_thresh_dly_reg_r_0,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    QSPO,
    \diff_pntr_reg[6]_0 ,
    S,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output \gclr.prog_full_i_reg ;
  output [0:0]A;
  output p_0_out;
  output [0:0]CO;
  input aclk;
  input pf_thresh_dly_reg_r_0;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]QSPO;
  input [2:0]\diff_pntr_reg[6]_0 ;
  input [2:0]S;
  input [6:0]D;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [2:0]S;
  wire aclk;
  wire [6:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire [2:0]\diff_pntr_reg[6]_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \gclr.prog_full_i_i_2__0_n_0 ;
  wire \gclr.prog_full_i_i_3__1_n_0 ;
  wire \gclr.prog_full_i_i_5__1_n_0 ;
  wire \gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_i_1__1_n_1 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_3 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_2__0_n_0 ;
  wire \gset.prog_full_i_i_3__1_n_0 ;
  wire \gset.prog_full_i_i_4__1_n_0 ;
  wire \gset.prog_full_i_i_5__0_n_0 ;
  wire \gset.prog_full_i_i_6__1_n_0 ;
  wire \gset.prog_full_i_i_7__1_n_0 ;
  wire \gset.prog_full_i_i_8__1_n_0 ;
  wire \gset.prog_full_i_i_9__1_n_0 ;
  wire \gset.prog_full_i_reg_i_1__1_n_1 ;
  wire \gset.prog_full_i_reg_i_1__1_n_2 ;
  wire \gset.prog_full_i_reg_i_1__1_n_3 ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire [5:4]\pf_thresh_dly_reg[2]_1 ;
  wire pf_thresh_dly_reg_gate__0_n_0;
  wire pf_thresh_dly_reg_gate__1_n_0;
  wire pf_thresh_dly_reg_gate_n_0;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over;
  wire [6:0]rd_pntr_minus_wr_pntr;
  wire [6:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [6:0]s;
  wire [6:0]wr_minus_rd_dly;
  wire [6:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED ;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized22 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[0]_i_1
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[0]),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[1]_i_1
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[1]),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[2]_i_1
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[2]),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[3]_i_1
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[3]),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[4]_i_1
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[4]),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[5]_i_1
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[5]),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[6]_i_1
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(rd_pntr_roll_over_d2),
        .I2(wr_pntr_roll_over_d2),
        .I3(wr_minus_rd_dly[6]),
        .O(\diff_pntr[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h2))
    \gclr.prog_full_i_i_2__0
       (.I0(\gclr.prog_full_i_reg ),
        .I1(\diff_pntr_reg[6]_0 [2]),
        .O(\gclr.prog_full_i_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02))
    \gclr.prog_full_i_i_3__1
       (.I0(\pf_thresh_dly_reg[2]_1 [4]),
        .I1(\diff_pntr_reg[6]_0 [0]),
        .I2(\diff_pntr_reg[6]_0 [1]),
        .I3(\pf_thresh_dly_reg[2]_1 [5]),
        .O(\gclr.prog_full_i_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gclr.prog_full_i_i_5__1
       (.I0(\pf_thresh_dly_reg[2]_1 [4]),
        .I1(\diff_pntr_reg[6]_0 [0]),
        .I2(\pf_thresh_dly_reg[2]_1 [5]),
        .I3(\diff_pntr_reg[6]_0 [1]),
        .O(\gclr.prog_full_i_i_5__1_n_0 ));
  CARRY4 \gclr.prog_full_i_reg_i_1__1
       (.CI(1'b0),
        .CO({CO,\gclr.prog_full_i_reg_i_1__1_n_1 ,\gclr.prog_full_i_reg_i_1__1_n_2 ,\gclr.prog_full_i_reg_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_2__0_n_0 ,\gclr.prog_full_i_i_3__1_n_0 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED [3:0]),
        .S({S[2],\gclr.prog_full_i_i_5__1_n_0 ,S[1:0]}));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.channel_depth_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h2))
    \gset.prog_full_i_i_2__0
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\gclr.prog_full_i_reg ),
        .O(\gset.prog_full_i_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02))
    \gset.prog_full_i_i_3__1
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2]_1 [4]),
        .I2(\pf_thresh_dly_reg[2]_1 [5]),
        .I3(\diff_pntr_reg_n_0_[5] ),
        .O(\gset.prog_full_i_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_4__1
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gset.prog_full_i_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hE))
    \gset.prog_full_i_i_5__0
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gset.prog_full_i_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9))
    \gset.prog_full_i_i_6__1
       (.I0(\gclr.prog_full_i_reg ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .O(\gset.prog_full_i_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gset.prog_full_i_i_7__1
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2]_1 [4]),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .I3(\pf_thresh_dly_reg[2]_1 [5]),
        .O(\gset.prog_full_i_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_8__1
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gset.prog_full_i_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1))
    \gset.prog_full_i_i_9__1
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gset.prog_full_i_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gset.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1__1
       (.CI(1'b0),
        .CO({geqOp,\gset.prog_full_i_reg_i_1__1_n_1 ,\gset.prog_full_i_reg_i_1__1_n_2 ,\gset.prog_full_i_reg_i_1__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_2__0_n_0 ,\gset.prog_full_i_i_3__1_n_0 ,\gset.prog_full_i_i_4__1_n_0 ,\gset.prog_full_i_i_5__0_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_6__1_n_0 ,\gset.prog_full_i_i_7__1_n_0 ,\gset.prog_full_i_i_8__1_n_0 ,\gset.prog_full_i_i_9__1_n_0 }));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *)
  SRL16E #(
    .INIT(16'h0000))
    \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *)
  SRL16E #(
    .INIT(16'h0000))
    \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *)
  SRL16E #(
    .INIT(16'h0000))
    \pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][6]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[2][4]
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__1_n_0),
        .Q(\pf_thresh_dly_reg[2]_1 [4]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][5]
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__0_n_0),
        .Q(\pf_thresh_dly_reg[2]_1 [5]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][6]
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gclr.prog_full_i_reg ),
        .R(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *)
  LUT2 #(
    .INIT(4'h8))
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][6]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *)
  LUT2 #(
    .INIT(4'h8))
    pf_thresh_dly_reg_gate__0
       (.I0(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__0_n_0));
  LUT2 #(
    .INIT(4'h8))
    pf_thresh_dly_reg_gate__1
       (.I0(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__1_n_0));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized20 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized18 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *)
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4
   (p_0_out_0,
    S,
    \gclr.prog_full_i_reg_0 ,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CO,
    \pf_thresh_dly_reg[2]_1 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [2:0]S;
  output [2:0]\gclr.prog_full_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CO;
  input [0:0]\pf_thresh_dly_reg[2]_1 ;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [6:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [6:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire [2:0]\gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2]_1 ;
  wire pntr_roll_over;
  wire [6:0]rd_pntr_minus_wr_pntr;
  wire [6:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [6:0]s;
  wire [6:0]wr_minus_rd_dly;
  wire [6:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;

  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized28 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[0]_i_1
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[0]),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[1]_i_1
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[1]),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[2]_i_1
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[2]),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[3]_i_1
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[3]),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[4]_i_1
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[4]),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[5]_i_1
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[5]),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28))
    \diff_pntr[6]_i_1
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(rd_pntr_roll_over_d2_reg_n_0),
        .I2(wr_pntr_roll_over_d2_reg_n_0),
        .I3(wr_minus_rd_dly[6]),
        .O(\diff_pntr[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \diff_pntr_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [2]),
        .R(Q));
  LUT2 #(
    .INIT(4'h9))
    \gclr.prog_full_i_i_4__1
       (.I0(\gclr.prog_full_i_reg_0 [2]),
        .I1(\pf_thresh_dly_reg[2]_1 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_6__1
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1))
    \gclr.prog_full_i_i_7__1
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0))
    \gclr.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(CO),
        .Q(p_0_out_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.rd_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_pf_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \gin_reg.wr_pntr_roll_over_dly_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized26 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized24 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \wr_minus_rd_dly_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *)
module axi_vfifo_ctrl_0_axi_vfifo_top
   (m_axis_tlast,
    I132,
    m_axi_arvalid_i,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    m_axis_tvalid,
    prog_full_i,
    s_axis_tready,
    m_axi_bready,
    m_axi_rready,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpr1.dout_i_reg[37] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    Q,
    aclk,
    \gpfs.prog_full_i_reg ,
    m_axis_tready,
    \gpfs.prog_full_i_reg_0 ,
    m_axi_bvalid,
    s_axis_tvalid,
    m_axi_rvalid,
    p_2_out,
    p_2_out_0,
    p_2_out_1,
    vfifo_mm2s_channel_full,
    D,
    m_axi_rdata);
  output [39:0]m_axis_tlast;
  output [40:0]I132;
  output m_axi_arvalid_i;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output m_axis_tvalid;
  output prog_full_i;
  output s_axis_tready;
  output m_axi_bready;
  output m_axi_rready;
  output [0:0]E;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [42:0]\gpr1.dout_i_reg[37] ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  input [1:0]Q;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input m_axis_tready;
  input \gpfs.prog_full_i_reg_0 ;
  input m_axi_bvalid;
  input s_axis_tvalid;
  input m_axi_rvalid;
  input p_2_out;
  input p_2_out_0;
  input p_2_out_1;
  input [1:0]vfifo_mm2s_channel_full;
  input [39:0]D;
  input [31:0]m_axi_rdata;

  wire [39:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [40:0]I132;
  wire [1:0]Q;
  wire accept_data;
  wire aclk;
  wire \active_ch_dly_reg[4]_11 ;
  wire \active_ch_dly_reg[4]_2 ;
  wire \active_ch_dly_reg[4]_3 ;
  wire addr_ready;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire \ar_txn_inst/mem_init_done ;
  wire \ar_txn_inst/we_ar_txn ;
  wire argen_inst_n_40;
  wire argen_inst_n_41;
  wire argen_inst_n_42;
  wire argen_inst_n_5;
  wire [1:1]argen_to_mcpf_payload;
  wire argen_to_mctf_tvalid;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire aw_addr_r;
  wire awgen_inst_n_15;
  wire awgen_inst_n_34;
  wire awgen_inst_n_38;
  wire awgen_inst_n_41;
  wire [13:0]awgen_to_mcpf_payload;
  wire [15:2]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire curr_state;
  wire empty_fwft_i;
  wire empty_fwft_i_7;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_8 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [42:0]\gpr1.dout_i_reg[37] ;
  wire gs2mm_n_35;
  wire gs2mm_n_42;
  wire gs2mm_n_43;
  wire gs2mm_n_44;
  wire gs2mm_n_45;
  wire m_axi_arvalid_i;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mcdf_inst_n_5;
  wire mcdf_inst_n_7;
  wire mcdf_inst_n_77;
  wire mcdf_inst_n_78;
  wire mcdf_inst_n_8;
  wire [66:1]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire \mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire \mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1_5 ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out_3 ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out_4 ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_1 ;
  wire \mcf_inst/sdp_rd_addr_in_i ;
  wire mcpf_inst_n_2;
  wire mctf_inst_n_0;
  wire mctf_inst_n_1;
  wire mctf_inst_n_2;
  wire mctf_inst_n_4;
  wire [15:1]mctf_to_argen_payload;
  wire mem_init_done;
  wire mm2s_inst_n_2;
  wire mm2s_inst_n_3;
  wire mm2s_inst_n_4;
  wire mm2s_inst_n_5;
  wire mm2s_inst_n_50;
  wire mm2s_inst_n_7;
  wire mm2s_inst_n_9;
  wire p_2_out;
  wire p_2_out_0;
  wire p_2_out_1;
  wire prog_full_i;
  wire prog_full_i_0;
  wire prog_full_i_6;
  wire [7:1]s2mm_to_awgen_payload;
  wire [32:0]s2mm_to_mcdf_payload;
  wire [40:33]s_axis_payload_wr_out_i;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [12:6]tdest_fifo_dout;
  wire tdest_fifo_inst_n_17;
  wire tdest_fifo_inst_n_18;
  wire tdest_fifo_inst_n_19;
  wire tdest_fifo_inst_n_20;
  wire tdest_fifo_inst_n_21;
  wire tdest_fifo_inst_n_22;
  wire tdest_fifo_inst_n_23;
  wire [0:0]tid_fifo_dout;
  wire tid_fifo_inst_n_4;
  wire valid_pkt_r;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire \wdata_rslice2/areset_d1 ;

  axi_vfifo_ctrl_0_vfifo_ar_top argen_inst
       (.E(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I132(I132[39:8]),
        .PAYLOAD_FROM_MTF(I132[40]),
        .Q(Q[0]),
        .aclk(aclk),
        .areset_d1(\mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i_7),
        .\gfwd_mode.m_valid_i_reg (argen_inst_n_5),
        .\gfwd_mode.m_valid_i_reg_0 (argen_inst_n_41),
        .\gfwd_mode.m_valid_i_reg_1 (argen_inst_n_42),
        .\gfwd_mode.storage_data1_reg[0] (argen_inst_n_40),
        .\gfwd_rev.state_reg[0] (s_axis_tvalid_arb_i),
        .\gnstage1.q_dly_reg[1][0] (m_axi_arvalid_i),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (argen_to_mcpf_payload),
        .\gstage1.q_dly_reg[14] ({mctf_to_argen_payload[15],I132[7:0],mctf_to_argen_payload[6:1]}),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i(prog_full_i_0),
        .prog_full_i_0(prog_full_i_6),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ),
        .we_bcnt(tid_fifo_inst_n_4));
  axi_vfifo_ctrl_0_vfifo_awgen awgen_inst
       (.D({awgen_to_mctf_payload,awgen_inst_n_15,awgen_to_mcpf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_1 ),
        .Q(Q[1]),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .areset_d1(\wdata_rslice2/areset_d1 ),
        .areset_d1_0(\mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1_5 ),
        .areset_d1_1(\mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .\aw_addr_r_reg[31]_0 (awgen_inst_n_38),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (E),
        .\gcc0.gc0.count_d1_reg[5] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .\gfwd_mode.m_valid_i_reg (awgen_inst_n_41),
        .\gfwd_mode.m_valid_i_reg_0 (mcdf_inst_n_8),
        .\gfwd_mode.m_valid_i_reg_1 (gs2mm_n_35),
        .\gfwd_mode.m_valid_i_reg_2 (aw_addr_r),
        .\gfwd_mode.m_valid_i_reg_3 (mcdf_inst_n_7),
        .\gfwd_mode.m_valid_i_reg_4 (valid_pkt_r),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .\gfwd_mode.storage_data1_reg[0]_0 (gs2mm_n_43),
        .\gfwd_mode.storage_data1_reg[13] (awgen_to_mcpf_payload[13:1]),
        .\gfwd_mode.storage_data1_reg[4] (awgen_inst_n_34),
        .\gfwd_mode.storage_data1_reg[5] (gs2mm_n_44),
        .\gfwd_mode.storage_data1_reg[66] ({mcdf_to_awgen_payload[66],mcdf_to_awgen_payload[64:1]}),
        .\gfwd_mode.storage_data1_reg[7] ({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_2_out_2(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_8 ),
        .\wr_rst_reg_reg[15] (gs2mm_n_42));
  axi_vfifo_ctrl_0_flag_gen flag_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mcdf_inst_n_5),
        .\active_ch_dly_reg[4][0]_0 (mcpf_inst_n_2),
        .\active_ch_dly_reg[4][0]_1 (mctf_inst_n_4),
        .\active_ch_dly_reg[4]_11 (\active_ch_dly_reg[4]_11 ),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .p_0_out(\mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_1(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_2(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_3(\mcf_inst/mcf_dfl_wr_inst/p_0_out_4 ),
        .p_0_out_4(\mcf_inst/mcf_dfl_rd_inst/p_0_out_3 ),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  axi_vfifo_ctrl_0_vfifo_arbiter garb
       (.Q(m_axis_tlast[36]),
        .Q_reg(\vfifo_mm2s_channel_empty[1] ),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_2),
        .\gfwd_mode.storage_data1_reg[40] (mm2s_inst_n_3),
        .\gfwd_rev.state_reg[0] (s_axis_tvalid_arb_i),
        .\gpfs.prog_full_i_reg (argen_inst_n_5),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done(mem_init_done),
        .prog_full_i(prog_full_i_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .\wr_rst_reg_reg[1] (Q[0]));
  axi_vfifo_ctrl_0_vfifo_s2mm gs2mm
       (.D(awgen_to_mcpf_payload[2:1]),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .\aw_addr_r_reg[31] (gs2mm_n_35),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\burst_count_reg[6] (awgen_inst_n_38),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_45),
        .\gfwd_mode.storage_data1_reg[32] (s2mm_to_mcdf_payload),
        .\gfwd_mode.storage_data1_reg[65] (mcdf_to_awgen_payload[65]),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[2] (awgen_inst_n_34),
        .\s_axis_tid[0] (D),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .\tdest_r_reg[0] (gs2mm_n_43),
        .tstart_reg_0(gs2mm_n_42),
        .\tuser_r_reg[0] ({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\tuser_r_reg[0]_0 (gs2mm_n_44));
  axi_vfifo_ctrl_0_multi_channel_fifo mcdf_inst
       (.D(s2mm_to_mcdf_payload),
        .DIN(awgen_to_mcpf_payload[0]),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q),
        .Q_reg(mcdf_inst_n_5),
        .Q_reg_0(mcdf_inst_n_77),
        .Q_reg_1(mcdf_inst_n_78),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_11 (\active_ch_dly_reg[4]_11 ),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(mcdf_to_awgen_payload),
        .areset_d1(\mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_1(\wdata_rslice2/areset_d1 ),
        .\aw_addr_r_reg[31] (aw_addr_r),
        .\aw_id_r_reg[0] (mcdf_inst_n_8),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_45),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_inst_n_50),
        .\gfwd_mode.m_valid_i_reg_1 (gs2mm_n_35),
        .\gfwd_mode.storage_data1_reg[1] (mcdf_inst_n_7),
        .\gfwd_mode.storage_data1_reg[36] (mm2s_inst_n_9),
        .\gfwd_mode.storage_data1_reg[6] (s2mm_to_awgen_payload[6]),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .p_0_out(\mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_dfl_rd_inst/p_0_out ),
        .\packet_cnt_reg[5] (valid_pkt_r),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .vfifo_idle(vfifo_idle));
  axi_vfifo_ctrl_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D(awgen_to_mcpf_payload),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .Q(Q),
        .Q_reg(mcpf_inst_n_2),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .active_ch_dly_reg_r_2(mctf_inst_n_1),
        .active_ch_dly_reg_r_3(mctf_inst_n_2),
        .areset_d1(\mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(argen_to_mcpf_payload),
        .\goreg_dm.dout_i_reg[0] (argen_inst_n_40),
        .\gpfs.prog_full_i_reg (argen_inst_n_42),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .pf_thresh_dly_reg_r_0(mctf_inst_n_0),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ),
        .valid_pkt_r_reg(awgen_inst_n_41),
        .valid_pkt_r_reg_0(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ));
  axi_vfifo_ctrl_0_mcf_txn_top mctf_inst
       (.D({awgen_to_mctf_payload,awgen_inst_n_15,awgen_to_mcpf_payload[0]}),
        .E(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I132({I132[40],I132[7:0]}),
        .Q(Q),
        .Q_reg(mctf_inst_n_4),
        .Q_reg_0(argen_inst_n_41),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_2),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .active_ch_dly_reg_r_3(mctf_inst_n_1),
        .areset_d1(\mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1_5 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (m_axi_arvalid_i),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.areset_d1_reg (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_1 ),
        .\gpr1.dout_i_reg[19] ({mctf_to_argen_payload[15],mctf_to_argen_payload[6:1]}),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out_4 ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out_3 ),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .p_2_out_1(p_2_out_1),
        .\pf_thresh_dly_reg[2][4] (mctf_inst_n_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ));
  axi_vfifo_ctrl_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[40:39],s_axis_payload_wr_out_i[35:33]}),
        .Q(Q[1]),
        .Q_reg(mm2s_inst_n_2),
        .Q_reg_0(mm2s_inst_n_3),
        .accept_data(accept_data),
        .aclk(aclk),
        .areset_d1(\mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .curr_state(curr_state),
        .curr_state_reg_0(mm2s_inst_n_7),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_50),
        .\gfwd_mode.storage_data1_reg[0] (mm2s_inst_n_9),
        .\gfwd_mode.storage_data1_reg[40] (mm2s_inst_n_4),
        .\gfwd_mode.storage_data1_reg[40]_0 (mm2s_inst_n_5),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_19),
        .\goreg_bm.dout_i_reg[10]_0 (tdest_fifo_inst_n_21),
        .\goreg_bm.dout_i_reg[11] (tdest_fifo_inst_n_20),
        .\goreg_bm.dout_i_reg[12] ({tdest_fifo_dout[12:10],tdest_fifo_dout[8:6],s_axis_payload_wr_out_i[38:36]}),
        .\goreg_bm.dout_i_reg[6] (tdest_fifo_inst_n_17),
        .\goreg_bm.dout_i_reg[7] (tdest_fifo_inst_n_23),
        .\goreg_bm.dout_i_reg[9] (tdest_fifo_inst_n_22),
        .\goreg_bm.dout_i_reg[9]_0 (tdest_fifo_inst_n_18),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(mem_init_done),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  axi_vfifo_ctrl_0_fifo_top__parameterized2 tdest_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .Q(Q[1]),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(tdest_fifo_inst_n_17),
        .curr_state_reg_0(mm2s_inst_n_4),
        .curr_state_reg_1(mm2s_inst_n_5),
        .curr_state_reg_2(mm2s_inst_n_7),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.storage_data1_reg[40] (tdest_fifo_inst_n_20),
        .\gfwd_mode.storage_data1_reg[40]_0 (tdest_fifo_inst_n_22),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i(prog_full_i_6),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (tdest_fifo_inst_n_23),
        .\tlen_cntr_reg_reg[3] (tdest_fifo_inst_n_18),
        .\tlen_cntr_reg_reg[4] (tdest_fifo_inst_n_19),
        .\tlen_cntr_reg_reg[6] ({tdest_fifo_dout[12:10],tdest_fifo_dout[8:6]}),
        .\tlen_cntr_reg_reg[6]_0 (tdest_fifo_inst_n_21));
  axi_vfifo_ctrl_0_fifo_top__parameterized3 tid_fifo_inst
       (.D({awgen_to_mcpf_payload[2],awgen_to_mcpf_payload[0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .Q(Q[1]),
        .Q_reg(tid_fifo_inst_n_4),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i_7),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_8 ),
        .prog_full_i(prog_full_i),
        .tid_fifo_dout(tid_fifo_dout));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized4 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (mcdf_inst_n_77),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (mcdf_inst_n_78),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice
   (Q_reg,
    ADDRC,
    Q,
    mux4_out,
    we_gcnt,
    ADDRD,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \wr_rst_reg_reg[1] ,
    aclk,
    \gpfs.prog_full_i_reg ,
    s_axis_tvalid_arb_rs_in,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    mem_init_done_reg,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg_0,
    Q_reg_1,
    \vfifo_mm2s_channel_full_reg_reg[1]_0 ,
    reset_addr,
    \ch_mask_reg[0]_0 ,
    p_2_in,
    ch_mask_mm2s);
  output Q_reg;
  output [0:0]ADDRC;
  output [0:0]Q;
  output [0:0]mux4_out;
  output we_gcnt;
  output [0:0]ADDRD;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input s_axis_tvalid_arb_rs_in;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input mem_init_done_reg;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg_0;
  input Q_reg_1;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1]_0 ;
  input reset_addr;
  input \ch_mask_reg[0]_0 ;
  input p_2_in;
  input [0:0]ch_mask_mm2s;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire \FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire areset_d1;
  wire ch_mask0;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire load_s1;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire prog_full_i;
  wire [1:1]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [1:0]storage_data2;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1]_0 ;
  wire we_gcnt;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT6 #(
    .INIT(64'h4474447444744444))
    \FSM_onehot_gfwd_rev.state[0]_i_1
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(load_s1_from_s2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I4(prog_full_i),
        .I5(\gpfs.prog_full_i_reg_0 ),
        .O(\FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000222A))
    \FSM_onehot_gfwd_rev.state[1]_i_1
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(prog_full_i),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88))
    \FSM_onehot_gfwd_rev.state[2]_i_1
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(load_s1_from_s2),
        .I4(prog_full_i),
        .I5(\gpfs.prog_full_i_reg_0 ),
        .O(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F5E5F444))
    \FSM_onehot_gfwd_rev.state[3]_i_1
       (.I0(\gpfs.prog_full_i_reg ),
        .I1(load_s1_from_s2),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I5(areset_d1),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44400000))
    \FSM_onehot_gfwd_rev.state[3]_i_2
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(prog_full_i),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* KEEP = "yes" *)
  FDRE #(
    .INIT(1'b1))
    \FSM_onehot_gfwd_rev.state_reg[0]
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[1] ));
  (* KEEP = "yes" *)
  FDSE #(
    .INIT(1'b0))
    \FSM_onehot_gfwd_rev.state_reg[1]
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  (* KEEP = "yes" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_gfwd_rev.state_reg[2]
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[1] ));
  (* KEEP = "yes" *)
  FDRE #(
    .INIT(1'b0))
    \FSM_onehot_gfwd_rev.state_reg[3]
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(load_s1_from_s2),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *)
  LUT5 #(
    .INIT(32'h00080000))
    Q_i_2
       (.I0(ADDRC),
        .I1(reg_slice_payload_out),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(prog_full_i),
        .I4(Q),
        .O(mux4_out));
  (* SOFT_HLUTNM = "soft_lutpair39" *)
  LUT5 #(
    .INIT(32'h00040000))
    Q_i_2__1
       (.I0(ADDRC),
        .I1(reg_slice_payload_out),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(prog_full_i),
        .I4(Q),
        .O(Q_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *)
  LUT3 #(
    .INIT(8'hB8))
    \ch_mask[0]_i_1
       (.I0(p_2_in),
        .I1(ch_mask0),
        .I2(\ch_mask_reg[0]_0 ),
        .O(\ch_mask_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *)
  LUT3 #(
    .INIT(8'hB8))
    \ch_mask[1]_i_1
       (.I0(\ch_mask_reg[0]_0 ),
        .I1(ch_mask0),
        .I2(p_2_in),
        .O(\ch_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAA030303FF))
    \ch_mask[1]_i_2
       (.I0(s_axis_tready_arb_rs_in),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(Q_reg_0),
        .I3(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I4(Q_reg_1),
        .I5(s_axis_tvalid_arb_rs_in),
        .O(ch_mask0));
  FDRE #(
    .INIT(1'b1))
    \gfwd_rev.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_rst_reg_reg[1] ),
        .Q(areset_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF3FFFFFFF2222))
    \gfwd_rev.s_ready_i_i_1
       (.I0(load_s1_from_s2),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(areset_d1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_rev.s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(\wr_rst_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hD0D0D072))
    \gfwd_rev.state[0]_i_1
       (.I0(Q),
        .I1(\gfwd_rev.state_reg_n_0_[1] ),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(prog_full_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h57AA5702))
    \gfwd_rev.state[1]_i_1
       (.I0(Q),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_rev.state_reg[0]
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(Q),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0))
    \gfwd_rev.state_reg[1]
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800))
    \gfwd_rev.storage_data1[0]_i_1
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(load_s1),
        .I4(ADDRC),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000))
    \gfwd_rev.storage_data1[1]_i_1
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(s_axis_tready_arb_rs_in),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(load_s1),
        .I5(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0FFC0C0C0E0))
    \gfwd_rev.storage_data1[1]_i_2
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(prog_full_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(load_s1_from_s2),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0))
    \gfwd_rev.storage_data1_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(ADDRC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_rev.storage_data1_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010FFFF00100000))
    \gfwd_rev.storage_data2[0]_i_1
       (.I0(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I1(Q_reg_0),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .I4(reg_slice_payload_in),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *)
  LUT2 #(
    .INIT(4'h8))
    \gfwd_rev.storage_data2[0]_i_2
       (.I0(s_axis_tready_arb_rs_in),
        .I1(s_axis_tvalid_arb_rs_in),
        .O(reg_slice_payload_in));
  (* SOFT_HLUTNM = "soft_lutpair41" *)
  LUT3 #(
    .INIT(8'hF8))
    \gfwd_rev.storage_data2[1]_i_1
       (.I0(s_axis_tready_arb_rs_in),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_rev.storage_data2_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_rev.storage_data2_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h555D))
    ram_reg_0_1_0_3_i_1
       (.I0(mem_init_done_reg),
        .I1(Q),
        .I2(prog_full_i),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .O(we_gcnt));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_3_i_6
       (.I0(ADDRC),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(ADDRD));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized0
   (p_0_out,
    E,
    SR,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[32]_1 ,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    \tid_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \end_of_txn_reg[1] ,
    \end_of_txn_reg[0] ,
    \tstart_reg_reg[1] ,
    \tstart_reg_reg[0] ,
    aclk,
    Q,
    s_axis_tready_i,
    \wr_rst_reg_reg[15] ,
    areset_d1,
    s_axis_tvalid,
    areset_d1_0,
    tid_r,
    tstart_reg,
    payload_s2mm_awg1,
    \arb_granularity_reg[5] ,
    p_0_in,
    end_of_txn1,
    \s_axis_tid[0] );
  output p_0_out;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  output [8:0]D;
  output [32:0]\gfwd_mode.storage_data1_reg[32]_1 ;
  output [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  output \tid_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  output \end_of_txn_reg[1] ;
  output \end_of_txn_reg[0] ;
  output \tstart_reg_reg[1] ;
  output \tstart_reg_reg[0] ;
  input aclk;
  input [0:0]Q;
  input s_axis_tready_i;
  input [0:0]\wr_rst_reg_reg[15] ;
  input areset_d1;
  input s_axis_tvalid;
  input areset_d1_0;
  input tid_r;
  input [1:0]tstart_reg;
  input [0:0]payload_s2mm_awg1;
  input \arb_granularity_reg[5] ;
  input p_0_in;
  input end_of_txn1;
  input [39:0]\s_axis_tid[0] ;

  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \arb_granularity_reg[5] ;
  wire areset_d1;
  wire areset_d1_0;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \end_of_txn_reg[1] ;
  wire \gfwd_mode.m_valid_i_i_1_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]payload_s2mm_awg1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire tid_r;
  wire \tid_r_reg[0] ;
  wire [1:0]tstart_reg;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  (* SOFT_HLUTNM = "soft_lutpair43" *)
  LUT3 #(
    .INIT(8'hEA))
    \arb_granularity[6]_i_1
       (.I0(\wr_rst_reg_reg[15] ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *)
  LUT3 #(
    .INIT(8'h04))
    \arb_granularity[6]_i_2
       (.I0(Q),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair43" *)
  LUT5 #(
    .INIT(32'h00000CEE))
    \end_of_txn[0]_i_1
       (.I0(payload_s2mm_awg1),
        .I1(end_of_txn1),
        .I2(p_0_out),
        .I3(s_axis_tready_i),
        .I4(\wr_rst_reg_reg[15] ),
        .O(\end_of_txn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *)
  LUT4 #(
    .INIT(16'h8F88))
    \end_of_txn[1]_i_1
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(\arb_granularity_reg[5] ),
        .I3(p_0_in),
        .O(\end_of_txn_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *)
  LUT4 #(
    .INIT(16'h00CE))
    \gfwd_mode.m_valid_i_i_1
       (.I0(p_0_out),
        .I1(s_axis_tvalid),
        .I2(s_axis_tready_i),
        .I3(areset_d1_0),
        .O(\gfwd_mode.m_valid_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *)
  LUT4 #(
    .INIT(16'h00EA))
    \gfwd_mode.m_valid_i_i_1__6
       (.I0(payload_s2mm_awg1),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(areset_d1_0),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *)
  LUT3 #(
    .INIT(8'h08))
    \gfwd_mode.m_valid_i_i_1__7
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1_n_0 ),
        .Q(p_0_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *)
  LUT3 #(
    .INIT(8'h08))
    \gfwd_mode.storage_data1[32]_i_1
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[32]_0 ));
  LUT4 #(
    .INIT(16'h00A2))
    \gfwd_mode.storage_data1[39]_i_1
       (.I0(s_axis_tvalid),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(areset_d1_0),
        .O(p_0_out_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *)
  LUT3 #(
    .INIT(8'hB8))
    \gfwd_mode.storage_data1[7]_i_1
       (.I0(tstart_reg[1]),
        .I1(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .I2(tstart_reg[0]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *)
  LUT4 #(
    .INIT(16'h00F8))
    \gfwd_mode.storage_data1[9]_i_1__0
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(payload_s2mm_awg1),
        .I3(areset_d1_0),
        .O(\gfwd_mode.storage_data1_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *)
  LUT2 #(
    .INIT(4'h6))
    \gfwd_mode.storage_data1[9]_i_2
       (.I0(tid_r),
        .I1(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .O(D[8]));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [0]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [10]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [11]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [12]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [13]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [14]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [15]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [16]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [17]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [18]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [19]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [1]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [20]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [21]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [22]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [23]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [24]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [25]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [26]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [27]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [28]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [29]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [2]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [30]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [31]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [32]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[33]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [33]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[34]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [34]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[35]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [35]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[36]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [36]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[37]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [37]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[38]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [38]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[39]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [39]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [3]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [4]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [5]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [6]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [7]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [8]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [9]),
        .Q(\gfwd_mode.storage_data1_reg[32]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *)
  LUT4 #(
    .INIT(16'hBF80))
    \tid_r[0]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(tid_r),
        .O(\tid_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080))
    \tstart_reg[0]_i_1
       (.I0(D[6]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .I4(tstart_reg[0]),
        .O(\tstart_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000))
    \tstart_reg[1]_i_1
       (.I0(D[6]),
        .I1(\gfwd_mode.storage_data1_reg[32]_1 [0]),
        .I2(s_axis_tready_i),
        .I3(p_0_out),
        .I4(tstart_reg[1]),
        .O(\tstart_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized1
   (areset_d1,
    E,
    s_axis_tready,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    Q,
    aclk,
    \end_of_txn_reg[0] ,
    s_axis_tready_i,
    p_0_out,
    \gfwd_mode.m_valid_i_reg_1 ,
    D);
  output areset_d1;
  output [0:0]E;
  output s_axis_tready;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  input [0:0]Q;
  input aclk;
  input \end_of_txn_reg[0] ;
  input s_axis_tready_i;
  input p_0_out;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire \end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire p_0_out;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1))
    \gfwd_mode.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.m_valid_i_i_1__4
       (.I0(valid_s2mm_awg2),
        .I1(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\end_of_txn_reg[0] ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *)
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[9]_i_1
       (.I0(valid_s2mm_awg2),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *)
  LUT3 #(
    .INIT(8'h45))
    s_axis_tready_INST_0
       (.I0(areset_d1),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized10
   (bram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D);
  output bram_rd_en;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [6:0]sdpo_int;
  input [0:0]D;

  wire [0:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire aclk;
  wire bram_rd_en;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_rd_en),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized11
   (\gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \gfwd_mode.storage_data1_reg[12]_0 ,
    Q,
    aclk,
    valid_pkt_r_reg,
    ram_init_done_i,
    valid_pkt_r_reg_0,
    tstart_reg);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [13:0]\gfwd_mode.storage_data1_reg[12]_0 ;
  input [0:0]Q;
  input aclk;
  input valid_pkt_r_reg;
  input ram_init_done_i;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [13:0]\gfwd_mode.storage_data1_reg[12]_0 ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int;

  FDRE #(
    .INIT(1'b1))
    \gfwd_mode.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.m_valid_i_reg_0 ));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[19]_i_1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[0]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[10]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[11]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[12]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[13]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[1]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[2]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[3]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[4]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[5]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[6]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[7]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[8]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[9]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_5_i_1__3
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized12
   (bram_wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    Q);
  output bram_wr_en;
  output [19:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [6:0]sdpo_int;
  input [12:0]Q;

  wire [19:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [12:0]Q;
  wire aclk;
  wire bram_wr_en;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(E),
        .D(Q[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(E),
        .D(Q[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(E),
        .D(Q[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(E),
        .D(Q[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized13
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \gfwd_mode.areset_d1_reg ,
    \gpfs.prog_full_i_reg ,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input \gfwd_mode.areset_d1_reg ;
  input \gpfs.prog_full_i_reg ;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_reg ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.areset_d1_reg ));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[7]_i_1__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.areset_d1_reg ),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_5_i_1__4
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized14
   (bram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D);
  output bram_rd_en;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [6:0]sdpo_int;
  input [0:0]D;

  wire [0:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire aclk;
  wire bram_rd_en;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_rd_en),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized15
   (\gfwd_mode.storage_data1_reg[0]_0 ,
    m_axi_awvalid_i,
    E,
    \gcc0.gc0.count_d1_reg[3] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gpr1.dout_i_reg[37] ,
    Q,
    aclk,
    addr_ready_reg,
    mcdf_to_awgen_tvalid,
    D,
    p_2_out,
    \aw_id_r_reg[0] );
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output m_axi_awvalid_i;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [42:0]\gpr1.dout_i_reg[37] ;
  input [0:0]Q;
  input aclk;
  input addr_ready_reg;
  input mcdf_to_awgen_tvalid;
  input [0:0]D;
  input p_2_out;
  input [40:0]\aw_id_r_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire addr_ready_reg;
  wire [40:0]\aw_id_r_reg[0] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_mode.m_valid_i_i_1__2_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [42:0]\gpr1.dout_i_reg[37] ;
  wire m_axi_awvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire p_0_out;
  wire p_2_out;

  LUT2 #(
    .INIT(4'h2))
    \gcc0.gc0.count_d1[3]_i_1
       (.I0(m_axi_awvalid_i),
        .I1(p_2_out),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b1))
    \gfwd_mode.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.m_valid_i_i_1__2
       (.I0(D),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 ),
        .O(\gfwd_mode.m_valid_i_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *)
  LUT4 #(
    .INIT(16'h00E0))
    \gfwd_mode.m_valid_i_i_1__3
       (.I0(D),
        .I1(mcdf_to_awgen_tvalid),
        .I2(addr_ready_reg),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__2_n_0 ),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *)
  LUT4 #(
    .INIT(16'h4440))
    \gfwd_mode.storage_data1[33]_i_1__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(addr_ready_reg),
        .I2(mcdf_to_awgen_tvalid),
        .I3(D),
        .O(E));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[3]_i_1__0
       (.I0(D),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [5]),
        .Q(\gpr1.dout_i_reg[37] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [6]),
        .Q(\gpr1.dout_i_reg[37] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [7]),
        .Q(\gpr1.dout_i_reg[37] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [8]),
        .Q(\gpr1.dout_i_reg[37] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [9]),
        .Q(\gpr1.dout_i_reg[37] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [10]),
        .Q(\gpr1.dout_i_reg[37] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [11]),
        .Q(\gpr1.dout_i_reg[37] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [12]),
        .Q(\gpr1.dout_i_reg[37] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [13]),
        .Q(\gpr1.dout_i_reg[37] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [14]),
        .Q(\gpr1.dout_i_reg[37] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [15]),
        .Q(\gpr1.dout_i_reg[37] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [16]),
        .Q(\gpr1.dout_i_reg[37] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [17]),
        .Q(\gpr1.dout_i_reg[37] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [18]),
        .Q(\gpr1.dout_i_reg[37] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [19]),
        .Q(\gpr1.dout_i_reg[37] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [20]),
        .Q(\gpr1.dout_i_reg[37] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [21]),
        .Q(\gpr1.dout_i_reg[37] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [22]),
        .Q(\gpr1.dout_i_reg[37] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [23]),
        .Q(\gpr1.dout_i_reg[37] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [24]),
        .Q(\gpr1.dout_i_reg[37] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [25]),
        .Q(\gpr1.dout_i_reg[37] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [26]),
        .Q(\gpr1.dout_i_reg[37] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [27]),
        .Q(\gpr1.dout_i_reg[37] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[33]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [28]),
        .Q(\gpr1.dout_i_reg[37] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[34]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [29]),
        .Q(\gpr1.dout_i_reg[37] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[35]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [30]),
        .Q(\gpr1.dout_i_reg[37] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[36]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [31]),
        .Q(\gpr1.dout_i_reg[37] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[37]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [32]),
        .Q(\gpr1.dout_i_reg[37] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[38]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [33]),
        .Q(\gpr1.dout_i_reg[37] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[39]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [34]),
        .Q(\gpr1.dout_i_reg[37] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[40]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [35]),
        .Q(\gpr1.dout_i_reg[37] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[41]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [36]),
        .Q(\gpr1.dout_i_reg[37] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[42]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [37]),
        .Q(\gpr1.dout_i_reg[37] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[43]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [38]),
        .Q(\gpr1.dout_i_reg[37] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[44]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [39]),
        .Q(\gpr1.dout_i_reg[37] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[45]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [40]),
        .Q(\gpr1.dout_i_reg[37] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [0]),
        .Q(\gpr1.dout_i_reg[37] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [1]),
        .Q(\gpr1.dout_i_reg[37] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [2]),
        .Q(\gpr1.dout_i_reg[37] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [3]),
        .Q(\gpr1.dout_i_reg[37] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(p_0_out),
        .D(\aw_id_r_reg[0] [4]),
        .Q(\gpr1.dout_i_reg[37] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized16
   (Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    aclk);
  output [31:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input aclk;

  wire [31:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized17
   (m_axi_wvalid_i,
    D,
    \gfwd_mode.storage_data1_reg[4]_0 ,
    \aw_addr_r_reg[31] ,
    \burst_count_reg[6] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    addr_ready_reg,
    \gfwd_mode.m_valid_i_reg_1 ,
    Q,
    \burst_count_reg[6]_0 ,
    p_2_out_0,
    E,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output m_axi_wvalid_i;
  output [0:0]D;
  output \gfwd_mode.storage_data1_reg[4]_0 ;
  output \aw_addr_r_reg[31] ;
  output \burst_count_reg[6] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input addr_ready_reg;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [2:0]Q;
  input [6:0]\burst_count_reg[6]_0 ;
  input p_2_out_0;
  input [0:0]E;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [2:0]Q;
  wire aclk;
  wire addr_ready_reg;
  wire \aw_addr_r_reg[31] ;
  wire \burst_count_reg[6] ;
  wire [6:0]\burst_count_reg[6]_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire \gfwd_mode.storage_data1_reg[4]_0 ;
  wire m_axi_wvalid_i;
  wire p_2_out_0;

  LUT2 #(
    .INIT(4'h2))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2
       (.I0(m_axi_wvalid_i),
        .I1(p_2_out_0),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT2 #(
    .INIT(4'hB))
    \aw_addr_r[31]_i_3
       (.I0(\burst_count_reg[6] ),
        .I1(\burst_count_reg[6]_0 [6]),
        .O(\aw_addr_r_reg[31] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF))
    \burst_count[6]_i_3
       (.I0(\burst_count_reg[6]_0 [4]),
        .I1(\burst_count_reg[6]_0 [2]),
        .I2(\burst_count_reg[6]_0 [0]),
        .I3(\burst_count_reg[6]_0 [1]),
        .I4(\burst_count_reg[6]_0 [3]),
        .I5(\burst_count_reg[6]_0 [5]),
        .O(\burst_count_reg[6] ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[33]_i_2
       (.I0(addr_ready_reg),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .O(D));
  LUT3 #(
    .INIT(8'h80))
    \gfwd_mode.storage_data1[4]_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\gfwd_mode.storage_data1_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[33]
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized18
   (E,
    \gfwd_mode.storage_data1_reg[40] ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    D,
    \tlen_cntr_reg_reg[0] ,
    next_state,
    curr_state_reg,
    m_axi_rready,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[31]_0 ,
    Q,
    aclk,
    empty_fwft_i,
    \gfwd_mode.m_valid_i_reg_1 ,
    m_axis_tready,
    curr_state_reg_0,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \tlen_cntr_reg_reg[6] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[10]_0 ,
    m_axi_rvalid,
    m_axi_rdata);
  output [0:0]E;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output [6:0]D;
  output \tlen_cntr_reg_reg[0] ;
  output next_state;
  output curr_state_reg;
  output m_axi_rready;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [31:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  input [0:0]Q;
  input aclk;
  input empty_fwft_i;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input m_axis_tready;
  input curr_state_reg_0;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[9] ;
  input [5:0]\goreg_bm.dout_i_reg[12] ;
  input [6:0]\tlen_cntr_reg_reg[6] ;
  input \goreg_bm.dout_i_reg[11] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input \goreg_bm.dout_i_reg[10]_0 ;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_i_4__0_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i;
  wire \gfwd_mode.m_valid_i_i_1__0_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1[35]_i_4_n_0 ;
  wire \gfwd_mode.storage_data1[35]_i_5_n_0 ;
  wire \gfwd_mode.storage_data1[35]_i_8_n_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [5:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid_wr_in_i;
  wire \mm2s_out_reg_slice_inst/areset_d1 ;
  wire next_state;
  wire p_0_out;
  wire \tlen_cntr_reg[2]_i_2_n_0 ;
  wire \tlen_cntr_reg[3]_i_3_n_0 ;
  wire \tlen_cntr_reg[4]_i_3_n_0 ;
  wire \tlen_cntr_reg[5]_i_2_n_0 ;
  wire \tlen_cntr_reg[6]_i_2_n_0 ;
  wire \tlen_cntr_reg_reg[0] ;
  wire [6:0]\tlen_cntr_reg_reg[6] ;

  LUT4 #(
    .INIT(16'h00F8))
    curr_state_i_1__0
       (.I0(\tlen_cntr_reg_reg[0] ),
        .I1(\goreg_bm.dout_i_reg[6] ),
        .I2(curr_state_reg_0),
        .I3(curr_state_i_4__0_n_0),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair75" *)
  LUT5 #(
    .INIT(32'h02020002))
    curr_state_i_2__0
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(empty_fwft_i),
        .I2(\mm2s_out_reg_slice_inst/areset_d1 ),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(m_axis_tready),
        .O(\tlen_cntr_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000020000))
    curr_state_i_4__0
       (.I0(\tlen_cntr_reg_reg[0] ),
        .I1(curr_state_reg),
        .I2(D[2]),
        .I3(D[5]),
        .I4(D[0]),
        .I5(D[3]),
        .O(curr_state_i_4__0_n_0));
  FDRE #(
    .INIT(1'b1))
    \gfwd_mode.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\mm2s_out_reg_slice_inst/areset_d1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFAA20))
    \gfwd_mode.m_valid_i_i_1__0
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .I3(empty_fwft_i),
        .I4(m_axi_rvalid),
        .I5(\mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *)
  LUT5 #(
    .INIT(32'h000022F2))
    \gfwd_mode.m_valid_i_i_1__1
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(empty_fwft_i),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .I3(m_axis_tready),
        .I4(\mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__0_n_0 ),
        .Q(m_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *)
  LUT5 #(
    .INIT(32'h02020002))
    \gfwd_mode.storage_data1[31]_i_1
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(empty_fwft_i),
        .I2(\mm2s_out_reg_slice_inst/areset_d1 ),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(m_axis_tready),
        .O(E));
  LUT6 #(
    .INIT(64'h0202020222022222))
    \gfwd_mode.storage_data1[31]_i_1__0
       (.I0(m_axi_rvalid),
        .I1(\mm2s_out_reg_slice_inst/areset_d1 ),
        .I2(m_axis_tvalid_wr_in_i),
        .I3(m_axis_tready),
        .I4(\gfwd_mode.m_valid_i_reg_1 ),
        .I5(empty_fwft_i),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h010001FF00000000))
    \gfwd_mode.storage_data1[35]_i_2
       (.I0(\gfwd_mode.storage_data1_reg[40]_0 ),
        .I1(D[6]),
        .I2(\gfwd_mode.storage_data1[35]_i_4_n_0 ),
        .I3(curr_state_reg_0),
        .I4(\goreg_bm.dout_i_reg[6] ),
        .I5(\tlen_cntr_reg_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[40] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAFFFF))
    \gfwd_mode.storage_data1[35]_i_3
       (.I0(D[2]),
        .I1(\gfwd_mode.storage_data1[35]_i_5_n_0 ),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[11] ),
        .I4(D[0]),
        .I5(D[3]),
        .O(\gfwd_mode.storage_data1_reg[40]_0 ));
  LUT6 #(
    .INIT(64'hFFBEAABEAABEFFBE))
    \gfwd_mode.storage_data1[35]_i_4
       (.I0(D[1]),
        .I1(\goreg_bm.dout_i_reg[9] ),
        .I2(\goreg_bm.dout_i_reg[12] [3]),
        .I3(curr_state_reg_0),
        .I4(\tlen_cntr_reg_reg[6] [4]),
        .I5(\gfwd_mode.storage_data1[35]_i_8_n_0 ),
        .O(\gfwd_mode.storage_data1[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001))
    \gfwd_mode.storage_data1[35]_i_5
       (.I0(\tlen_cntr_reg_reg[6] [4]),
        .I1(\tlen_cntr_reg_reg[6] [2]),
        .I2(\tlen_cntr_reg[2]_i_2_n_0 ),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .I4(\tlen_cntr_reg_reg[6] [3]),
        .I5(\tlen_cntr_reg_reg[6] [5]),
        .O(\gfwd_mode.storage_data1[35]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF))
    \gfwd_mode.storage_data1[35]_i_8
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(\tlen_cntr_reg_reg[6] [0]),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .O(\gfwd_mode.storage_data1[35]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[0]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[10]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[11]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[12]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[13]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[14]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[15]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[16]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[17]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[18]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[19]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[1]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[20]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[21]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[22]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[23]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[24]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[25]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[26]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[27]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[28]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[29]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[2]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[30]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[31]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[3]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[4]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[5]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[6]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[7]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[8]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[9]),
        .Q(\gfwd_mode.storage_data1_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *)
  LUT5 #(
    .INIT(32'h11115155))
    m_axi_rready_INST_0
       (.I0(\mm2s_out_reg_slice_inst/areset_d1 ),
        .I1(m_axis_tvalid_wr_in_i),
        .I2(m_axis_tready),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(empty_fwft_i),
        .O(m_axi_rready));
  LUT5 #(
    .INIT(32'hEFFFFFEF))
    ram_empty_fb_i_i_3__3
       (.I0(D[4]),
        .I1(D[1]),
        .I2(curr_state_reg_0),
        .I3(\tlen_cntr_reg_reg[6] [6]),
        .I4(\tlen_cntr_reg[6]_i_2_n_0 ),
        .O(curr_state_reg));
  LUT4 #(
    .INIT(16'h3C55))
    \tlen_cntr_reg[0]_i_1
       (.I0(\goreg_bm.dout_i_reg[12] [0]),
        .I1(\tlen_cntr_reg_reg[6] [0]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(curr_state_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB400B4FFB4FFB400))
    \tlen_cntr_reg[1]_i_1
       (.I0(\tlen_cntr_reg_reg[6] [0]),
        .I1(\tlen_cntr_reg_reg[0] ),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(curr_state_reg_0),
        .I4(\goreg_bm.dout_i_reg[12] [1]),
        .I5(\goreg_bm.dout_i_reg[12] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE100E1FFE1FFE100))
    \tlen_cntr_reg[2]_i_1
       (.I0(\tlen_cntr_reg_reg[6] [1]),
        .I1(\tlen_cntr_reg[2]_i_2_n_0 ),
        .I2(\tlen_cntr_reg_reg[6] [2]),
        .I3(curr_state_reg_0),
        .I4(\goreg_bm.dout_i_reg[12] [2]),
        .I5(\goreg_bm.dout_i_reg[7] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF))
    \tlen_cntr_reg[2]_i_2
       (.I0(\tlen_cntr_reg_reg[6] [0]),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .I3(\mm2s_out_reg_slice_inst/areset_d1 ),
        .I4(empty_fwft_i),
        .I5(m_axis_tvalid_wr_in_i),
        .O(\tlen_cntr_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0010))
    \tlen_cntr_reg[3]_i_3
       (.I0(\tlen_cntr_reg_reg[6] [2]),
        .I1(\tlen_cntr_reg_reg[6] [0]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .I4(\tlen_cntr_reg_reg[6] [3]),
        .O(\tlen_cntr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010))
    \tlen_cntr_reg[4]_i_3
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .I3(\tlen_cntr_reg_reg[6] [0]),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .I5(\tlen_cntr_reg_reg[6] [4]),
        .O(\tlen_cntr_reg[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h909F9F90))
    \tlen_cntr_reg[5]_i_1
       (.I0(\tlen_cntr_reg[5]_i_2_n_0 ),
        .I1(\tlen_cntr_reg_reg[6] [5]),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[12] [4]),
        .I4(\goreg_bm.dout_i_reg[10]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF))
    \tlen_cntr_reg[5]_i_2
       (.I0(\tlen_cntr_reg_reg[6] [4]),
        .I1(\tlen_cntr_reg_reg[6] [2]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[0] ),
        .I4(\tlen_cntr_reg_reg[6] [1]),
        .I5(\tlen_cntr_reg_reg[6] [3]),
        .O(\tlen_cntr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F606F60))
    \tlen_cntr_reg[6]_i_1
       (.I0(\tlen_cntr_reg_reg[6] [6]),
        .I1(\tlen_cntr_reg[6]_i_2_n_0 ),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[12] [5]),
        .I4(\goreg_bm.dout_i_reg[10]_0 ),
        .I5(\goreg_bm.dout_i_reg[12] [4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000001))
    \tlen_cntr_reg[6]_i_2
       (.I0(\tlen_cntr_reg_reg[6] [5]),
        .I1(\tlen_cntr_reg_reg[6] [3]),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(\tlen_cntr_reg[2]_i_2_n_0 ),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .I5(\tlen_cntr_reg_reg[6] [4]),
        .O(\tlen_cntr_reg[6]_i_2_n_0 ));
  MUXF7 \tlen_cntr_reg_reg[3]_i_1
       (.I0(\goreg_bm.dout_i_reg[9]_0 ),
        .I1(\tlen_cntr_reg[3]_i_3_n_0 ),
        .O(D[3]),
        .S(curr_state_reg_0));
  MUXF7 \tlen_cntr_reg_reg[4]_i_1
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(\tlen_cntr_reg[4]_i_3_n_0 ),
        .O(D[4]),
        .S(curr_state_reg_0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized19
   (m_axis_tvalid,
    Q_reg,
    Q_reg_0,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    m_axis_tlast,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    m_axis_tready,
    mem_init_done,
    areset_d1,
    sdp_rd_addr_in_i,
    E,
    D);
  output m_axis_tvalid;
  output Q_reg;
  output Q_reg_0;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output [39:0]m_axis_tlast;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [0:0]E;
  input [39:0]D;

  wire [39:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mem_init_done;
  wire [40:40]mm2s_to_switch_payload;
  wire sdp_rd_addr_in_i;

  LUT3 #(
    .INIT(8'h80))
    Q_i_5
       (.I0(mm2s_to_switch_payload),
        .I1(m_axis_tvalid),
        .I2(m_axis_tready),
        .O(Q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *)
  LUT3 #(
    .INIT(8'h08))
    \gfwd_mode.m_valid_i_i_1__8
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(m_axis_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *)
  LUT5 #(
    .INIT(32'hFFBF0080))
    \gfwd_mode.storage_data1[0]_i_1
       (.I0(m_axis_tlast[36]),
        .I1(m_axis_tvalid),
        .I2(m_axis_tready),
        .I3(areset_d1),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_tlast[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(m_axis_tlast[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(m_axis_tlast[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(m_axis_tlast[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(m_axis_tlast[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(m_axis_tlast[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(m_axis_tlast[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(m_axis_tlast[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(m_axis_tlast[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(m_axis_tlast[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(m_axis_tlast[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_tlast[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(m_axis_tlast[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(m_axis_tlast[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(m_axis_tlast[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(m_axis_tlast[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(m_axis_tlast[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(m_axis_tlast[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(m_axis_tlast[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(m_axis_tlast[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(m_axis_tlast[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(m_axis_tlast[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_tlast[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(m_axis_tlast[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(m_axis_tlast[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axis_tlast[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[33]
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(m_axis_tlast[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[34]
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(m_axis_tlast[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[35]
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(m_axis_tlast[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[36]
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(m_axis_tlast[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[37]
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(m_axis_tlast[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[38]
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(m_axis_tlast[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[39]
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(m_axis_tlast[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_tlast[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[40]
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(mm2s_to_switch_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(m_axis_tlast[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(m_axis_tlast[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(m_axis_tlast[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(m_axis_tlast[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(m_axis_tlast[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(m_axis_tlast[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h80FF))
    ram_reg_0_1_0_3_i_1__0
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(mm2s_to_switch_payload),
        .I3(mem_init_done),
        .O(Q_reg));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized2
   (\aw_addr_r_reg[31] ,
    tstart_reg,
    \tuser_r_reg[0] ,
    \tdest_r_reg[0] ,
    \tuser_r_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    \burst_count_reg[6] ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    E,
    \gfwd_mode.storage_data1_reg[9]_0 );
  output \aw_addr_r_reg[31] ;
  output tstart_reg;
  output [5:0]\tuser_r_reg[0] ;
  output \tdest_r_reg[0] ;
  output \tuser_r_reg[0]_0 ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input \burst_count_reg[6] ;
  input \packet_cnt_reg[2] ;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [0:0]E;
  input [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \aw_addr_r_reg[31] ;
  wire awgen_to_mctf_tvalid;
  wire \burst_count_reg[6] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire mcdf_to_awgen_tvalid;
  wire \packet_cnt_reg[2] ;
  wire [9:0]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;
  wire \tdest_r_reg[0] ;
  wire tstart_reg;
  wire [5:0]\tuser_r_reg[0] ;
  wire \tuser_r_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0202020202020222))
    \aw_addr_r[31]_i_2
       (.I0(\burst_count_reg[6] ),
        .I1(\packet_cnt_reg[2] ),
        .I2(s2mm_to_awgen_tvalid),
        .I3(s2mm_to_awgen_payload[8]),
        .I4(\gfwd_mode.storage_data1_reg[65] ),
        .I5(s2mm_to_awgen_payload[9]),
        .O(\aw_addr_r_reg[31] ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .Q(s2mm_to_awgen_payload[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .Q(\tuser_r_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .Q(\tuser_r_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .Q(\tuser_r_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .Q(\tuser_r_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .Q(s2mm_to_awgen_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .Q(\tuser_r_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .Q(\tuser_r_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .Q(s2mm_to_awgen_payload[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .Q(s2mm_to_awgen_payload[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBF8880))
    \tdest_r[0]_i_1
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(\tuser_r_reg[0] [5]),
        .I4(D[1]),
        .O(\tdest_r_reg[0] ));
  LUT3 #(
    .INIT(8'hEA))
    tstart_i_2
       (.I0(Q),
        .I1(\tuser_r_reg[0] [5]),
        .I2(mcdf_to_awgen_tvalid),
        .O(tstart_reg));
  LUT5 #(
    .INIT(32'hBBBF8880))
    \tuser_r[0]_i_1
       (.I0(s2mm_to_awgen_payload[5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(\tuser_r_reg[0] [5]),
        .I4(D[0]),
        .O(\tuser_r_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized3
   (areset_d1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg_1 ,
    ram_init_done_i,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    D);
  output areset_d1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input ram_init_done_i;
  input [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b1))
    \gfwd_mode.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *)
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.m_valid_i_i_1__5
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *)
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[66]_i_1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[10]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[11]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[12]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[13]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[14]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[15]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[16]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[17]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[18]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[19]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[20]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[21]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[22]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[23]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[24]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[25]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[26]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[27]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[28]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[29]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[30]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[31]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[32]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_5_i_1__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized4
   (addr_rollover_r_reg,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \aw_id_r_reg[0] ,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    addr_rollover_r_reg_0,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    areset_d1_1,
    addr_ready,
    \gfwd_mode.m_valid_i_reg_1 ,
    DIN,
    \gfwd_mode.storage_data1_reg[6]_0 ,
    E,
    m_axis_payload_wr_out_i,
    sdpo_int,
    Q);
  output addr_rollover_r_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  output \aw_id_r_reg[0] ;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output [65:0]addr_rollover_r_reg_0;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input areset_d1_1;
  input addr_ready;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]DIN;
  input [0:0]\gfwd_mode.storage_data1_reg[6]_0 ;
  input [0:0]E;
  input [35:0]m_axis_payload_wr_out_i;
  input [29:0]sdpo_int;
  input [0:0]Q;

  wire [0:0]DIN;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire addr_ready;
  wire addr_rollover_r_reg;
  wire [65:0]addr_rollover_r_reg_0;
  wire areset_d1_1;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[6]_0 ;
  wire [35:0]m_axis_payload_wr_out_i;
  wire [0:0]mcdf_to_awgen_payload;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [29:0]sdpo_int;

  (* SOFT_HLUTNM = "soft_lutpair55" *)
  LUT3 #(
    .INIT(8'h2A))
    \aw_addr_r[31]_i_1
       (.I0(addr_rollover_r_reg),
        .I1(addr_ready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .O(\aw_addr_r_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *)
  LUT5 #(
    .INIT(32'hFFD52A00))
    \aw_id_r[0]_i_1
       (.I0(addr_rollover_r_reg),
        .I1(addr_ready),
        .I2(\gfwd_mode.m_valid_i_reg_1 ),
        .I3(mcdf_to_awgen_payload),
        .I4(DIN),
        .O(\aw_id_r_reg[0] ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(addr_rollover_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *)
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[32]_i_1__0
       (.I0(addr_rollover_r_reg),
        .I1(areset_d1_1),
        .O(\gfwd_mode.storage_data1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(Q),
        .Q(mcdf_to_awgen_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[9]),
        .Q(addr_rollover_r_reg_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[10]),
        .Q(addr_rollover_r_reg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[11]),
        .Q(addr_rollover_r_reg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[12]),
        .Q(addr_rollover_r_reg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[13]),
        .Q(addr_rollover_r_reg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[14]),
        .Q(addr_rollover_r_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[15]),
        .Q(addr_rollover_r_reg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[16]),
        .Q(addr_rollover_r_reg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[17]),
        .Q(addr_rollover_r_reg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[18]),
        .Q(addr_rollover_r_reg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[0]),
        .Q(addr_rollover_r_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[19]),
        .Q(addr_rollover_r_reg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[20]),
        .Q(addr_rollover_r_reg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[22]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[21]),
        .Q(addr_rollover_r_reg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[23]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[22]),
        .Q(addr_rollover_r_reg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[24]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[23]),
        .Q(addr_rollover_r_reg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[25]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[24]),
        .Q(addr_rollover_r_reg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[26]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[25]),
        .Q(addr_rollover_r_reg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[27]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[26]),
        .Q(addr_rollover_r_reg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[28]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[27]),
        .Q(addr_rollover_r_reg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[29]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[28]),
        .Q(addr_rollover_r_reg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[1]),
        .Q(addr_rollover_r_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[30]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[29]),
        .Q(addr_rollover_r_reg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[31]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[30]),
        .Q(addr_rollover_r_reg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[32]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[31]),
        .Q(addr_rollover_r_reg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[33]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[32]),
        .Q(addr_rollover_r_reg_0[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[34]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[33]),
        .Q(addr_rollover_r_reg_0[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[35]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(addr_rollover_r_reg_0[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[36]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(addr_rollover_r_reg_0[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[37]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(addr_rollover_r_reg_0[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[38]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(addr_rollover_r_reg_0[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[39]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(addr_rollover_r_reg_0[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[2]),
        .Q(addr_rollover_r_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[40]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(addr_rollover_r_reg_0[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[41]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(addr_rollover_r_reg_0[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[42]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(addr_rollover_r_reg_0[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[43]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(addr_rollover_r_reg_0[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[44]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(addr_rollover_r_reg_0[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[45]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(addr_rollover_r_reg_0[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[46]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(addr_rollover_r_reg_0[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[47]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(addr_rollover_r_reg_0[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[48]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(addr_rollover_r_reg_0[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[49]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(addr_rollover_r_reg_0[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[3]),
        .Q(addr_rollover_r_reg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[50]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(addr_rollover_r_reg_0[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[51]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[16]),
        .Q(addr_rollover_r_reg_0[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[52]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[17]),
        .Q(addr_rollover_r_reg_0[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[53]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[18]),
        .Q(addr_rollover_r_reg_0[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[54]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[19]),
        .Q(addr_rollover_r_reg_0[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[55]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[20]),
        .Q(addr_rollover_r_reg_0[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[56]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[21]),
        .Q(addr_rollover_r_reg_0[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[57]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[22]),
        .Q(addr_rollover_r_reg_0[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[58]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[23]),
        .Q(addr_rollover_r_reg_0[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[59]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[24]),
        .Q(addr_rollover_r_reg_0[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[4]),
        .Q(addr_rollover_r_reg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[60]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[25]),
        .Q(addr_rollover_r_reg_0[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[61]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[26]),
        .Q(addr_rollover_r_reg_0[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[62]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[27]),
        .Q(addr_rollover_r_reg_0[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[63]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[28]),
        .Q(addr_rollover_r_reg_0[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[64]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[29]),
        .Q(addr_rollover_r_reg_0[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[65]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[34]),
        .Q(addr_rollover_r_reg_0[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[66]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[35]),
        .Q(addr_rollover_r_reg_0[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[5]),
        .Q(addr_rollover_r_reg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[6]),
        .Q(addr_rollover_r_reg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[7]),
        .Q(addr_rollover_r_reg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(E),
        .D(m_axis_payload_wr_out_i[8]),
        .Q(addr_rollover_r_reg_0[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *)
  LUT2 #(
    .INIT(4'h8))
    \packet_cnt[5]_i_2
       (.I0(addr_rollover_r_reg),
        .I1(\gfwd_mode.storage_data1_reg[6]_0 ),
        .O(\packet_cnt_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized5
   (\active_ch_dly_reg[0][0] ,
    s_axis_tvalid_wr_in_i,
    we_int,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i);
  output \active_ch_dly_reg[0][0] ;
  output s_axis_tvalid_wr_in_i;
  output we_int;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i;

  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(\active_ch_dly_reg[0][0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_0_i_2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized7
   (\gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[14]_0 ,
    Q,
    aclk,
    awgen_to_mctf_tvalid,
    ram_init_done_i,
    s_axis_tid_arb_i,
    argen_to_mctf_tvalid,
    ADDRA,
    \gfwd_mode.areset_d1_reg_0 ,
    D);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output [15:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  input [0:0]Q;
  input aclk;
  input awgen_to_mctf_tvalid;
  input ram_init_done_i;
  input s_axis_tid_arb_i;
  input argen_to_mctf_tvalid;
  input [0:0]ADDRA;
  input [0:0]\gfwd_mode.areset_d1_reg_0 ;
  input [15:0]D;

  wire [0:0]ADDRA;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  wire ram_init_done_i;
  wire s_axis_tid_arb_i;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b1))
    \gfwd_mode.areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *)
  LUT4 #(
    .INIT(16'hFB08))
    \gfwd_mode.storage_data1[0]_i_1__0
       (.I0(s_axis_tid_arb_i),
        .I1(argen_to_mctf_tvalid),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(ADDRA),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *)
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[21]_i_1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[10]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[11]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[12]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[13]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[14]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[15]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_5_i_1__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized8
   (bram_wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    Q);
  output bram_wr_en;
  output [21:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [6:0]sdpo_int;
  input [14:0]Q;

  wire [21:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [14:0]Q;
  wire aclk;
  wire bram_wr_en;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[10]
       (.C(aclk),
        .CE(E),
        .D(Q[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[11]
       (.C(aclk),
        .CE(E),
        .D(Q[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[12]
       (.C(aclk),
        .CE(E),
        .D(Q[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[13]
       (.C(aclk),
        .CE(E),
        .D(Q[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[14]
       (.C(aclk),
        .CE(E),
        .D(Q[14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[15]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[16]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[17]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[18]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[19]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[1]
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[20]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[21]
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[2]
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[3]
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[4]
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[5]
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[6]
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[7]
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[8]
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[9]
       (.C(aclk),
        .CE(E),
        .D(Q[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *)
module axi_vfifo_ctrl_0_axic_register_slice__parameterized9
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.areset_d1_reg ,
    Q_reg,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input \gfwd_mode.areset_d1_reg ;
  input Q_reg;
  input ram_init_done_i;

  wire [0:0]E;
  wire Q_reg;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.areset_d1_reg ));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[7]_i_1__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.areset_d1_reg ),
        .O(E));
  FDRE #(
    .INIT(1'b0))
    \gfwd_mode.storage_data1_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB))
    ram_reg_0_1_0_5_i_1__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *)
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_width \ramloop[0].ram.r
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *)
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (\gfwd_mode.storage_data1_reg[21] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *)
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized1
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (\gfwd_mode.storage_data1_reg[19] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *)
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized2 \ramloop[0].ram.r
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper \prim_noinit.ram
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized0
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (\gfwd_mode.storage_data1_reg[21] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized1
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (\gfwd_mode.storage_data1_reg[19] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_empty_fb_i_reg;

  (* CLOCK_DOMAINS = "COMMON" *)
  (* box_type = "PRIMITIVE" *)
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({\gfwd_mode.storage_data1_reg[33] [15:8],\gfwd_mode.storage_data1_reg[33] [6:0],\gfwd_mode.storage_data1_reg[33] [32]}),
        .DIBDI(\gfwd_mode.storage_data1_reg[33] [31:16]),
        .DIPADIP({1'b0,\gfwd_mode.storage_data1_reg[33] [7]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO(D[32:17]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  (* CLOCK_DOMAINS = "COMMON" *)
  (* box_type = "PRIMITIVE" *)
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
       (.ADDRARDADDR({1'b0,1'b0,\gfwd_mode.storage_data1_reg[7] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] [21:15],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] [7:4],1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] [3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] [14:12],1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[21] [11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[14:12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(bram_rd_en),
        .ENBWREN(bram_wr_en),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized1
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  (* CLOCK_DOMAINS = "COMMON" *)
  (* box_type = "PRIMITIVE" *)
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
       (.ADDRARDADDR({1'b0,1'b0,\gfwd_mode.storage_data1_reg[7] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\gfwd_mode.storage_data1_reg[19] [19:13],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[19] [6:4],1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[19] [3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[19] [12:10],1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[19] [9:7]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,D[6:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[12:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,D[9:7]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(bram_rd_en),
        .ENBWREN(bram_wr_en),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *)
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [13:13]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  (* CLOCK_DOMAINS = "COMMON" *)
  (* box_type = "PRIMITIVE" *)
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[7:4],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[14:12],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[13],doutb,D[12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *)
module axi_vfifo_ctrl_0_blk_mem_gen_top
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr \valid.cstr
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *)
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized0
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (\gfwd_mode.storage_data1_reg[21] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *)
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized1
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (\gfwd_mode.storage_data1_reg[19] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *)
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized1
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (\gfwd_mode.storage_data1_reg[21] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized3
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (\gfwd_mode.storage_data1_reg[19] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized5
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] );
  output [32:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;

  wire [32:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_top \gnativebmg.native_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized0
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (\gfwd_mode.storage_data1_reg[21] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized1
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized1 \gnativebmg.native_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (\gfwd_mode.storage_data1_reg[19] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *)
module axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1_synth__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized2 \gnativebmg.native_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "bram_top" *)
module axi_vfifo_ctrl_0_bram_top
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[21] );
  output [14:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [21:0]\gfwd_mode.storage_data1_reg[21] ;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [21:0]\gfwd_mode.storage_data1_reg[21] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized1 bmg
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (\gfwd_mode.storage_data1_reg[21] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "bram_top" *)
module axi_vfifo_ctrl_0_bram_top__parameterized0
   (D,
    aclk,
    bram_rd_en,
    bram_wr_en,
    Q,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.storage_data1_reg[19] );
  output [12:0]D;
  input aclk;
  input bram_rd_en;
  input bram_wr_en;
  input [0:0]Q;
  input [6:0]\gfwd_mode.storage_data1_reg[7] ;
  input [19:0]\gfwd_mode.storage_data1_reg[19] ;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [19:0]\gfwd_mode.storage_data1_reg[19] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[7] ;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized3 bmg
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (\gfwd_mode.storage_data1_reg[19] ),
        .\gfwd_mode.storage_data1_reg[7] (\gfwd_mode.storage_data1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "13" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "13" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "13" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_47
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [12:0]Q;
  input [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "13" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "13" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "13" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_48
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]D;
  input [12:0]Q;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]D;
  wire [12:0]Q;
  wire aclk;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "13" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "13" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "13" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_69
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "13" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "13" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "13" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_70
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [12:0]Q;
  input [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "13" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "13" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "13" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8_71
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]D;
  input [12:0]Q;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]D;
  wire [12:0]Q;
  wire aclk;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "13" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "13" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "13" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__4 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized10
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [6:0]S;
  input [0:0]A;
  input [6:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized5 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized12
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]D;
  input [6:0]Q;
  input [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]D;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized14
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]S;
  input [6:0]Q;
  input [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized9 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized16
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [6:0]S;
  input [0:0]A;
  input [6:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized11 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized18
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]D;
  input [6:0]Q;
  input [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]D;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized13 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized20
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]S;
  input [6:0]Q;
  input [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized15 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized22
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [6:0]S;
  input [0:0]A;
  input [6:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized17 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized24
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]D;
  input [6:0]Q;
  input [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]D;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized19 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized26
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]S;
  input [6:0]Q;
  input [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized21 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized28
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [6:0]S;
  input [0:0]A;
  input [6:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized23 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized6
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]D;
  input [6:0]Q;
  input [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]D;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *)
module axi_vfifo_ctrl_0_c_addsub_v12_0_8__parameterized8
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [6:0]S;
  input [6:0]Q;
  input [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [6:0]Q;
  wire [6:0]S;
  wire aclk;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *)
  (* C_AINIT_VAL = "" *)
  (* C_A_TYPE = "1" *)
  (* C_A_WIDTH = "7" *)
  (* C_BORROW_LOW = "1" *)
  (* C_BYPASS_LOW = "0" *)
  (* C_B_CONSTANT = "0" *)
  (* C_B_TYPE = "1" *)
  (* C_B_VALUE = "" *)
  (* C_B_WIDTH = "7" *)
  (* C_CE_OVERRIDES_BYPASS = "1" *)
  (* C_CE_OVERRIDES_SCLR = "0" *)
  (* C_HAS_BYPASS = "0" *)
  (* C_HAS_CE = "0" *)
  (* C_HAS_C_IN = "0" *)
  (* C_HAS_C_OUT = "0" *)
  (* C_HAS_SCLR = "1" *)
  (* C_HAS_SINIT = "0" *)
  (* C_HAS_SSET = "0" *)
  (* C_IMPLEMENTATION = "1" *)
  (* C_LATENCY = "1" *)
  (* C_OUT_WIDTH = "7" *)
  (* C_SCLR_OVERRIDES_SSET = "0" *)
  (* C_SINIT_VAL = "" *)
  (* C_VERBOSITY = "0" *)
  (* C_XDEVICEFAMILY = "kintex7" *)
  (* downgradeipidentifiedwarnings = "yes" *)
  axi_vfifo_ctrl_0_c_addsub_v12_0_8_viv__parameterized3 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *)
module axi_vfifo_ctrl_0_dmem
   (Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    RAM_RD_EN);
  output [40:0]Q;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input RAM_RD_EN;

  wire [40:0]Q;
  wire RAM_RD_EN;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [1:0]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [3:2]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [13:12]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [15:14]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [19:18]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [21:20]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [25:24]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [27:26]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [31:30]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [33:32]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [37:36]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [39:38]),
        .DIC({1'b0,\gfwd_mode.storage_data1_reg[45] [40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [7:6]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [9:8]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[0]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[10]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[11]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[12]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[13]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[14]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[15]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[16]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[17]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[18]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[19]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[1]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[20]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[21]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[22]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[23]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[24]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[25]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[26]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[27]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[28]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[29]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[2]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[30]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[31]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[32]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[33]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[34]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[35]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[36]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[37]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[38]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[39]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[3]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[40]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[4]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[5]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[6]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[7]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[8]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[9]
       (.C(aclk),
        .CE(RAM_RD_EN),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *)
module axi_vfifo_ctrl_0_dmem_116
   (Q,
    aclk,
    E,
    I132,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    ram_empty_fb_i_reg);
  output [40:0]Q;
  input aclk;
  input [0:0]E;
  input [40:0]I132;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]ram_empty_fb_i_reg;

  wire [0:0]E;
  wire [40:0]I132;
  wire [40:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]ram_empty_fb_i_reg;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[1:0]),
        .DIB(I132[3:2]),
        .DIC(I132[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[13:12]),
        .DIB(I132[15:14]),
        .DIC(I132[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[19:18]),
        .DIB(I132[21:20]),
        .DIC(I132[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[25:24]),
        .DIB(I132[27:26]),
        .DIC(I132[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[31:30]),
        .DIB(I132[33:32]),
        .DIC(I132[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[37:36]),
        .DIB(I132[39:38]),
        .DIC({1'b0,I132[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I132[7:6]),
        .DIB(I132[9:8]),
        .DIC(I132[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[0]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[10]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[11]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[12]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[13]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[14]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[15]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[16]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[17]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[18]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[19]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[1]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[20]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[21]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[22]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[23]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[24]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[25]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[26]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[27]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[28]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[29]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[2]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[30]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[31]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[32]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[33]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[34]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[35]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[36]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[37]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[38]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[39]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[3]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[40]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[4]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[5]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[6]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[7]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[8]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[9]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *)
module axi_vfifo_ctrl_0_dmem__parameterized0
   (\gpr1.dout_i_reg[6]_0 ,
    dout_i,
    \goreg_dm.dout_i_reg[5] ,
    empty_fwft_i_0,
    prog_full_i_0,
    curr_state,
    aclk,
    \gnstage1.q_dly_reg[1][0] ,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    ram_empty_fb_i_reg);
  output \gpr1.dout_i_reg[6]_0 ;
  output [6:0]dout_i;
  input \goreg_dm.dout_i_reg[5] ;
  input empty_fwft_i_0;
  input prog_full_i_0;
  input curr_state;
  input aclk;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input [0:0]ram_empty_fb_i_reg;

  wire [6:0]PAYLOAD_FROM_MTF;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_6_6_n_1;
  wire aclk;
  wire [3:0]count_d10_in;
  wire curr_state;
  wire [6:0]dout_i;
  wire empty_fwft_i_0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire prog_full_i_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(PAYLOAD_FROM_MTF[1:0]),
        .DIB(PAYLOAD_FROM_MTF[3:2]),
        .DIC(PAYLOAD_FROM_MTF[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gnstage1.q_dly_reg[1][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M RAM_reg_0_15_6_6
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA({1'b0,PAYLOAD_FROM_MTF[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED[1],RAM_reg_0_15_6_6_n_1}),
        .DOB(NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gnstage1.q_dly_reg[1][0] ));
  LUT4 #(
    .INIT(16'h0002))
    \gpr1.dout_i[6]_i_2
       (.I0(\goreg_dm.dout_i_reg[5] ),
        .I1(empty_fwft_i_0),
        .I2(prog_full_i_0),
        .I3(curr_state),
        .O(\gpr1.dout_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[0]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[1]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[2]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[3]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[4]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[5]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[6]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_15_6_6_n_1),
        .Q(dout_i[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *)
module axi_vfifo_ctrl_0_dmem__parameterized1
   (\goreg_dm.dout_i_reg[0] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_bvalid,
    tid_fifo_dout,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    I135,
    ram_empty_fb_i_reg);
  output \goreg_dm.dout_i_reg[0] ;
  input [0:0]Q;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_bvalid;
  input [0:0]tid_fifo_dout;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]I135;
  input ram_empty_fb_i_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]I135;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_1_n_0;
  wire RAM_reg_0_63_0_1_n_1;
  wire aclk;
  wire [0:0]dout_i;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_axi_bvalid;
  wire ram_empty_fb_i_reg;
  wire [0:0]tid_fifo_dout;
  wire NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED;
  wire NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM64M RAM_reg_0_63_0_1
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(I135),
        .DIA(D[0]),
        .DIB(D[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_1_n_0),
        .DOB(RAM_reg_0_63_0_1_n_1),
        .DOC(NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED),
        .DOD(NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(E));
  LUT6 #(
    .INIT(64'hEFFFEFEF20002020))
    \goreg_dm.dout_i[0]_i_1
       (.I0(dout_i),
        .I1(Q),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(m_axi_bvalid),
        .I4(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I5(tid_fifo_dout),
        .O(\goreg_dm.dout_i_reg[0] ));
  FDRE #(
    .INIT(1'b0))
    \gpr1.dout_i_reg[0]
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(RAM_reg_0_63_0_1_n_0),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *)
module axi_vfifo_ctrl_0_fifo_generator_ramfifo
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    m_axi_awready,
    m_axi_awvalid_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gwss.wsts/ram_full_comb ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_6_out;
  wire [4:1]plusOp;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire [2:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_logic_99 \gntv_or_sync_fifo.gl0.rd
       (.D(plusOp),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (rd_pntr_plus1),
        .\gc0.count_reg[0] (p_6_out),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_logic_100 \gntv_or_sync_fifo.gl0.wr
       (.AR(WR_RST),
        .D(plusOp),
        .E(p_6_out),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_reg[2] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_memory \gntv_or_sync_fifo.mem
       (.E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .RAM_RD_EN(p_6_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\m_axi_awid[0] (\m_axi_awid[0] ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *)
module axi_vfifo_ctrl_0_fifo_generator_ramfifo_111
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    m_axi_arready,
    m_axi_arvalid_i,
    I132);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I132;

  wire [0:0]E;
  wire [40:0]I132;
  wire [0:0]Q;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gwss.wsts/ram_full_comb ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;

  axi_vfifo_ctrl_0_rd_logic_112 \gntv_or_sync_fifo.gl0.rd
       (.D({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gntv_or_sync_fifo.gl0.rd_n_1 ,\gntv_or_sync_fifo.gl0.rd_n_2 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .Q({rstblk_n_3,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] ({rd_pntr_plus1[3:2],rd_pntr_plus1[0]}),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\goreg_dm.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .\gpr1.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_logic_113 \gntv_or_sync_fifo.gl0.wr
       (.AR(rstblk_n_2),
        .D({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gntv_or_sync_fifo.gl0.rd_n_1 ,\gntv_or_sync_fifo.gl0.rd_n_2 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (p_0_out[0]),
        .\gc0.count_reg[3] ({rd_pntr_plus1[3:2],rd_pntr_plus1[0]}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_memory_114 \gntv_or_sync_fifo.mem
       (.E(E),
        .I132(I132),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_7 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0_115 rstblk
       (.AR(rstblk_n_2),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] ({rstblk_n_3,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *)
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\grss.rsts/c1/v1_reg ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [8:0]p_0_out;
  wire [8:0]p_10_out;
  wire [7:0]p_11_out;
  wire ram_full_fb_i_reg;
  wire [7:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;

  axi_vfifo_ctrl_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q({rstblk_n_3,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out[8]),
        .\gcc0.gc0.count_reg[7] (p_11_out),
        .\goreg_bm.dout_i_reg[32] (dout_i),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ),
        .v1_reg_1(\grss.rsts/c2/v1_reg ),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
  axi_vfifo_ctrl_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr
       (.AR(rstblk_n_2),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_10_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gc0.count_d1_reg[8]_0 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg_1(\gwss.wsts/c1/v1_reg ),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
  axi_vfifo_ctrl_0_memory__parameterized0 \gntv_or_sync_fifo.mem
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (dout_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_0 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized2 rstblk
       (.AR(rstblk_n_2),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] ({rstblk_n_3,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *)
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    next_state,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    prog_full_i_0,
    curr_state,
    \pkt_cnt_reg_reg[5] ,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output next_state;
  output [5:0]D;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i_0;
  input curr_state;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [6:3]ar_fifo_payload;
  wire areset_d1;
  wire curr_state;
  wire empty_fwft_i_0;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.mem_n_0 ;
  wire \gntv_or_sync_fifo.mem_n_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gwss.wsts/ram_full_comb ;
  wire next_state;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire sdp_rd_addr_in_i;

  axi_vfifo_ctrl_0_rd_logic \gntv_or_sync_fifo.gl0.rd
       (.D({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gntv_or_sync_fifo.gl0.rd_n_2 ,\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_10 ),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .curr_state(curr_state),
        .empty_fwft_i_0(empty_fwft_i_0),
        .empty_fwft_i_reg(\gntv_or_sync_fifo.mem_n_0 ),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_0 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gnstage1.q_dly_reg[1][0]_0 (E),
        .\goreg_dm.dout_i_reg[5] (\gntv_or_sync_fifo.mem_n_1 ),
        .\goreg_dm.dout_i_reg[6] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .\goreg_dm.dout_i_reg[6]_0 (ar_fifo_payload),
        .\gpr1.dout_i_reg[6] (\gntv_or_sync_fifo.gl0.rd_n_9 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (D[5:2]),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_logic \gntv_or_sync_fifo.gl0.wr
       (.AR(WR_RST),
        .D({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gntv_or_sync_fifo.gl0.rd_n_2 ,\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_10 ),
        .Q(p_11_out),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_memory__parameterized1 \gntv_or_sync_fifo.mem
       (.D(D[1:0]),
        .E(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(ar_fifo_payload),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .count_d10_in(p_10_out),
        .curr_state(curr_state),
        .curr_state_reg(\gntv_or_sync_fifo.mem_n_1 ),
        .empty_fwft_i_0(empty_fwft_i_0),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\gpr1.dout_i_reg[6] (\gntv_or_sync_fifo.mem_n_0 ),
        .\pkt_cnt_reg_reg[1] (\pkt_cnt_reg_reg[5] [1:0]),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_9 ),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized3 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *)
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized2
   (ram_empty_fb_i_reg,
    empty_fwft_i,
    prog_full_i,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[4] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    curr_state_reg_0,
    argen_to_tdf_tvalid,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data,
    curr_state);
  output ram_empty_fb_i_reg;
  output empty_fwft_i;
  output prog_full_i;
  output [7:0]s_axis_payload_wr_out_i;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output \tlen_cntr_reg_reg[4] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input curr_state_reg_0;
  input argen_to_tdf_tvalid;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire accept_data;
  wire aclk;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire dout_i;
  wire empty_fwft_i;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_23 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.mem_n_8 ;
  wire [3:0]\grss.rsts/c1/v1_reg ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_10_out;
  wire [7:0]p_11_out;
  wire p_2_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire [7:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q({RD_RST,rd_rst_i}),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(curr_state_reg_1),
        .curr_state_reg_1(curr_state_reg_2),
        .curr_state_reg_2(\gntv_or_sync_fifo.mem_n_8 ),
        .empty_fwft_i(empty_fwft_i),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out[8]),
        .\gcc0.gc0.count_reg[7] (p_11_out),
        .\goreg_bm.dout_i_reg[14] (dout_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_23 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .ram_full_fb_i_reg_0(ram_empty_fb_i_reg),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ),
        .v1_reg_1(\grss.rsts/c2/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr
       (.AR(WR_RST),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_10_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .\gc0.count_d1_reg[8]_0 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_23 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .p_2_out(p_2_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg_1(\gwss.wsts/c1/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_memory__parameterized2 \gntv_or_sync_fifo.mem
       (.E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (dout_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.mem_n_8 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized5 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .ram_full_fb_i_reg(rstblk_n_3),
        .ram_full_fb_i_reg_0(ram_empty_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *)
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized3
   (ram_full_fb_i_reg,
    empty_fwft_i,
    tid_fifo_dout,
    prog_full_i,
    Q_reg,
    m_axi_bready,
    aclk,
    Q,
    E,
    m_axi_bvalid,
    mem_init_done,
    awgen_to_mctf_tvalid,
    D);
  output ram_full_fb_i_reg;
  output empty_fwft_i;
  output [0:0]tid_fifo_dout;
  output prog_full_i;
  output Q_reg;
  output m_axi_bready;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_bvalid;
  input mem_init_done;
  input awgen_to_mctf_tvalid;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_8 ;
  wire [0:0]\gr1.rfwft/curr_fwft_state ;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [5:0]p_0_out;
  wire [5:0]p_10_out;
  wire [5:0]p_11_out;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire [5:2]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [0:0]tid_fifo_dout;

  axi_vfifo_ctrl_0_rd_logic__parameterized2 \gntv_or_sync_fifo.gl0.rd
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(RD_RST),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .empty_fwft_i_reg({\gntv_or_sync_fifo.gl0.rd_n_2 ,\gr1.rfwft/curr_fwft_state }),
        .\gc0.count_d1_reg[5] (rd_pntr_plus1),
        .\gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_8 ),
        .\gcc0.gc0.count_d1_reg[5] (p_10_out),
        .\gcc0.gc0.count_reg[5] (p_11_out),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gpr1.dout_i_reg[0]_0 (p_0_out),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr
       (.AR(WR_RST),
        .E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (p_0_out),
        .\gc0.count_reg[5] (rd_pntr_plus1),
        .\gpr1.dout_i_reg[0] (p_10_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_8 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(E),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0_memory__parameterized3 \gntv_or_sync_fifo.mem
       (.D(D),
        .E(E),
        .I135(p_10_out),
        .Q(rd_rst_i),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_2 ,\gr1.rfwft/curr_fwft_state }),
        .m_axi_bvalid(m_axi_bvalid),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .tid_fifo_dout(tid_fifo_dout));
  axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized6 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *)
module axi_vfifo_ctrl_0_fifo_generator_top
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    m_axi_awready,
    m_axi_awvalid_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo \grf.rf
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *)
module axi_vfifo_ctrl_0_fifo_generator_top_109
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    m_axi_arready,
    m_axi_arvalid_i,
    I132);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I132;

  wire [0:0]E;
  wire [40:0]I132;
  wire [0:0]Q;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo_111 \grf.rf
       (.E(E),
        .I132(I132),
        .Q(Q),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *)
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized0 \grf.rf
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *)
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    next_state,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    prog_full_i_0,
    curr_state,
    \pkt_cnt_reg_reg[5] ,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output next_state;
  output [5:0]D;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i_0;
  input curr_state;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire next_state;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire sdp_rd_addr_in_i;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized1 \grf.rf
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *)
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized2
   (ram_empty_fb_i_reg,
    empty_fwft_i,
    prog_full_i,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[4] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    curr_state_reg_0,
    argen_to_tdf_tvalid,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data,
    curr_state);
  output ram_empty_fb_i_reg;
  output empty_fwft_i;
  output prog_full_i;
  output [7:0]s_axis_payload_wr_out_i;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output \tlen_cntr_reg_reg[4] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input curr_state_reg_0;
  input argen_to_tdf_tvalid;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire accept_data;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire empty_fwft_i;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized2 \grf.rf
       (.E(E),
        .Q(Q),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .curr_state_reg_1(curr_state_reg_1),
        .curr_state_reg_2(curr_state_reg_2),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *)
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized3
   (ram_full_fb_i_reg,
    empty_fwft_i,
    tid_fifo_dout,
    prog_full_i,
    Q_reg,
    m_axi_bready,
    aclk,
    Q,
    E,
    m_axi_bvalid,
    mem_init_done,
    awgen_to_mctf_tvalid,
    D);
  output ram_full_fb_i_reg;
  output empty_fwft_i;
  output [0:0]tid_fifo_dout;
  output prog_full_i;
  output Q_reg;
  output m_axi_bready;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_bvalid;
  input mem_init_done;
  input awgen_to_mctf_tvalid;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire [0:0]tid_fifo_dout;

  axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized3 \grf.rf
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .tid_fifo_dout(tid_fifo_dout));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    m_axi_awready,
    m_axi_awvalid_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_107
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    m_axi_arready,
    m_axi_arvalid_i,
    I132);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I132;

  wire [0:0]E;
  wire [40:0]I132;
  wire [0:0]Q;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth_108 inst_fifo_gen
       (.E(E),
        .I132(I132),
        .Q(Q),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized1
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized3
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    next_state,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    prog_full_i_0,
    curr_state,
    \pkt_cnt_reg_reg[5] ,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output next_state;
  output [5:0]D;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i_0;
  input curr_state;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire next_state;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire sdp_rd_addr_in_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized5
   (ram_empty_fb_i_reg,
    empty_fwft_i,
    prog_full_i,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[4] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    curr_state_reg_0,
    argen_to_tdf_tvalid,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data,
    curr_state);
  output ram_empty_fb_i_reg;
  output empty_fwft_i;
  output prog_full_i;
  output [7:0]s_axis_payload_wr_out_i;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output \tlen_cntr_reg_reg[4] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input curr_state_reg_0;
  input argen_to_tdf_tvalid;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire accept_data;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire empty_fwft_i;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized2 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .curr_state_reg_1(curr_state_reg_1),
        .curr_state_reg_2(curr_state_reg_2),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized7
   (ram_full_fb_i_reg,
    empty_fwft_i,
    tid_fifo_dout,
    prog_full_i,
    Q_reg,
    m_axi_bready,
    aclk,
    Q,
    E,
    m_axi_bvalid,
    mem_init_done,
    awgen_to_mctf_tvalid,
    D);
  output ram_full_fb_i_reg;
  output empty_fwft_i;
  output [0:0]tid_fifo_dout;
  output prog_full_i;
  output Q_reg;
  output m_axi_bready;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_bvalid;
  input mem_init_done;
  input awgen_to_mctf_tvalid;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire [0:0]tid_fifo_dout;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized3 inst_fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .tid_fifo_dout(tid_fifo_dout));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized0
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    p_2_out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    comp1,
    ram_full_fb_i_reg,
    m_axi_wvalid_i);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input p_2_out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input comp1;
  input ram_full_fb_i_reg;
  input m_axi_wvalid_i;

  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hCFCC4444CFCCCFCC))
    ram_empty_fb_i_i_1__3
       (.I0(comp0),
        .I1(p_2_out),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(comp1),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_wvalid_i),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized1
   (comp1,
    v1_reg_1,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;

  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized2
   (comp0,
    v1_reg,
    \gc0.count_d1_reg[8] );
  output comp0;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;

  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized3
   (ram_full_comb,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    m_axi_wvalid_i,
    rst_full_gen_i,
    ram_full_fb_i_reg,
    comp0,
    ram_empty_fb_i_reg);
  output ram_full_comb;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input m_axi_wvalid_i;
  input rst_full_gen_i;
  input ram_full_fb_i_reg;
  input comp0;
  input ram_empty_fb_i_reg;

  wire comp0;
  wire comp1;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire m_axi_wvalid_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_reg[8] }));
  LUT6 #(
    .INIT(64'h00000F000F880F88))
    ram_full_fb_i_i_1__3
       (.I0(m_axi_wvalid_i),
        .I1(comp1),
        .I2(rst_full_gen_i),
        .I3(ram_full_fb_i_reg),
        .I4(comp0),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized4
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    p_2_out,
    ram_full_fb_i_reg,
    argen_to_tdf_tvalid,
    comp1,
    \gpregsm1.curr_fwft_state_reg[1] );
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input p_2_out;
  input ram_full_fb_i_reg;
  input argen_to_tdf_tvalid;
  input comp1;
  input \gpregsm1.curr_fwft_state_reg[1] ;

  wire argen_to_tdf_tvalid;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hC4CCC4CCF4FFC4CC))
    ram_empty_fb_i_i_1__1
       (.I0(comp0),
        .I1(p_2_out),
        .I2(ram_full_fb_i_reg),
        .I3(argen_to_tdf_tvalid),
        .I4(comp1),
        .I5(\gpregsm1.curr_fwft_state_reg[1] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized5
   (comp1,
    v1_reg_1,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;

  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized6
   (comp0,
    v1_reg,
    \gc0.count_d1_reg[8] );
  output comp0;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;

  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized7
   (ram_full_comb,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    \gnstage1.q_dly_reg[1][0] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    comp0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    p_2_out);
  output ram_full_comb;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input comp0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input p_2_out;

  wire comp0;
  wire comp1;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire ram_full_comb;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *)
  (* box_type = "PRIMITIVE" *)
  CARRY4 \gmux.gm[4].gms.ms_CARRY4
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_reg[8] }));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F000F))
    ram_full_fb_i_i_1__1
       (.I0(\gnstage1.q_dly_reg[1][0] ),
        .I1(comp1),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(comp0),
        .I4(\gpregsm1.curr_fwft_state_reg[1] ),
        .I5(p_2_out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    m_axi_awready,
    m_axi_awvalid_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_top \gconvfifo.rf
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth_108
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    m_axi_arready,
    m_axi_arvalid_i,
    I132);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I132;

  wire [0:0]E;
  wire [40:0]I132;
  wire [0:0]Q;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;

  axi_vfifo_ctrl_0_fifo_generator_top_109 \gconvfifo.rf
       (.E(E),
        .I132(I132),
        .Q(Q),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized0 \gconvfifo.rf
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    next_state,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    prog_full_i_0,
    curr_state,
    \pkt_cnt_reg_reg[5] ,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output next_state;
  output [5:0]D;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i_0;
  input curr_state;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire next_state;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire sdp_rd_addr_in_i;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized1 \gconvfifo.rf
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized2
   (ram_empty_fb_i_reg,
    empty_fwft_i,
    prog_full_i,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[4] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    curr_state_reg_0,
    argen_to_tdf_tvalid,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data,
    curr_state);
  output ram_empty_fb_i_reg;
  output empty_fwft_i;
  output prog_full_i;
  output [7:0]s_axis_payload_wr_out_i;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output \tlen_cntr_reg_reg[4] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input curr_state_reg_0;
  input argen_to_tdf_tvalid;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire accept_data;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire empty_fwft_i;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized2 \gconvfifo.rf
       (.E(E),
        .Q(Q),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .curr_state_reg_1(curr_state_reg_1),
        .curr_state_reg_2(curr_state_reg_2),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_synth__parameterized3
   (ram_full_fb_i_reg,
    empty_fwft_i,
    tid_fifo_dout,
    prog_full_i,
    Q_reg,
    m_axi_bready,
    aclk,
    Q,
    E,
    m_axi_bvalid,
    mem_init_done,
    awgen_to_mctf_tvalid,
    D);
  output ram_full_fb_i_reg;
  output empty_fwft_i;
  output [0:0]tid_fifo_dout;
  output prog_full_i;
  output Q_reg;
  output m_axi_bready;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_bvalid;
  input mem_init_done;
  input awgen_to_mctf_tvalid;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire [0:0]tid_fifo_dout;

  axi_vfifo_ctrl_0_fifo_generator_top__parameterized3 \gconvfifo.rf
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .tid_fifo_dout(tid_fifo_dout));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss
   (\gpfs.prog_full_i_reg_0 ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    E,
    aclk,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    rst_full_ff_i,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.state_reg[0] ,
    rst_full_gen_i,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input rst_full_ff_i;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input rst_full_gen_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  (* SOFT_HLUTNM = "soft_lutpair17" *)
  LUT2 #(
    .INIT(4'hE))
    \FSM_onehot_gfwd_rev.state[3]_i_3
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .O(\gfwd_mode.m_valid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair17" *)
  LUT3 #(
    .INIT(8'hEF))
    Q_i_6
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gfwd_rev.state_reg[0] ),
        .O(Q_reg));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
  LUT5 #(
    .INIT(32'h00F70020))
    \gpfs.prog_full_i_i_1
       (.I0(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(rst_full_gen_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008))
    \gpfs.prog_full_i_i_2__2
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \gpfs.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_rd_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_wr_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnstage1.q_dly_reg[1][0] ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_101
   (\gno_bkp_on_tready.s_axis_tready_i_reg ,
    E,
    aclk,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    rst_full_ff_i,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    rst_full_gen_i,
    D);
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input rst_full_ff_i;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input rst_full_gen_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
  LUT3 #(
    .INIT(8'h01))
    \gno_bkp_on_tready.s_axis_tready_i_i_1
       (.I0(prog_full_i__0),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .O(\gno_bkp_on_tready.s_axis_tready_i_reg ));
  LUT5 #(
    .INIT(32'h00F70020))
    \gpfs.prog_full_i_i_1__2
       (.I0(\gpfs.prog_full_i_i_2_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(rst_full_gen_i),
        .I4(prog_full_i__0),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0008))
    \gpfs.prog_full_i_i_2
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \gpfs.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i__0));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_rd_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_wr_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_117
   (\gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    rst_full_ff_i,
    rst_full_gen_i,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_i_1__4_n_0 ;
  wire \gpfs.prog_full_i_i_2__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00F70020))
    \gpfs.prog_full_i_i_1__4
       (.I0(\gpfs.prog_full_i_i_2__1_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(rst_full_gen_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0008))
    \gpfs.prog_full_i_i_2__1
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .O(\gpfs.prog_full_i_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \gpfs.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__4_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_rd_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_wr_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnstage1.q_dly_reg[1][0] ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[6] ,
    \gcc0.gc0.count_reg[8] );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]\gcc0.gc0.count_reg[6] ;
  input [1:0]\gcc0.gc0.count_reg[8] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_reg[6] ;
  wire [1:0]\gcc0.gc0.count_reg[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_i_1__3_n_0 ;
  wire \gpfs.prog_full_i_i_2__0_n_0 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7 }),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 }),
        .S(\gcc0.gc0.count_reg[6] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
  LUT5 #(
    .INIT(32'h45550400))
    \gpfs.prog_full_i_i_1__3
       (.I0(rst_full_gen_i),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2__0_n_0 ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0010))
    \gpfs.prog_full_i_i_2__0
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I3(\gpfs.prog_full_i_i_3_n_0 ),
        .O(\gpfs.prog_full_i_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF))
    \gpfs.prog_full_i_i_3
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \gpfs.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__3_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_rd_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_wr_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized1
   (prog_full_i,
    E,
    aclk,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[6] ,
    \gcc0.gc0.count_reg[8] );
  output prog_full_i;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]\gcc0.gc0.count_reg[6] ;
  input [1:0]\gcc0.gc0.count_reg[8] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire [3:0]\gcc0.gc0.count_reg[6] ;
  wire [1:0]\gcc0.gc0.count_reg[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_2__3_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire [9:0]plusOp;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O(plusOp[7:4]),
        .S(\gcc0.gc0.count_reg[6] ));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],plusOp[9:8]}),
        .S({1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
  LUT5 #(
    .INIT(32'h45550400))
    \gpfs.prog_full_i_i_1__0
       (.I0(rst_full_gen_i),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gpfs.prog_full_i_i_2__3_n_0 ),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010))
    \gpfs.prog_full_i_i_2__3
       (.I0(diff_pntr_pad[5]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[9]),
        .I3(\gpfs.prog_full_i_i_3__0_n_0 ),
        .O(\gpfs.prog_full_i_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF))
    \gpfs.prog_full_i_i_3__0
       (.I0(diff_pntr_pad[7]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[6]),
        .I4(diff_pntr_pad[8]),
        .I5(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \gpfs.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_rd_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_wr_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnstage1.q_dly_reg[1][0] ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *)
module axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized2
   (prog_full_i,
    E,
    aclk,
    AR,
    ram_full_fb_i_reg,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[5] );
  output prog_full_i;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]ram_full_fb_i_reg;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [5:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [2:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3 ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire [6:0]plusOp;
  wire prog_full_i;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [5:0]wr_pntr_plus1_pad;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
  FDCE #(
    .INIT(1'b0))
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED [3:2],\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wr_pntr_plus1_pad[5:4]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED [3],plusOp[6:4]}),
        .S({1'b0,\gcc0.gc0.count_reg[5] }));
  LUT5 #(
    .INIT(32'h00F70020))
    \gpfs.prog_full_i_i_1__1
       (.I0(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(rst_full_gen_i),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000))
    \gpfs.prog_full_i_i_2__4
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[6]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[5]),
        .I4(diff_pntr_pad[3]),
        .I5(diff_pntr_pad[2]),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \gpfs.prog_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_rd_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0))
    \greg.ram_wr_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *)
module axi_vfifo_ctrl_0_fifo_top
   (p_2_out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    m_axi_arready,
    m_axi_arvalid_i,
    I132);
  output p_2_out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I132;

  wire [0:0]E;
  wire [40:0]I132;
  wire [0:0]Q;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_107 fifo_gen
       (.E(E),
        .I132(I132),
        .Q(Q),
        .aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (p_2_out),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *)
module axi_vfifo_ctrl_0_fifo_top_0
   (p_2_out,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    m_axi_awready,
    m_axi_awvalid_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    \gfwd_mode.storage_data1_reg[45] );
  output p_2_out;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire prog_full_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *)
module axi_vfifo_ctrl_0_fifo_top__parameterized0
   (p_2_out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output p_2_out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]E;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *)
module axi_vfifo_ctrl_0_fifo_top__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    next_state,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    prog_full_i_0,
    curr_state,
    \pkt_cnt_reg_reg[5] ,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output next_state;
  output [5:0]D;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i_0;
  input curr_state;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire next_state;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i_0;
  wire sdp_rd_addr_in_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized3 fifo_gen
       (.D(D),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *)
module axi_vfifo_ctrl_0_fifo_top__parameterized2
   (p_2_out,
    empty_fwft_i,
    prog_full_i,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[4] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    curr_state_reg_0,
    argen_to_tdf_tvalid,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data,
    curr_state);
  output p_2_out;
  output empty_fwft_i;
  output prog_full_i;
  output [7:0]s_axis_payload_wr_out_i;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output \tlen_cntr_reg_reg[4] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input curr_state_reg_0;
  input argen_to_tdf_tvalid;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;
  input curr_state;

  wire [0:0]E;
  wire [0:0]Q;
  wire accept_data;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire empty_fwft_i;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire p_2_out;
  wire prog_full_i;
  wire [7:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized5 fifo_gen
       (.E(E),
        .Q(Q),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .curr_state_reg_1(curr_state_reg_1),
        .curr_state_reg_2(curr_state_reg_2),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_top" *)
module axi_vfifo_ctrl_0_fifo_top__parameterized3
   (p_2_out,
    empty_fwft_i,
    tid_fifo_dout,
    prog_full_i,
    Q_reg,
    m_axi_bready,
    aclk,
    Q,
    E,
    m_axi_bvalid,
    mem_init_done,
    awgen_to_mctf_tvalid,
    D);
  output p_2_out;
  output empty_fwft_i;
  output [0:0]tid_fifo_dout;
  output prog_full_i;
  output Q_reg;
  output m_axi_bready;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_bvalid;
  input mem_init_done;
  input awgen_to_mctf_tvalid;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire prog_full_i;
  wire [0:0]tid_fifo_dout;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1__parameterized7 fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(p_2_out),
        .tid_fifo_dout(tid_fifo_dout));
endmodule

(* ORIG_REF_NAME = "flag_gen" *)
module axi_vfifo_ctrl_0_flag_gen
   (vfifo_s2mm_channel_full,
    \active_ch_dly_reg[4]_11 ,
    p_0_out,
    p_0_out_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk,
    \active_ch_dly_reg[4]_3 ,
    p_0_out_1,
    p_0_out_2,
    \active_ch_dly_reg[4][0]_0 ,
    \active_ch_dly_reg[4]_2 ,
    p_0_out_3,
    p_0_out_4,
    \active_ch_dly_reg[4][0]_1 );
  output [1:0]vfifo_s2mm_channel_full;
  input \active_ch_dly_reg[4]_11 ;
  input p_0_out;
  input p_0_out_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;
  input \active_ch_dly_reg[4]_3 ;
  input p_0_out_1;
  input p_0_out_2;
  input \active_ch_dly_reg[4][0]_0 ;
  input \active_ch_dly_reg[4]_2 ;
  input p_0_out_3;
  input p_0_out_4;
  input \active_ch_dly_reg[4][0]_1 ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_11 ;
  wire \active_ch_dly_reg[4]_2 ;
  wire \active_ch_dly_reg[4]_3 ;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire p_0_out_1;
  wire p_0_out_2;
  wire p_0_out_3;
  wire p_0_out_4;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE))
    \VFIFO_CHANNEL_FULL[0]_i_1
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE))
    \VFIFO_CHANNEL_FULL[1]_i_1
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0))
    \VFIFO_CHANNEL_FULL_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \VFIFO_CHANNEL_FULL_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_11 (\active_ch_dly_reg[4]_11 ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized2 gflag_gen_mpdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .mcpf_full(mcpf_full),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized3 gflag_gen_mtdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_1 ),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .mctf_full(mctf_full),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *)
module axi_vfifo_ctrl_0_mcf_data_flow_logic
   (A,
    areset_d1,
    \gfwd_mode.storage_data1_reg[0] ,
    \pf_thresh_dly_reg[2]_6 ,
    p_0_out,
    \active_ch_dly_reg[4]_11 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    addr_rollover_r_reg,
    \gfwd_mode.storage_data1_reg[1] ,
    \aw_id_r_reg[0] ,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    Q_reg,
    Q_reg_0,
    addr_rollover_r_reg_0,
    sdpo_int,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    storage_data1,
    \gfwd_mode.m_valid_i_reg ,
    areset_d1_1,
    addr_ready,
    \gfwd_mode.m_valid_i_reg_0 ,
    DIN,
    \gfwd_mode.storage_data1_reg[6] ,
    \active_ch_dly_reg[1][0]_0 ,
    pntrs_eql_dly,
    vfifo_idle,
    E,
    D,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output [0:0]A;
  output areset_d1;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\pf_thresh_dly_reg[2]_6 ;
  output p_0_out;
  output \active_ch_dly_reg[4]_11 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output addr_rollover_r_reg;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output \aw_id_r_reg[0] ;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output Q_reg;
  output Q_reg_0;
  output [65:0]addr_rollover_r_reg_0;
  output [31:0]sdpo_int;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]storage_data1;
  input \gfwd_mode.m_valid_i_reg ;
  input areset_d1_1;
  input addr_ready;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [0:0]DIN;
  input [0:0]\gfwd_mode.storage_data1_reg[6] ;
  input \active_ch_dly_reg[1][0]_0 ;
  input pntrs_eql_dly;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [32:0]D;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]A;
  wire [0:0]CHANNEL_DEPTH;
  wire [32:0]D;
  wire [0:0]DIN;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \active_ch_dly_reg[0]_7 ;
  wire \active_ch_dly_reg[1][0]_0 ;
  wire \active_ch_dly_reg[1]_8 ;
  wire \active_ch_dly_reg[2]_9 ;
  wire \active_ch_dly_reg[3]_10 ;
  wire \active_ch_dly_reg[4]_11 ;
  wire [1:1]active_ch_valid_dly;
  wire addr_ready;
  wire addr_rollover_r_reg;
  wire [65:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire areset_d1_1;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[66]_i_21_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_21_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_21_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_21_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_29_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_29_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_29_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_29_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_30_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_30_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_30_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_30_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_36_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_36_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_36_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_36_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_4_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_4_n_3 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[6] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire [66:1]m_axis_payload_wr_out_i;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [0:0]\pf_thresh_dly_reg[2]_6 ;
  wire [30:12]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_7_n_0;
  wire ram_reg_0_1_0_5_i_7_n_1;
  wire ram_reg_0_1_0_5_i_7_n_2;
  wire ram_reg_0_1_0_5_i_7_n_3;
  wire ram_reg_0_1_0_5_i_7_n_4;
  wire ram_reg_0_1_0_5_i_7_n_5;
  wire ram_reg_0_1_0_5_i_7_n_6;
  wire ram_reg_0_1_0_5_i_7_n_7;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_12_17_i_7_n_4;
  wire ram_reg_0_1_12_17_i_7_n_5;
  wire ram_reg_0_1_12_17_i_7_n_6;
  wire ram_reg_0_1_12_17_i_7_n_7;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_4;
  wire ram_reg_0_1_18_23_i_7_n_5;
  wire ram_reg_0_1_18_23_i_7_n_6;
  wire ram_reg_0_1_18_23_i_7_n_7;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_18_23_i_8_n_4;
  wire ram_reg_0_1_18_23_i_8_n_5;
  wire ram_reg_0_1_18_23_i_8_n_6;
  wire ram_reg_0_1_18_23_i_8_n_7;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_24_29_i_7_n_4;
  wire ram_reg_0_1_24_29_i_7_n_5;
  wire ram_reg_0_1_24_29_i_7_n_6;
  wire ram_reg_0_1_24_29_i_7_n_7;
  wire ram_reg_0_1_30_31_i_3_n_3;
  wire ram_reg_0_1_30_31_i_3_n_6;
  wire ram_reg_0_1_30_31_i_3_n_7;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_7_n_4;
  wire ram_reg_0_1_6_11_i_7_n_5;
  wire ram_reg_0_1_6_11_i_7_n_6;
  wire ram_reg_0_1_6_11_i_7_n_7;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire ram_reg_0_1_6_11_i_8_n_4;
  wire ram_reg_0_1_6_11_i_8_n_5;
  wire ram_reg_0_1_6_11_i_8_n_6;
  wire ram_reg_0_1_6_11_i_8_n_7;
  wire [31:2]rd_data_wr_i;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_62;
  wire sdpram_top_inst_n_63;
  wire sdpram_top_inst_n_64;
  wire sdpram_top_inst_n_65;
  wire sdpram_top_inst_n_66;
  wire sdpram_top_inst_n_81;
  wire [0:0]storage_data1;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire [3:2]\NLW_gfwd_mode.storage_data1_reg[66]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gfwd_mode.storage_data1_reg[66]_i_4_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBBB0B00))
    Q_i_1
       (.I0(\active_ch_dly_reg[1]_8 ),
        .I1(active_ch_valid_dly),
        .I2(\active_ch_dly_reg[1][0]_0 ),
        .I3(pntrs_eql_dly),
        .I4(vfifo_idle[0]),
        .O(Q_reg));
  LUT5 #(
    .INIT(32'h77777000))
    Q_i_1__0
       (.I0(active_ch_valid_dly),
        .I1(\active_ch_dly_reg[1]_8 ),
        .I2(pntrs_eql_dly),
        .I3(\active_ch_dly_reg[1][0]_0 ),
        .I4(vfifo_idle[1]),
        .O(Q_reg_0));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[0]_7 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_7 ),
        .Q(\active_ch_dly_reg[1]_8 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[2][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_8 ),
        .Q(\active_ch_dly_reg[2]_9 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[3][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_9 ),
        .Q(\active_ch_dly_reg[3]_10 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[4][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_10 ),
        .Q(\active_ch_dly_reg[4]_11 ),
        .R(Q[1]));
  axi_vfifo_ctrl_0_rom__parameterized0 depth_rom_inst
       (.CHANNEL_DEPTH(CHANNEL_DEPTH),
        .Q(Q[0]),
        .aclk(aclk));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_21
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_29_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_21_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_21_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_21_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1[27:24]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_29
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_30_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_29_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_29_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_29_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1[23:20]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_30
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_36_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_30_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_30_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_30_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1[19:16]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_36
       (.CI(1'b0),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_36_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_36_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_36_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_36_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sdpram_top_inst_n_81,1'b1}),
        .O(pntr_rchd_end_addr1[15:12]),
        .S({1'b1,1'b1,sdpram_top_inst_n_6,1'b0}));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_4
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_21_n_0 ),
        .CO({\NLW_gfwd_mode.storage_data1_reg[66]_i_4_CO_UNCONNECTED [3:2],\gfwd_mode.storage_data1_reg[66]_i_4_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_gfwd_mode.storage_data1_reg[66]_i_4_O_UNCONNECTED [3],pntr_rchd_end_addr1[30:28]}),
        .S({1'b0,1'b1,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0))
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(active_ch_valid_dly),
        .R(Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst
       (.A(A),
        .CHANNEL_DEPTH(CHANNEL_DEPTH),
        .D(D_0),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2]_6 (\pf_thresh_dly_reg[2]_6 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized4 mcf2awgen_reg_slice_inst
       (.DIN(DIN),
        .E(p_0_out_0),
        .Q(\gfwd_mode.storage_data1_reg[0] ),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .addr_rollover_r_reg_0(addr_rollover_r_reg_0),
        .areset_d1_1(areset_d1_1),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\gfwd_mode.storage_data1_reg[6]_0 (\gfwd_mode.storage_data1_reg[6] ),
        .m_axis_payload_wr_out_i({m_axis_payload_wr_out_i[66:65],m_axis_payload_wr_out_i[34:1]}),
        .\packet_cnt_reg[5] (\packet_cnt_reg[5] ),
        .sdpo_int(rd_data_wr_i));
  CARRY4 ram_reg_0_1_0_5_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7_n_0,ram_reg_0_1_0_5_i_7_n_1,ram_reg_0_1_0_5_i_7_n_2,ram_reg_0_1_0_5_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rd_data_wr_i[2]}),
        .O({ram_reg_0_1_0_5_i_7_n_4,ram_reg_0_1_0_5_i_7_n_5,ram_reg_0_1_0_5_i_7_n_6,ram_reg_0_1_0_5_i_7_n_7}),
        .S({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40}));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_12_17_i_7_n_4,ram_reg_0_1_12_17_i_7_n_5,ram_reg_0_1_12_17_i_7_n_6,ram_reg_0_1_12_17_i_7_n_7}),
        .S({sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52}));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_7_n_4,ram_reg_0_1_18_23_i_7_n_5,ram_reg_0_1_18_23_i_7_n_6,ram_reg_0_1_18_23_i_7_n_7}),
        .S({sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_8_n_4,ram_reg_0_1_18_23_i_8_n_5,ram_reg_0_1_18_23_i_8_n_6,ram_reg_0_1_18_23_i_8_n_7}),
        .S({sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60}));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_24_29_i_7_n_4,ram_reg_0_1_24_29_i_7_n_5,ram_reg_0_1_24_29_i_7_n_6,ram_reg_0_1_24_29_i_7_n_7}),
        .S({sdpram_top_inst_n_61,sdpram_top_inst_n_62,sdpram_top_inst_n_63,sdpram_top_inst_n_64}));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:2],ram_reg_0_1_30_31_i_3_n_6,ram_reg_0_1_30_31_i_3_n_7}),
        .S({1'b0,1'b0,sdpram_top_inst_n_65,sdpram_top_inst_n_66}));
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_7_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_7_n_4,ram_reg_0_1_6_11_i_7_n_5,ram_reg_0_1_6_11_i_7_n_6,ram_reg_0_1_6_11_i_7_n_7}),
        .S({sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44}));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_8_n_4,ram_reg_0_1_6_11_i_8_n_5,ram_reg_0_1_6_11_i_8_n_6,ram_reg_0_1_6_11_i_8_n_7}),
        .S({sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized3 s2mm_reg_slice_inst
       (.D(D),
        .E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[32]_0 ({m_axis_payload_wr_out_i[32:1],\gfwd_mode.storage_data1_reg[0] }),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (E),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_81),
        .D(D_0),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_6),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (storage_data1),
        .\gfwd_mode.storage_data1_reg[34] ({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40}),
        .\gfwd_mode.storage_data1_reg[40] ({sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44}),
        .\gfwd_mode.storage_data1_reg[64] ({sdpram_top_inst_n_65,sdpram_top_inst_n_66}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[10] ({sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60}),
        .\gin_reg.wr_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_61,sdpram_top_inst_n_62,sdpram_top_inst_n_63,sdpram_top_inst_n_64}),
        .\gin_reg.wr_pntr_pf_dly_reg[2] ({sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48}),
        .\gin_reg.wr_pntr_pf_dly_reg[2]_0 ({sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52}),
        .\gin_reg.wr_pntr_pf_dly_reg[6] ({sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .\gstage1.q_dly_reg[31] (sdpo_int),
        .m_axis_payload_wr_out_i({m_axis_payload_wr_out_i[66:65],m_axis_payload_wr_out_i[34:33]}),
        .plusOp({ram_reg_0_1_30_31_i_3_n_6,ram_reg_0_1_30_31_i_3_n_7,ram_reg_0_1_24_29_i_7_n_4,ram_reg_0_1_24_29_i_7_n_5,ram_reg_0_1_24_29_i_7_n_6,ram_reg_0_1_24_29_i_7_n_7,ram_reg_0_1_18_23_i_8_n_4,ram_reg_0_1_18_23_i_8_n_5,ram_reg_0_1_18_23_i_8_n_6,ram_reg_0_1_18_23_i_8_n_7,ram_reg_0_1_18_23_i_7_n_4,ram_reg_0_1_18_23_i_7_n_5,ram_reg_0_1_18_23_i_7_n_6,ram_reg_0_1_18_23_i_7_n_7,ram_reg_0_1_12_17_i_7_n_4,ram_reg_0_1_12_17_i_7_n_5,ram_reg_0_1_12_17_i_7_n_6,ram_reg_0_1_12_17_i_7_n_7,ram_reg_0_1_6_11_i_8_n_4,ram_reg_0_1_6_11_i_8_n_5,ram_reg_0_1_6_11_i_8_n_6,ram_reg_0_1_6_11_i_8_n_7,ram_reg_0_1_6_11_i_7_n_4,ram_reg_0_1_6_11_i_7_n_5,ram_reg_0_1_6_11_i_7_n_6,ram_reg_0_1_6_11_i_7_n_7,ram_reg_0_1_0_5_i_7_n_4,ram_reg_0_1_0_5_i_7_n_5,ram_reg_0_1_0_5_i_7_n_6,ram_reg_0_1_0_5_i_7_n_7}),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *)
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    storage_data1,
    p_0_out_0,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0]_0 ,
    Q_reg,
    sdpo_int,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg ,
    \pf_thresh_dly_reg[2]_6 ,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]storage_data1;
  output p_0_out_0;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0]_0 ;
  output Q_reg;
  output [12:0]sdpo_int;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]\pf_thresh_dly_reg[2]_6 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]A;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_0 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ;
  wire lsb_eql;
  wire msb_eql;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2]_6 ;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_0_i_23_n_0;
  wire ram_reg_0_1_0_0_i_23_n_1;
  wire ram_reg_0_1_0_0_i_23_n_2;
  wire ram_reg_0_1_0_0_i_23_n_3;
  wire ram_reg_0_1_0_0_i_23_n_4;
  wire ram_reg_0_1_0_0_i_23_n_5;
  wire ram_reg_0_1_0_0_i_23_n_6;
  wire ram_reg_0_1_0_0_i_23_n_7;
  wire ram_reg_0_1_0_0_i_31_n_0;
  wire ram_reg_0_1_0_0_i_31_n_1;
  wire ram_reg_0_1_0_0_i_31_n_2;
  wire ram_reg_0_1_0_0_i_31_n_3;
  wire ram_reg_0_1_0_0_i_31_n_4;
  wire ram_reg_0_1_0_0_i_31_n_5;
  wire ram_reg_0_1_0_0_i_31_n_6;
  wire ram_reg_0_1_0_0_i_31_n_7;
  wire ram_reg_0_1_0_0_i_32_n_0;
  wire ram_reg_0_1_0_0_i_32_n_1;
  wire ram_reg_0_1_0_0_i_32_n_2;
  wire ram_reg_0_1_0_0_i_32_n_3;
  wire ram_reg_0_1_0_0_i_32_n_4;
  wire ram_reg_0_1_0_0_i_32_n_5;
  wire ram_reg_0_1_0_0_i_32_n_6;
  wire ram_reg_0_1_0_0_i_32_n_7;
  wire ram_reg_0_1_0_0_i_38_n_0;
  wire ram_reg_0_1_0_0_i_38_n_1;
  wire ram_reg_0_1_0_0_i_38_n_2;
  wire ram_reg_0_1_0_0_i_38_n_3;
  wire ram_reg_0_1_0_0_i_38_n_4;
  wire ram_reg_0_1_0_0_i_38_n_5;
  wire ram_reg_0_1_0_0_i_38_n_6;
  wire ram_reg_0_1_0_0_i_38_n_7;
  wire ram_reg_0_1_0_0_i_6_n_2;
  wire ram_reg_0_1_0_0_i_6_n_3;
  wire ram_reg_0_1_0_0_i_6_n_5;
  wire ram_reg_0_1_0_0_i_6_n_6;
  wire ram_reg_0_1_0_0_i_6_n_7;
  wire ram_reg_0_1_0_5_i_5_n_0;
  wire ram_reg_0_1_0_5_i_5_n_1;
  wire ram_reg_0_1_0_5_i_5_n_2;
  wire ram_reg_0_1_0_5_i_5_n_3;
  wire ram_reg_0_1_0_5_i_5_n_4;
  wire ram_reg_0_1_0_5_i_5_n_5;
  wire ram_reg_0_1_0_5_i_5_n_6;
  wire ram_reg_0_1_0_5_i_5_n_7;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_12_17_i_7_n_4;
  wire ram_reg_0_1_12_17_i_7_n_5;
  wire ram_reg_0_1_12_17_i_7_n_6;
  wire ram_reg_0_1_12_17_i_7_n_7;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_4;
  wire ram_reg_0_1_18_23_i_7_n_5;
  wire ram_reg_0_1_18_23_i_7_n_6;
  wire ram_reg_0_1_18_23_i_7_n_7;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_18_23_i_8_n_4;
  wire ram_reg_0_1_18_23_i_8_n_5;
  wire ram_reg_0_1_18_23_i_8_n_6;
  wire ram_reg_0_1_18_23_i_8_n_7;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_24_29_i_7_n_4;
  wire ram_reg_0_1_24_29_i_7_n_5;
  wire ram_reg_0_1_24_29_i_7_n_6;
  wire ram_reg_0_1_24_29_i_7_n_7;
  wire ram_reg_0_1_30_31_i_3_n_3;
  wire ram_reg_0_1_30_31_i_3_n_6;
  wire ram_reg_0_1_30_31_i_3_n_7;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_7_n_4;
  wire ram_reg_0_1_6_11_i_7_n_5;
  wire ram_reg_0_1_6_11_i_7_n_6;
  wire ram_reg_0_1_6_11_i_7_n_7;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire ram_reg_0_1_6_11_i_8_n_4;
  wire ram_reg_0_1_6_11_i_8_n_5;
  wire ram_reg_0_1_6_11_i_8_n_6;
  wire ram_reg_0_1_6_11_i_8_n_7;
  wire s_axis_tvalid_wr_in_i;
  wire [12:0]sdpo_int;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_62;
  wire sdpram_top_inst_n_63;
  wire sdpram_top_inst_n_64;
  wire sdpram_top_inst_n_65;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[0][0]
       (.C(aclk),
        .CE(1'b1),
        .D(storage_data1),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[1][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[2][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[2][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[3][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0))
    \active_ch_dly_reg[4][0]
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(Q_reg),
        .R(Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized1 \gptr_mcdf.gch_idle.pntr_eql_inst
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[15] (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay \gptr_mcdf.gch_idle.rdp_dly_inst
       (.Q({\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 }),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 }),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay_63 \gptr_mcdf.gch_idle.wrp_dly_inst
       (.CO(msb_eql),
        .D({sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52,sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,sdpram_top_inst_n_62,sdpram_top_inst_n_63,sdpram_top_inst_n_64}),
        .Q({\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 }),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0] (lsb_eql),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 }),
        .\gstage1.q_dly_reg[31]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst
       (.A(A),
        .D({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51}),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 [27:15]),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_6 (\pf_thresh_dly_reg[2]_6 ),
        .pntr_roll_over(pntr_roll_over));
  CARRY4 ram_reg_0_1_0_0_i_23
       (.CI(ram_reg_0_1_0_0_i_31_n_0),
        .CO({ram_reg_0_1_0_0_i_23_n_0,ram_reg_0_1_0_0_i_23_n_1,ram_reg_0_1_0_0_i_23_n_2,ram_reg_0_1_0_0_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_0_i_23_n_4,ram_reg_0_1_0_0_i_23_n_5,ram_reg_0_1_0_0_i_23_n_6,ram_reg_0_1_0_0_i_23_n_7}),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 ram_reg_0_1_0_0_i_31
       (.CI(ram_reg_0_1_0_0_i_32_n_0),
        .CO({ram_reg_0_1_0_0_i_31_n_0,ram_reg_0_1_0_0_i_31_n_1,ram_reg_0_1_0_0_i_31_n_2,ram_reg_0_1_0_0_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_0_i_31_n_4,ram_reg_0_1_0_0_i_31_n_5,ram_reg_0_1_0_0_i_31_n_6,ram_reg_0_1_0_0_i_31_n_7}),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 ram_reg_0_1_0_0_i_32
       (.CI(ram_reg_0_1_0_0_i_38_n_0),
        .CO({ram_reg_0_1_0_0_i_32_n_0,ram_reg_0_1_0_0_i_32_n_1,ram_reg_0_1_0_0_i_32_n_2,ram_reg_0_1_0_0_i_32_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_0_0_i_32_n_4,ram_reg_0_1_0_0_i_32_n_5,ram_reg_0_1_0_0_i_32_n_6,ram_reg_0_1_0_0_i_32_n_7}),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 ram_reg_0_1_0_0_i_38
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_38_n_0,ram_reg_0_1_0_0_i_38_n_1,ram_reg_0_1_0_0_i_38_n_2,ram_reg_0_1_0_0_i_38_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sdpram_top_inst_n_65,1'b1}),
        .O({ram_reg_0_1_0_0_i_38_n_4,ram_reg_0_1_0_0_i_38_n_5,ram_reg_0_1_0_0_i_38_n_6,ram_reg_0_1_0_0_i_38_n_7}),
        .S({1'b1,1'b1,sdpram_top_inst_n_2,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_23_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:2],ram_reg_0_1_0_0_i_6_n_2,ram_reg_0_1_0_0_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3],ram_reg_0_1_0_0_i_6_n_5,ram_reg_0_1_0_0_i_6_n_6,ram_reg_0_1_0_0_i_6_n_7}),
        .S({1'b0,1'b1,1'b0,1'b1}));
  CARRY4 ram_reg_0_1_0_5_i_5
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_5_n_0,ram_reg_0_1_0_5_i_5_n_1,ram_reg_0_1_0_5_i_5_n_2,ram_reg_0_1_0_5_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_3}),
        .O({ram_reg_0_1_0_5_i_5_n_4,ram_reg_0_1_0_5_i_5_n_5,ram_reg_0_1_0_5_i_5_n_6,ram_reg_0_1_0_5_i_5_n_7}),
        .S({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_12_17_i_7_n_4,ram_reg_0_1_12_17_i_7_n_5,ram_reg_0_1_12_17_i_7_n_6,ram_reg_0_1_12_17_i_7_n_7}),
        .S({sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_7_n_4,ram_reg_0_1_18_23_i_7_n_5,ram_reg_0_1_18_23_i_7_n_6,ram_reg_0_1_18_23_i_7_n_7}),
        .S({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_18_23_i_8_n_4,ram_reg_0_1_18_23_i_8_n_5,ram_reg_0_1_18_23_i_8_n_6,ram_reg_0_1_18_23_i_8_n_7}),
        .S({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_24_29_i_7_n_4,ram_reg_0_1_24_29_i_7_n_5,ram_reg_0_1_24_29_i_7_n_6,ram_reg_0_1_24_29_i_7_n_7}),
        .S({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:2],ram_reg_0_1_30_31_i_3_n_6,ram_reg_0_1_30_31_i_3_n_7}),
        .S({1'b0,1'b0,sdpram_top_inst_n_32,sdpram_top_inst_n_33}));
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_5_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_7_n_4,ram_reg_0_1_6_11_i_7_n_5,ram_reg_0_1_6_11_i_7_n_6,ram_reg_0_1_6_11_i_7_n_7}),
        .S({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_1_6_11_i_8_n_4,ram_reg_0_1_6_11_i_8_n_5,ram_reg_0_1_6_11_i_8_n_6,ram_reg_0_1_6_11_i_8_n_7}),
        .S({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.aclk(aclk),
        .\active_ch_dly_reg[0][0] (storage_data1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top_64 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_65),
        .D({sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52,sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,sdpram_top_inst_n_62,sdpram_top_inst_n_63,sdpram_top_inst_n_64}),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_2),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (storage_data1),
        .\gin_reg.rd_pntr_pf_dly_reg[10] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[2] ({sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .\gin_reg.rd_pntr_pf_dly_reg[6] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gstage1.q_dly_reg[13] ({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}),
        .\gstage1.q_dly_reg[29] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gstage1.q_dly_reg[31] ({sdpram_top_inst_n_32,sdpram_top_inst_n_33}),
        .\gstage1.q_dly_reg[5] ({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}),
        .\gstage1.q_dly_reg[9] ({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}),
        .plusOp({ram_reg_0_1_30_31_i_3_n_6,ram_reg_0_1_30_31_i_3_n_7,ram_reg_0_1_24_29_i_7_n_4,ram_reg_0_1_24_29_i_7_n_5,ram_reg_0_1_24_29_i_7_n_6,ram_reg_0_1_24_29_i_7_n_7,ram_reg_0_1_18_23_i_8_n_4,ram_reg_0_1_18_23_i_8_n_5,ram_reg_0_1_18_23_i_8_n_6,ram_reg_0_1_18_23_i_8_n_7,ram_reg_0_1_18_23_i_7_n_4,ram_reg_0_1_18_23_i_7_n_5,ram_reg_0_1_18_23_i_7_n_6,ram_reg_0_1_18_23_i_7_n_7,ram_reg_0_1_12_17_i_7_n_4,ram_reg_0_1_12_17_i_7_n_5,ram_reg_0_1_12_17_i_7_n_6,ram_reg_0_1_12_17_i_7_n_7,ram_reg_0_1_6_11_i_8_n_4,ram_reg_0_1_6_11_i_8_n_5,ram_reg_0_1_6_11_i_8_n_6,ram_reg_0_1_6_11_i_8_n_7,ram_reg_0_1_6_11_i_7_n_4,ram_reg_0_1_6_11_i_7_n_5,ram_reg_0_1_6_11_i_7_n_6,ram_reg_0_1_6_11_i_7_n_7,ram_reg_0_1_0_5_i_5_n_4,ram_reg_0_1_0_5_i_5_n_5,ram_reg_0_1_0_5_i_5_n_6,ram_reg_0_1_0_5_i_5_n_7}),
        .pntr_rchd_end_addr1({ram_reg_0_1_0_0_i_6_n_5,ram_reg_0_1_0_0_i_6_n_6,ram_reg_0_1_0_0_i_6_n_7,ram_reg_0_1_0_0_i_23_n_4,ram_reg_0_1_0_0_i_23_n_5,ram_reg_0_1_0_0_i_23_n_6,ram_reg_0_1_0_0_i_23_n_7,ram_reg_0_1_0_0_i_31_n_4,ram_reg_0_1_0_0_i_31_n_5,ram_reg_0_1_0_0_i_31_n_6,ram_reg_0_1_0_0_i_31_n_7,ram_reg_0_1_0_0_i_32_n_4,ram_reg_0_1_0_0_i_32_n_5,ram_reg_0_1_0_0_i_32_n_6,ram_reg_0_1_0_0_i_32_n_7,ram_reg_0_1_0_0_i_38_n_4,ram_reg_0_1_0_0_i_38_n_5,ram_reg_0_1_0_0_i_38_n_6,ram_reg_0_1_0_0_i_38_n_7}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpram_top_inst_n_3),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *)
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized1
   (\pf_thresh_dly_reg[2][4] ,
    \gclr.prog_full_i_reg ,
    active_ch_dly_reg_r_3_0,
    \active_ch_dly_reg[4][0]_0 ,
    \gfwd_mode.storage_data1_reg[21] ,
    \active_ch_dly_reg[4]_2 ,
    A,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    bram_wr_en,
    \gfwd_mode.storage_data1_reg[0] ,
    CO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sdpo_int,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    ADDRA,
    awgen_to_mctf_tvalid,
    \diff_pntr_reg[6] ,
    s_axis_tid_arb_i,
    argen_to_mctf_tvalid,
    S,
    \gfwd_mode.areset_d1_reg ,
    D,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output \pf_thresh_dly_reg[2][4] ;
  output [0:0]\gclr.prog_full_i_reg ;
  output active_ch_dly_reg_r_3_0;
  output \active_ch_dly_reg[4][0]_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[21] ;
  output \active_ch_dly_reg[4]_2 ;
  output [0:0]A;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output bram_wr_en;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]CO;
  output [21:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [6:0]sdpo_int;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]ADDRA;
  input awgen_to_mctf_tvalid;
  input [2:0]\diff_pntr_reg[6] ;
  input s_axis_tid_arb_i;
  input argen_to_mctf_tvalid;
  input [2:0]S;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]D;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]A;
  wire [0:0]ADDRA;
  wire [0:0]CO;
  wire [15:0]D;
  wire [21:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [1:0]Q;
  wire [6:6]QSPO;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_2 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_1_n_0;
  wire active_ch_dly_reg_r_3_0;
  wire active_ch_dly_reg_r_n_0;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire bram_wr_en;
  wire [2:0]\diff_pntr_reg[6] ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[21] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg[2][4] ;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire [6:0]rd_data_wr_i;
  wire s2mm_reg_slice_inst_n_10;
  wire s2mm_reg_slice_inst_n_11;
  wire s2mm_reg_slice_inst_n_12;
  wire s2mm_reg_slice_inst_n_13;
  wire s2mm_reg_slice_inst_n_14;
  wire s2mm_reg_slice_inst_n_15;
  wire s2mm_reg_slice_inst_n_16;
  wire s2mm_reg_slice_inst_n_17;
  wire s2mm_reg_slice_inst_n_18;
  wire s2mm_reg_slice_inst_n_19;
  wire s2mm_reg_slice_inst_n_5;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s2mm_reg_slice_inst_n_8;
  wire s2mm_reg_slice_inst_n_9;
  wire s_axis_tid_arb_i;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire we_int;
  wire [6:0]wr_data_i;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *)
  SRL16E #(
    .INIT(16'h0000))
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[21] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0]
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_2 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8))
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_1_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_n_0),
        .Q(active_ch_dly_reg_r_3_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_3_0),
        .Q(\active_ch_dly_reg[4][0]_0 ),
        .R(Q[1]));
  axi_vfifo_ctrl_0_rom__parameterized3 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst
       (.A(A),
        .CO(CO),
        .D(wr_data_i),
        .Q(Q),
        .QSPO(QSPO),
        .S(S),
        .aclk(aclk),
        .\diff_pntr_reg[6]_0 (\diff_pntr_reg[6] ),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\greg_out.QSPO_reg_r (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][4]_0 (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_rom__parameterized4 \gmcpf_pf_gen.thresh_rom_inst
       (.Q(Q[0]),
        .aclk(aclk),
        .pf_thresh_dly_reg_r(\gmcpf_pf_gen.thresh_rom_inst_n_0 ));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized8 mcf2awgen_reg_slice_inst
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_0_out_0),
        .Q({s2mm_reg_slice_inst_n_5,s2mm_reg_slice_inst_n_6,s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,s2mm_reg_slice_inst_n_18,s2mm_reg_slice_inst_n_19}),
        .aclk(aclk),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized7 s2mm_reg_slice_inst
       (.ADDRA(ADDRA),
        .D(D),
        .E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.areset_d1_reg_0 (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[14]_0 ({s2mm_reg_slice_inst_n_5,s2mm_reg_slice_inst_n_6,s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,s2mm_reg_slice_inst_n_18,s2mm_reg_slice_inst_n_19,\gfwd_mode.storage_data1_reg[21] }),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top__parameterized0 sdpram_top_inst
       (.ADDRA(ADDRA),
        .D(wr_data_i),
        .Q(Q[0]),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (sdpo_int),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[21] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *)
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized2
   (sdp_rd_addr_in_i,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out_0,
    bram_rd_en,
    S,
    \gclr.prog_full_i_reg ,
    sdpo_int,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    aclk,
    active_ch_dly_reg_r_3,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.areset_d1_reg ,
    Q_reg_0,
    \pf_thresh_dly_reg[2]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output sdp_rd_addr_in_i;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out_0;
  output bram_rd_en;
  output [2:0]S;
  output [2:0]\gclr.prog_full_i_reg ;
  output [6:0]sdpo_int;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]Q;
  input [0:0]A;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gfwd_mode.areset_d1_reg ;
  input Q_reg_0;
  input [0:0]\pf_thresh_dly_reg[2]_0 ;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire bram_rd_en;
  wire [2:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.areset_d1_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2]_0 ;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire [6:0]rd_data_wr_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i;
  wire [6:0]sdpo_int;
  wire we_int;
  wire [6:0]wr_data_i;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *)
  SRL16E #(
    .INIT(16'h0000))
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(sdp_rd_addr_in_i),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0]
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8))
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst
       (.A(A),
        .CO(CO),
        .D(wr_data_i),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_0 (\pf_thresh_dly_reg[2]_0 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized10 mcf2awgen_reg_slice_inst
       (.D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_0_out),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized9 s2mm_reg_slice_inst
       (.E(p_0_out),
        .Q_reg(Q_reg_0),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(sdp_rd_addr_in_i),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top__parameterized1 sdpram_top_inst
       (.D(wr_data_i),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (sdpo_int),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i),
        .storage_data1(sdp_rd_addr_in_i),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *)
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized3
   (\gclr.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[19] ,
    \active_ch_dly_reg[4]_3 ,
    A,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    bram_wr_en,
    CO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sdpo_int,
    aclk,
    pf_thresh_dly_reg_r_0,
    Q,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRA,
    valid_pkt_r_reg,
    \diff_pntr_reg[6] ,
    S,
    valid_pkt_r_reg_0,
    tstart_reg,
    D);
  output [0:0]\gclr.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[19] ;
  output \active_ch_dly_reg[4]_3 ;
  output [0:0]A;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output bram_wr_en;
  output [0:0]CO;
  output [19:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [6:0]sdpo_int;
  input aclk;
  input pf_thresh_dly_reg_r_0;
  input [1:0]Q;
  input active_ch_dly_reg_r_3;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]ADDRA;
  input valid_pkt_r_reg;
  input [2:0]\diff_pntr_reg[6] ;
  input [2:0]S;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;
  input [6:0]D;

  wire [0:0]A;
  wire [0:0]ADDRA;
  wire [0:0]CO;
  wire [6:0]D;
  wire [19:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [1:0]Q;
  wire [6:6]QSPO;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4]_3 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire bram_wr_en;
  wire [2:0]\diff_pntr_reg[6] ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[19] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire p_0_out;
  wire p_0_out_0;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire [6:0]rd_data_wr_i;
  wire s2mm_reg_slice_inst_n_10;
  wire s2mm_reg_slice_inst_n_11;
  wire s2mm_reg_slice_inst_n_12;
  wire s2mm_reg_slice_inst_n_13;
  wire s2mm_reg_slice_inst_n_14;
  wire s2mm_reg_slice_inst_n_15;
  wire s2mm_reg_slice_inst_n_16;
  wire s2mm_reg_slice_inst_n_4;
  wire s2mm_reg_slice_inst_n_5;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s2mm_reg_slice_inst_n_8;
  wire s2mm_reg_slice_inst_n_9;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int;
  wire [6:0]wr_data_i;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *)
  SRL16E #(
    .INIT(16'h0000))
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[19] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0]
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_3 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8))
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0_rom__parameterized9 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3 \gmcpf_pf_gen.mcpf_pf_gen_inst
       (.A(A),
        .CO(CO),
        .D(wr_data_i),
        .Q(Q),
        .QSPO(QSPO),
        .S(S),
        .aclk(aclk),
        .\diff_pntr_reg[6]_0 (\diff_pntr_reg[6] ),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (D),
        .p_0_out(p_0_out),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized12 mcf2awgen_reg_slice_inst
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_0_out_0),
        .Q({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5,s2mm_reg_slice_inst_n_6,s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16}),
        .aclk(aclk),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized11 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[12]_0 ({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5,s2mm_reg_slice_inst_n_6,s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,\gfwd_mode.storage_data1_reg[19] }),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .tstart_reg(tstart_reg),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top__parameterized2 sdpram_top_inst
       (.ADDRA(ADDRA),
        .D(wr_data_i),
        .Q(Q[0]),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (sdpo_int),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[19] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *)
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized4
   (\gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out_0,
    bram_rd_en,
    S,
    \gclr.prog_full_i_reg ,
    sdpo_int,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    aclk,
    active_ch_dly_reg_r_3,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    CO,
    \goreg_dm.dout_i_reg[0] ,
    \gfwd_mode.areset_d1_reg ,
    \gpfs.prog_full_i_reg ,
    \pf_thresh_dly_reg[2]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 );
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out_0;
  output bram_rd_en;
  output [2:0]S;
  output [2:0]\gclr.prog_full_i_reg ;
  output [6:0]sdpo_int;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]Q;
  input [0:0]A;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]CO;
  input \goreg_dm.dout_i_reg[0] ;
  input \gfwd_mode.areset_d1_reg ;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\pf_thresh_dly_reg[2]_1 ;
  input [6:0]\gfwd_mode.storage_data1_reg[0]_2 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [1:0]Q;
  wire Q_reg;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire bram_rd_en;
  wire [2:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [6:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2]_1 ;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire [6:0]rd_data_wr_i;
  wire s2mm_reg_slice_inst_n_2;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire we_int;
  wire [6:0]wr_data_i;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *)
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *)
  SRL16E #(
    .INIT(16'h0000))
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0]
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8))
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4 \gmcpf_pf_gen.mcpf_pf_gen_inst
       (.A(A),
        .CO(CO),
        .D(wr_data_i),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_1 (\pf_thresh_dly_reg[2]_1 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized14 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized13 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram_top__parameterized3 sdpram_top_inst
       (.D(wr_data_i),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (sdpo_int),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(rd_data_wr_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *)
module axi_vfifo_ctrl_0_mcf_txn_top
   (\pf_thresh_dly_reg[2][4] ,
    active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[4]_2 ,
    Q_reg,
    areset_d1,
    p_0_out,
    p_0_out_0,
    I132,
    \gcc0.gc0.count_d1_reg[3] ,
    we_ar_txn,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    E,
    \gpr1.dout_i_reg[19] ,
    Q,
    aclk,
    awgen_to_mctf_tvalid,
    Q_reg_0,
    mem_init_done,
    p_2_out_1,
    p_2_out,
    s_axis_tid_arb_i,
    argen_to_mctf_tvalid,
    \gfwd_mode.areset_d1_reg ,
    D);
  output \pf_thresh_dly_reg[2][4] ;
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output \active_ch_dly_reg[4]_2 ;
  output Q_reg;
  output areset_d1;
  output p_0_out;
  output p_0_out_0;
  output [8:0]I132;
  output \gcc0.gc0.count_d1_reg[3] ;
  output we_ar_txn;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output [0:0]E;
  output [6:0]\gpr1.dout_i_reg[19] ;
  input [1:0]Q;
  input aclk;
  input awgen_to_mctf_tvalid;
  input Q_reg_0;
  input mem_init_done;
  input p_2_out_1;
  input p_2_out;
  input s_axis_tid_arb_i;
  input argen_to_mctf_tvalid;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [8:0]I132;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_2 ;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire [21:0]bram_payload;
  wire [7:1]bram_rd_addr;
  wire [14:0]bram_rd_data_i;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire [6:0]\gpr1.dout_i_reg[19] ;
  wire mcf_inst_n_39;
  wire mem_init_done;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire p_2_out_1;
  wire \pf_thresh_dly_reg[2][4] ;
  wire s_axis_tid_arb_i;
  wire we_ar_txn;

  axi_vfifo_ctrl_0_bram_top bram_inst
       (.D(bram_rd_data_i),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[21] (bram_payload),
        .\gfwd_mode.storage_data1_reg[7] (bram_rd_addr));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized4 \gbmg_do.bram_dout_dly_inst
       (.D(bram_rd_data_i),
        .Q({\gpr1.dout_i_reg[19] [6],I132[7:0],\gpr1.dout_i_reg[19] [5:0]}),
        .aclk(aclk),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0_multi_channel_fifo__parameterized0 mcf_inst
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (bram_payload),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({bram_rd_addr,mcf_inst_n_39}),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg (areset_d1),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized3 tid_dly_inst
       (.I132(I132[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_39));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized2 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .mem_init_done(mem_init_done),
        .p_2_out(p_2_out),
        .p_2_out_1(p_2_out_1),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *)
module axi_vfifo_ctrl_0_mcf_txn_top__parameterized0
   (\active_ch_dly_reg[4]_3 ,
    sdp_rd_addr_in_i,
    Q_reg,
    argen_to_tdf_payload,
    areset_d1,
    p_0_out,
    p_0_out_0,
    argen_to_tdf_tvalid,
    E,
    aclk,
    pf_thresh_dly_reg_r_0,
    Q,
    active_ch_dly_reg_r_3,
    curr_state_reg,
    active_ch_dly_reg_r_2,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    p_2_out,
    valid_pkt_r_reg_0,
    D);
  output \active_ch_dly_reg[4]_3 ;
  output sdp_rd_addr_in_i;
  output Q_reg;
  output [14:0]argen_to_tdf_payload;
  output areset_d1;
  output p_0_out;
  output p_0_out_0;
  output argen_to_tdf_tvalid;
  output [0:0]E;
  input aclk;
  input pf_thresh_dly_reg_r_0;
  input [1:0]Q;
  input active_ch_dly_reg_r_3;
  input [0:0]curr_state_reg;
  input active_ch_dly_reg_r_2;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input p_2_out;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[4]_3 ;
  wire active_ch_dly_reg_r_2;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire [19:0]bram_payload;
  wire [7:1]bram_rd_addr;
  wire [12:0]bram_rd_data_i;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [0:0]curr_state_reg;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mcf_inst_n_35;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire pf_thresh_dly_reg_r_0;
  wire sdp_rd_addr_in_i;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;

  axi_vfifo_ctrl_0_bram_top__parameterized0 bram_inst
       (.D(bram_rd_data_i),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[19] (bram_payload),
        .\gfwd_mode.storage_data1_reg[7] (bram_rd_addr));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized8 \gbmg_do.bram_dout_dly_inst
       (.D(bram_rd_data_i),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[13:1]));
  axi_vfifo_ctrl_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (bram_payload),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({bram_rd_addr,mcf_inst_n_35}),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.m_valid_i_reg (areset_d1),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .tstart_reg(D),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized7 tid_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[0]),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_35));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized9 trans_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .argen_to_tdf_payload(argen_to_tdf_payload[14]),
        .curr_state_reg(curr_state_reg));
  axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_9_delay__parameterized6 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .bram_rd_en(bram_rd_en),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "memory" *)
module axi_vfifo_ctrl_0_memory
   (\m_axi_awid[0] ,
    E,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    RAM_RD_EN);
  output [40:0]\m_axi_awid[0] ;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input RAM_RD_EN;

  wire [0:0]E;
  wire RAM_RD_EN;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_10 ;
  wire \gdm.dm_n_11 ;
  wire \gdm.dm_n_12 ;
  wire \gdm.dm_n_13 ;
  wire \gdm.dm_n_14 ;
  wire \gdm.dm_n_15 ;
  wire \gdm.dm_n_16 ;
  wire \gdm.dm_n_17 ;
  wire \gdm.dm_n_18 ;
  wire \gdm.dm_n_19 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_20 ;
  wire \gdm.dm_n_21 ;
  wire \gdm.dm_n_22 ;
  wire \gdm.dm_n_23 ;
  wire \gdm.dm_n_24 ;
  wire \gdm.dm_n_25 ;
  wire \gdm.dm_n_26 ;
  wire \gdm.dm_n_27 ;
  wire \gdm.dm_n_28 ;
  wire \gdm.dm_n_29 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_30 ;
  wire \gdm.dm_n_31 ;
  wire \gdm.dm_n_32 ;
  wire \gdm.dm_n_33 ;
  wire \gdm.dm_n_34 ;
  wire \gdm.dm_n_35 ;
  wire \gdm.dm_n_36 ;
  wire \gdm.dm_n_37 ;
  wire \gdm.dm_n_38 ;
  wire \gdm.dm_n_39 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_40 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gdm.dm_n_8 ;
  wire \gdm.dm_n_9 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [40:0]\m_axi_awid[0] ;

  axi_vfifo_ctrl_0_dmem \gdm.dm
       (.Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 ,\gdm.dm_n_8 ,\gdm.dm_n_9 ,\gdm.dm_n_10 ,\gdm.dm_n_11 ,\gdm.dm_n_12 ,\gdm.dm_n_13 ,\gdm.dm_n_14 ,\gdm.dm_n_15 ,\gdm.dm_n_16 ,\gdm.dm_n_17 ,\gdm.dm_n_18 ,\gdm.dm_n_19 ,\gdm.dm_n_20 ,\gdm.dm_n_21 ,\gdm.dm_n_22 ,\gdm.dm_n_23 ,\gdm.dm_n_24 ,\gdm.dm_n_25 ,\gdm.dm_n_26 ,\gdm.dm_n_27 ,\gdm.dm_n_28 ,\gdm.dm_n_29 ,\gdm.dm_n_30 ,\gdm.dm_n_31 ,\gdm.dm_n_32 ,\gdm.dm_n_33 ,\gdm.dm_n_34 ,\gdm.dm_n_35 ,\gdm.dm_n_36 ,\gdm.dm_n_37 ,\gdm.dm_n_38 ,\gdm.dm_n_39 ,\gdm.dm_n_40 }),
        .RAM_RD_EN(RAM_RD_EN),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[0]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_40 ),
        .Q(\m_axi_awid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[10]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_30 ),
        .Q(\m_axi_awid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[11]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_29 ),
        .Q(\m_axi_awid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[12]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_28 ),
        .Q(\m_axi_awid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[13]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_27 ),
        .Q(\m_axi_awid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[14]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_26 ),
        .Q(\m_axi_awid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[15]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_25 ),
        .Q(\m_axi_awid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[16]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_24 ),
        .Q(\m_axi_awid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[17]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_23 ),
        .Q(\m_axi_awid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[18]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_22 ),
        .Q(\m_axi_awid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[19]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_21 ),
        .Q(\m_axi_awid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[1]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_39 ),
        .Q(\m_axi_awid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[20]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_20 ),
        .Q(\m_axi_awid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[21]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_19 ),
        .Q(\m_axi_awid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[22]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_18 ),
        .Q(\m_axi_awid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[23]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_17 ),
        .Q(\m_axi_awid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[24]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_16 ),
        .Q(\m_axi_awid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[25]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_15 ),
        .Q(\m_axi_awid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[26]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_14 ),
        .Q(\m_axi_awid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[27]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_13 ),
        .Q(\m_axi_awid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[28]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_12 ),
        .Q(\m_axi_awid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[29]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_11 ),
        .Q(\m_axi_awid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[2]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_38 ),
        .Q(\m_axi_awid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[30]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_10 ),
        .Q(\m_axi_awid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[31]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_9 ),
        .Q(\m_axi_awid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[32]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_8 ),
        .Q(\m_axi_awid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[33]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_7 ),
        .Q(\m_axi_awid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[34]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_6 ),
        .Q(\m_axi_awid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[35]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_5 ),
        .Q(\m_axi_awid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[36]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_4 ),
        .Q(\m_axi_awid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[37]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_3 ),
        .Q(\m_axi_awid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[38]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_2 ),
        .Q(\m_axi_awid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[39]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_1 ),
        .Q(\m_axi_awid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[3]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_37 ),
        .Q(\m_axi_awid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[40]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_0 ),
        .Q(\m_axi_awid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[4]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_36 ),
        .Q(\m_axi_awid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[5]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_35 ),
        .Q(\m_axi_awid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[6]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_34 ),
        .Q(\m_axi_awid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[7]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_33 ),
        .Q(\m_axi_awid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[8]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_32 ),
        .Q(\m_axi_awid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[9]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_31 ),
        .Q(\m_axi_awid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *)
module axi_vfifo_ctrl_0_memory_114
   (\m_axi_arid[0] ,
    aclk,
    E,
    I132,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    ram_empty_fb_i_reg,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]I132;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [40:0]I132;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_10 ;
  wire \gdm.dm_n_11 ;
  wire \gdm.dm_n_12 ;
  wire \gdm.dm_n_13 ;
  wire \gdm.dm_n_14 ;
  wire \gdm.dm_n_15 ;
  wire \gdm.dm_n_16 ;
  wire \gdm.dm_n_17 ;
  wire \gdm.dm_n_18 ;
  wire \gdm.dm_n_19 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_20 ;
  wire \gdm.dm_n_21 ;
  wire \gdm.dm_n_22 ;
  wire \gdm.dm_n_23 ;
  wire \gdm.dm_n_24 ;
  wire \gdm.dm_n_25 ;
  wire \gdm.dm_n_26 ;
  wire \gdm.dm_n_27 ;
  wire \gdm.dm_n_28 ;
  wire \gdm.dm_n_29 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_30 ;
  wire \gdm.dm_n_31 ;
  wire \gdm.dm_n_32 ;
  wire \gdm.dm_n_33 ;
  wire \gdm.dm_n_34 ;
  wire \gdm.dm_n_35 ;
  wire \gdm.dm_n_36 ;
  wire \gdm.dm_n_37 ;
  wire \gdm.dm_n_38 ;
  wire \gdm.dm_n_39 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_40 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gdm.dm_n_8 ;
  wire \gdm.dm_n_9 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [40:0]\m_axi_arid[0] ;
  wire [0:0]ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_dmem_116 \gdm.dm
       (.E(E),
        .I132(I132),
        .Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 ,\gdm.dm_n_8 ,\gdm.dm_n_9 ,\gdm.dm_n_10 ,\gdm.dm_n_11 ,\gdm.dm_n_12 ,\gdm.dm_n_13 ,\gdm.dm_n_14 ,\gdm.dm_n_15 ,\gdm.dm_n_16 ,\gdm.dm_n_17 ,\gdm.dm_n_18 ,\gdm.dm_n_19 ,\gdm.dm_n_20 ,\gdm.dm_n_21 ,\gdm.dm_n_22 ,\gdm.dm_n_23 ,\gdm.dm_n_24 ,\gdm.dm_n_25 ,\gdm.dm_n_26 ,\gdm.dm_n_27 ,\gdm.dm_n_28 ,\gdm.dm_n_29 ,\gdm.dm_n_30 ,\gdm.dm_n_31 ,\gdm.dm_n_32 ,\gdm.dm_n_33 ,\gdm.dm_n_34 ,\gdm.dm_n_35 ,\gdm.dm_n_36 ,\gdm.dm_n_37 ,\gdm.dm_n_38 ,\gdm.dm_n_39 ,\gdm.dm_n_40 }),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[0]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_40 ),
        .Q(\m_axi_arid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[10]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_30 ),
        .Q(\m_axi_arid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[11]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_29 ),
        .Q(\m_axi_arid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[12]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_28 ),
        .Q(\m_axi_arid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[13]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_27 ),
        .Q(\m_axi_arid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[14]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_26 ),
        .Q(\m_axi_arid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[15]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_25 ),
        .Q(\m_axi_arid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[16]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_24 ),
        .Q(\m_axi_arid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[17]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_23 ),
        .Q(\m_axi_arid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[18]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_22 ),
        .Q(\m_axi_arid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[19]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_21 ),
        .Q(\m_axi_arid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[1]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_39 ),
        .Q(\m_axi_arid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[20]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_20 ),
        .Q(\m_axi_arid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[21]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_19 ),
        .Q(\m_axi_arid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[22]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_18 ),
        .Q(\m_axi_arid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[23]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_17 ),
        .Q(\m_axi_arid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[24]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_16 ),
        .Q(\m_axi_arid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[25]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_15 ),
        .Q(\m_axi_arid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[26]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_14 ),
        .Q(\m_axi_arid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[27]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_13 ),
        .Q(\m_axi_arid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[28]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_12 ),
        .Q(\m_axi_arid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[29]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_11 ),
        .Q(\m_axi_arid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[2]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_38 ),
        .Q(\m_axi_arid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[30]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_10 ),
        .Q(\m_axi_arid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[31]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_9 ),
        .Q(\m_axi_arid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[32]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_8 ),
        .Q(\m_axi_arid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[33]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_7 ),
        .Q(\m_axi_arid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[34]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_6 ),
        .Q(\m_axi_arid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[35]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_5 ),
        .Q(\m_axi_arid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[36]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_4 ),
        .Q(\m_axi_arid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[37]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_3 ),
        .Q(\m_axi_arid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[38]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_2 ),
        .Q(\m_axi_arid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[39]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_1 ),
        .Q(\m_axi_arid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[3]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_37 ),
        .Q(\m_axi_arid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[40]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_0 ),
        .Q(\m_axi_arid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[4]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_36 ),
        .Q(\m_axi_arid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[5]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_35 ),
        .Q(\m_axi_arid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[6]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_34 ),
        .Q(\m_axi_arid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[7]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_33 ),
        .Q(\m_axi_arid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[8]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_32 ),
        .Q(\m_axi_arid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[9]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\gdm.dm_n_31 ),
        .Q(\m_axi_arid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *)
module axi_vfifo_ctrl_0_memory__parameterized0
   (\m_axi_wdata[31] ,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [32:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [32:0]\m_axi_wdata[31] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1 \gbm.gbmg.gbmga.ngecc.bmg
       (.D(doutb),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[0]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[0]),
        .Q(\m_axi_wdata[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[10]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[10]),
        .Q(\m_axi_wdata[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[11]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[11]),
        .Q(\m_axi_wdata[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[12]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[12]),
        .Q(\m_axi_wdata[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[13]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[13]),
        .Q(\m_axi_wdata[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[14]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[14]),
        .Q(\m_axi_wdata[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[15]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[15]),
        .Q(\m_axi_wdata[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[16]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[16]),
        .Q(\m_axi_wdata[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[17]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[17]),
        .Q(\m_axi_wdata[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[18]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[18]),
        .Q(\m_axi_wdata[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[19]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[19]),
        .Q(\m_axi_wdata[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[1]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[1]),
        .Q(\m_axi_wdata[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[20]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[20]),
        .Q(\m_axi_wdata[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[21]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[21]),
        .Q(\m_axi_wdata[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[22]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[22]),
        .Q(\m_axi_wdata[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[23]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[23]),
        .Q(\m_axi_wdata[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[24]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[24]),
        .Q(\m_axi_wdata[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[25]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[25]),
        .Q(\m_axi_wdata[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[26]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[26]),
        .Q(\m_axi_wdata[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[27]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[27]),
        .Q(\m_axi_wdata[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[28]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[28]),
        .Q(\m_axi_wdata[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[29]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[29]),
        .Q(\m_axi_wdata[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[2]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[2]),
        .Q(\m_axi_wdata[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[30]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[30]),
        .Q(\m_axi_wdata[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[31]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[31]),
        .Q(\m_axi_wdata[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[32]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[32]),
        .Q(\m_axi_wdata[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[3]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[3]),
        .Q(\m_axi_wdata[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[4]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[4]),
        .Q(\m_axi_wdata[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[5]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[5]),
        .Q(\m_axi_wdata[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[6]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[6]),
        .Q(\m_axi_wdata[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[7]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[7]),
        .Q(\m_axi_wdata[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[8]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[8]),
        .Q(\m_axi_wdata[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[9]
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[9]),
        .Q(\m_axi_wdata[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *)
module axi_vfifo_ctrl_0_memory__parameterized1
   (\gpr1.dout_i_reg[6] ,
    curr_state_reg,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    empty_fwft_i_0,
    prog_full_i_0,
    curr_state,
    \pkt_cnt_reg_reg[1] ,
    areset_d1,
    sdp_rd_addr_in_i,
    E,
    aclk,
    \gnstage1.q_dly_reg[1][0] ,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    ram_empty_fb_i_reg);
  output \gpr1.dout_i_reg[6] ;
  output curr_state_reg;
  output [3:0]Q;
  output [1:0]D;
  output \gfwd_mode.storage_data1_reg[0] ;
  input empty_fwft_i_0;
  input prog_full_i_0;
  input curr_state;
  input [1:0]\pkt_cnt_reg_reg[1] ;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [0:0]E;
  input aclk;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input [0:0]ram_empty_fb_i_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [3:0]Q;
  wire aclk;
  wire [2:1]ar_fifo_payload;
  wire areset_d1;
  wire [0:0]argen_to_mcpf_payload;
  wire [3:0]count_d10_in;
  wire curr_state;
  wire curr_state_reg;
  wire empty_fwft_i_0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpr1.dout_i_reg[6] ;
  wire [1:0]\pkt_cnt_reg_reg[1] ;
  wire prog_full_i_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire sdp_rd_addr_in_i;

  LUT6 #(
    .INIT(64'h0000000000000001))
    curr_state_i_3
       (.I0(Q[2]),
        .I1(ar_fifo_payload[1]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(ar_fifo_payload[2]),
        .O(curr_state_reg));
  axi_vfifo_ctrl_0_dmem__parameterized0 \gdm.dm
       (.PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .count_d10_in(count_d10_in),
        .curr_state(curr_state),
        .dout_i({\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 }),
        .empty_fwft_i_0(empty_fwft_i_0),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[5] (curr_state_reg),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6] ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'hFEFFFEFE02000202))
    \gfwd_mode.storage_data1[0]_i_1__1
       (.I0(argen_to_mcpf_payload),
        .I1(areset_d1),
        .I2(prog_full_i_0),
        .I3(curr_state),
        .I4(empty_fwft_i_0),
        .I5(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[0]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_7 ),
        .Q(argen_to_mcpf_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[1]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_6 ),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[2]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_5 ),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[3]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_4 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[4]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[5]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_2 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[6]
       (.C(aclk),
        .CE(E),
        .D(\gdm.dm_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9F90))
    \pkt_cnt_reg[0]_i_1
       (.I0(\pkt_cnt_reg_reg[1] [0]),
        .I1(prog_full_i_0),
        .I2(curr_state),
        .I3(ar_fifo_payload[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9FFA900))
    \pkt_cnt_reg[1]_i_1
       (.I0(\pkt_cnt_reg_reg[1] [1]),
        .I1(prog_full_i_0),
        .I2(\pkt_cnt_reg_reg[1] [0]),
        .I3(curr_state),
        .I4(ar_fifo_payload[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "memory" *)
module axi_vfifo_ctrl_0_memory__parameterized2
   (s_axis_payload_wr_out_i,
    ram_empty_fb_i_reg,
    \tlen_cntr_reg_reg[6] ,
    curr_state_reg,
    \tlen_cntr_reg_reg[3] ,
    \tlen_cntr_reg_reg[4] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \tlen_cntr_reg_reg[6]_0 ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    ram_empty_fb_i_reg_0,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload,
    curr_state_reg_0,
    curr_state,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [7:0]s_axis_payload_wr_out_i;
  output ram_empty_fb_i_reg;
  output [5:0]\tlen_cntr_reg_reg[6] ;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[3] ;
  output \tlen_cntr_reg_reg[4] ;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \tlen_cntr_reg_reg[6]_0 ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input ram_empty_fb_i_reg_0;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;
  input curr_state_reg_0;
  input curr_state;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire curr_state;
  wire curr_state_i_5_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [14:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [7:0]s_axis_payload_wr_out_i;
  wire [14:3]tdest_fifo_dout;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire [5:0]\tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair87" *)
  LUT4 #(
    .INIT(16'hFFFE))
    curr_state_i_3__0
       (.I0(\tlen_cntr_reg_reg[6] [0]),
        .I1(tdest_fifo_dout[9]),
        .I2(\tlen_cntr_reg_reg[6] [5]),
        .I3(curr_state_i_5_n_0),
        .O(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *)
  LUT4 #(
    .INIT(16'hFFFE))
    curr_state_i_5
       (.I0(\tlen_cntr_reg_reg[6] [2]),
        .I1(\tlen_cntr_reg_reg[6] [4]),
        .I2(\tlen_cntr_reg_reg[6] [3]),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .O(curr_state_i_5_n_0));
  axi_vfifo_ctrl_0_blk_mem_gen_v8_3_1__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg
       (.D({doutb[14],doutb[12:0]}),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *)
  LUT4 #(
    .INIT(16'hFFBF))
    \gfwd_mode.storage_data1[33]_i_1
       (.I0(tdest_fifo_dout[4]),
        .I1(tdest_fifo_dout[3]),
        .I2(curr_state_reg_0),
        .I3(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *)
  LUT3 #(
    .INIT(8'hBF))
    \gfwd_mode.storage_data1[34]_i_1
       (.I0(tdest_fifo_dout[5]),
        .I1(curr_state_reg_0),
        .I2(tdest_fifo_dout[3]),
        .O(s_axis_payload_wr_out_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *)
  LUT4 #(
    .INIT(16'hF777))
    \gfwd_mode.storage_data1[35]_i_1
       (.I0(curr_state_reg_0),
        .I1(tdest_fifo_dout[3]),
        .I2(tdest_fifo_dout[5]),
        .I3(tdest_fifo_dout[4]),
        .O(s_axis_payload_wr_out_i[2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gfwd_mode.storage_data1[35]_i_6
       (.I0(\tlen_cntr_reg_reg[6] [4]),
        .I1(tdest_fifo_dout[9]),
        .I2(\tlen_cntr_reg_reg[6] [1]),
        .I3(\tlen_cntr_reg_reg[6] [0]),
        .I4(\tlen_cntr_reg_reg[6] [2]),
        .I5(\tlen_cntr_reg_reg[6] [3]),
        .O(\gfwd_mode.storage_data1_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *)
  LUT4 #(
    .INIT(16'h8000))
    \gfwd_mode.storage_data1[35]_i_7
       (.I0(tdest_fifo_dout[9]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [2]),
        .O(\gfwd_mode.storage_data1_reg[40]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *)
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[39]_i_1__0
       (.I0(tdest_fifo_dout[3]),
        .I1(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[6]));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[40]_i_1
       (.I0(tdest_fifo_dout[14]),
        .I1(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[7]));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[0]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(s_axis_payload_wr_out_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[10]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(\tlen_cntr_reg_reg[6] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[11]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(\tlen_cntr_reg_reg[6] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[12]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(\tlen_cntr_reg_reg[6] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[14]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(tdest_fifo_dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[1]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(s_axis_payload_wr_out_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[2]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(s_axis_payload_wr_out_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[3]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(tdest_fifo_dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[4]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[5]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(tdest_fifo_dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[6]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(\tlen_cntr_reg_reg[6] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[7]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(\tlen_cntr_reg_reg[6] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[8]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(\tlen_cntr_reg_reg[6] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \goreg_bm.dout_i_reg[9]
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(tdest_fifo_dout[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *)
  LUT5 #(
    .INIT(32'hFFFFFFFE))
    ram_empty_fb_i_i_4__0
       (.I0(curr_state),
        .I1(curr_state_i_5_n_0),
        .I2(\tlen_cntr_reg_reg[6] [5]),
        .I3(tdest_fifo_dout[9]),
        .I4(\tlen_cntr_reg_reg[6] [0]),
        .O(ram_empty_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *)
  LUT2 #(
    .INIT(4'h8))
    \tlen_cntr_reg[2]_i_3
       (.I0(\tlen_cntr_reg_reg[6] [1]),
        .I1(\tlen_cntr_reg_reg[6] [0]),
        .O(\tlen_cntr_reg_reg[2] ));
  LUT4 #(
    .INIT(16'h6AAA))
    \tlen_cntr_reg[3]_i_2
       (.I0(tdest_fifo_dout[9]),
        .I1(\tlen_cntr_reg_reg[6] [1]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [2]),
        .O(\tlen_cntr_reg_reg[3] ));
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \tlen_cntr_reg[4]_i_2
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [2]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .I4(tdest_fifo_dout[9]),
        .O(\tlen_cntr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *)
  LUT5 #(
    .INIT(32'h80000000))
    \tlen_cntr_reg[6]_i_3
       (.I0(\tlen_cntr_reg_reg[6] [3]),
        .I1(\tlen_cntr_reg_reg[6] [2]),
        .I2(\tlen_cntr_reg_reg[6] [0]),
        .I3(\tlen_cntr_reg_reg[6] [1]),
        .I4(tdest_fifo_dout[9]),
        .O(\tlen_cntr_reg_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "memory" *)
module axi_vfifo_ctrl_0_memory__parameterized3
   (tid_fifo_dout,
    aclk,
    Q,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_bvalid,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    I135,
    ram_empty_fb_i_reg);
  output [0:0]tid_fifo_dout;
  input aclk;
  input [0:0]Q;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_bvalid;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]I135;
  input ram_empty_fb_i_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]I135;
  wire [0:0]Q;
  wire aclk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire \gdm.dm_n_0 ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_axi_bvalid;
  wire ram_empty_fb_i_reg;
  wire [0:0]tid_fifo_dout;

  axi_vfifo_ctrl_0_dmem__parameterized1 \gdm.dm
       (.D(D),
        .E(E),
        .I135(I135),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\goreg_dm.dout_i_reg[0] (\gdm.dm_n_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_axi_bvalid(m_axi_bvalid),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .tid_fifo_dout(tid_fifo_dout));
  FDRE #(
    .INIT(1'b0))
    \goreg_dm.dout_i_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gdm.dm_n_0 ),
        .Q(tid_fifo_dout),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *)
module axi_vfifo_ctrl_0_multi_channel_fifo
   (areset_d1,
    p_0_out,
    \active_ch_dly_reg[4]_11 ,
    sdp_rd_addr_in_i,
    p_0_out_0,
    Q_reg,
    mcdf_to_awgen_tvalid,
    \gfwd_mode.storage_data1_reg[1] ,
    \aw_id_r_reg[0] ,
    addr_rollover_r_reg,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    Q_reg_0,
    Q_reg_1,
    aclk,
    Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    areset_d1_1,
    addr_ready,
    \gfwd_mode.m_valid_i_reg_1 ,
    DIN,
    \gfwd_mode.storage_data1_reg[6] ,
    vfifo_idle,
    E,
    D);
  output areset_d1;
  output p_0_out;
  output \active_ch_dly_reg[4]_11 ;
  output sdp_rd_addr_in_i;
  output p_0_out_0;
  output Q_reg;
  output mcdf_to_awgen_tvalid;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output \aw_id_r_reg[0] ;
  output [65:0]addr_rollover_r_reg;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output Q_reg_0;
  output Q_reg_1;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input areset_d1_1;
  input addr_ready;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]DIN;
  input [0:0]\gfwd_mode.storage_data1_reg[6] ;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]DIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire \active_ch_dly_reg[4]_11 ;
  wire addr_ready;
  wire [65:0]addr_rollover_r_reg;
  wire areset_d1;
  wire areset_d1_1;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[6] ;
  wire [0:0]\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ;
  wire mcdf_to_awgen_tvalid;
  wire mcf_dfl_rd_inst_n_0;
  wire mcf_dfl_rd_inst_n_4;
  wire mcf_dfl_wr_inst_n_100;
  wire mcf_dfl_wr_inst_n_101;
  wire mcf_dfl_wr_inst_n_102;
  wire mcf_dfl_wr_inst_n_103;
  wire mcf_dfl_wr_inst_n_104;
  wire mcf_dfl_wr_inst_n_105;
  wire mcf_dfl_wr_inst_n_106;
  wire mcf_dfl_wr_inst_n_107;
  wire mcf_dfl_wr_inst_n_108;
  wire mcf_dfl_wr_inst_n_109;
  wire mcf_dfl_wr_inst_n_110;
  wire mcf_dfl_wr_inst_n_111;
  wire mcf_dfl_wr_inst_n_6;
  wire mcf_dfl_wr_inst_n_80;
  wire mcf_dfl_wr_inst_n_81;
  wire mcf_dfl_wr_inst_n_82;
  wire mcf_dfl_wr_inst_n_83;
  wire mcf_dfl_wr_inst_n_84;
  wire mcf_dfl_wr_inst_n_85;
  wire mcf_dfl_wr_inst_n_86;
  wire mcf_dfl_wr_inst_n_87;
  wire mcf_dfl_wr_inst_n_88;
  wire mcf_dfl_wr_inst_n_89;
  wire mcf_dfl_wr_inst_n_90;
  wire mcf_dfl_wr_inst_n_91;
  wire mcf_dfl_wr_inst_n_92;
  wire mcf_dfl_wr_inst_n_93;
  wire mcf_dfl_wr_inst_n_94;
  wire mcf_dfl_wr_inst_n_95;
  wire mcf_dfl_wr_inst_n_96;
  wire mcf_dfl_wr_inst_n_97;
  wire mcf_dfl_wr_inst_n_98;
  wire mcf_dfl_wr_inst_n_99;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [0:0]\pf_thresh_dly_reg[2]_6 ;
  wire pntrs_eql_dly;
  wire [12:0]rd_pntr_pf;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_out_i;
  wire [1:0]vfifo_idle;

  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.A(\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\active_ch_dly_reg[2][0]_0 (mcf_dfl_rd_inst_n_4),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_6),
        .\gfwd_mode.storage_data1_reg[0]_1 ({mcf_dfl_wr_inst_n_80,mcf_dfl_wr_inst_n_81,mcf_dfl_wr_inst_n_82,mcf_dfl_wr_inst_n_83,mcf_dfl_wr_inst_n_84,mcf_dfl_wr_inst_n_85,mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111}),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_0),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_6 (\pf_thresh_dly_reg[2]_6 ),
        .pntrs_eql_dly(pntrs_eql_dly),
        .sdpo_int(rd_pntr_pf),
        .storage_data1(sdp_rd_addr_in_i));
  axi_vfifo_ctrl_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.A(\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ),
        .D(D),
        .DIN(DIN),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_1),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0]_0 (mcf_dfl_rd_inst_n_4),
        .\active_ch_dly_reg[4]_11 (\active_ch_dly_reg[4]_11 ),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(mcdf_to_awgen_tvalid),
        .addr_rollover_r_reg_0(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .areset_d1_1(areset_d1_1),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (rd_pntr_pf),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gfwd_mode.storage_data1_reg[6] (\gfwd_mode.storage_data1_reg[6] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_6),
        .p_0_out(p_0_out),
        .\packet_cnt_reg[5] (\packet_cnt_reg[5] ),
        .\pf_thresh_dly_reg[2]_6 (\pf_thresh_dly_reg[2]_6 ),
        .pntrs_eql_dly(pntrs_eql_dly),
        .sdpo_int({mcf_dfl_wr_inst_n_80,mcf_dfl_wr_inst_n_81,mcf_dfl_wr_inst_n_82,mcf_dfl_wr_inst_n_83,mcf_dfl_wr_inst_n_84,mcf_dfl_wr_inst_n_85,mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111}),
        .storage_data1(sdp_rd_addr_in_i),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *)
module axi_vfifo_ctrl_0_multi_channel_fifo__parameterized0
   (\pf_thresh_dly_reg[2][4] ,
    active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[4]_2 ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    bram_wr_en,
    bram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    Q,
    aclk,
    awgen_to_mctf_tvalid,
    Q_reg_0,
    s_axis_tid_arb_i,
    argen_to_mctf_tvalid,
    \gfwd_mode.areset_d1_reg ,
    D);
  output \pf_thresh_dly_reg[2][4] ;
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output \active_ch_dly_reg[4]_2 ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output bram_wr_en;
  output bram_rd_en;
  output [21:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [1:0]Q;
  input aclk;
  input awgen_to_mctf_tvalid;
  input Q_reg_0;
  input s_axis_tid_arb_i;
  input argen_to_mctf_tvalid;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]D;

  wire [15:0]D;
  wire [21:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_2 ;
  wire active_ch_dly_reg_r_3;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [6:6]\gmcpf_pf_gen.mcpf_pf_gen_inst/a ;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_11;
  wire mcf_dfl_wr_inst_n_12;
  wire mcf_dfl_wr_inst_n_35;
  wire mcf_dfl_wr_inst_n_36;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_9;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg[2][4] ;
  wire [6:6]\pf_thresh_dly_reg[2]_0 ;
  wire s_axis_tid_arb_i;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_out_i;

  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_12),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7}),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(\active_ch_dly_reg[4][0] ),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg ({mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10}),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_9),
        .\gfwd_mode.storage_data1_reg[0]_1 ({mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41}),
        .\gfwd_rev.storage_data1_reg[0] (mcf_dfl_wr_inst_n_11),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_2),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_0 (\pf_thresh_dly_reg[2]_0 ),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .sdpo_int({mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17}));
  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .ADDRA(sdp_rd_addr_in_i),
        .CO(mcf_dfl_wr_inst_n_12),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q(Q),
        .S({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7}),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .active_ch_dly_reg_r_3_0(active_ch_dly_reg_r_3),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .bram_wr_en(bram_wr_en),
        .\diff_pntr_reg[6] ({mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10}),
        .\gclr.prog_full_i_reg (\pf_thresh_dly_reg[2]_0 ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (mcf_dfl_wr_inst_n_11),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_2),
        .\gfwd_mode.storage_data1_reg[0]_1 ({mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17}),
        .\gfwd_mode.storage_data1_reg[21] (sdp_rd_addr_out_i),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_9),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int({mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41}));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *)
module axi_vfifo_ctrl_0_multi_channel_fifo__parameterized1
   (\active_ch_dly_reg[4]_3 ,
    D,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    bram_wr_en,
    bram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    pf_thresh_dly_reg_r_0,
    Q,
    active_ch_dly_reg_r_3,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    valid_pkt_r_reg_0,
    tstart_reg);
  output \active_ch_dly_reg[4]_3 ;
  output [0:0]D;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output bram_wr_en;
  output bram_rd_en;
  output [19:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input pf_thresh_dly_reg_r_0;
  input [1:0]Q;
  input active_ch_dly_reg_r_3;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;

  wire [0:0]D;
  wire [19:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[4]_3 ;
  wire active_ch_dly_reg_r_3;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [6:6]\gmcpf_pf_gen.mcpf_pf_gen_inst/a ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_29;
  wire mcf_dfl_wr_inst_n_30;
  wire mcf_dfl_wr_inst_n_31;
  wire mcf_dfl_wr_inst_n_32;
  wire mcf_dfl_wr_inst_n_33;
  wire mcf_dfl_wr_inst_n_34;
  wire mcf_dfl_wr_inst_n_35;
  wire mcf_dfl_wr_inst_n_6;
  wire mcf_dfl_wr_inst_n_8;
  wire p_0_out;
  wire p_0_out_0;
  wire [6:6]\pf_thresh_dly_reg[2]_1 ;
  wire pf_thresh_dly_reg_r_0;
  wire sdp_rd_addr_out_i;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;

  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_8),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .Q(Q),
        .Q_reg(Q_reg),
        .S({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7}),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg ({mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10}),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_1 (mcf_dfl_wr_inst_n_6),
        .\gfwd_mode.storage_data1_reg[0]_2 ({mcf_dfl_wr_inst_n_29,mcf_dfl_wr_inst_n_30,mcf_dfl_wr_inst_n_31,mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_2),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_1 (\pf_thresh_dly_reg[2]_1 ),
        .sdpo_int({mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17}));
  axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .ADDRA(D),
        .CO(mcf_dfl_wr_inst_n_8),
        .D({mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q(Q),
        .S({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7}),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .bram_wr_en(bram_wr_en),
        .\diff_pntr_reg[6] ({mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10}),
        .\gclr.prog_full_i_reg (\pf_thresh_dly_reg[2]_1 ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (mcf_dfl_rd_inst_n_2),
        .\gfwd_mode.storage_data1_reg[19] (sdp_rd_addr_out_i),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_6),
        .p_0_out(p_0_out),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .sdpo_int({mcf_dfl_wr_inst_n_29,mcf_dfl_wr_inst_n_30,mcf_dfl_wr_inst_n_31,mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35}),
        .tstart_reg(tstart_reg),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *)
module axi_vfifo_ctrl_0_rd_bin_cntr
   (D,
    Q,
    ram_full_comb,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnstage1.q_dly_reg[1][0]_0 ,
    ram_full_fb_i_reg_0,
    rst_full_gen_i,
    p_2_out,
    curr_state_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]D;
  output [3:0]Q;
  output ram_full_comb;
  output ram_empty_fb_i_reg;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  input ram_full_fb_i_reg_0;
  input rst_full_gen_i;
  input p_2_out;
  input curr_state_reg;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [3:0]plusOp__3;
  wire ram_empty_fb_i_i_2__2_n_0;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_5__1_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__1_n_0;
  wire ram_full_fb_i_i_3__1_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1))
    \gc0.count[0]_i_1
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[1]_i_1
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[2]_i_1
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[3]_i_1
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .O(plusOp__3[3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1))
    \gc0.count_reg[0]
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__3[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__3[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__3[3]),
        .Q(rd_pntr_plus1[3]));
  LUT5 #(
    .INIT(32'h99999969))
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9699969966969699))
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gnstage1.q_dly_reg[1][0]_0 ),
        .I5(ram_empty_fb_i_reg_0),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h96669996))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[3] [2]),
        .I2(ram_full_fb_i_reg_0),
        .I3(Q[1]),
        .I4(\gcc0.gc0.count_reg[3] [1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h69669969))
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(Q[2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2B222222BBBB2B22))
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(ram_empty_fb_i_reg_0),
        .I3(\gnstage1.q_dly_reg[1][0]_0 ),
        .I4(\gcc0.gc0.count_reg[3] [0]),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF))
    ram_empty_fb_i_i_1__0
       (.I0(ram_full_fb_i_reg),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_empty_fb_i_i_2__2_n_0),
        .I3(p_2_out),
        .I4(ram_empty_fb_i_i_3__1_n_0),
        .I5(curr_state_reg),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6))
    ram_empty_fb_i_i_2__2
       (.I0(\gcc0.gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .O(ram_empty_fb_i_i_2__2_n_0));
  LUT5 #(
    .INIT(32'hFFFF66F6))
    ram_empty_fb_i_i_3__1
       (.I0(rd_pntr_plus1[1]),
        .I1(\gcc0.gc0.count_d1_reg[3] [1]),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_i_6_n_0),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_empty_fb_i_i_5__1
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[3] [0]),
        .O(ram_empty_fb_i_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6))
    ram_empty_fb_i_i_6
       (.I0(rd_pntr_plus1[2]),
        .I1(\gcc0.gc0.count_d1_reg[3] [2]),
        .I2(rd_pntr_plus1[0]),
        .I3(\gcc0.gc0.count_d1_reg[3] [0]),
        .I4(\gcc0.gc0.count_d1_reg[3] [3]),
        .I5(rd_pntr_plus1[3]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT5 #(
    .INIT(32'h40FF4040))
    ram_full_fb_i_i_1__0
       (.I0(rst_full_gen_i),
        .I1(ram_full_fb_i_reg),
        .I2(ram_empty_fb_i_i_2__2_n_0),
        .I3(ram_empty_fb_i_reg_0),
        .I4(ram_full_fb_i_i_2__1_n_0),
        .O(ram_full_comb));
  LUT6 #(
    .INIT(64'h00004004FFFF4004))
    ram_full_fb_i_i_2__1
       (.I0(ram_full_fb_i_i_3__1_n_0),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(Q[3]),
        .I3(\gcc0.gc0.count_reg[3] [3]),
        .I4(ram_full_fb_i_reg),
        .I5(rst_full_gen_i),
        .O(ram_full_fb_i_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6))
    ram_full_fb_i_i_3__1
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[3] [1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(Q[2]),
        .O(ram_full_fb_i_i_3__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *)
module axi_vfifo_ctrl_0_rd_bin_cntr_106
   (Q,
    ram_empty_fb_i_reg,
    ram_full_comb,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    p_2_out,
    \gc0.count_reg[3]_0 ,
    m_axi_awvalid_i,
    ram_full_fb_i_reg,
    m_axi_awready,
    \gpregsm1.curr_fwft_state_reg[1] ,
    rst_full_gen_i,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    \gcc0.gc0.count_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output ram_full_comb;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [2:0]D;
  input p_2_out;
  input \gc0.count_reg[3]_0 ;
  input m_axi_awvalid_i;
  input ram_full_fb_i_reg;
  input m_axi_awready;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input rst_full_gen_i;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire \gc0.count_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire m_axi_awready;
  wire m_axi_awvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [3:0]plusOp__9;
  wire ram_empty_fb_i_i_2__0_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1))
    \gc0.count[0]_i_1__2
       (.I0(Q[0]),
        .O(plusOp__9[0]));
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[1]_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[2]_i_1__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[3]_i_1__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__9[3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]));
  FDPE #(
    .INIT(1'b1))
    \gc0.count_reg[0]
       (.C(aclk),
        .CE(E),
        .D(plusOp__9[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__9[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__9[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__9[3]),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *)
  LUT5 #(
    .INIT(32'h69996669))
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I2(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *)
  LUT3 #(
    .INIT(8'h69))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I1(\gcc0.gc0.count_reg[3] [2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *)
  LUT5 #(
    .INIT(32'h69669969))
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *)
  LUT5 #(
    .INIT(32'hD4FF00D4))
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I4(\gcc0.gc0.count_reg[3] [1]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFCFC44FC))
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_fb_i_i_2__0_n_0),
        .I1(p_2_out),
        .I2(\gc0.count_reg[3]_0 ),
        .I3(m_axi_awvalid_i),
        .I4(ram_full_fb_i_reg),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009))
    ram_empty_fb_i_i_2__0
       (.I0(\gcc0.gc0.count_d1_reg[3] [3]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I2(\gcc0.gc0.count_d1_reg[3] [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(ram_empty_fb_i_i_4__1_n_0),
        .O(ram_empty_fb_i_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_empty_fb_i_i_4__1
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gcc0.gc0.count_d1_reg[3] [1]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I3(\gcc0.gc0.count_d1_reg[3] [0]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h00000000DFDDDDDD))
    ram_full_fb_i_i_1__2
       (.I0(ram_empty_fb_i_i_2__0_n_0),
        .I1(p_2_out),
        .I2(m_axi_awready),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I5(ram_full_fb_i_i_2_n_0),
        .O(ram_full_comb));
  LUT6 #(
    .INIT(64'hD0DDDDDDDDDDD0DD))
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_reg),
        .I1(rst_full_gen_i),
        .I2(ram_full_fb_i_i_3_n_0),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gcc0.gc0.count_reg[3] [0]),
        .O(ram_full_fb_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6))
    ram_full_fb_i_i_3
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I1(\gcc0.gc0.count_reg[3] [2]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *)
module axi_vfifo_ctrl_0_rd_bin_cntr_122
   (D,
    Q,
    \gc0.count_d1_reg[3]_0 ,
    ram_full_comb,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_reg[3] ,
    m_axi_arvalid_i,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    rst_full_gen_i,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg_0,
    p_2_out,
    \gc0.count_reg[1]_0 ,
    \gcc0.gc0.count_d1_reg[3] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  output ram_full_comb;
  output ram_empty_fb_i_reg;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input m_axi_arvalid_i;
  input ram_full_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input rst_full_gen_i;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg_0;
  input p_2_out;
  input \gc0.count_reg[1]_0 ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire m_axi_arvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [3:0]plusOp__13;
  wire ram_empty_fb_i_i_2__1_n_0;
  wire ram_empty_fb_i_i_4__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__0_n_0;
  wire ram_full_fb_i_i_3__0_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1))
    \gc0.count[0]_i_1__4
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__13[0]));
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[1]_i_1__4
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[2]_i_1__4
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__13[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[3]_i_1__4
       (.I0(\gc0.count_d1_reg[3]_0 [3]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__13[3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1))
    \gc0.count_reg[0]
       (.C(aclk),
        .CE(E),
        .D(plusOp__13[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(\gc0.count_d1_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__13[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__13[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__13[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'h9699969966969699))
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gnstage1.q_dly_reg[1][0] ),
        .I5(ram_empty_fb_i_reg_0),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h69669969))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[3] [2]),
        .I2(\gcc0.gc0.count_reg[3] [1]),
        .I3(Q[1]),
        .I4(ram_full_fb_i_reg_0),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h69669969))
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(Q[2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h40F4FFFF000040F4))
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF7F3F700))
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_fb_i_i_2__1_n_0),
        .I1(m_axi_arvalid_i),
        .I2(ram_full_fb_i_reg),
        .I3(p_2_out),
        .I4(\gc0.count_reg[1]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009))
    ram_empty_fb_i_i_2__1
       (.I0(\gcc0.gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_empty_fb_i_i_4__2_n_0),
        .O(ram_empty_fb_i_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_empty_fb_i_i_4__2
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[3] [0]),
        .O(ram_empty_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h000000C05500FFC0))
    ram_full_fb_i_i_1__4
       (.I0(ram_empty_fb_i_i_2__1_n_0),
        .I1(ram_full_fb_i_i_2__0_n_0),
        .I2(m_axi_arvalid_i),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_reg_0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h00009009))
    ram_full_fb_i_i_2__0
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_3__0_n_0),
        .O(ram_full_fb_i_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_full_fb_i_i_3__0
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gcc0.gc0.count_reg[3] [1]),
        .I3(Q[1]),
        .O(ram_full_fb_i_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *)
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0
   (ram_empty_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[7] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_empty_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [7:0]Q;
  output [3:0]v1_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [8:0]plusOp__11;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;

  LUT1 #(
    .INIT(2'h1))
    \gc0.count[0]_i_1__3
       (.I0(Q[0]),
        .O(plusOp__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *)
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[1]_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[2]_i_1__3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[3]_i_1__3
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \gc0.count[4]_i_1__1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__11[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gc0.count[5]_i_1__1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__11[5]));
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[6]_i_1__0
       (.I0(Q[6]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .O(plusOp__11[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[7]_i_1__0
       (.I0(Q[7]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .O(plusOp__11[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[8]_i_1__0
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(\gc0.count[8]_i_2__0_n_0 ),
        .I3(Q[7]),
        .O(plusOp__11[8]));
  LUT6 #(
    .INIT(64'h8000000000000000))
    \gc0.count[8]_i_2__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[4]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[5]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[6]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[7]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[8]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1))
    \gc0.count_reg[0]
       (.C(aclk),
        .CE(E),
        .D(plusOp__11[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[4]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[5]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[6]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[7]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[8]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__11[8]),
        .Q(rd_pntr_plus1));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__2
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *)
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized1
   (ram_empty_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[7] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_empty_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [7:0]Q;
  output [3:0]v1_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [8:0]plusOp__5;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;

  LUT1 #(
    .INIT(2'h1))
    \gc0.count[0]_i_1__0
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *)
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[1]_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[2]_i_1__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[3]_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \gc0.count[4]_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__5[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gc0.count[5]_i_1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__5[5]));
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[6]_i_1
       (.I0(Q[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .O(plusOp__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[7]_i_1
       (.I0(Q[7]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[8]_i_1
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(\gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__5[8]));
  LUT6 #(
    .INIT(64'h8000000000000000))
    \gc0.count[8]_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[4]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[5]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[6]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[7]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[8]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1))
    \gc0.count_reg[0]
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[4]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[5]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[6]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[7]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[8]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__5[8]),
        .Q(rd_pntr_plus1));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__6
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *)
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized2
   (ram_full_comb,
    ram_empty_fb_i_reg,
    Q,
    \gpr1.dout_i_reg[0] ,
    awgen_to_mctf_tvalid,
    ram_empty_fb_i_reg_0,
    ram_full_fb_i_reg,
    rst_full_gen_i,
    p_2_out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gc0.count_reg[3]_0 ,
    \gcc0.gc0.count_reg[5] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_full_comb;
  output ram_empty_fb_i_reg;
  output [3:0]Q;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input awgen_to_mctf_tvalid;
  input ram_empty_fb_i_reg_0;
  input ram_full_fb_i_reg;
  input rst_full_gen_i;
  input p_2_out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gc0.count_reg[3]_0 ;
  input [5:0]\gcc0.gc0.count_reg[5] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_reg[3]_0 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [5:0]plusOp__7;
  wire ram_empty_fb_i_i_2__3_n_0;
  wire ram_empty_fb_i_i_3__2_n_0;
  wire ram_empty_fb_i_i_4__3_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__3_n_0;
  wire ram_full_fb_i_i_3__2_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire [1:0]rd_pntr_plus1;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1))
    \gc0.count[0]_i_1__1
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *)
  LUT2 #(
    .INIT(4'h6))
    \gc0.count[1]_i_1__1
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *)
  LUT3 #(
    .INIT(8'h6A))
    \gc0.count[2]_i_1__1
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gc0.count[3]_i_1__1
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[0]),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \gc0.count[4]_i_1__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(Q[1]),
        .O(plusOp__7[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gc0.count[5]_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(plusOp__7[5]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[4]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_d1_reg[5]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [5]));
  FDPE #(
    .INIT(1'b1))
    \gc0.count_reg[0]
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[1]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__7[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[2]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__7[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[3]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__7[3]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[4]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__7[4]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gc0.count_reg[5]
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__7[5]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFC44FCFC))
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2__3_n_0),
        .I1(p_2_out),
        .I2(ram_empty_fb_i_i_3__2_n_0),
        .I3(ram_full_fb_i_reg),
        .I4(awgen_to_mctf_tvalid),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000000009009))
    ram_empty_fb_i_i_2__3
       (.I0(\gcc0.gc0.count_d1_reg[5] [2]),
        .I1(\gpr1.dout_i_reg[0] [2]),
        .I2(\gcc0.gc0.count_d1_reg[5] [3]),
        .I3(\gpr1.dout_i_reg[0] [3]),
        .I4(ram_empty_fb_i_i_4__3_n_0),
        .I5(ram_empty_fb_i_i_5__2_n_0),
        .O(ram_empty_fb_i_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0000000041000041))
    ram_empty_fb_i_i_3__2
       (.I0(\gpregsm1.curr_fwft_state_reg[0] ),
        .I1(\gcc0.gc0.count_d1_reg[5] [0]),
        .I2(rd_pntr_plus1[0]),
        .I3(\gcc0.gc0.count_d1_reg[5] [1]),
        .I4(rd_pntr_plus1[1]),
        .I5(\gc0.count_reg[3]_0 ),
        .O(ram_empty_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_empty_fb_i_i_4__3
       (.I0(\gpr1.dout_i_reg[0] [1]),
        .I1(\gcc0.gc0.count_d1_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [0]),
        .I3(\gcc0.gc0.count_d1_reg[5] [0]),
        .O(ram_empty_fb_i_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_empty_fb_i_i_5__2
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_d1_reg[5] [4]),
        .I2(\gpr1.dout_i_reg[0] [5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [5]),
        .O(ram_empty_fb_i_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h000008080FFF0808))
    ram_full_fb_i_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_i_2__3_n_0),
        .I2(ram_empty_fb_i_reg_0),
        .I3(ram_empty_fb_i_i_2__3_n_0),
        .I4(ram_full_fb_i_reg),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
  LUT6 #(
    .INIT(64'h0000000000009009))
    ram_full_fb_i_i_2__3
       (.I0(\gcc0.gc0.count_reg[5] [4]),
        .I1(\gpr1.dout_i_reg[0] [4]),
        .I2(\gcc0.gc0.count_reg[5] [5]),
        .I3(\gpr1.dout_i_reg[0] [5]),
        .I4(ram_full_fb_i_i_3__2_n_0),
        .I5(ram_full_fb_i_i_4_n_0),
        .O(ram_full_fb_i_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_full_fb_i_i_3__2
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gcc0.gc0.count_reg[5] [3]),
        .I2(\gpr1.dout_i_reg[0] [2]),
        .I3(\gcc0.gc0.count_reg[5] [2]),
        .O(ram_full_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_full_fb_i_i_4
       (.I0(\gpr1.dout_i_reg[0] [1]),
        .I1(\gcc0.gc0.count_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [0]),
        .I3(\gcc0.gc0.count_reg[5] [0]),
        .O(ram_full_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *)
module axi_vfifo_ctrl_0_rd_fwft
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    ram_empty_fb_i_reg,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[32] ,
    m_axi_wvalid,
    aclk,
    Q,
    m_axi_wready,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_wvalid_i);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  output m_axi_wvalid;
  input aclk;
  input [1:0]Q;
  input m_axi_wready;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_wvalid_i;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_n_0;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire \gpregsm1.curr_fwft_state[0]_i_1__2_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [0:0]wr_pntr_plus1_pad;

  LUT4 #(
    .INIT(16'h5515))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0
       (.I0(p_2_out),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_wready),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  (* SOFT_HLUTNM = "soft_lutpair99" *)
  LUT4 #(
    .INIT(16'hBA22))
    empty_fwft_fb_i_1__2
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(m_axi_wready),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_reg_n_0));
  LUT6 #(
    .INIT(64'h4444444404000000))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2
       (.I0(ram_full_fb_i_reg),
        .I1(m_axi_wvalid_i),
        .I2(m_axi_wready),
        .I3(curr_fwft_state),
        .I4(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I5(p_2_out),
        .O(wr_pntr_plus1_pad));
  (* SOFT_HLUTNM = "soft_lutpair100" *)
  LUT4 #(
    .INIT(16'h4044))
    \goreg_bm.dout_i[32]_i_1
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(m_axi_wready),
        .I3(curr_fwft_state),
        .O(\goreg_bm.dout_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *)
  LUT3 #(
    .INIT(8'hBA))
    \gpregsm1.curr_fwft_state[0]_i_1__2
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_wready),
        .I2(curr_fwft_state),
        .O(\gpregsm1.curr_fwft_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *)
  LUT4 #(
    .INIT(16'h08FF))
    \gpregsm1.curr_fwft_state[1]_i_1__2
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_wready),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[0]_i_1__2_n_0 ),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *)
  LUT4 #(
    .INIT(16'h5515))
    \greg.ram_rd_en_i_i_1__0
       (.I0(p_2_out),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_wready),
        .O(E));
  LUT1 #(
    .INIT(2'h1))
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i_reg_n_0),
        .O(m_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair100" *)
  LUT3 #(
    .INIT(8'h40))
    ram_empty_fb_i_i_2__4
       (.I0(m_axi_wready),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *)
module axi_vfifo_ctrl_0_rd_fwft_1
   (empty_fwft_i,
    Q_reg,
    empty_fwft_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    E,
    ram_empty_fb_i_reg,
    wr_pntr_plus1_pad,
    m_axi_bready,
    aclk,
    Q,
    m_axi_bvalid,
    mem_init_done,
    p_2_out,
    ram_full_fb_i_reg,
    awgen_to_mctf_tvalid);
  output empty_fwft_i;
  output Q_reg;
  output [1:0]empty_fwft_i_reg_0;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]wr_pntr_plus1_pad;
  output m_axi_bready;
  input aclk;
  input [0:0]Q;
  input m_axi_bvalid;
  input mem_init_done;
  input p_2_out;
  input ram_full_fb_i_reg;
  input awgen_to_mctf_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [1:0]empty_fwft_i_reg_0;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [0:0]wr_pntr_plus1_pad;

  (* SOFT_HLUTNM = "soft_lutpair93" *)
  LUT4 #(
    .INIT(16'hBA22))
    empty_fwft_fb_i_1__4
       (.I0(empty_fwft_fb),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i_reg_0[0]),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_i));
  (* SOFT_HLUTNM = "soft_lutpair92" *)
  LUT4 #(
    .INIT(16'h5515))
    \gc0.count_d1[5]_i_1
       (.I0(p_2_out),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_bvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h4040404044404040))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2
       (.I0(ram_full_fb_i_reg),
        .I1(awgen_to_mctf_tvalid),
        .I2(p_2_out),
        .I3(empty_fwft_i_reg_0[1]),
        .I4(empty_fwft_i_reg_0[0]),
        .I5(m_axi_bvalid),
        .O(wr_pntr_plus1_pad));
  (* SOFT_HLUTNM = "soft_lutpair91" *)
  LUT4 #(
    .INIT(16'h5515))
    \gpr1.dout_i[0]_i_1
       (.I0(p_2_out),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_bvalid),
        .O(\gpr1.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *)
  LUT3 #(
    .INIT(8'hBA))
    \gpregsm1.curr_fwft_state[0]_i_1__4
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i_reg_0[0]),
        .O(\gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *)
  LUT4 #(
    .INIT(16'h08FF))
    \gpregsm1.curr_fwft_state[1]_i_1__4
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(m_axi_bvalid),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ),
        .Q(empty_fwft_i_reg_0[0]));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(empty_fwft_i_reg_0[1]));
  LUT1 #(
    .INIT(2'h1))
    m_axi_bready_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair93" *)
  LUT3 #(
    .INIT(8'h40))
    ram_empty_fb_i_i_6__0
       (.I0(m_axi_bvalid),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(empty_fwft_i_reg_0[1]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'h4F))
    ram_reg_0_1_0_5_i_1__6
       (.I0(empty_fwft_i),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(Q_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *)
module axi_vfifo_ctrl_0_rd_fwft_104
   (\goreg_dm.dout_i_reg[40] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    E,
    ram_empty_fb_i_reg,
    D,
    \gc0.count_reg[0] ,
    m_axi_awvalid,
    aclk,
    Q,
    m_axi_awready,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] );
  output [1:0]\goreg_dm.dout_i_reg[40] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]D;
  output [0:0]\gc0.count_reg[0] ;
  output m_axi_awvalid;
  input aclk;
  input [1:0]Q;
  input m_axi_awready;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [0:0]\gc0.count_reg[3] ;
  input [0:0]\gcc0.gc0.count_d1_reg[3] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire [1:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state[0]_i_1__1_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__1_n_0 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  LUT4 #(
    .INIT(16'hBA22))
    empty_fwft_fb_i_1__1
       (.I0(empty_fwft_fb),
        .I1(\goreg_dm.dout_i_reg[40] [1]),
        .I2(m_axi_awready),
        .I3(\goreg_dm.dout_i_reg[40] [0]),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
  (* SOFT_HLUTNM = "soft_lutpair5" *)
  LUT4 #(
    .INIT(16'h00F7))
    \gc0.count_d1[3]_i_1
       (.I0(\goreg_dm.dout_i_reg[40] [1]),
        .I1(\goreg_dm.dout_i_reg[40] [0]),
        .I2(m_axi_awready),
        .I3(p_2_out),
        .O(\gc0.count_reg[0] ));
  LUT3 #(
    .INIT(8'h69))
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I1(\gc0.count_d1_reg[0] ),
        .I2(\gcc0.gc0.count_reg[0] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000FF0800000000))
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_2
       (.I0(\goreg_dm.dout_i_reg[40] [1]),
        .I1(\goreg_dm.dout_i_reg[40] [0]),
        .I2(m_axi_awready),
        .I3(p_2_out),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_awvalid_i),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *)
  LUT4 #(
    .INIT(16'h00D0))
    \goreg_dm.dout_i[40]_i_1
       (.I0(\goreg_dm.dout_i_reg[40] [0]),
        .I1(m_axi_awready),
        .I2(\goreg_dm.dout_i_reg[40] [1]),
        .I3(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *)
  LUT3 #(
    .INIT(8'hAE))
    \gpregsm1.curr_fwft_state[0]_i_1__1
       (.I0(\goreg_dm.dout_i_reg[40] [1]),
        .I1(\goreg_dm.dout_i_reg[40] [0]),
        .I2(m_axi_awready),
        .O(\gpregsm1.curr_fwft_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *)
  LUT4 #(
    .INIT(16'h40FF))
    \gpregsm1.curr_fwft_state[1]_i_1__1
       (.I0(m_axi_awready),
        .I1(\goreg_dm.dout_i_reg[40] [0]),
        .I2(\goreg_dm.dout_i_reg[40] [1]),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[0]_i_1__1_n_0 ),
        .Q(\goreg_dm.dout_i_reg[40] [0]));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__1_n_0 ),
        .Q(\goreg_dm.dout_i_reg[40] [1]));
  LUT1 #(
    .INIT(2'h1))
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT6 #(
    .INIT(64'h0000000099990999))
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[3] ),
        .I1(\gcc0.gc0.count_d1_reg[3] ),
        .I2(\goreg_dm.dout_i_reg[40] [1]),
        .I3(\goreg_dm.dout_i_reg[40] [0]),
        .I4(m_axi_awready),
        .I5(\gcc0.gc0.count_d1_reg[2] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *)
module axi_vfifo_ctrl_0_rd_fwft_120
   (\gpr1.dout_i_reg[40] ,
    E,
    \goreg_dm.dout_i_reg[40] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    ram_empty_fb_i_reg,
    m_axi_arvalid,
    aclk,
    Q,
    m_axi_arready,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gcc0.gc0.count_reg[0] ,
    \gc0.count_d1_reg[0] ,
    \gc0.count_reg[1] ,
    \gcc0.gc0.count_d1_reg[1] ,
    \gcc0.gc0.count_d1_reg[0] );
  output \gpr1.dout_i_reg[40] ;
  output [0:0]E;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  output ram_empty_fb_i_reg;
  output m_axi_arvalid;
  input aclk;
  input [1:0]Q;
  input m_axi_arready;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gc0.count_reg[1] ;
  input [0:0]\gcc0.gc0.count_d1_reg[1] ;
  input \gcc0.gc0.count_d1_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_n_0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[1] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[1] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpr1.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state[0]_i_1__3_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair1" *)
  LUT4 #(
    .INIT(16'hBA22))
    empty_fwft_fb_i_1__3
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(m_axi_arready),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *)
  LUT4 #(
    .INIT(16'h4555))
    \gc0.count_d1[3]_i_1__1
       (.I0(p_2_out),
        .I1(m_axi_arready),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(E));
  LUT5 #(
    .INIT(32'h1000FF10))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__3
       (.I0(\gpr1.dout_i_reg[40] ),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_arvalid_i),
        .I3(\gcc0.gc0.count_reg[0] ),
        .I4(\gc0.count_d1_reg[0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *)
  LUT4 #(
    .INIT(16'h00D0))
    \goreg_dm.dout_i[40]_i_1__0
       (.I0(curr_fwft_state),
        .I1(m_axi_arready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(Q[0]),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *)
  LUT4 #(
    .INIT(16'h4555))
    \gpr1.dout_i[40]_i_1
       (.I0(p_2_out),
        .I1(m_axi_arready),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(\gpr1.dout_i_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *)
  LUT3 #(
    .INIT(8'hAE))
    \gpregsm1.curr_fwft_state[0]_i_1__3
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_arready),
        .O(\gpregsm1.curr_fwft_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *)
  LUT4 #(
    .INIT(16'h40FF))
    \gpregsm1.curr_fwft_state[1]_i_1__3
       (.I0(m_axi_arready),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[0]_i_1__3_n_0 ),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1))
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i_reg_n_0),
        .O(m_axi_arvalid));
  LUT6 #(
    .INIT(64'h0000000099990999))
    ram_empty_fb_i_i_3__0
       (.I0(\gc0.count_reg[1] ),
        .I1(\gcc0.gc0.count_d1_reg[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(curr_fwft_state),
        .I4(m_axi_arready),
        .I5(\gcc0.gc0.count_d1_reg[0] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *)
module axi_vfifo_ctrl_0_rd_fwft_2
   (empty_fwft_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    wr_pntr_plus1_pad,
    ram_empty_fb_i_reg,
    \goreg_bm.dout_i_reg[14] ,
    aclk,
    Q,
    ram_empty_fb_i_reg_0,
    curr_state_reg,
    argen_to_tdf_tvalid,
    ram_full_fb_i_reg,
    curr_state_reg_0,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data);
  output empty_fwft_i;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [0:0]wr_pntr_plus1_pad;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_bm.dout_i_reg[14] ;
  input aclk;
  input [1:0]Q;
  input ram_empty_fb_i_reg_0;
  input curr_state_reg;
  input argen_to_tdf_tvalid;
  input ram_full_fb_i_reg;
  input curr_state_reg_0;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire accept_data;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire [0:0]curr_fwft_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_bm.dout_i_reg[14] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire [0:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [0:0]wr_pntr_plus1_pad;

  LUT4 #(
    .INIT(16'h4555))
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_state_reg),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  (* SOFT_HLUTNM = "soft_lutpair79" *)
  LUT4 #(
    .INIT(16'hB2A2))
    empty_fwft_fb_i_1__0
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(curr_state_reg),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
  LUT6 #(
    .INIT(64'h2022202020202020))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1
       (.I0(argen_to_tdf_tvalid),
        .I1(ram_full_fb_i_reg),
        .I2(ram_empty_fb_i_reg_0),
        .I3(curr_state_reg),
        .I4(curr_fwft_state),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(wr_pntr_plus1_pad));
  LUT4 #(
    .INIT(16'h00D0))
    \goreg_bm.dout_i[14]_i_1
       (.I0(curr_fwft_state),
        .I1(curr_state_reg),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(Q[0]),
        .O(\goreg_bm.dout_i_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *)
  LUT3 #(
    .INIT(8'hAE))
    \gpregsm1.curr_fwft_state[0]_i_1__0
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(curr_state_reg),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair78" *)
  LUT4 #(
    .INIT(16'h40FF))
    \gpregsm1.curr_fwft_state[1]_i_1__0
       (.I0(curr_state_reg),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(ram_empty_fb_i_reg_0),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *)
  LUT4 #(
    .INIT(16'h4555))
    \greg.ram_rd_en_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_state_reg),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8880000088888888))
    ram_empty_fb_i_i_2
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(curr_state_reg_0),
        .I3(curr_state_reg_1),
        .I4(curr_state_reg_2),
        .I5(accept_data),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *)
module axi_vfifo_ctrl_0_rd_fwft_97
   (\gfwd_mode.m_valid_i_reg ,
    \gpr1.dout_i_reg[6] ,
    E,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    next_state,
    \goreg_dm.dout_i_reg[6] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    ram_empty_fb_i_reg,
    \pkt_cnt_reg_reg[5] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    p_2_out,
    empty_fwft_i_reg_0,
    prog_full_i_0,
    \goreg_dm.dout_i_reg[5] ,
    curr_state,
    ram_full_fb_i_reg,
    \gnstage1.q_dly_reg[1][0] ,
    \gcc0.gc0.count_reg[0] ,
    \gc0.count_d1_reg[0] ,
    \pkt_cnt_reg_reg[5]_0 ,
    \goreg_dm.dout_i_reg[6]_0 );
  output \gfwd_mode.m_valid_i_reg ;
  output \gpr1.dout_i_reg[6] ;
  output [0:0]E;
  output \gpregsm1.curr_fwft_state_reg[0]_0 ;
  output next_state;
  output [0:0]\goreg_dm.dout_i_reg[6] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  output ram_empty_fb_i_reg;
  output [3:0]\pkt_cnt_reg_reg[5] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [1:0]Q;
  input p_2_out;
  input empty_fwft_i_reg_0;
  input prog_full_i_0;
  input \goreg_dm.dout_i_reg[5] ;
  input curr_state;
  input ram_full_fb_i_reg;
  input \gnstage1.q_dly_reg[1][0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[6]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire curr_state;
  wire curr_state_i_2_n_0;
  wire curr_state_i_4_n_0;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire [0:0]\goreg_dm.dout_i_reg[6] ;
  wire [3:0]\goreg_dm.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire [0:0]next_fwft_state;
  wire next_state;
  wire p_2_out;
  wire \pkt_cnt_reg[2]_i_2_n_0 ;
  wire \pkt_cnt_reg[5]_i_2_n_0 ;
  wire [3:0]\pkt_cnt_reg_reg[5] ;
  wire [5:0]\pkt_cnt_reg_reg[5]_0 ;
  wire prog_full_i_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair11" *)
  LUT5 #(
    .INIT(32'hAAAA0002))
    curr_state_i_1
       (.I0(curr_state_i_2_n_0),
        .I1(prog_full_i_0),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\goreg_dm.dout_i_reg[5] ),
        .I4(curr_state),
        .O(next_state));
  LUT5 #(
    .INIT(32'hFFFFFFFB))
    curr_state_i_2
       (.I0(\pkt_cnt_reg_reg[5]_0 [5]),
        .I1(\pkt_cnt_reg_reg[5]_0 [0]),
        .I2(\pkt_cnt_reg_reg[5]_0 [1]),
        .I3(\pkt_cnt_reg_reg[5]_0 [3]),
        .I4(curr_state_i_4_n_0),
        .O(curr_state_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *)
  LUT4 #(
    .INIT(16'hFFFD))
    curr_state_i_4
       (.I0(curr_state),
        .I1(prog_full_i_0),
        .I2(\pkt_cnt_reg_reg[5]_0 [2]),
        .I3(\pkt_cnt_reg_reg[5]_0 [4]),
        .O(curr_state_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *)
  LUT4 #(
    .INIT(16'hB2A2))
    empty_fwft_fb_i_1
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(\gfwd_mode.m_valid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair12" *)
  LUT4 #(
    .INIT(16'h5515))
    \gc0.count_d1[3]_i_1__0
       (.I0(p_2_out),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hEFFF00EF))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0
       (.I0(\gpr1.dout_i_reg[6] ),
        .I1(ram_full_fb_i_reg),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(\gcc0.gc0.count_reg[0] ),
        .I4(\gc0.count_d1_reg[0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *)
  LUT3 #(
    .INIT(8'h45))
    \gfwd_mode.m_valid_i_i_1__11
       (.I0(prog_full_i_0),
        .I1(curr_state),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *)
  LUT5 #(
    .INIT(32'h0100FFFF))
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1
       (.I0(curr_state),
        .I1(prog_full_i_0),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\goreg_dm.dout_i_reg[5] ),
        .I4(curr_state_i_2_n_0),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *)
  LUT4 #(
    .INIT(16'h4044))
    \goreg_dm.dout_i[6]_i_1
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(curr_fwft_state),
        .O(\goreg_dm.dout_i_reg[6] ));
  LUT5 #(
    .INIT(32'h55155555))
    \gpr1.dout_i[6]_i_1
       (.I0(p_2_out),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(empty_fwft_i_reg_0),
        .I4(curr_state_i_2_n_0),
        .O(\gpr1.dout_i_reg[6] ));
  LUT3 #(
    .INIT(8'hBA))
    \gpregsm1.curr_fwft_state[0]_i_1
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I2(curr_fwft_state),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair14" *)
  LUT4 #(
    .INIT(16'h08FF))
    \gpregsm1.curr_fwft_state[1]_i_1
       (.I0(curr_fwft_state),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *)
  FDCE #(
    .INIT(1'b0))
    \gpregsm1.curr_fwft_state_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000))
    \pkt_cnt_reg[2]_i_1
       (.I0(\pkt_cnt_reg_reg[5]_0 [2]),
        .I1(\pkt_cnt_reg_reg[5]_0 [1]),
        .I2(\pkt_cnt_reg_reg[5]_0 [0]),
        .I3(\pkt_cnt_reg[2]_i_2_n_0 ),
        .I4(curr_state),
        .I5(\goreg_dm.dout_i_reg[6]_0 [0]),
        .O(\pkt_cnt_reg_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *)
  LUT3 #(
    .INIT(8'hF2))
    \pkt_cnt_reg[2]_i_2
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(curr_state),
        .I2(prog_full_i_0),
        .O(\pkt_cnt_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60))
    \pkt_cnt_reg[3]_i_1
       (.I0(\pkt_cnt_reg_reg[5]_0 [3]),
        .I1(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I2(curr_state),
        .I3(\goreg_dm.dout_i_reg[6]_0 [1]),
        .O(\pkt_cnt_reg_reg[5] [1]));
  LUT5 #(
    .INIT(32'h9AFF9A00))
    \pkt_cnt_reg[4]_i_1
       (.I0(\pkt_cnt_reg_reg[5]_0 [4]),
        .I1(\pkt_cnt_reg_reg[5]_0 [3]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(curr_state),
        .I4(\goreg_dm.dout_i_reg[6]_0 [2]),
        .O(\pkt_cnt_reg_reg[5] [2]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000))
    \pkt_cnt_reg[5]_i_1
       (.I0(\pkt_cnt_reg_reg[5]_0 [5]),
        .I1(\pkt_cnt_reg_reg[5]_0 [4]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(\pkt_cnt_reg_reg[5]_0 [3]),
        .I4(curr_state),
        .I5(\goreg_dm.dout_i_reg[6]_0 [3]),
        .O(\pkt_cnt_reg_reg[5] [3]));
  LUT6 #(
    .INIT(64'h0000000001000101))
    \pkt_cnt_reg[5]_i_2
       (.I0(\pkt_cnt_reg_reg[5]_0 [1]),
        .I1(\pkt_cnt_reg_reg[5]_0 [0]),
        .I2(prog_full_i_0),
        .I3(curr_state),
        .I4(\gfwd_mode.m_valid_i_reg ),
        .I5(\pkt_cnt_reg_reg[5]_0 [2]),
        .O(\pkt_cnt_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2000000000000))
    ram_empty_fb_i_i_4
       (.I0(curr_state_i_2_n_0),
        .I1(\goreg_dm.dout_i_reg[5] ),
        .I2(ram_empty_fb_i_i_7_n_0),
        .I3(curr_state),
        .I4(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I5(curr_fwft_state),
        .O(ram_empty_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *)
  LUT2 #(
    .INIT(4'hE))
    ram_empty_fb_i_i_7
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(prog_full_i_0),
        .O(ram_empty_fb_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *)
module axi_vfifo_ctrl_0_rd_logic
   (empty_fwft_i_0,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[6] ,
    E,
    \gpregsm1.curr_fwft_state_reg[0] ,
    next_state,
    \goreg_dm.dout_i_reg[6] ,
    ram_full_comb,
    \pkt_cnt_reg_reg[5] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    Q,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    empty_fwft_i_reg,
    prog_full_i_0,
    \goreg_dm.dout_i_reg[5] ,
    curr_state,
    \gnstage1.q_dly_reg[1][0]_0 ,
    rst_full_gen_i,
    \pkt_cnt_reg_reg[5]_0 ,
    \goreg_dm.dout_i_reg[6]_0 ,
    \gcc0.gc0.count_d1_reg[3] );
  output empty_fwft_i_0;
  output [3:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[6] ;
  output [0:0]E;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output next_state;
  output [0:0]\goreg_dm.dout_i_reg[6] ;
  output ram_full_comb;
  output [3:0]\pkt_cnt_reg_reg[5] ;
  output \gfwd_mode.m_valid_i_reg ;
  input aclk;
  input [1:0]Q;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input empty_fwft_i_reg;
  input prog_full_i_0;
  input \goreg_dm.dout_i_reg[5] ;
  input curr_state;
  input [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  input rst_full_gen_i;
  input [5:0]\pkt_cnt_reg_reg[5]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[6]_0 ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire curr_state;
  wire empty_fwft_i_0;
  wire empty_fwft_i_reg;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire [0:0]\goreg_dm.dout_i_reg[6] ;
  wire [3:0]\goreg_dm.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gr1.rfwft_n_6 ;
  wire \gr1.rfwft_n_7 ;
  wire next_state;
  wire p_2_out;
  wire [3:0]\pkt_cnt_reg_reg[5] ;
  wire [5:0]\pkt_cnt_reg_reg[5]_0 ;
  wire prog_full_i_0;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rpntr_n_9;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_fwft_97 \gr1.rfwft
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gr1.rfwft_n_6 ),
        .\gfwd_mode.m_valid_i_reg (empty_fwft_i_0),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[5] (\goreg_dm.dout_i_reg[5] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\goreg_dm.dout_i_reg[6]_0 (\goreg_dm.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .p_2_out(p_2_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[5]_0 ),
        .prog_full_i_0(prog_full_i_0),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_7 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0_rd_status_flags_ss \grss.rsts
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(rpntr_n_9));
  axi_vfifo_ctrl_0_rd_bin_cntr rpntr
       (.D(D),
        .E(E),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .curr_state_reg(\gr1.rfwft_n_7 ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gnstage1.q_dly_reg[1][0]_0 (\gnstage1.q_dly_reg[1][0]_0 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_9),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[6] ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(\gr1.rfwft_n_6 ),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *)
module axi_vfifo_ctrl_0_rd_logic_112
   (D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[40] ,
    E,
    \gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    ram_full_comb,
    m_axi_arvalid,
    aclk,
    Q,
    m_axi_arready,
    \gcc0.gc0.count_reg[3] ,
    m_axi_arvalid_i,
    ram_full_fb_i_reg,
    rst_full_gen_i,
    \gnstage1.q_dly_reg[1][0] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[0] );
  output [2:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[40] ;
  output [0:0]E;
  output [2:0]\gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  output ram_full_comb;
  output m_axi_arvalid;
  input aclk;
  input [1:0]Q;
  input m_axi_arready;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input m_axi_arvalid_i;
  input ram_full_fb_i_reg;
  input rst_full_gen_i;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \gcc0.gc0.count_d1_reg[0] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [2:0]\gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpr1.dout_i_reg[40] ;
  wire \gr1.rfwft_n_3 ;
  wire \gr1.rfwft_n_4 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire [1:1]rd_pntr_plus1;
  wire rpntr_n_12;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_fwft_120 \gr1.rfwft
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[1] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[1] (\gcc0.gc0.count_d1_reg[3] [1]),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gr1.rfwft_n_3 ),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .\gpr1.dout_i_reg[40] (\gpr1.dout_i_reg[40] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0_rd_status_flags_ss_121 \grss.rsts
       (.Q(Q[1]),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[1][0] (rpntr_n_12),
        .p_2_out(p_2_out));
  axi_vfifo_ctrl_0_rd_bin_cntr_122 rpntr
       (.D(D),
        .E(E),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 ({\gc0.count_d1_reg[3] [2:1],rd_pntr_plus1,\gc0.count_d1_reg[3] [0]}),
        .\gc0.count_reg[1]_0 (\gr1.rfwft_n_4 ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_12),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[40] ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(\gr1.rfwft_n_3 ),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *)
module axi_vfifo_ctrl_0_rd_logic_99
   (\gc0.count_d1_reg[2] ,
    E,
    ram_full_comb,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gc0.count_reg[0] ,
    m_axi_awvalid,
    aclk,
    Q,
    m_axi_awready,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gcc0.gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[2] ,
    rst_full_gen_i,
    \gcc0.gc0.count_reg[3] );
  output [2:0]\gc0.count_d1_reg[2] ;
  output [0:0]E;
  output ram_full_comb;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [3:0]D;
  output [0:0]\gc0.count_reg[0] ;
  output m_axi_awvalid;
  input aclk;
  input [1:0]Q;
  input m_axi_awready;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input rst_full_gen_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire [2:0]\gc0.count_d1_reg[2] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.rfwft_n_0 ;
  wire \gr1.rfwft_n_2 ;
  wire \gr1.rfwft_n_4 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire [3:3]rd_pntr_plus1;
  wire rpntr_n_4;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_rd_fwft_104 \gr1.rfwft
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[0] (\gc0.count_reg[0] ),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] [3]),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gr1.rfwft_n_2 ),
        .\goreg_dm.dout_i_reg[40] ({\gr1.rfwft_n_0 ,curr_fwft_state}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0_rd_status_flags_ss_105 \grss.rsts
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_4));
  axi_vfifo_ctrl_0_rd_bin_cntr_106 rpntr
       (.D(D[3:1]),
        .E(\gc0.count_reg[0] ),
        .Q({rd_pntr_plus1,\gc0.count_d1_reg[2] }),
        .aclk(aclk),
        .\gc0.count_reg[3]_0 (\gr1.rfwft_n_4 ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gr1.rfwft_n_0 ,curr_fwft_state}),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gr1.rfwft_n_2 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_4),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *)
module axi_vfifo_ctrl_0_rd_logic__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[7] ,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[32] ,
    v1_reg,
    m_axi_wvalid,
    v1_reg_0,
    v1_reg_1,
    aclk,
    Q,
    m_axi_wready,
    \gcc0.gc0.count_d1_reg[8] ,
    ram_full_fb_i_reg_0,
    m_axi_wvalid_i,
    \gcc0.gc0.count_reg[7] );
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output ram_full_fb_i_reg;
  output [7:0]\gc0.count_d1_reg[7] ;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  output [3:0]v1_reg;
  output m_axi_wvalid;
  input [3:0]v1_reg_0;
  input [3:0]v1_reg_1;
  input aclk;
  input [1:0]Q;
  input m_axi_wready;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input ram_full_fb_i_reg_0;
  input m_axi_wvalid_i;
  input [7:0]\gcc0.gc0.count_reg[7] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire \gr1.rfwft_n_2 ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rpntr_n_0;
  wire rpntr_n_11;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_rd_fwft \gr1.rfwft
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (\goreg_bm.dout_i_reg[32] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_2 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0 \grss.rsts
       (.Q(Q[1]),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (rpntr_n_0),
        .\gc0.count_reg[8] (rpntr_n_11),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.rfwft_n_2 ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(rpntr_n_11),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *)
module axi_vfifo_ctrl_0_rd_logic__parameterized1
   (p_2_out,
    empty_fwft_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[7] ,
    wr_pntr_plus1_pad,
    ram_empty_fb_i_reg,
    \goreg_bm.dout_i_reg[14] ,
    v1_reg,
    v1_reg_0,
    v1_reg_1,
    aclk,
    Q,
    curr_state_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_tvalid,
    ram_full_fb_i_reg_0,
    curr_state_reg_0,
    curr_state_reg_1,
    curr_state_reg_2,
    accept_data,
    \gcc0.gc0.count_reg[7] );
  output p_2_out;
  output empty_fwft_i;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output ram_full_fb_i_reg;
  output [7:0]\gc0.count_d1_reg[7] ;
  output [0:0]wr_pntr_plus1_pad;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_bm.dout_i_reg[14] ;
  output [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input [3:0]v1_reg_1;
  input aclk;
  input [1:0]Q;
  input curr_state_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input argen_to_tdf_tvalid;
  input ram_full_fb_i_reg_0;
  input curr_state_reg_0;
  input curr_state_reg_1;
  input curr_state_reg_2;
  input accept_data;
  input [7:0]\gcc0.gc0.count_reg[7] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [1:0]Q;
  wire accept_data;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire curr_state_reg_1;
  wire curr_state_reg_2;
  wire empty_fwft_i;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[14] ;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rpntr_n_0;
  wire rpntr_n_11;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_rd_fwft_2 \gr1.rfwft
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .accept_data(accept_data),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .curr_state_reg_1(curr_state_reg_1),
        .curr_state_reg_2(curr_state_reg_2),
        .empty_fwft_i(empty_fwft_i),
        .\goreg_bm.dout_i_reg[14] (\goreg_bm.dout_i_reg[14] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized1 \grss.rsts
       (.Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .\gc0.count_d1_reg[8] (rpntr_n_0),
        .\gc0.count_reg[8] (rpntr_n_11),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_empty_fb_i_reg),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0_rd_bin_cntr__parameterized1 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(rpntr_n_11),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *)
module axi_vfifo_ctrl_0_rd_logic__parameterized2
   (empty_fwft_i,
    Q_reg,
    empty_fwft_i_reg,
    \gpr1.dout_i_reg[0] ,
    E,
    wr_pntr_plus1_pad,
    ram_full_comb,
    m_axi_bready,
    \gc0.count_d1_reg[5] ,
    \gpr1.dout_i_reg[0]_0 ,
    aclk,
    Q,
    m_axi_bvalid,
    mem_init_done,
    ram_full_fb_i_reg,
    awgen_to_mctf_tvalid,
    rst_full_gen_i,
    \gcc0.gc0.count_d1_reg[5] ,
    \gc0.count_reg[3] ,
    \gcc0.gc0.count_reg[5] );
  output empty_fwft_i;
  output Q_reg;
  output [1:0]empty_fwft_i_reg;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output [0:0]wr_pntr_plus1_pad;
  output ram_full_comb;
  output m_axi_bready;
  output [3:0]\gc0.count_d1_reg[5] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  input aclk;
  input [0:0]Q;
  input m_axi_bvalid;
  input mem_init_done;
  input ram_full_fb_i_reg;
  input awgen_to_mctf_tvalid;
  input rst_full_gen_i;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gc0.count_reg[3] ;
  input [5:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire [1:0]empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[5] ;
  wire \gc0.count_reg[3] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_reg[5] ;
  wire \gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gr1.rfwft_n_6 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rpntr_n_1;
  wire rst_full_gen_i;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_rd_fwft_1 \gr1.rfwft
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_6 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized2 \grss.rsts
       (.Q(Q),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_1));
  axi_vfifo_ctrl_0_rd_bin_cntr__parameterized2 rpntr
       (.E(E),
        .Q(\gc0.count_d1_reg[5] ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_reg[3]_0 (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_reg[5] (\gcc0.gc0.count_reg[5] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.rfwft_n_6 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_1),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[0] ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *)
module axi_vfifo_ctrl_0_rd_status_flags_ss
   (p_2_out,
    ram_full_fb_i_reg,
    aclk,
    Q);
  output p_2_out;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_full_fb_i_reg;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *)
module axi_vfifo_ctrl_0_rd_status_flags_ss_105
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *)
module axi_vfifo_ctrl_0_rd_status_flags_ss_121
   (p_2_out,
    \gnstage1.q_dly_reg[1][0] ,
    aclk,
    Q);
  output p_2_out;
  input \gnstage1.q_dly_reg[1][0] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire p_2_out;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0] ),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *)
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0
   (p_2_out,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gc0.count_reg[8] ,
    aclk,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_full_fb_i_reg,
    m_axi_wvalid_i);
  output p_2_out;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;
  input aclk;
  input [0:0]Q;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_full_fb_i_reg;
  input m_axi_wvalid_i;

  wire [0:0]Q;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized0 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized1 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *)
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized1
   (p_2_out,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gc0.count_reg[8] ,
    aclk,
    Q,
    ram_full_fb_i_reg,
    argen_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] );
  output p_2_out;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;
  input aclk;
  input [0:0]Q;
  input ram_full_fb_i_reg;
  input argen_to_tdf_tvalid;
  input \gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized4 c1
       (.argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized5 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *)
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized2
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo_110
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo_96
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo_98
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0_115
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_d1_reg[3] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_d1_reg[3] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ),
        .Q(\gc0.count_d1_reg[3] [0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ),
        .Q(\gc0.count_d1_reg[3] [1]));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized1
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized2
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_d1_reg[8] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_d1_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ),
        .Q(\gc0.count_d1_reg[8] [0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ),
        .Q(\gc0.count_d1_reg[8] [1]));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized3
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized4
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "true" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized5
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    ram_full_fb_i_reg,
    \gc0.count_reg[1] ,
    aclk,
    Q,
    ram_full_fb_i_reg_0);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output ram_full_fb_i_reg;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;
  input ram_full_fb_i_reg_0;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ),
        .Q(AR));
  LUT2 #(
    .INIT(4'hB))
    ram_full_fb_i_i_2__2
       (.I0(rst_d3),
        .I1(ram_full_fb_i_reg_0),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *)
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized6
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b1))
    \grstd1.grst_full.grst_f.rst_d3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "rom" *)
module axi_vfifo_ctrl_0_rom__parameterized0
   (CHANNEL_DEPTH,
    Q,
    aclk);
  output [0:0]CHANNEL_DEPTH;
  input [0:0]Q;
  input aclk;

  wire [0:0]CHANNEL_DEPTH;
  wire [0:0]Q;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(CHANNEL_DEPTH),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *)
module axi_vfifo_ctrl_0_rom__parameterized3
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

  FDRE \greg_out.QSPO_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *)
module axi_vfifo_ctrl_0_rom__parameterized4
   (pf_thresh_dly_reg_r,
    Q,
    aclk);
  output pf_thresh_dly_reg_r;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire pf_thresh_dly_reg_r;

  FDRE \greg_out.QSPO_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(pf_thresh_dly_reg_r),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *)
module axi_vfifo_ctrl_0_rom__parameterized9
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

  FDRE \greg_out.QSPO_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram
   (wr_data_gcnt,
    DIB,
    aclk,
    we_gcnt,
    ADDRC,
    ADDRD,
    argen_to_mctf_tvalid,
    mem_init_done_reg);
  output [2:0]wr_data_gcnt;
  output [0:0]DIB;
  input aclk;
  input we_gcnt;
  input [0:0]ADDRC;
  input [0:0]ADDRD;
  input argen_to_mctf_tvalid;
  input mem_init_done_reg;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]DIB;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_n_0;
  wire ram_reg_0_1_0_3_n_1;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire we_gcnt;
  wire [2:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB({wr_data_gcnt[2],DIB}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_3_n_0,ram_reg_0_1_0_3_n_1}),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_gcnt));
  LUT4 #(
    .INIT(16'h2A80))
    ram_reg_0_1_0_3_i_2
       (.I0(mem_init_done_reg),
        .I1(argen_to_mctf_tvalid),
        .I2(ram_reg_0_1_0_3_n_1),
        .I3(ram_reg_0_1_0_3_n_0),
        .O(wr_data_gcnt[1]));
  LUT3 #(
    .INIT(8'h28))
    ram_reg_0_1_0_3_i_3__0
       (.I0(mem_init_done_reg),
        .I1(argen_to_mctf_tvalid),
        .I2(ram_reg_0_1_0_3_n_1),
        .O(wr_data_gcnt[0]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000))
    ram_reg_0_1_0_3_i_4__0
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_3_n_3),
        .I2(ram_reg_0_1_0_3_n_0),
        .I3(argen_to_mctf_tvalid),
        .I4(ram_reg_0_1_0_3_n_1),
        .I5(ram_reg_0_1_0_3_n_2),
        .O(wr_data_gcnt[2]));
  LUT5 #(
    .INIT(32'h7F800000))
    ram_reg_0_1_0_3_i_5__0
       (.I0(ram_reg_0_1_0_3_n_1),
        .I1(argen_to_mctf_tvalid),
        .I2(ram_reg_0_1_0_3_n_0),
        .I3(ram_reg_0_1_0_3_n_3),
        .I4(mem_init_done_reg),
        .O(DIB));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram_87
   (DOA,
    DIB,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    mem_init_done_reg,
    reset_addr);
  output [1:0]DOA;
  output [1:0]DIB;
  input aclk;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input mem_init_done_reg;
  input reset_addr;

  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire reset_addr;
  wire wr_addr_mm2s_cnt;
  wire [0:0]wr_data_mm2s_cnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_mm2s_cnt}),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,wr_data_mm2s_cnt}),
        .DIB(DIB),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gfwd_mode.m_valid_i_reg ));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_3_i_2__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(mem_init_done_reg),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_3_i_3
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .O(wr_data_mm2s_cnt));
  LUT5 #(
    .INIT(32'h2AAA8000))
    ram_reg_0_1_0_3_i_4
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_3_n_3),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(ram_reg_0_1_0_3_n_2),
        .O(DIB[1]));
  LUT4 #(
    .INIT(16'h7800))
    ram_reg_0_1_0_3_i_5
       (.I0(DOA[0]),
        .I1(DOA[1]),
        .I2(ram_reg_0_1_0_3_n_3),
        .I3(mem_init_done_reg),
        .O(DIB[0]));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_3_i_6__0
       (.I0(Q),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_mm2s_cnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram_88
   (Q_reg,
    aclk,
    we_gcnt,
    wr_data_gcnt,
    DIB,
    Q,
    ADDRD,
    mem_init_done_reg,
    \gfwd_mode.storage_data1_reg[40] ,
    DOA,
    mem_init_done_reg_0);
  output Q_reg;
  input aclk;
  input we_gcnt;
  input [2:0]wr_data_gcnt;
  input [0:0]DIB;
  input [0:0]Q;
  input [0:0]ADDRD;
  input [1:0]mem_init_done_reg;
  input \gfwd_mode.storage_data1_reg[40] ;
  input [1:0]DOA;
  input mem_init_done_reg_0;

  wire [0:0]ADDRD;
  wire [0:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire Q_i_4_n_0;
  wire Q_reg;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire [1:0]mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [3:0]rd_data_mm2s_gcnt;
  wire we_gcnt;
  wire [2:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF6FFFFF6))
    Q_i_3
       (.I0(mem_init_done_reg[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_i_4_n_0),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(mem_init_done_reg[0]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hF7FFDFDDDFFFF7DD))
    Q_i_4
       (.I0(\gfwd_mode.storage_data1_reg[40] ),
        .I1(rd_data_mm2s_gcnt[0]),
        .I2(DOA[0]),
        .I3(mem_init_done_reg_0),
        .I4(rd_data_mm2s_gcnt[1]),
        .I5(DOA[1]),
        .O(Q_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB({wr_data_gcnt[2],DIB}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_mm2s_gcnt[1:0]),
        .DOB(rd_data_mm2s_gcnt[3:2]),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_gcnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized0
   (S,
    WR_DATA,
    sdpo_int,
    CO,
    \gfwd_mode.storage_data1_reg[34] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \gin_reg.wr_pntr_pf_dly_reg[2] ,
    \gin_reg.wr_pntr_pf_dly_reg[2]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    \gin_reg.wr_pntr_pf_dly_reg[10] ,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    \gfwd_mode.storage_data1_reg[64] ,
    pntr_roll_over,
    m_axis_payload_wr_out_i,
    D,
    CONV_INTEGER,
    rom_rd_addr_i,
    ram_init_done_i_reg,
    storage_data1,
    s_axis_tvalid_wr_in_i,
    plusOp,
    pntr_rchd_end_addr1,
    pntr_roll_over_reg,
    rom_rd_addr_int,
    aclk,
    we_int,
    ADDRD);
  output [0:0]S;
  output [29:0]WR_DATA;
  output [31:0]sdpo_int;
  output [0:0]CO;
  output [3:0]\gfwd_mode.storage_data1_reg[34] ;
  output [3:0]\gfwd_mode.storage_data1_reg[40] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[2] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[2]_0 ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[10] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  output [1:0]\gfwd_mode.storage_data1_reg[64] ;
  output pntr_roll_over;
  output [0:0]m_axis_payload_wr_out_i;
  output [12:0]D;
  output [0:0]CONV_INTEGER;
  input rom_rd_addr_i;
  input ram_init_done_i_reg;
  input [0:0]storage_data1;
  input s_axis_tvalid_wr_in_i;
  input [29:0]plusOp;
  input [18:0]pntr_rchd_end_addr1;
  input pntr_roll_over_reg;
  input rom_rd_addr_int;
  input aclk;
  input we_int;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]CONV_INTEGER;
  wire [12:0]D;
  wire [0:0]S;
  wire [29:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1[65]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_10_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_11_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_13_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_14_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_15_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_16_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_17_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_18_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_19_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_20_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_23_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_24_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_25_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_26_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_27_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_28_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_31_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_32_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_33_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_34_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_35_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_5_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_6_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_8_n_0 ;
  wire \gfwd_mode.storage_data1[66]_i_9_n_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[34] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[40] ;
  wire [1:0]\gfwd_mode.storage_data1_reg[64] ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_12_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_22_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_22_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_22_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_22_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_2_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_2_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_1 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_2 ;
  wire \gfwd_mode.storage_data1_reg[66]_i_3_n_3 ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[10] ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[2] ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[2]_0 ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire [0:0]m_axis_payload_wr_out_i;
  wire [29:0]plusOp;
  wire [18:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[66]_i_3_O_UNCONNECTED ;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000001))
    \gfwd_mode.storage_data1[65]_i_1
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[7]),
        .I2(sdpo_int[2]),
        .I3(sdpo_int[4]),
        .I4(\gfwd_mode.storage_data1[65]_i_2_n_0 ),
        .O(m_axis_payload_wr_out_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE))
    \gfwd_mode.storage_data1[65]_i_2
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(sdpo_int[6]),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[3]),
        .I5(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1[65]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_10
       (.I0(pntr_rchd_end_addr1[15]),
        .I1(sdpo_int[29]),
        .I2(sdpo_int[28]),
        .I3(pntr_rchd_end_addr1[14]),
        .O(\gfwd_mode.storage_data1[66]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_11
       (.I0(pntr_rchd_end_addr1[13]),
        .I1(sdpo_int[27]),
        .I2(sdpo_int[26]),
        .I3(pntr_rchd_end_addr1[12]),
        .O(\gfwd_mode.storage_data1[66]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_13
       (.I0(sdpo_int[25]),
        .I1(pntr_rchd_end_addr1[11]),
        .I2(sdpo_int[24]),
        .I3(pntr_rchd_end_addr1[10]),
        .O(\gfwd_mode.storage_data1[66]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_14
       (.I0(sdpo_int[23]),
        .I1(pntr_rchd_end_addr1[9]),
        .I2(sdpo_int[22]),
        .I3(pntr_rchd_end_addr1[8]),
        .O(\gfwd_mode.storage_data1[66]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_15
       (.I0(sdpo_int[21]),
        .I1(pntr_rchd_end_addr1[7]),
        .I2(sdpo_int[20]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(\gfwd_mode.storage_data1[66]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_16
       (.I0(sdpo_int[19]),
        .I1(pntr_rchd_end_addr1[5]),
        .I2(sdpo_int[18]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(\gfwd_mode.storage_data1[66]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_17
       (.I0(pntr_rchd_end_addr1[11]),
        .I1(sdpo_int[25]),
        .I2(sdpo_int[24]),
        .I3(pntr_rchd_end_addr1[10]),
        .O(\gfwd_mode.storage_data1[66]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_18
       (.I0(pntr_rchd_end_addr1[9]),
        .I1(sdpo_int[23]),
        .I2(sdpo_int[22]),
        .I3(pntr_rchd_end_addr1[8]),
        .O(\gfwd_mode.storage_data1[66]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_19
       (.I0(pntr_rchd_end_addr1[7]),
        .I1(sdpo_int[21]),
        .I2(sdpo_int[20]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(\gfwd_mode.storage_data1[66]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_20
       (.I0(pntr_rchd_end_addr1[5]),
        .I1(sdpo_int[19]),
        .I2(sdpo_int[18]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(\gfwd_mode.storage_data1[66]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_23
       (.I0(sdpo_int[17]),
        .I1(pntr_rchd_end_addr1[3]),
        .I2(sdpo_int[16]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(\gfwd_mode.storage_data1[66]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_24
       (.I0(sdpo_int[15]),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(sdpo_int[14]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(\gfwd_mode.storage_data1[66]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_25
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(sdpo_int[17]),
        .I2(sdpo_int[16]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(\gfwd_mode.storage_data1[66]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_26
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(sdpo_int[15]),
        .I2(sdpo_int[14]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(\gfwd_mode.storage_data1[66]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[66]_i_27
       (.I0(sdpo_int[13]),
        .I1(sdpo_int[12]),
        .O(\gfwd_mode.storage_data1[66]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[66]_i_28
       (.I0(sdpo_int[11]),
        .I1(sdpo_int[10]),
        .O(\gfwd_mode.storage_data1[66]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[66]_i_31
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1[66]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[66]_i_32
       (.I0(sdpo_int[9]),
        .I1(sdpo_int[8]),
        .O(\gfwd_mode.storage_data1[66]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[66]_i_33
       (.I0(sdpo_int[7]),
        .I1(sdpo_int[6]),
        .O(\gfwd_mode.storage_data1[66]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h8))
    \gfwd_mode.storage_data1[66]_i_34
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .O(\gfwd_mode.storage_data1[66]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[66]_i_35
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1[66]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8))
    \gfwd_mode.storage_data1[66]_i_37
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D))
    \gfwd_mode.storage_data1[66]_i_38
       (.I0(rom_rd_addr_i),
        .I1(ram_init_done_i_reg),
        .I2(storage_data1),
        .O(S));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_5
       (.I0(sdpo_int[31]),
        .I1(pntr_rchd_end_addr1[17]),
        .I2(sdpo_int[30]),
        .I3(pntr_rchd_end_addr1[16]),
        .O(\gfwd_mode.storage_data1[66]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_6
       (.I0(sdpo_int[29]),
        .I1(pntr_rchd_end_addr1[15]),
        .I2(sdpo_int[28]),
        .I3(pntr_rchd_end_addr1[14]),
        .O(\gfwd_mode.storage_data1[66]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2))
    \gfwd_mode.storage_data1[66]_i_7
       (.I0(sdpo_int[27]),
        .I1(pntr_rchd_end_addr1[13]),
        .I2(sdpo_int[26]),
        .I3(pntr_rchd_end_addr1[12]),
        .O(\gfwd_mode.storage_data1[66]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1))
    \gfwd_mode.storage_data1[66]_i_8
       (.I0(pntr_rchd_end_addr1[18]),
        .O(\gfwd_mode.storage_data1[66]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009))
    \gfwd_mode.storage_data1[66]_i_9
       (.I0(pntr_rchd_end_addr1[17]),
        .I1(sdpo_int[31]),
        .I2(sdpo_int[30]),
        .I3(pntr_rchd_end_addr1[16]),
        .O(\gfwd_mode.storage_data1[66]_i_9_n_0 ));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_12
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_22_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_12_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_12_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_12_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\gfwd_mode.storage_data1[66]_i_23_n_0 ,\gfwd_mode.storage_data1[66]_i_24_n_0 ,1'b0,1'b0}),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_12_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_25_n_0 ,\gfwd_mode.storage_data1[66]_i_26_n_0 ,\gfwd_mode.storage_data1[66]_i_27_n_0 ,\gfwd_mode.storage_data1[66]_i_28_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_2
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_3_n_0 ),
        .CO({CO,\gfwd_mode.storage_data1_reg[66]_i_2_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_2_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({pntr_rchd_end_addr1[18],\gfwd_mode.storage_data1[66]_i_5_n_0 ,\gfwd_mode.storage_data1[66]_i_6_n_0 ,\gfwd_mode.storage_data1[66]_i_7_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_2_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_8_n_0 ,\gfwd_mode.storage_data1[66]_i_9_n_0 ,\gfwd_mode.storage_data1[66]_i_10_n_0 ,\gfwd_mode.storage_data1[66]_i_11_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_22
       (.CI(1'b0),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_22_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_22_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_22_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1[66]_i_31_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_22_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_32_n_0 ,\gfwd_mode.storage_data1[66]_i_33_n_0 ,\gfwd_mode.storage_data1[66]_i_34_n_0 ,\gfwd_mode.storage_data1[66]_i_35_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[66]_i_3
       (.CI(\gfwd_mode.storage_data1_reg[66]_i_12_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[66]_i_3_n_0 ,\gfwd_mode.storage_data1_reg[66]_i_3_n_1 ,\gfwd_mode.storage_data1_reg[66]_i_3_n_2 ,\gfwd_mode.storage_data1_reg[66]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\gfwd_mode.storage_data1[66]_i_13_n_0 ,\gfwd_mode.storage_data1[66]_i_14_n_0 ,\gfwd_mode.storage_data1[66]_i_15_n_0 ,\gfwd_mode.storage_data1[66]_i_16_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[66]_i_3_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[66]_i_17_n_0 ,\gfwd_mode.storage_data1[66]_i_18_n_0 ,\gfwd_mode.storage_data1[66]_i_19_n_0 ,\gfwd_mode.storage_data1[66]_i_20_n_0 }));
  LUT5 #(
    .INIT(32'hFB0BF808))
    \gin_reg.wr_pntr_pf_dly[0]_i_1
       (.I0(plusOp[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(sdpo_int[15]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[10]_i_1
       (.I0(plusOp[23]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[25]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[11]_i_1
       (.I0(plusOp[24]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[26]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[12]_i_1
       (.I0(plusOp[25]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[27]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[1]_i_1
       (.I0(plusOp[14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[16]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[2]_i_1
       (.I0(plusOp[15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[17]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[3]_i_1
       (.I0(plusOp[16]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[18]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[4]_i_1
       (.I0(plusOp[17]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[19]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *)
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[5]_i_1
       (.I0(plusOp[18]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[20]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[6]_i_1__1
       (.I0(plusOp[19]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[21]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[7]_i_1
       (.I0(plusOp[20]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[22]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[8]_i_1
       (.I0(plusOp[21]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[23]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.wr_pntr_pf_dly[9]_i_1
       (.I0(plusOp[22]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair58" *)
  LUT2 #(
    .INIT(4'h6))
    \gin_reg.wr_pntr_roll_over_dly_i_1
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_0_5_i_10__3
       (.I0(sdpo_int[3]),
        .O(\gfwd_mode.storage_data1_reg[34] [1]));
  LUT1 #(
    .INIT(2'h1))
    ram_reg_0_1_0_5_i_11__3
       (.I0(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[34] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_2__0
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[1]),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_3__1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[0]),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_4__1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[3]),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_5__1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[2]),
        .O(WR_DATA[2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_0_5_i_8__5
       (.I0(sdpo_int[5]),
        .O(\gfwd_mode.storage_data1_reg[34] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_0_5_i_9__6
       (.I0(sdpo_int[4]),
        .O(\gfwd_mode.storage_data1_reg[34] [2]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(sdpo_int[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[13]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[11]),
        .O(WR_DATA[11]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_10
       (.I0(sdpo_int[16]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2]_0 [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_11
       (.I0(sdpo_int[15]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_12
       (.I0(sdpo_int[14]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[12]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[10]),
        .O(WR_DATA[10]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000))
    ram_reg_0_1_12_17_i_3
       (.I0(plusOp[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[15]),
        .I4(ram_init_done_i_reg),
        .I5(rom_rd_addr_int),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[14]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[12]),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[17]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[15]),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_6
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[16]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[14]),
        .O(WR_DATA[14]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_9
       (.I0(sdpo_int[17]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2]_0 [3]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[19:18]),
        .DOB(sdpo_int[21:20]),
        .DOC(sdpo_int[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[19]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[17]),
        .O(WR_DATA[17]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_10
       (.I0(sdpo_int[20]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[6] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_11
       (.I0(sdpo_int[19]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[6] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_12
       (.I0(sdpo_int[18]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[6] [0]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_13
       (.I0(sdpo_int[25]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[10] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_14
       (.I0(sdpo_int[24]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[10] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_15
       (.I0(sdpo_int[23]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[10] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_16
       (.I0(sdpo_int[22]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[10] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[18]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[16]),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[21]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[19]),
        .O(WR_DATA[19]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[20]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[18]),
        .O(WR_DATA[18]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[23]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[21]),
        .O(WR_DATA[21]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_6
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[22]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[20]),
        .O(WR_DATA[20]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_9
       (.I0(sdpo_int[21]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[6] [3]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[25:24]),
        .DOB(sdpo_int[27:26]),
        .DOC(sdpo_int[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[25]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[23]),
        .O(WR_DATA[23]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_10
       (.I0(sdpo_int[27]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_11
       (.I0(sdpo_int[26]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[24]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[22]),
        .O(WR_DATA[22]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[27]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[25]),
        .O(WR_DATA[25]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[26]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[24]),
        .O(WR_DATA[24]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[29]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[27]),
        .O(WR_DATA[27]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_6
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[28]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[26]),
        .O(WR_DATA[26]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_8
       (.I0(sdpo_int[29]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_9
       (.I0(sdpo_int[28]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [2]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'hFECEFFFF))
    ram_reg_0_1_30_31_i_1
       (.I0(sdpo_int[31]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(plusOp[29]),
        .I4(ram_init_done_i_reg),
        .O(WR_DATA[29]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_30_31_i_2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[30]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[28]),
        .O(WR_DATA[28]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_30_31_i_4
       (.I0(sdpo_int[31]),
        .O(\gfwd_mode.storage_data1_reg[64] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_30_31_i_5
       (.I0(sdpo_int[30]),
        .O(\gfwd_mode.storage_data1_reg[64] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[5]),
        .O(WR_DATA[5]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_10
       (.I0(sdpo_int[8]),
        .O(\gfwd_mode.storage_data1_reg[40] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_11
       (.I0(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[40] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_12
       (.I0(sdpo_int[6]),
        .O(\gfwd_mode.storage_data1_reg[40] [0]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_13
       (.I0(sdpo_int[13]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_14
       (.I0(sdpo_int[12]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_15
       (.I0(sdpo_int[11]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_16
       (.I0(sdpo_int[10]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[2] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[4]),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[7]),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[6]),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[11]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[9]),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_6
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[8]),
        .O(WR_DATA[8]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_9
       (.I0(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1_reg[40] [3]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized0_67
   (S,
    sdpo_int,
    CO,
    WR_DATA,
    \gstage1.q_dly_reg[5] ,
    \gstage1.q_dly_reg[9] ,
    \gstage1.q_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[2] ,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    \gin_reg.rd_pntr_pf_dly_reg[10] ,
    \gstage1.q_dly_reg[29] ,
    \gstage1.q_dly_reg[31] ,
    ADDRD,
    pntr_roll_over,
    D,
    CONV_INTEGER,
    rom_rd_addr_i,
    ram_init_done_i_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    s_axis_tvalid_wr_in_i,
    plusOp,
    pntr_rchd_end_addr1,
    pntr_roll_over_reg,
    rom_rd_addr_int,
    aclk,
    we_int);
  output [0:0]S;
  output [0:0]sdpo_int;
  output [0:0]CO;
  output [17:0]WR_DATA;
  output [3:0]\gstage1.q_dly_reg[5] ;
  output [3:0]\gstage1.q_dly_reg[9] ;
  output [3:0]\gstage1.q_dly_reg[13] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[2] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  output [3:0]\gstage1.q_dly_reg[29] ;
  output [1:0]\gstage1.q_dly_reg[31] ;
  output [0:0]ADDRD;
  output pntr_roll_over;
  output [29:0]D;
  output [0:0]CONV_INTEGER;
  input rom_rd_addr_i;
  input ram_init_done_i_reg;
  input \gfwd_mode.storage_data1_reg[0] ;
  input s_axis_tvalid_wr_in_i;
  input [29:0]plusOp;
  input [18:0]pntr_rchd_end_addr1;
  input pntr_roll_over_reg;
  input rom_rd_addr_int;
  input aclk;
  input we_int;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]CONV_INTEGER;
  wire [29:0]D;
  wire [0:0]S;
  wire [17:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[2] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire [3:0]\gstage1.q_dly_reg[13] ;
  wire [3:0]\gstage1.q_dly_reg[29] ;
  wire [1:0]\gstage1.q_dly_reg[31] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire [3:0]\gstage1.q_dly_reg[9] ;
  wire [29:0]plusOp;
  wire [18:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire ram_reg_0_1_0_0_i_10_n_0;
  wire ram_reg_0_1_0_0_i_11_n_0;
  wire ram_reg_0_1_0_0_i_12_n_0;
  wire ram_reg_0_1_0_0_i_13_n_0;
  wire ram_reg_0_1_0_0_i_14_n_0;
  wire ram_reg_0_1_0_0_i_14_n_1;
  wire ram_reg_0_1_0_0_i_14_n_2;
  wire ram_reg_0_1_0_0_i_14_n_3;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_16_n_0;
  wire ram_reg_0_1_0_0_i_17_n_0;
  wire ram_reg_0_1_0_0_i_18_n_0;
  wire ram_reg_0_1_0_0_i_19_n_0;
  wire ram_reg_0_1_0_0_i_20_n_0;
  wire ram_reg_0_1_0_0_i_21_n_0;
  wire ram_reg_0_1_0_0_i_22_n_0;
  wire ram_reg_0_1_0_0_i_24_n_0;
  wire ram_reg_0_1_0_0_i_24_n_1;
  wire ram_reg_0_1_0_0_i_24_n_2;
  wire ram_reg_0_1_0_0_i_24_n_3;
  wire ram_reg_0_1_0_0_i_25_n_0;
  wire ram_reg_0_1_0_0_i_26_n_0;
  wire ram_reg_0_1_0_0_i_27_n_0;
  wire ram_reg_0_1_0_0_i_28_n_0;
  wire ram_reg_0_1_0_0_i_29_n_0;
  wire ram_reg_0_1_0_0_i_30_n_0;
  wire ram_reg_0_1_0_0_i_33_n_0;
  wire ram_reg_0_1_0_0_i_34_n_0;
  wire ram_reg_0_1_0_0_i_35_n_0;
  wire ram_reg_0_1_0_0_i_36_n_0;
  wire ram_reg_0_1_0_0_i_37_n_0;
  wire ram_reg_0_1_0_0_i_4_n_1;
  wire ram_reg_0_1_0_0_i_4_n_2;
  wire ram_reg_0_1_0_0_i_4_n_3;
  wire ram_reg_0_1_0_0_i_5_n_0;
  wire ram_reg_0_1_0_0_i_5_n_1;
  wire ram_reg_0_1_0_0_i_5_n_2;
  wire ram_reg_0_1_0_0_i_5_n_3;
  wire ram_reg_0_1_0_0_i_7_n_0;
  wire ram_reg_0_1_0_0_i_8_n_0;
  wire ram_reg_0_1_0_0_i_9_n_0;
  wire ram_reg_0_1_0_5_i_1__7_n_0;
  wire ram_reg_0_1_0_5_i_2__1_n_0;
  wire ram_reg_0_1_0_5_i_3__2_n_0;
  wire ram_reg_0_1_0_5_i_4__2_n_0;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_0_5_n_2;
  wire ram_reg_0_1_0_5_n_4;
  wire ram_reg_0_1_0_5_n_5;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_2;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_12_17_n_4;
  wire ram_reg_0_1_12_17_n_5;
  wire ram_reg_0_1_18_23_n_0;
  wire ram_reg_0_1_18_23_n_1;
  wire ram_reg_0_1_18_23_n_2;
  wire ram_reg_0_1_18_23_n_3;
  wire ram_reg_0_1_18_23_n_4;
  wire ram_reg_0_1_18_23_n_5;
  wire ram_reg_0_1_24_29_n_0;
  wire ram_reg_0_1_24_29_n_1;
  wire ram_reg_0_1_24_29_n_2;
  wire ram_reg_0_1_24_29_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire ram_reg_0_1_30_31_i_1__0_n_0;
  wire ram_reg_0_1_30_31_i_2__0_n_0;
  wire ram_reg_0_1_30_31_n_0;
  wire ram_reg_0_1_30_31_n_1;
  wire ram_reg_0_1_6_11_i_1__0_n_0;
  wire ram_reg_0_1_6_11_i_2__0_n_0;
  wire ram_reg_0_1_6_11_i_3__0_n_0;
  wire ram_reg_0_1_6_11_i_4__0_n_0;
  wire ram_reg_0_1_6_11_i_5__0_n_0;
  wire ram_reg_0_1_6_11_i_6__0_n_0;
  wire ram_reg_0_1_6_11_n_0;
  wire ram_reg_0_1_6_11_n_1;
  wire ram_reg_0_1_6_11_n_2;
  wire ram_reg_0_1_6_11_n_3;
  wire ram_reg_0_1_6_11_n_4;
  wire ram_reg_0_1_6_11_n_5;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]sdpo_int;
  wire we_int;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_14_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_24_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFB0BF808))
    \gin_reg.rd_pntr_pf_dly[0]_i_1
       (.I0(plusOp[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(ram_reg_0_1_12_17_n_2),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[10]_i_1
       (.I0(plusOp[23]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_24_29_n_0),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[11]_i_1
       (.I0(plusOp[24]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_24_29_n_3),
        .O(D[24]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[12]_i_1
       (.I0(plusOp[25]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_24_29_n_2),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *)
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[1]_i_1
       (.I0(plusOp[14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_12_17_n_5),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[2]_i_1
       (.I0(plusOp[15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_12_17_n_4),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[3]_i_1
       (.I0(plusOp[16]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_18_23_n_1),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[4]_i_1
       (.I0(plusOp[17]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_18_23_n_0),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[5]_i_1
       (.I0(plusOp[18]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_18_23_n_3),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[6]_i_1__1
       (.I0(plusOp[19]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_18_23_n_2),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[7]_i_1
       (.I0(plusOp[20]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_18_23_n_5),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[8]_i_1
       (.I0(plusOp[21]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_18_23_n_4),
        .O(D[21]));
  LUT4 #(
    .INIT(16'h0B08))
    \gin_reg.rd_pntr_pf_dly[9]_i_1
       (.I0(plusOp[22]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_24_29_n_1),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair53" *)
  LUT2 #(
    .INIT(4'h6))
    \gin_reg.wr_pntr_roll_over_dly_i_1__0
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[10]_i_1
       (.I0(plusOp[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_6_11_n_5),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[11]_i_1
       (.I0(plusOp[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_6_11_n_4),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[12]_i_1
       (.I0(plusOp[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_12_17_n_1),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[13]_i_1
       (.I0(plusOp[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_12_17_n_0),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[14]_i_1
       (.I0(plusOp[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_12_17_n_3),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[28]_i_1
       (.I0(plusOp[26]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_24_29_n_5),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[29]_i_1
       (.I0(plusOp[27]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_24_29_n_4),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[2]_i_1
       (.I0(plusOp[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[30]_i_1
       (.I0(plusOp[28]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_30_31_n_1),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFBF8))
    \gstage1.q_dly[31]_i_1
       (.I0(plusOp[29]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_30_31_n_0),
        .O(D[29]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[3]_i_1
       (.I0(plusOp[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_n_2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[4]_i_1
       (.I0(plusOp[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_n_5),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[5]_i_1
       (.I0(plusOp[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_n_4),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[6]_i_1
       (.I0(plusOp[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_6_11_n_1),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[7]_i_1
       (.I0(plusOp[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_6_11_n_0),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[8]_i_1
       (.I0(plusOp[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_6_11_n_3),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08))
    \gstage1.q_dly[9]_i_1
       (.I0(plusOp[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_6_11_n_2),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1))
    ram_reg_0_1_0_0_i_10
       (.I0(pntr_rchd_end_addr1[18]),
        .O(ram_reg_0_1_0_0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_11
       (.I0(pntr_rchd_end_addr1[17]),
        .I1(ram_reg_0_1_30_31_n_0),
        .I2(ram_reg_0_1_30_31_n_1),
        .I3(pntr_rchd_end_addr1[16]),
        .O(ram_reg_0_1_0_0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_12
       (.I0(pntr_rchd_end_addr1[15]),
        .I1(ram_reg_0_1_24_29_n_4),
        .I2(ram_reg_0_1_24_29_n_5),
        .I3(pntr_rchd_end_addr1[14]),
        .O(ram_reg_0_1_0_0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_13
       (.I0(pntr_rchd_end_addr1[13]),
        .I1(ram_reg_0_1_24_29_n_2),
        .I2(ram_reg_0_1_24_29_n_3),
        .I3(pntr_rchd_end_addr1[12]),
        .O(ram_reg_0_1_0_0_i_13_n_0));
  CARRY4 ram_reg_0_1_0_0_i_14
       (.CI(ram_reg_0_1_0_0_i_24_n_0),
        .CO({ram_reg_0_1_0_0_i_14_n_0,ram_reg_0_1_0_0_i_14_n_1,ram_reg_0_1_0_0_i_14_n_2,ram_reg_0_1_0_0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_25_n_0,ram_reg_0_1_0_0_i_26_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_14_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_27_n_0,ram_reg_0_1_0_0_i_28_n_0,ram_reg_0_1_0_0_i_29_n_0,ram_reg_0_1_0_0_i_30_n_0}));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_15
       (.I0(ram_reg_0_1_24_29_n_0),
        .I1(pntr_rchd_end_addr1[11]),
        .I2(ram_reg_0_1_24_29_n_1),
        .I3(pntr_rchd_end_addr1[10]),
        .O(ram_reg_0_1_0_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_16
       (.I0(ram_reg_0_1_18_23_n_4),
        .I1(pntr_rchd_end_addr1[9]),
        .I2(ram_reg_0_1_18_23_n_5),
        .I3(pntr_rchd_end_addr1[8]),
        .O(ram_reg_0_1_0_0_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_17
       (.I0(ram_reg_0_1_18_23_n_2),
        .I1(pntr_rchd_end_addr1[7]),
        .I2(ram_reg_0_1_18_23_n_3),
        .I3(pntr_rchd_end_addr1[6]),
        .O(ram_reg_0_1_0_0_i_17_n_0));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_18
       (.I0(ram_reg_0_1_18_23_n_0),
        .I1(pntr_rchd_end_addr1[5]),
        .I2(ram_reg_0_1_18_23_n_1),
        .I3(pntr_rchd_end_addr1[4]),
        .O(ram_reg_0_1_0_0_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_19
       (.I0(pntr_rchd_end_addr1[11]),
        .I1(ram_reg_0_1_24_29_n_0),
        .I2(ram_reg_0_1_24_29_n_1),
        .I3(pntr_rchd_end_addr1[10]),
        .O(ram_reg_0_1_0_0_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_20
       (.I0(pntr_rchd_end_addr1[9]),
        .I1(ram_reg_0_1_18_23_n_4),
        .I2(ram_reg_0_1_18_23_n_5),
        .I3(pntr_rchd_end_addr1[8]),
        .O(ram_reg_0_1_0_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_21
       (.I0(pntr_rchd_end_addr1[7]),
        .I1(ram_reg_0_1_18_23_n_2),
        .I2(ram_reg_0_1_18_23_n_3),
        .I3(pntr_rchd_end_addr1[6]),
        .O(ram_reg_0_1_0_0_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_22
       (.I0(pntr_rchd_end_addr1[5]),
        .I1(ram_reg_0_1_18_23_n_0),
        .I2(ram_reg_0_1_18_23_n_1),
        .I3(pntr_rchd_end_addr1[4]),
        .O(ram_reg_0_1_0_0_i_22_n_0));
  CARRY4 ram_reg_0_1_0_0_i_24
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_24_n_0,ram_reg_0_1_0_0_i_24_n_1,ram_reg_0_1_0_0_i_24_n_2,ram_reg_0_1_0_0_i_24_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_33_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_24_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_34_n_0,ram_reg_0_1_0_0_i_35_n_0,ram_reg_0_1_0_0_i_36_n_0,ram_reg_0_1_0_0_i_37_n_0}));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_25
       (.I0(ram_reg_0_1_12_17_n_4),
        .I1(pntr_rchd_end_addr1[3]),
        .I2(ram_reg_0_1_12_17_n_5),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_25_n_0));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_26
       (.I0(ram_reg_0_1_12_17_n_2),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(ram_reg_0_1_12_17_n_3),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_27
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(ram_reg_0_1_12_17_n_4),
        .I2(ram_reg_0_1_12_17_n_5),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009))
    ram_reg_0_1_0_0_i_28
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(ram_reg_0_1_12_17_n_2),
        .I2(ram_reg_0_1_12_17_n_3),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_28_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_0_i_29
       (.I0(ram_reg_0_1_12_17_n_0),
        .I1(ram_reg_0_1_12_17_n_1),
        .O(ram_reg_0_1_0_0_i_29_n_0));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_0_i_3
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(ADDRD));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_0_i_30
       (.I0(ram_reg_0_1_6_11_n_4),
        .I1(ram_reg_0_1_6_11_n_5),
        .O(ram_reg_0_1_0_0_i_30_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_0_i_33
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(sdpo_int),
        .O(ram_reg_0_1_0_0_i_33_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_0_i_34
       (.I0(ram_reg_0_1_6_11_n_2),
        .I1(ram_reg_0_1_6_11_n_3),
        .O(ram_reg_0_1_0_0_i_34_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_0_i_35
       (.I0(ram_reg_0_1_6_11_n_0),
        .I1(ram_reg_0_1_6_11_n_1),
        .O(ram_reg_0_1_0_0_i_35_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_0_i_36
       (.I0(ram_reg_0_1_0_5_n_4),
        .I1(ram_reg_0_1_0_5_n_5),
        .O(ram_reg_0_1_0_0_i_36_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_0_i_37
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(sdpo_int),
        .O(ram_reg_0_1_0_0_i_37_n_0));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_0_i_39
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  CARRY4 ram_reg_0_1_0_0_i_4
       (.CI(ram_reg_0_1_0_0_i_5_n_0),
        .CO({CO,ram_reg_0_1_0_0_i_4_n_1,ram_reg_0_1_0_0_i_4_n_2,ram_reg_0_1_0_0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({pntr_rchd_end_addr1[18],ram_reg_0_1_0_0_i_7_n_0,ram_reg_0_1_0_0_i_8_n_0,ram_reg_0_1_0_0_i_9_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_10_n_0,ram_reg_0_1_0_0_i_11_n_0,ram_reg_0_1_0_0_i_12_n_0,ram_reg_0_1_0_0_i_13_n_0}));
  LUT3 #(
    .INIT(8'h1D))
    ram_reg_0_1_0_0_i_40
       (.I0(rom_rd_addr_i),
        .I1(ram_init_done_i_reg),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(S));
  CARRY4 ram_reg_0_1_0_0_i_5
       (.CI(ram_reg_0_1_0_0_i_14_n_0),
        .CO({ram_reg_0_1_0_0_i_5_n_0,ram_reg_0_1_0_0_i_5_n_1,ram_reg_0_1_0_0_i_5_n_2,ram_reg_0_1_0_0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_16_n_0,ram_reg_0_1_0_0_i_17_n_0,ram_reg_0_1_0_0_i_18_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_19_n_0,ram_reg_0_1_0_0_i_20_n_0,ram_reg_0_1_0_0_i_21_n_0,ram_reg_0_1_0_0_i_22_n_0}));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_7
       (.I0(ram_reg_0_1_30_31_n_0),
        .I1(pntr_rchd_end_addr1[17]),
        .I2(ram_reg_0_1_30_31_n_1),
        .I3(pntr_rchd_end_addr1[16]),
        .O(ram_reg_0_1_0_0_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_8
       (.I0(ram_reg_0_1_24_29_n_4),
        .I1(pntr_rchd_end_addr1[15]),
        .I2(ram_reg_0_1_24_29_n_5),
        .I3(pntr_rchd_end_addr1[14]),
        .O(ram_reg_0_1_0_0_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2))
    ram_reg_0_1_0_0_i_9
       (.I0(ram_reg_0_1_24_29_n_2),
        .I1(pntr_rchd_end_addr1[13]),
        .I2(ram_reg_0_1_24_29_n_3),
        .I3(pntr_rchd_end_addr1[12]),
        .O(ram_reg_0_1_0_0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__7_n_0,ram_reg_0_1_0_5_i_2__1_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__2_n_0,ram_reg_0_1_0_5_i_4__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB({ram_reg_0_1_0_5_n_2,sdpo_int}),
        .DOC({ram_reg_0_1_0_5_n_4,ram_reg_0_1_0_5_n_5}),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_1__7
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_0_5_n_2),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[1]),
        .O(ram_reg_0_1_0_5_i_1__7_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_2__1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[0]),
        .O(ram_reg_0_1_0_5_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_3__2
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_0_5_n_4),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[3]),
        .O(ram_reg_0_1_0_5_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_0_5_i_4__2
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_0_5_n_5),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[2]),
        .O(ram_reg_0_1_0_5_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_0_5_i_6__7
       (.I0(ram_reg_0_1_0_5_n_4),
        .O(\gstage1.q_dly_reg[5] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_0_5_i_7__5
       (.I0(ram_reg_0_1_0_5_n_5),
        .O(\gstage1.q_dly_reg[5] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_0_5_i_8__6
       (.I0(ram_reg_0_1_0_5_n_2),
        .O(\gstage1.q_dly_reg[5] [1]));
  LUT1 #(
    .INIT(2'h1))
    ram_reg_0_1_0_5_i_9__5
       (.I0(sdpo_int),
        .O(\gstage1.q_dly_reg[5] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({ram_reg_0_1_12_17_n_2,ram_reg_0_1_12_17_n_3}),
        .DOC({ram_reg_0_1_12_17_n_4,ram_reg_0_1_12_17_n_5}),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_10__0
       (.I0(ram_reg_0_1_12_17_n_5),
        .O(\gin_reg.rd_pntr_pf_dly_reg[2] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_11__0
       (.I0(ram_reg_0_1_12_17_n_2),
        .O(\gin_reg.rd_pntr_pf_dly_reg[2] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_12__0
       (.I0(ram_reg_0_1_12_17_n_3),
        .O(\gin_reg.rd_pntr_pf_dly_reg[2] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_1__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_12_17_n_0),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[11]),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_2__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_12_17_n_1),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[10]),
        .O(WR_DATA[0]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000))
    ram_reg_0_1_12_17_i_3__0
       (.I0(plusOp[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ram_reg_0_1_12_17_n_2),
        .I4(ram_init_done_i_reg),
        .I5(rom_rd_addr_int),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_4__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_12_17_n_3),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[12]),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_5__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_12_17_n_4),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[15]),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_12_17_i_6__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_12_17_n_5),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[14]),
        .O(WR_DATA[4]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_9__0
       (.I0(ram_reg_0_1_12_17_n_4),
        .O(\gin_reg.rd_pntr_pf_dly_reg[2] [3]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_18_23_n_0,ram_reg_0_1_18_23_n_1}),
        .DOB({ram_reg_0_1_18_23_n_2,ram_reg_0_1_18_23_n_3}),
        .DOC({ram_reg_0_1_18_23_n_4,ram_reg_0_1_18_23_n_5}),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_10__0
       (.I0(ram_reg_0_1_18_23_n_3),
        .O(\gin_reg.rd_pntr_pf_dly_reg[6] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_11__0
       (.I0(ram_reg_0_1_18_23_n_0),
        .O(\gin_reg.rd_pntr_pf_dly_reg[6] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_12__0
       (.I0(ram_reg_0_1_18_23_n_1),
        .O(\gin_reg.rd_pntr_pf_dly_reg[6] [0]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_13__0
       (.I0(ram_reg_0_1_24_29_n_0),
        .O(\gin_reg.rd_pntr_pf_dly_reg[10] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_14__0
       (.I0(ram_reg_0_1_24_29_n_1),
        .O(\gin_reg.rd_pntr_pf_dly_reg[10] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_15__0
       (.I0(ram_reg_0_1_18_23_n_4),
        .O(\gin_reg.rd_pntr_pf_dly_reg[10] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_16__0
       (.I0(ram_reg_0_1_18_23_n_5),
        .O(\gin_reg.rd_pntr_pf_dly_reg[10] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_1__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_18_23_n_0),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[17]),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_2__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_18_23_n_1),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[16]),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_3__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_18_23_n_2),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[19]),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_4__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_18_23_n_3),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[18]),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_5__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_18_23_n_4),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[21]),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_18_23_i_6__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_18_23_n_5),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[20]),
        .O(WR_DATA[10]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_9__0
       (.I0(ram_reg_0_1_18_23_n_2),
        .O(\gin_reg.rd_pntr_pf_dly_reg[6] [3]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_24_29_n_0,ram_reg_0_1_24_29_n_1}),
        .DOB({ram_reg_0_1_24_29_n_2,ram_reg_0_1_24_29_n_3}),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_10__0
       (.I0(ram_reg_0_1_24_29_n_2),
        .O(\gstage1.q_dly_reg[29] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_11__0
       (.I0(ram_reg_0_1_24_29_n_3),
        .O(\gstage1.q_dly_reg[29] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_1__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_24_29_n_0),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[23]),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_2__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_24_29_n_1),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[22]),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_3__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_24_29_n_2),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[25]),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_4__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_24_29_n_3),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[24]),
        .O(WR_DATA[14]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_5__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_24_29_n_4),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[27]),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_24_29_i_6__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_24_29_n_5),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[26]),
        .O(WR_DATA[16]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_8__0
       (.I0(ram_reg_0_1_24_29_n_4),
        .O(\gstage1.q_dly_reg[29] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_9__0
       (.I0(ram_reg_0_1_24_29_n_5),
        .O(\gstage1.q_dly_reg[29] [2]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({ram_reg_0_1_30_31_i_1__0_n_0,ram_reg_0_1_30_31_i_2__0_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_30_31_n_0,ram_reg_0_1_30_31_n_1}),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'hFECEFFFF))
    ram_reg_0_1_30_31_i_1__0
       (.I0(ram_reg_0_1_30_31_n_0),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(plusOp[29]),
        .I4(ram_init_done_i_reg),
        .O(ram_reg_0_1_30_31_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_30_31_i_2__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_30_31_n_1),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[28]),
        .O(ram_reg_0_1_30_31_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_30_31_i_4__0
       (.I0(ram_reg_0_1_30_31_n_0),
        .O(\gstage1.q_dly_reg[31] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_30_31_i_5__0
       (.I0(ram_reg_0_1_30_31_n_1),
        .O(\gstage1.q_dly_reg[31] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({ram_reg_0_1_6_11_i_1__0_n_0,ram_reg_0_1_6_11_i_2__0_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__0_n_0,ram_reg_0_1_6_11_i_4__0_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__0_n_0,ram_reg_0_1_6_11_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_6_11_n_0,ram_reg_0_1_6_11_n_1}),
        .DOB({ram_reg_0_1_6_11_n_2,ram_reg_0_1_6_11_n_3}),
        .DOC({ram_reg_0_1_6_11_n_4,ram_reg_0_1_6_11_n_5}),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_10__0
       (.I0(ram_reg_0_1_6_11_n_3),
        .O(\gstage1.q_dly_reg[9] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_11__0
       (.I0(ram_reg_0_1_6_11_n_0),
        .O(\gstage1.q_dly_reg[9] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_12__0
       (.I0(ram_reg_0_1_6_11_n_1),
        .O(\gstage1.q_dly_reg[9] [0]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_13__0
       (.I0(ram_reg_0_1_12_17_n_0),
        .O(\gstage1.q_dly_reg[13] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_14__0
       (.I0(ram_reg_0_1_12_17_n_1),
        .O(\gstage1.q_dly_reg[13] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_15__0
       (.I0(ram_reg_0_1_6_11_n_4),
        .O(\gstage1.q_dly_reg[13] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_16__0
       (.I0(ram_reg_0_1_6_11_n_5),
        .O(\gstage1.q_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_1__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_6_11_n_0),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[5]),
        .O(ram_reg_0_1_6_11_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_2__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_6_11_n_1),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[4]),
        .O(ram_reg_0_1_6_11_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_3__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_6_11_n_2),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[7]),
        .O(ram_reg_0_1_6_11_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_4__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_6_11_n_3),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[6]),
        .O(ram_reg_0_1_6_11_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_5__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_6_11_n_4),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[9]),
        .O(ram_reg_0_1_6_11_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h0A080008))
    ram_reg_0_1_6_11_i_6__0
       (.I0(ram_init_done_i_reg),
        .I1(ram_reg_0_1_6_11_n_5),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(plusOp[8]),
        .O(ram_reg_0_1_6_11_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_9__0
       (.I0(ram_reg_0_1_6_11_n_2),
        .O(\gstage1.q_dly_reg[9] [3]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized1
   (ADDRD,
    \gstage1.q_dly_reg[31] ,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] );
  output [0:0]ADDRD;
  output [31:0]\gstage1.q_dly_reg[31] ;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input aclk;
  input we_int;
  input [29:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]ADDRD;
  wire [29:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [31:0]\gstage1.q_dly_reg[31] ;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_i;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [1:0]),
        .DOB(\gstage1.q_dly_reg[31] [3:2]),
        .DOC(\gstage1.q_dly_reg[31] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_6
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(ADDRD));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [13:12]),
        .DOB(\gstage1.q_dly_reg[31] [15:14]),
        .DOC(\gstage1.q_dly_reg[31] [17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [19:18]),
        .DOB(\gstage1.q_dly_reg[31] [21:20]),
        .DOC(\gstage1.q_dly_reg[31] [23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [25:24]),
        .DOB(\gstage1.q_dly_reg[31] [27:26]),
        .DOC(\gstage1.q_dly_reg[31] [29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [7:6]),
        .DOB(\gstage1.q_dly_reg[31] [9:8]),
        .DOC(\gstage1.q_dly_reg[31] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized10
   (pntr_roll_over_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    we_int,
    I36,
    storage_data1,
    CO,
    ram_init_done_i_reg);
  output pntr_roll_over_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input we_int;
  input [0:0]I36;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i_reg;

  wire [0:0]CO;
  wire [0:0]I36;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(I36),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_0_i_1__2
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i_reg),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized11
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    ram_init_done_i_reg,
    we_int,
    I36,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input ram_init_done_i_reg;
  input we_int;
  input [0:0]I36;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]I36;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire ram_init_done_i_reg;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(I36),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized12
   (sdpo_int,
    wr_data_int,
    CO,
    D,
    pntr_roll_over,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    pntr_roll_over_reg,
    rom_rd_addr_int,
    aclk,
    we_int,
    wr_addr_int);
  output [6:0]sdpo_int;
  output [6:0]wr_data_int;
  output [0:0]CO;
  output [6:0]D;
  output pntr_roll_over;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input pntr_roll_over_reg;
  input rom_rd_addr_int;
  input aclk;
  input we_int;
  input [0:0]wr_addr_int;

  wire [0:0]CO;
  wire [6:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_9__1_n_1;
  wire ram_reg_0_1_0_5_i_9__1_n_2;
  wire ram_reg_0_1_0_5_i_9__1_n_3;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire [6:0]wr_data_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_9__1_O_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair66" *)
  LUT3 #(
    .INIT(8'h12))
    \gin_reg.wr_pntr_pf_dly[0]_i_1__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *)
  LUT4 #(
    .INIT(16'h0708))
    \gin_reg.wr_pntr_pf_dly[1]_i_1__1
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *)
  LUT5 #(
    .INIT(32'h007F0080))
    \gin_reg.wr_pntr_pf_dly[2]_i_1__1
       (.I0(sdpo_int[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(CO),
        .I4(sdpo_int[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000))
    \gin_reg.wr_pntr_pf_dly[3]_i_1__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *)
  LUT3 #(
    .INIT(8'h26))
    \gin_reg.wr_pntr_pf_dly[4]_i_1__1
       (.I0(ram_reg_0_1_0_5_i_10__1_n_0),
        .I1(sdpo_int[4]),
        .I2(CO),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *)
  LUT4 #(
    .INIT(16'h8788))
    \gin_reg.wr_pntr_pf_dly[5]_i_1__1
       (.I0(sdpo_int[4]),
        .I1(ram_reg_0_1_0_5_i_10__1_n_0),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7F8000007F80))
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0
       (.I0(sdpo_int[5]),
        .I1(ram_reg_0_1_0_5_i_10__1_n_0),
        .I2(sdpo_int[4]),
        .I3(sdpo_int[6]),
        .I4(CO),
        .I5(rom_rd_addr_int),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *)
  LUT2 #(
    .INIT(4'h6))
    \gin_reg.wr_pntr_roll_over_dly_i_1__3
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA(wr_data_int[1:0]),
        .DIB(wr_data_int[3:2]),
        .DIC(wr_data_int[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT6 #(
    .INIT(64'h0000800000000000))
    ram_reg_0_1_0_5_i_10__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h202A))
    ram_reg_0_1_0_5_i_11__1
       (.I0(sdpo_int[6]),
        .I1(storage_data1),
        .I2(ram_init_done_i_reg),
        .I3(rom_rd_addr_i),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_12__1
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT4 #(
    .INIT(16'hB847))
    ram_reg_0_1_0_5_i_13__1
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_14__1
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_15__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_5_i_16__1
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT5 #(
    .INIT(32'h02080808))
    ram_reg_0_1_0_5_i_2__4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpo_int[0]),
        .O(wr_data_int[1]));
  LUT4 #(
    .INIT(16'h0208))
    ram_reg_0_1_0_5_i_3__5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[0]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .O(wr_data_int[0]));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_4__5
       (.I0(ram_init_done_i_reg),
        .I1(D[3]),
        .O(wr_data_int[3]));
  LUT6 #(
    .INIT(64'h0208080808080808))
    ram_reg_0_1_0_5_i_5__4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(sdpo_int[0]),
        .I4(s_axis_tvalid_wr_in_i),
        .I5(sdpo_int[1]),
        .O(wr_data_int[2]));
  LUT5 #(
    .INIT(32'hA2080808))
    ram_reg_0_1_0_5_i_6__4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_i_10__1_n_0),
        .I4(sdpo_int[4]),
        .O(wr_data_int[5]));
  LUT4 #(
    .INIT(16'h0A20))
    ram_reg_0_1_0_5_i_7__3
       (.I0(ram_init_done_i_reg),
        .I1(CO),
        .I2(sdpo_int[4]),
        .I3(ram_reg_0_1_0_5_i_10__1_n_0),
        .O(wr_data_int[4]));
  CARRY4 ram_reg_0_1_0_5_i_9__1
       (.CI(1'b0),
        .CO({CO,ram_reg_0_1_0_5_i_9__1_n_1,ram_reg_0_1_0_5_i_9__1_n_2,ram_reg_0_1_0_5_i_9__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_5_i_11__1_n_0,1'b0,1'b0,ram_reg_0_1_0_5_i_12__1_n_0}),
        .O(NLW_ram_reg_0_1_0_5_i_9__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_13__1_n_0,ram_reg_0_1_0_5_i_14__1_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA({1'b0,wr_data_int[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],sdpo_int[6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_6_6_i_1__2
       (.I0(D[6]),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(wr_data_int[6]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized13
   (wr_addr_int,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    aclk,
    we_int,
    wr_data_int,
    ADDRA);
  output [0:0]wr_addr_int;
  output rom_rd_addr_int;
  output [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input aclk;
  input we_int;
  input [6:0]wr_data_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire [6:0]wr_data_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8))
    \gin_reg.wr_pntr_pf_dly[6]_i_2__0
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA(wr_data_int[1:0]),
        .DIB(wr_data_int[3:2]),
        .DIC(wr_data_int[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[6] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[6] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[6] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_8__1
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(wr_addr_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA({1'b0,wr_data_int[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],\gin_reg.wr_pntr_pf_dly_reg[6] [6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized14
   (pntr_roll_over_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    we_int,
    wr_addr_int,
    storage_data1,
    CO,
    ram_init_done_i_reg);
  output pntr_roll_over_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input we_int;
  input [0:0]wr_addr_int;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i_reg;

  wire [0:0]CO;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(wr_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_0_i_1__3
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i_reg),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized15
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    ram_init_done_i_reg,
    we_int,
    wr_addr_int,
    ADDRA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input ram_init_done_i_reg;
  input we_int;
  input [0:0]wr_addr_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire ram_init_done_i_reg;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(wr_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized16
   (sdpo_int,
    I53,
    CO,
    D,
    pntr_roll_over,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    pntr_roll_over_reg,
    rom_rd_addr_int,
    aclk,
    we_int,
    I52);
  output [6:0]sdpo_int;
  output [6:0]I53;
  output [0:0]CO;
  output [6:0]D;
  output pntr_roll_over;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input pntr_roll_over_reg;
  input rom_rd_addr_int;
  input aclk;
  input we_int;
  input [0:0]I52;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]I52;
  wire [6:0]I53;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_9__2_n_1;
  wire ram_reg_0_1_0_5_i_9__2_n_2;
  wire ram_reg_0_1_0_5_i_9__2_n_3;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_9__2_O_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair62" *)
  LUT3 #(
    .INIT(8'h12))
    \gin_reg.rd_pntr_pf_dly[0]_i_1__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *)
  LUT4 #(
    .INIT(16'h0708))
    \gin_reg.rd_pntr_pf_dly[1]_i_1__1
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *)
  LUT5 #(
    .INIT(32'h007F0080))
    \gin_reg.rd_pntr_pf_dly[2]_i_1__1
       (.I0(sdpo_int[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(CO),
        .I4(sdpo_int[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000))
    \gin_reg.rd_pntr_pf_dly[3]_i_1__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *)
  LUT3 #(
    .INIT(8'h9A))
    \gin_reg.rd_pntr_pf_dly[4]_i_1__1
       (.I0(ram_reg_0_1_0_5_i_10__2_n_0),
        .I1(CO),
        .I2(sdpo_int[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *)
  LUT4 #(
    .INIT(16'h8788))
    \gin_reg.rd_pntr_pf_dly[5]_i_1__1
       (.I0(ram_reg_0_1_0_5_i_10__2_n_0),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7F8000007F80))
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .I2(ram_reg_0_1_0_5_i_10__2_n_0),
        .I3(sdpo_int[6]),
        .I4(CO),
        .I5(rom_rd_addr_int),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *)
  LUT2 #(
    .INIT(4'h6))
    \gin_reg.wr_pntr_roll_over_dly_i_1__4
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I52}),
        .DIA(I53[1:0]),
        .DIB(I53[3:2]),
        .DIC(I53[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT6 #(
    .INIT(64'h0000800000000000))
    ram_reg_0_1_0_5_i_10__2
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT4 #(
    .INIT(16'h202A))
    ram_reg_0_1_0_5_i_11__2
       (.I0(sdpo_int[6]),
        .I1(storage_data1),
        .I2(ram_init_done_i_reg),
        .I3(rom_rd_addr_i),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_12__2
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT4 #(
    .INIT(16'hB847))
    ram_reg_0_1_0_5_i_13__2
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_14__2
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_15__2
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_5_i_16__2
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT5 #(
    .INIT(32'h02080808))
    ram_reg_0_1_0_5_i_2__5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpo_int[0]),
        .O(I53[1]));
  LUT4 #(
    .INIT(16'h0208))
    ram_reg_0_1_0_5_i_3__6
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[0]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .O(I53[0]));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_4__6
       (.I0(ram_init_done_i_reg),
        .I1(D[3]),
        .O(I53[3]));
  LUT6 #(
    .INIT(64'h0208080808080808))
    ram_reg_0_1_0_5_i_5__5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(sdpo_int[0]),
        .I4(s_axis_tvalid_wr_in_i),
        .I5(sdpo_int[1]),
        .O(I53[2]));
  LUT5 #(
    .INIT(32'hA2080808))
    ram_reg_0_1_0_5_i_6__5
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_reg_0_1_0_5_i_10__2_n_0),
        .O(I53[5]));
  LUT4 #(
    .INIT(16'hA208))
    ram_reg_0_1_0_5_i_7__4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_i_10__2_n_0),
        .O(I53[4]));
  CARRY4 ram_reg_0_1_0_5_i_9__2
       (.CI(1'b0),
        .CO({CO,ram_reg_0_1_0_5_i_9__2_n_1,ram_reg_0_1_0_5_i_9__2_n_2,ram_reg_0_1_0_5_i_9__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_5_i_11__2_n_0,1'b0,1'b0,ram_reg_0_1_0_5_i_12__2_n_0}),
        .O(NLW_ram_reg_0_1_0_5_i_9__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_13__2_n_0,ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I52}),
        .DIA({1'b0,I53[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],sdpo_int[6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_6_6_i_1__3
       (.I0(D[6]),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(I53[6]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized17
   (I52,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    aclk,
    we_int,
    I53,
    \gfwd_mode.storage_data1_reg[0] );
  output [0:0]I52;
  output rom_rd_addr_int;
  output [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input aclk;
  input we_int;
  input [6:0]I53;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]I52;
  wire [6:0]I53;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8))
    \gin_reg.rd_pntr_pf_dly[6]_i_2__0
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I52}),
        .DIA(I53[1:0]),
        .DIB(I53[3:2]),
        .DIC(I53[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[6] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[6] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[6] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_8__2
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(I52));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I52}),
        .DIA({1'b0,I53[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],\gin_reg.rd_pntr_pf_dly_reg[6] [6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized18
   (pntr_roll_over_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    we_int,
    I52,
    storage_data1,
    CO,
    ram_init_done_i_reg);
  output pntr_roll_over_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input we_int;
  input [0:0]I52;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i_reg;

  wire [0:0]CO;
  wire [0:0]I52;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(I52),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_0_i_1__4
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i_reg),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized19
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    ram_init_done_i_reg,
    we_int,
    I52,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input ram_init_done_i_reg;
  input we_int;
  input [0:0]I52;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]I52;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire ram_init_done_i_reg;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(I52),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized1_68
   (\gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRD);
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input [17:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [17:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({\gin_reg.rd_pntr_pf_dly_reg[12] [0],ram_reg_0_1_12_17_n_3}),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [2:1]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [4:3]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [6:5]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [8:7]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [10:9]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [12:11]),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized2
   (pntr_roll_over_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    we_int,
    ADDRD,
    storage_data1,
    CO,
    ram_init_done_i_reg);
  output pntr_roll_over_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i_reg;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_0_i_1
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i_reg),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized20
   (wr_data_bcnt,
    wr_addr_bcnt,
    mem_init_done_reg,
    tid_fifo_dout,
    reset_addr,
    aclk,
    we_bcnt);
  output [6:0]wr_data_bcnt;
  output [0:0]wr_addr_bcnt;
  input mem_init_done_reg;
  input [0:0]tid_fifo_dout;
  input reset_addr;
  input aclk;
  input we_bcnt;

  wire aclk;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_5_i_9__4_n_0;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_0_5_n_2;
  wire ram_reg_0_1_0_5_n_3;
  wire ram_reg_0_1_0_5_n_4;
  wire ram_reg_0_1_0_5_n_5;
  wire ram_reg_0_1_6_6_n_1;
  wire reset_addr;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [6:0]wr_data_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(wr_data_bcnt[1:0]),
        .DIB(wr_data_bcnt[3:2]),
        .DIC(wr_data_bcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB({ram_reg_0_1_0_5_n_2,ram_reg_0_1_0_5_n_3}),
        .DOC({ram_reg_0_1_0_5_n_4,ram_reg_0_1_0_5_n_5}),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_5_i_2__6
       (.I0(ram_reg_0_1_0_5_n_1),
        .I1(ram_reg_0_1_0_5_n_0),
        .I2(mem_init_done_reg),
        .O(wr_data_bcnt[1]));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_5_i_3__0
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_1),
        .O(wr_data_bcnt[0]));
  LUT5 #(
    .INIT(32'h2AAA8000))
    ram_reg_0_1_0_5_i_4__0
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_1),
        .I2(ram_reg_0_1_0_5_n_0),
        .I3(ram_reg_0_1_0_5_n_3),
        .I4(ram_reg_0_1_0_5_n_2),
        .O(wr_data_bcnt[3]));
  LUT4 #(
    .INIT(16'h2A80))
    ram_reg_0_1_0_5_i_5__0
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_0),
        .I2(ram_reg_0_1_0_5_n_1),
        .I3(ram_reg_0_1_0_5_n_3),
        .O(wr_data_bcnt[2]));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_5_i_6__6
       (.I0(ram_reg_0_1_0_5_i_9__4_n_0),
        .I1(ram_reg_0_1_0_5_n_4),
        .I2(mem_init_done_reg),
        .O(wr_data_bcnt[5]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000))
    ram_reg_0_1_0_5_i_7__0
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_3),
        .I2(ram_reg_0_1_0_5_n_0),
        .I3(ram_reg_0_1_0_5_n_1),
        .I4(ram_reg_0_1_0_5_n_2),
        .I5(ram_reg_0_1_0_5_n_5),
        .O(wr_data_bcnt[4]));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_8__4
       (.I0(tid_fifo_dout),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_bcnt));
  LUT5 #(
    .INIT(32'h80000000))
    ram_reg_0_1_0_5_i_9__4
       (.I0(ram_reg_0_1_0_5_n_2),
        .I1(ram_reg_0_1_0_5_n_1),
        .I2(ram_reg_0_1_0_5_n_0),
        .I3(ram_reg_0_1_0_5_n_3),
        .I4(ram_reg_0_1_0_5_n_5),
        .O(ram_reg_0_1_0_5_i_9__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({1'b0,wr_data_bcnt[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],ram_reg_0_1_6_6_n_1}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT4 #(
    .INIT(16'h2A80))
    ram_reg_0_1_6_6_i_1
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_4),
        .I2(ram_reg_0_1_0_5_i_9__4_n_0),
        .I3(ram_reg_0_1_6_6_n_1),
        .O(wr_data_bcnt[6]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized21
   (sdpo_int,
    aclk,
    we_bcnt,
    wr_data_bcnt,
    s_axis_tid_arb_i,
    wr_addr_bcnt);
  output [6:0]sdpo_int;
  input aclk;
  input we_bcnt;
  input [6:0]wr_data_bcnt;
  input s_axis_tid_arb_i;
  input [0:0]wr_addr_bcnt;

  wire aclk;
  wire s_axis_tid_arb_i;
  wire [6:0]sdpo_int;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [6:0]wr_data_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(wr_data_bcnt[1:0]),
        .DIB(wr_data_bcnt[3:2]),
        .DIC(wr_data_bcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({1'b0,wr_data_bcnt[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],sdpo_int[6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized22
   (Q_reg,
    Q_reg_0,
    mem_init_done_reg,
    sdpo_int,
    \gpfs.prog_full_i_reg ,
    s_axis_tid_arb_i,
    reset_addr,
    tid_fifo_dout,
    m_axi_bvalid,
    empty_fwft_i,
    Q_reg_1,
    Q_reg_2,
    aclk,
    we_arcnt);
  output Q_reg;
  output Q_reg_0;
  input mem_init_done_reg;
  input [6:0]sdpo_int;
  input \gpfs.prog_full_i_reg ;
  input s_axis_tid_arb_i;
  input reset_addr;
  input [0:0]tid_fifo_dout;
  input m_axi_bvalid;
  input empty_fwft_i;
  input Q_reg_1;
  input Q_reg_2;
  input aclk;
  input we_arcnt;

  wire Q_i_2__0_n_0;
  wire Q_i_3__0_n_0;
  wire Q_i_4__0_n_0;
  wire Q_i_5__0_n_0;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire empty_fwft_i;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_bvalid;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_5_i_2_n_0;
  wire ram_reg_0_1_0_5_i_9__3_n_0;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_0_5_n_2;
  wire ram_reg_0_1_0_5_n_3;
  wire ram_reg_0_1_0_5_n_4;
  wire ram_reg_0_1_0_5_n_5;
  wire ram_reg_0_1_6_6_i_1__4_n_0;
  wire ram_reg_0_1_6_6_n_1;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [6:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_arcnt;
  wire wr_addr_arcnt;
  wire [5:0]wr_data_arcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF0FF11111011))
    Q_i_1__1
       (.I0(Q_i_2__0_n_0),
        .I1(s_axis_tid_arb_i),
        .I2(tid_fifo_dout),
        .I3(m_axi_bvalid),
        .I4(empty_fwft_i),
        .I5(Q_reg_1),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hFF0FFFFF44044444))
    Q_i_1__2
       (.I0(Q_i_2__0_n_0),
        .I1(s_axis_tid_arb_i),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i),
        .I4(tid_fifo_dout),
        .I5(Q_reg_2),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'hF6FFFFF6))
    Q_i_2__0
       (.I0(ram_reg_0_1_6_6_i_1__4_n_0),
        .I1(sdpo_int[6]),
        .I2(Q_i_3__0_n_0),
        .I3(sdpo_int[5]),
        .I4(wr_data_arcnt[5]),
        .O(Q_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFF6FFFFFFFFFFF6))
    Q_i_3__0
       (.I0(wr_data_arcnt[4]),
        .I1(sdpo_int[4]),
        .I2(Q_i_4__0_n_0),
        .I3(Q_i_5__0_n_0),
        .I4(sdpo_int[3]),
        .I5(wr_data_arcnt[3]),
        .O(Q_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h9666AAAA))
    Q_i_4__0
       (.I0(sdpo_int[2]),
        .I1(ram_reg_0_1_0_5_n_3),
        .I2(ram_reg_0_1_0_5_n_0),
        .I3(ram_reg_0_1_0_5_n_1),
        .I4(mem_init_done_reg),
        .O(Q_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96FFCFC))
    Q_i_5__0
       (.I0(ram_reg_0_1_0_5_n_0),
        .I1(sdpo_int[1]),
        .I2(sdpo_int[0]),
        .I3(ram_reg_0_1_0_5_n_1),
        .I4(mem_init_done_reg),
        .I5(\gpfs.prog_full_i_reg ),
        .O(Q_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA({ram_reg_0_1_0_5_i_2_n_0,wr_data_arcnt[0]}),
        .DIB(wr_data_arcnt[3:2]),
        .DIC(wr_data_arcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB({ram_reg_0_1_0_5_n_2,ram_reg_0_1_0_5_n_3}),
        .DOC({ram_reg_0_1_0_5_n_4,ram_reg_0_1_0_5_n_5}),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_5_i_2
       (.I0(ram_reg_0_1_0_5_n_0),
        .I1(ram_reg_0_1_0_5_n_1),
        .I2(mem_init_done_reg),
        .O(ram_reg_0_1_0_5_i_2_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_5_i_3
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_1),
        .O(wr_data_arcnt[0]));
  LUT5 #(
    .INIT(32'h2AAA8000))
    ram_reg_0_1_0_5_i_4
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_0),
        .I2(ram_reg_0_1_0_5_n_1),
        .I3(ram_reg_0_1_0_5_n_3),
        .I4(ram_reg_0_1_0_5_n_2),
        .O(wr_data_arcnt[3]));
  LUT4 #(
    .INIT(16'h2A80))
    ram_reg_0_1_0_5_i_5
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_1),
        .I2(ram_reg_0_1_0_5_n_0),
        .I3(ram_reg_0_1_0_5_n_3),
        .O(wr_data_arcnt[2]));
  LUT3 #(
    .INIT(8'h28))
    ram_reg_0_1_0_5_i_6__0
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_i_9__3_n_0),
        .I2(ram_reg_0_1_0_5_n_4),
        .O(wr_data_arcnt[5]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000))
    ram_reg_0_1_0_5_i_7
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_5_n_3),
        .I2(ram_reg_0_1_0_5_n_1),
        .I3(ram_reg_0_1_0_5_n_0),
        .I4(ram_reg_0_1_0_5_n_2),
        .I5(ram_reg_0_1_0_5_n_5),
        .O(wr_data_arcnt[4]));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_8__3
       (.I0(s_axis_tid_arb_i),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_arcnt));
  LUT5 #(
    .INIT(32'h80000000))
    ram_reg_0_1_0_5_i_9__3
       (.I0(ram_reg_0_1_0_5_n_5),
        .I1(ram_reg_0_1_0_5_n_2),
        .I2(ram_reg_0_1_0_5_n_0),
        .I3(ram_reg_0_1_0_5_n_1),
        .I4(ram_reg_0_1_0_5_n_3),
        .O(ram_reg_0_1_0_5_i_9__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA({1'b0,ram_reg_0_1_6_6_i_1__4_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],ram_reg_0_1_6_6_n_1}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT4 #(
    .INIT(16'h7800))
    ram_reg_0_1_6_6_i_1__4
       (.I0(ram_reg_0_1_0_5_i_9__3_n_0),
        .I1(ram_reg_0_1_0_5_n_4),
        .I2(ram_reg_0_1_6_6_n_1),
        .I3(mem_init_done_reg),
        .O(ram_reg_0_1_6_6_i_1__4_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized23
   (S,
    I132,
    \gpr1.dout_i_reg[19] ,
    \gpr1.dout_i_reg[25] ,
    \gpr1.dout_i_reg[31] ,
    \gpr1.dout_i_reg[31]_0 ,
    \gpr1.dout_i_reg[37] ,
    \gstage1.q_dly_reg[14] ,
    mem_init_done_reg,
    ar_address_inc,
    PAYLOAD_FROM_MTF,
    reset_addr,
    aclk,
    we_ar_txn);
  output [3:0]S;
  output [31:0]I132;
  output [3:0]\gpr1.dout_i_reg[19] ;
  output [3:0]\gpr1.dout_i_reg[25] ;
  output [3:0]\gpr1.dout_i_reg[31] ;
  output [3:0]\gpr1.dout_i_reg[31]_0 ;
  output [1:0]\gpr1.dout_i_reg[37] ;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input mem_init_done_reg;
  input [29:0]ar_address_inc;
  input [0:0]PAYLOAD_FROM_MTF;
  input reset_addr;
  input aclk;
  input we_ar_txn;

  wire [31:0]I132;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [3:0]S;
  wire [31:2]WR_DATA;
  wire aclk;
  wire [29:0]ar_address_inc;
  wire [3:0]\gpr1.dout_i_reg[19] ;
  wire [3:0]\gpr1.dout_i_reg[25] ;
  wire [3:0]\gpr1.dout_i_reg[31] ;
  wire [3:0]\gpr1.dout_i_reg[31]_0 ;
  wire [1:0]\gpr1.dout_i_reg[37] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_reg;
  wire reset_addr;
  wire rom_rd_addr_i;
  wire we_ar_txn;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(I132[1:0]),
        .DOB(I132[3:2]),
        .DOC(I132[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_0_5_i_2__7
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[1]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_0_5_i_3__7
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[0]),
        .O(WR_DATA[2]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_0_5_i_4__7
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[3]),
        .O(WR_DATA[5]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_0_5_i_5__6
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[2]),
        .O(WR_DATA[4]));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_6__1
       (.I0(PAYLOAD_FROM_MTF),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(rom_rd_addr_i));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(I132[13:12]),
        .DOB(I132[15:14]),
        .DOC(I132[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_10__1
       (.I0(I132[15]),
        .O(\gpr1.dout_i_reg[19] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_11__1
       (.I0(I132[14]),
        .O(\gpr1.dout_i_reg[19] [0]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_12_17_i_1__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[11]),
        .O(WR_DATA[13]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_12_17_i_2__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[10]),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'hFB3BC808))
    ram_reg_0_1_12_17_i_3__1
       (.I0(ar_address_inc[13]),
        .I1(mem_init_done_reg),
        .I2(\gstage1.q_dly_reg[14] ),
        .I3(PAYLOAD_FROM_MTF),
        .I4(reset_addr),
        .O(WR_DATA[15]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_12_17_i_4__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[12]),
        .O(WR_DATA[14]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_12_17_i_5__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[15]),
        .O(WR_DATA[17]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_12_17_i_6__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[14]),
        .O(WR_DATA[16]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_8__1
       (.I0(I132[17]),
        .O(\gpr1.dout_i_reg[19] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_12_17_i_9__1
       (.I0(I132[16]),
        .O(\gpr1.dout_i_reg[19] [2]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[19:18]),
        .DIB(WR_DATA[21:20]),
        .DIC(WR_DATA[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(I132[19:18]),
        .DOB(I132[21:20]),
        .DOC(I132[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_10__1
       (.I0(I132[20]),
        .O(\gpr1.dout_i_reg[25] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_11__1
       (.I0(I132[19]),
        .O(\gpr1.dout_i_reg[25] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_12__1
       (.I0(I132[18]),
        .O(\gpr1.dout_i_reg[25] [0]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_13__1
       (.I0(I132[25]),
        .O(\gpr1.dout_i_reg[31] [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_14__1
       (.I0(I132[24]),
        .O(\gpr1.dout_i_reg[31] [2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_15__1
       (.I0(I132[23]),
        .O(\gpr1.dout_i_reg[31] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_16__1
       (.I0(I132[22]),
        .O(\gpr1.dout_i_reg[31] [0]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_18_23_i_1__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[17]),
        .O(WR_DATA[19]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_18_23_i_2__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[16]),
        .O(WR_DATA[18]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_18_23_i_3__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[19]),
        .O(WR_DATA[21]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_18_23_i_4__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[18]),
        .O(WR_DATA[20]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_18_23_i_5__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[21]),
        .O(WR_DATA[23]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_18_23_i_6__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[20]),
        .O(WR_DATA[22]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_18_23_i_9__1
       (.I0(I132[21]),
        .O(\gpr1.dout_i_reg[25] [3]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[25:24]),
        .DIB(WR_DATA[27:26]),
        .DIC(WR_DATA[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(I132[25:24]),
        .DOB(I132[27:26]),
        .DOC(I132[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_10__1
       (.I0(I132[27]),
        .O(\gpr1.dout_i_reg[31]_0 [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_11__1
       (.I0(I132[26]),
        .O(\gpr1.dout_i_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_24_29_i_1__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[23]),
        .O(WR_DATA[25]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_24_29_i_2__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[22]),
        .O(WR_DATA[24]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_24_29_i_3__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[25]),
        .O(WR_DATA[27]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_24_29_i_4__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[24]),
        .O(WR_DATA[26]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_24_29_i_5__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[27]),
        .O(WR_DATA[29]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_24_29_i_6__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[26]),
        .O(WR_DATA[28]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_8__1
       (.I0(I132[29]),
        .O(\gpr1.dout_i_reg[31]_0 [3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_24_29_i_9__1
       (.I0(I132[28]),
        .O(\gpr1.dout_i_reg[31]_0 [2]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(I132[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT3 #(
    .INIT(8'hEF))
    ram_reg_0_1_30_31_i_1__1
       (.I0(ar_address_inc[29]),
        .I1(\gstage1.q_dly_reg[14] ),
        .I2(mem_init_done_reg),
        .O(WR_DATA[31]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_30_31_i_2__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[28]),
        .O(WR_DATA[30]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_30_31_i_4__1
       (.I0(I132[31]),
        .O(\gpr1.dout_i_reg[37] [1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_30_31_i_5__1
       (.I0(I132[30]),
        .O(\gpr1.dout_i_reg[37] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(I132[7:6]),
        .DOB(I132[9:8]),
        .DOC(I132[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_13__1
       (.I0(I132[13]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_14__1
       (.I0(I132[12]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_15__1
       (.I0(I132[11]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h2))
    ram_reg_0_1_6_11_i_16__1
       (.I0(I132[10]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_6_11_i_1__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[5]),
        .O(WR_DATA[7]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_6_11_i_2__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[4]),
        .O(WR_DATA[6]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_6_11_i_3__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[7]),
        .O(WR_DATA[9]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_6_11_i_4__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[6]),
        .O(WR_DATA[8]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_6_11_i_5__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[9]),
        .O(WR_DATA[11]));
  LUT3 #(
    .INIT(8'h40))
    ram_reg_0_1_6_11_i_6__1
       (.I0(\gstage1.q_dly_reg[14] ),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[8]),
        .O(WR_DATA[10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized2_65
   (pntr_roll_over_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    we_int,
    ADDRD,
    \gfwd_mode.storage_data1_reg[0] ,
    CO,
    ram_init_done_i_reg);
  output pntr_roll_over_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]CO;
  input ram_init_done_i_reg;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(pntr_roll_over_reg),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_0_i_1__0
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i_reg),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized3
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    ram_init_done_i_reg,
    we_int,
    ADDRD,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input ram_init_done_i_reg;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]ADDRD;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire ram_init_done_i_reg;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized3_66
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    ram_init_done_i_reg,
    we_int,
    ADDRD,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input ram_init_done_i_reg;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]ADDRD;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire ram_init_done_i_reg;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized4
   (sdpo_int,
    wr_data_int,
    CO,
    D,
    pntr_roll_over,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    pntr_roll_over_reg,
    rom_rd_addr_int,
    aclk,
    we_int,
    wr_addr_int);
  output [6:0]sdpo_int;
  output [6:0]wr_data_int;
  output [0:0]CO;
  output [6:0]D;
  output pntr_roll_over;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input pntr_roll_over_reg;
  input rom_rd_addr_int;
  input aclk;
  input we_int;
  input [0:0]wr_addr_int;

  wire [0:0]CO;
  wire [6:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_9_n_1;
  wire ram_reg_0_1_0_5_i_9_n_2;
  wire ram_reg_0_1_0_5_i_9_n_3;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire [6:0]wr_data_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_9_O_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair74" *)
  LUT3 #(
    .INIT(8'h12))
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *)
  LUT4 #(
    .INIT(16'h0708))
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *)
  LUT5 #(
    .INIT(32'h007F0080))
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0
       (.I0(sdpo_int[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(CO),
        .I4(sdpo_int[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000))
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *)
  LUT3 #(
    .INIT(8'h9A))
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0
       (.I0(ram_reg_0_1_0_5_i_10_n_0),
        .I1(CO),
        .I2(sdpo_int[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *)
  LUT4 #(
    .INIT(16'h8788))
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0
       (.I0(ram_reg_0_1_0_5_i_10_n_0),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7F8000007F80))
    \gin_reg.wr_pntr_pf_dly[6]_i_1
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .I2(ram_reg_0_1_0_5_i_10_n_0),
        .I3(sdpo_int[6]),
        .I4(CO),
        .I5(rom_rd_addr_int),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *)
  LUT2 #(
    .INIT(4'h6))
    \gin_reg.wr_pntr_roll_over_dly_i_1__1
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA(wr_data_int[1:0]),
        .DIB(wr_data_int[3:2]),
        .DIC(wr_data_int[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT6 #(
    .INIT(64'h0000800000000000))
    ram_reg_0_1_0_5_i_10
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT4 #(
    .INIT(16'h202A))
    ram_reg_0_1_0_5_i_11
       (.I0(sdpo_int[6]),
        .I1(storage_data1),
        .I2(ram_init_done_i_reg),
        .I3(rom_rd_addr_i),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_12
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT4 #(
    .INIT(16'hB847))
    ram_reg_0_1_0_5_i_13
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .O(ram_reg_0_1_0_5_i_13_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_14
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_15
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_5_i_16
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT5 #(
    .INIT(32'h02080808))
    ram_reg_0_1_0_5_i_2__2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpo_int[0]),
        .O(wr_data_int[1]));
  LUT4 #(
    .INIT(16'h0208))
    ram_reg_0_1_0_5_i_3__3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[0]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .O(wr_data_int[0]));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_4__3
       (.I0(ram_init_done_i_reg),
        .I1(D[3]),
        .O(wr_data_int[3]));
  LUT6 #(
    .INIT(64'h0208080808080808))
    ram_reg_0_1_0_5_i_5__2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(sdpo_int[0]),
        .I4(s_axis_tvalid_wr_in_i),
        .I5(sdpo_int[1]),
        .O(wr_data_int[2]));
  LUT5 #(
    .INIT(32'hA2080808))
    ram_reg_0_1_0_5_i_6__2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_reg_0_1_0_5_i_10_n_0),
        .O(wr_data_int[5]));
  LUT4 #(
    .INIT(16'hA208))
    ram_reg_0_1_0_5_i_7__1
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_i_10_n_0),
        .O(wr_data_int[4]));
  CARRY4 ram_reg_0_1_0_5_i_9
       (.CI(1'b0),
        .CO({CO,ram_reg_0_1_0_5_i_9_n_1,ram_reg_0_1_0_5_i_9_n_2,ram_reg_0_1_0_5_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_5_i_11_n_0,1'b0,1'b0,ram_reg_0_1_0_5_i_12_n_0}),
        .O(NLW_ram_reg_0_1_0_5_i_9_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_13_n_0,ram_reg_0_1_0_5_i_14_n_0,ram_reg_0_1_0_5_i_15_n_0,ram_reg_0_1_0_5_i_16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA({1'b0,wr_data_int[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],sdpo_int[6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_6_6_i_1__0
       (.I0(D[6]),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(wr_data_int[6]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized5
   (wr_addr_int,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    aclk,
    we_int,
    wr_data_int,
    ADDRA);
  output [0:0]wr_addr_int;
  output rom_rd_addr_int;
  output [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input aclk;
  input we_int;
  input [6:0]wr_data_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire [6:0]wr_data_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8))
    \gin_reg.wr_pntr_pf_dly[6]_i_2
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA(wr_data_int[1:0]),
        .DIB(wr_data_int[3:2]),
        .DIC(wr_data_int[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[6] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[6] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[6] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_8
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(wr_addr_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_int}),
        .DIA({1'b0,wr_data_int[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],\gin_reg.wr_pntr_pf_dly_reg[6] [6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized6
   (pntr_roll_over_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    we_int,
    wr_addr_int,
    storage_data1,
    CO,
    ram_init_done_i_reg);
  output pntr_roll_over_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input we_int;
  input [0:0]wr_addr_int;
  input [0:0]storage_data1;
  input [0:0]CO;
  input ram_init_done_i_reg;

  wire [0:0]CO;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire [0:0]storage_data1;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(wr_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h60))
    ram_reg_0_1_0_0_i_1__1
       (.I0(pntr_roll_over_reg),
        .I1(CO),
        .I2(ram_init_done_i_reg),
        .O(\gin_reg.rd_pntr_roll_over_dly_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized7
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    ram_init_done_i_reg,
    we_int,
    wr_addr_int,
    ADDRA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input ram_init_done_i_reg;
  input we_int;
  input [0:0]wr_addr_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire ram_init_done_i_reg;
  wire we_int;
  wire [0:0]wr_addr_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *)
  RAM32X1D #(
    .INIT(32'h00000000))
    ram_reg_0_1_0_0
       (.A0(wr_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_init_done_i_reg),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized8
   (sdpo_int,
    I37,
    CO,
    D,
    pntr_roll_over,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    s_axis_tvalid_wr_in_i,
    pntr_roll_over_reg,
    rom_rd_addr_int,
    aclk,
    we_int,
    I36);
  output [6:0]sdpo_int;
  output [6:0]I37;
  output [0:0]CO;
  output [6:0]D;
  output pntr_roll_over;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input s_axis_tvalid_wr_in_i;
  input pntr_roll_over_reg;
  input rom_rd_addr_int;
  input aclk;
  input we_int;
  input [0:0]I36;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]I36;
  wire [6:0]I37;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_9__0_n_1;
  wire ram_reg_0_1_0_5_i_9__0_n_2;
  wire ram_reg_0_1_0_5_i_9__0_n_3;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [6:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_5_i_9__0_O_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair69" *)
  LUT3 #(
    .INIT(8'h12))
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *)
  LUT4 #(
    .INIT(16'h0708))
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0
       (.I0(sdpo_int[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *)
  LUT5 #(
    .INIT(32'h007F0080))
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0
       (.I0(sdpo_int[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(sdpo_int[0]),
        .I3(CO),
        .I4(sdpo_int[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000))
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *)
  LUT3 #(
    .INIT(8'h9A))
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0
       (.I0(ram_reg_0_1_0_5_i_10__0_n_0),
        .I1(CO),
        .I2(sdpo_int[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *)
  LUT4 #(
    .INIT(16'h8788))
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0
       (.I0(ram_reg_0_1_0_5_i_10__0_n_0),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7F8000007F80))
    \gin_reg.rd_pntr_pf_dly[6]_i_1
       (.I0(sdpo_int[5]),
        .I1(sdpo_int[4]),
        .I2(ram_reg_0_1_0_5_i_10__0_n_0),
        .I3(sdpo_int[6]),
        .I4(CO),
        .I5(rom_rd_addr_int),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *)
  LUT2 #(
    .INIT(4'h6))
    \gin_reg.wr_pntr_roll_over_dly_i_1__2
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I36}),
        .DIA(I37[1:0]),
        .DIB(I37[3:2]),
        .DIC(I37[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT6 #(
    .INIT(64'h0000800000000000))
    ram_reg_0_1_0_5_i_10__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[0]),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpo_int[1]),
        .I4(CO),
        .I5(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h202A))
    ram_reg_0_1_0_5_i_11__0
       (.I0(sdpo_int[6]),
        .I1(storage_data1),
        .I2(ram_init_done_i_reg),
        .I3(rom_rd_addr_i),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_12__0
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hB847))
    ram_reg_0_1_0_5_i_13__0
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .I3(sdpo_int[6]),
        .O(ram_reg_0_1_0_5_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_14__0
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_15__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2))
    ram_reg_0_1_0_5_i_16__0
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT5 #(
    .INIT(32'h02080808))
    ram_reg_0_1_0_5_i_2__3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpo_int[0]),
        .O(I37[1]));
  LUT4 #(
    .INIT(16'h0208))
    ram_reg_0_1_0_5_i_3__4
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[0]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .O(I37[0]));
  LUT2 #(
    .INIT(4'h8))
    ram_reg_0_1_0_5_i_4__4
       (.I0(ram_init_done_i_reg),
        .I1(D[3]),
        .O(I37[3]));
  LUT6 #(
    .INIT(64'h0208080808080808))
    ram_reg_0_1_0_5_i_5__3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[2]),
        .I2(CO),
        .I3(sdpo_int[0]),
        .I4(s_axis_tvalid_wr_in_i),
        .I5(sdpo_int[1]),
        .O(I37[2]));
  LUT5 #(
    .INIT(32'hA2080808))
    ram_reg_0_1_0_5_i_6__3
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[5]),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_reg_0_1_0_5_i_10__0_n_0),
        .O(I37[5]));
  LUT4 #(
    .INIT(16'hA208))
    ram_reg_0_1_0_5_i_7__2
       (.I0(ram_init_done_i_reg),
        .I1(sdpo_int[4]),
        .I2(CO),
        .I3(ram_reg_0_1_0_5_i_10__0_n_0),
        .O(I37[4]));
  CARRY4 ram_reg_0_1_0_5_i_9__0
       (.CI(1'b0),
        .CO({CO,ram_reg_0_1_0_5_i_9__0_n_1,ram_reg_0_1_0_5_i_9__0_n_2,ram_reg_0_1_0_5_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_5_i_11__0_n_0,1'b0,1'b0,ram_reg_0_1_0_5_i_12__0_n_0}),
        .O(NLW_ram_reg_0_1_0_5_i_9__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_5_i_13__0_n_0,ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15__0_n_0,ram_reg_0_1_0_5_i_16__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I36}),
        .DIA({1'b0,I37[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],sdpo_int[6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_6_6_i_1__1
       (.I0(D[6]),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(I37[6]));
endmodule

(* ORIG_REF_NAME = "sdpram" *)
module axi_vfifo_ctrl_0_sdpram__parameterized9
   (I36,
    rom_rd_addr_int,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    storage_data1,
    ram_init_done_i_reg,
    rom_rd_addr_i,
    aclk,
    we_int,
    I37,
    \gfwd_mode.storage_data1_reg[0] );
  output [0:0]I36;
  output rom_rd_addr_int;
  output [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input [0:0]storage_data1;
  input ram_init_done_i_reg;
  input rom_rd_addr_i;
  input aclk;
  input we_int;
  input [6:0]I37;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]I36;
  wire [6:0]I37;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire ram_init_done_i_reg;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8))
    \gin_reg.rd_pntr_pf_dly[6]_i_2
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I36}),
        .DIA(I37[1:0]),
        .DIB(I37[3:2]),
        .DIC(I37[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[6] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[6] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[6] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_0_5_i_8__0
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg),
        .I2(rom_rd_addr_i),
        .O(I36));
  (* METHODOLOGY_DRC_VIOS = "" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000))
    ram_reg_0_1_6_6
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,I36}),
        .DIA({1'b0,I37[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_ram_reg_0_1_6_6_DOA_UNCONNECTED[1],\gin_reg.rd_pntr_pf_dly_reg[6] [6]}),
        .DOB(NLW_ram_reg_0_1_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *)
module axi_vfifo_ctrl_0_sdpram_top
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    ram_init_done_i,
    m_axis_payload_wr_out_i,
    S,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[34] ,
    \gfwd_mode.storage_data1_reg[40] ,
    \gin_reg.wr_pntr_pf_dly_reg[2] ,
    \gin_reg.wr_pntr_pf_dly_reg[2]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    \gin_reg.wr_pntr_pf_dly_reg[10] ,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    \gfwd_mode.storage_data1_reg[64] ,
    pntr_roll_over,
    D,
    CONV_INTEGER,
    \gstage1.q_dly_reg[31] ,
    aclk,
    we_int,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0] ,
    Q,
    s_axis_tvalid_wr_in_i,
    plusOp,
    pntr_rchd_end_addr1);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output ram_init_done_i;
  output [3:0]m_axis_payload_wr_out_i;
  output [0:0]S;
  output [29:0]sdpo_int;
  output [3:0]\gfwd_mode.storage_data1_reg[34] ;
  output [3:0]\gfwd_mode.storage_data1_reg[40] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[2] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[2]_0 ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[10] ;
  output [3:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  output [1:0]\gfwd_mode.storage_data1_reg[64] ;
  output pntr_roll_over;
  output [12:0]D;
  output [0:0]CONV_INTEGER;
  output [31:0]\gstage1.q_dly_reg[31] ;
  input aclk;
  input we_int;
  input [0:0]storage_data1;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]Q;
  input s_axis_tvalid_wr_in_i;
  input [29:0]plusOp;
  input [18:0]pntr_rchd_end_addr1;

  wire [0:0]CONV_INTEGER;
  wire [12:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:15]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[34] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[40] ;
  wire [1:0]\gfwd_mode.storage_data1_reg[64] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[10] ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[2] ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[2]_0 ;
  wire [3:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire [31:0]\gstage1.q_dly_reg[31] ;
  wire [3:0]m_axis_payload_wr_out_i;
  wire [29:0]plusOp;
  wire [18:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_i_1_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [29:0]sdpo_int;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_15;
  wire sdpram_inst1_n_16;
  wire sdpram_inst1_n_18;
  wire sdpram_inst1_n_19;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_20;
  wire sdpram_inst1_n_21;
  wire sdpram_inst1_n_22;
  wire sdpram_inst1_n_23;
  wire sdpram_inst1_n_24;
  wire sdpram_inst1_n_25;
  wire sdpram_inst1_n_26;
  wire sdpram_inst1_n_27;
  wire sdpram_inst1_n_28;
  wire sdpram_inst1_n_29;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_30;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_addr_int;

  FDRE #(
    .INIT(1'b0))
    \init_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair59" *)
  LUT2 #(
    .INIT(4'h2))
    ram_init_done_i_i_1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1_n_0),
        .Q(ram_init_done_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *)
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_12_17_i_8
       (.I0(storage_data1),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  axi_vfifo_ctrl_0_sdpram__parameterized2 sdp_rover_inst1
       (.ADDRD(wr_addr_int),
        .CO(m_axis_payload_wr_out_i[3]),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .storage_data1(storage_data1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized3 sdp_rover_inst2
       (.ADDRD(wr_addr_int),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized0 sdpram_inst1
       (.ADDRD(wr_addr_int),
        .CO(m_axis_payload_wr_out_i[3]),
        .CONV_INTEGER(CONV_INTEGER),
        .D(D),
        .S(S),
        .WR_DATA({sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14,sdpram_inst1_n_15,sdpram_inst1_n_16,WR_DATA,sdpram_inst1_n_18,sdpram_inst1_n_19,sdpram_inst1_n_20,sdpram_inst1_n_21,sdpram_inst1_n_22,sdpram_inst1_n_23,sdpram_inst1_n_24,sdpram_inst1_n_25,sdpram_inst1_n_26,sdpram_inst1_n_27,sdpram_inst1_n_28,sdpram_inst1_n_29,sdpram_inst1_n_30}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[34] (\gfwd_mode.storage_data1_reg[34] ),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[64] (\gfwd_mode.storage_data1_reg[64] ),
        .\gin_reg.wr_pntr_pf_dly_reg[10] (\gin_reg.wr_pntr_pf_dly_reg[10] ),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .\gin_reg.wr_pntr_pf_dly_reg[2] (\gin_reg.wr_pntr_pf_dly_reg[2] ),
        .\gin_reg.wr_pntr_pf_dly_reg[2]_0 (\gin_reg.wr_pntr_pf_dly_reg[2]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .m_axis_payload_wr_out_i(m_axis_payload_wr_out_i[2]),
        .plusOp(plusOp),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpo_int,m_axis_payload_wr_out_i[1:0]}),
        .storage_data1(storage_data1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized1 sdpram_inst2
       (.ADDRD(wr_addr_int),
        .WR_DATA({sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14,sdpram_inst1_n_15,sdpram_inst1_n_16,WR_DATA,sdpram_inst1_n_18,sdpram_inst1_n_19,sdpram_inst1_n_20,sdpram_inst1_n_21,sdpram_inst1_n_22,sdpram_inst1_n_23,sdpram_inst1_n_24,sdpram_inst1_n_25,sdpram_inst1_n_26,sdpram_inst1_n_27,sdpram_inst1_n_28,sdpram_inst1_n_29,sdpram_inst1_n_30}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *)
module axi_vfifo_ctrl_0_sdpram_top_64
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    ram_init_done_i,
    S,
    sdpo_int,
    \gstage1.q_dly_reg[5] ,
    \gstage1.q_dly_reg[9] ,
    \gstage1.q_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[2] ,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    \gin_reg.rd_pntr_pf_dly_reg[10] ,
    \gstage1.q_dly_reg[29] ,
    \gstage1.q_dly_reg[31] ,
    pntr_roll_over,
    D,
    CONV_INTEGER,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    Q,
    s_axis_tvalid_wr_in_i,
    plusOp,
    pntr_rchd_end_addr1);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output ram_init_done_i;
  output [0:0]S;
  output [0:0]sdpo_int;
  output [3:0]\gstage1.q_dly_reg[5] ;
  output [3:0]\gstage1.q_dly_reg[9] ;
  output [3:0]\gstage1.q_dly_reg[13] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[2] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  output [3:0]\gstage1.q_dly_reg[29] ;
  output [1:0]\gstage1.q_dly_reg[31] ;
  output pntr_roll_over;
  output [29:0]D;
  output [0:0]CONV_INTEGER;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]Q;
  input s_axis_tvalid_wr_in_i;
  input [29:0]plusOp;
  input [18:0]pntr_rchd_end_addr1;

  wire [0:0]CONV_INTEGER;
  wire [29:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[10] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[2] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [3:0]\gstage1.q_dly_reg[13] ;
  wire [3:0]\gstage1.q_dly_reg[29] ;
  wire [1:0]\gstage1.q_dly_reg[31] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire [3:0]\gstage1.q_dly_reg[9] ;
  wire [29:0]plusOp;
  wire pntr_rchd_end_addr;
  wire [18:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_i_1__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [0:0]sdpo_int;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_15;
  wire sdpram_inst1_n_16;
  wire sdpram_inst1_n_17;
  wire sdpram_inst1_n_18;
  wire sdpram_inst1_n_19;
  wire sdpram_inst1_n_20;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire we_int;
  wire wr_addr_int;

  FDRE #(
    .INIT(1'b0))
    \init_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair54" *)
  LUT2 #(
    .INIT(4'h2))
    ram_init_done_i_i_1__0
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0))
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__0_n_0),
        .Q(ram_init_done_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *)
  LUT3 #(
    .INIT(8'hB8))
    ram_reg_0_1_12_17_i_8__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  axi_vfifo_ctrl_0_sdpram__parameterized2_65 sdp_rover_inst1
       (.ADDRD(wr_addr_int),
        .CO(pntr_rchd_end_addr),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized3_66 sdp_rover_inst2
       (.ADDRD(wr_addr_int),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized0_67 sdpram_inst1
       (.ADDRD(wr_addr_int),
        .CO(pntr_rchd_end_addr),
        .CONV_INTEGER(CONV_INTEGER),
        .D(D),
        .S(S),
        .WR_DATA({sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14,sdpram_inst1_n_15,sdpram_inst1_n_16,sdpram_inst1_n_17,sdpram_inst1_n_18,sdpram_inst1_n_19,sdpram_inst1_n_20}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[10] (\gin_reg.rd_pntr_pf_dly_reg[10] ),
        .\gin_reg.rd_pntr_pf_dly_reg[2] (\gin_reg.rd_pntr_pf_dly_reg[2] ),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[29] (\gstage1.q_dly_reg[29] ),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .\gstage1.q_dly_reg[9] (\gstage1.q_dly_reg[9] ),
        .plusOp(plusOp),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized1_68 sdpram_inst2
       (.ADDRD(wr_addr_int),
        .WR_DATA({sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14,sdpram_inst1_n_15,sdpram_inst1_n_16,sdpram_inst1_n_17,sdpram_inst1_n_18,sdpram_inst1_n_19,sdpram_inst1_n_20}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *)
module axi_vfifo_ctrl_0_sdpram_top__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    ram_init_done_i,
    sdpo_int,
    D,
    pntr_roll_over,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    aclk,
    we_int,
    storage_data1,
    ADDRA,
    Q,
    s_axis_tvalid_wr_in_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output ram_init_done_i;
  output [6:0]sdpo_int;
  output [6:0]D;
  output pntr_roll_over;
  output [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input aclk;
  input we_int;
  input [0:0]storage_data1;
  input [0:0]ADDRA;
  input [0:0]Q;
  input s_axis_tvalid_wr_in_i;

  wire [0:0]ADDRA;
  wire [6:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire pntr_rchd_end_addr;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_i_1__1_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [6:0]sdpo_int;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_addr_int;
  wire [6:6]wr_data_int;

  FDRE #(
    .INIT(1'b0))
    \init_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  LUT2 #(
    .INIT(4'h2))
    ram_init_done_i_i_1__1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0))
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__1_n_0),
        .Q(ram_init_done_i),
        .R(1'b0));
  axi_vfifo_ctrl_0_sdpram__parameterized6 sdp_rover_inst1
       (.CO(pntr_rchd_end_addr),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .storage_data1(storage_data1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int));
  axi_vfifo_ctrl_0_sdpram__parameterized7 sdp_rover_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int));
  axi_vfifo_ctrl_0_sdpram__parameterized4 sdpram_inst1
       (.CO(pntr_rchd_end_addr),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int),
        .wr_data_int({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}));
  axi_vfifo_ctrl_0_sdpram__parameterized5 sdpram_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int),
        .wr_data_int({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *)
module axi_vfifo_ctrl_0_sdpram_top__parameterized1
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    ram_init_done_i,
    sdpo_int,
    D,
    pntr_roll_over,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    Q,
    s_axis_tvalid_wr_in_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output ram_init_done_i;
  output [6:0]sdpo_int;
  output [6:0]D;
  output pntr_roll_over;
  output [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input [0:0]Q;
  input s_axis_tvalid_wr_in_i;

  wire [6:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_rchd_end_addr;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_i_1__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [6:0]sdpo_int;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_addr_int;
  wire [6:6]wr_data_int;

  FDRE #(
    .INIT(1'b0))
    \init_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  LUT2 #(
    .INIT(4'h2))
    ram_init_done_i_i_1__2
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0))
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__2_n_0),
        .Q(ram_init_done_i),
        .R(1'b0));
  axi_vfifo_ctrl_0_sdpram__parameterized10 sdp_rover_inst1
       (.CO(pntr_rchd_end_addr),
        .I36(wr_addr_int),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .storage_data1(storage_data1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized11 sdp_rover_inst2
       (.I36(wr_addr_int),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized8 sdpram_inst1
       (.CO(pntr_rchd_end_addr),
        .D(D),
        .I36(wr_addr_int),
        .I37({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized9 sdpram_inst2
       (.I36(wr_addr_int),
        .I37({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *)
module axi_vfifo_ctrl_0_sdpram_top__parameterized2
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    ram_init_done_i,
    sdpo_int,
    D,
    pntr_roll_over,
    \gin_reg.wr_pntr_pf_dly_reg[6] ,
    aclk,
    we_int,
    storage_data1,
    ADDRA,
    Q,
    s_axis_tvalid_wr_in_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output ram_init_done_i;
  output [6:0]sdpo_int;
  output [6:0]D;
  output pntr_roll_over;
  output [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  input aclk;
  input we_int;
  input [0:0]storage_data1;
  input [0:0]ADDRA;
  input [0:0]Q;
  input s_axis_tvalid_wr_in_i;

  wire [0:0]ADDRA;
  wire [6:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [6:0]\gin_reg.wr_pntr_pf_dly_reg[6] ;
  wire pntr_rchd_end_addr;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_i_1__3_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [6:0]sdpo_int;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_addr_int;
  wire [6:6]wr_data_int;

  FDRE #(
    .INIT(1'b0))
    \init_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  LUT2 #(
    .INIT(4'h2))
    ram_init_done_i_i_1__3
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0))
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__3_n_0),
        .Q(ram_init_done_i),
        .R(1'b0));
  axi_vfifo_ctrl_0_sdpram__parameterized14 sdp_rover_inst1
       (.CO(pntr_rchd_end_addr),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .storage_data1(storage_data1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int));
  axi_vfifo_ctrl_0_sdpram__parameterized15 sdp_rover_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int));
  axi_vfifo_ctrl_0_sdpram__parameterized12 sdpram_inst1
       (.CO(pntr_rchd_end_addr),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int),
        .wr_data_int({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}));
  axi_vfifo_ctrl_0_sdpram__parameterized13 sdpram_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[6] (\gin_reg.wr_pntr_pf_dly_reg[6] ),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int),
        .wr_addr_int(wr_addr_int),
        .wr_data_int({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *)
module axi_vfifo_ctrl_0_sdpram_top__parameterized3
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    ram_init_done_i,
    sdpo_int,
    D,
    pntr_roll_over,
    \gin_reg.rd_pntr_pf_dly_reg[6] ,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    Q,
    s_axis_tvalid_wr_in_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output ram_init_done_i;
  output [6:0]sdpo_int;
  output [6:0]D;
  output pntr_roll_over;
  output [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input [0:0]Q;
  input s_axis_tvalid_wr_in_i;

  wire [6:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [6:0]\gin_reg.rd_pntr_pf_dly_reg[6] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire pntr_rchd_end_addr;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_init_done_i_i_1__4_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rover_inst1_n_1;
  wire [6:0]sdpo_int;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_addr_int;
  wire [6:6]wr_data_int;

  FDRE #(
    .INIT(1'b0))
    \init_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  LUT2 #(
    .INIT(4'h2))
    ram_init_done_i_i_1__4
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0))
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__4_n_0),
        .Q(ram_init_done_i),
        .R(1'b0));
  axi_vfifo_ctrl_0_sdpram__parameterized18 sdp_rover_inst1
       (.CO(pntr_rchd_end_addr),
        .I52(wr_addr_int),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (sdp_rover_inst1_n_1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .storage_data1(storage_data1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized19 sdp_rover_inst2
       (.I52(wr_addr_int),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .ram_init_done_i_reg(sdp_rover_inst1_n_1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized16 sdpram_inst1
       (.CO(pntr_rchd_end_addr),
        .D(D),
        .I52(wr_addr_int),
        .I53({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  axi_vfifo_ctrl_0_sdpram__parameterized17 sdpram_inst2
       (.I52(wr_addr_int),
        .I53({wr_data_int,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[6] (\gin_reg.rd_pntr_pf_dly_reg[6] ),
        .ram_init_done_i_reg(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff
   (ch_mask_mm2s,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    mem_init_done_reg,
    \wr_rst_reg_reg[1] ,
    aclk);
  output [0:0]ch_mask_mm2s;
  input \gfwd_rev.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input mem_init_done_reg;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;

  wire Q_i_1_n_0;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h0000EEE0))
    Q_i_1
       (.I0(ch_mask_mm2s),
        .I1(\gfwd_rev.storage_data1_reg[0] ),
        .I2(\gfwd_mode.storage_data1_reg[36] ),
        .I3(mem_init_done_reg),
        .I4(\wr_rst_reg_reg[1] ),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(ch_mask_mm2s),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_89
   (s_axis_tvalid_arb_rs_in,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    ch_mask_mm2s,
    \ch_mask_reg[0] ,
    Q_reg_1,
    Q,
    Q_reg_2,
    p_2_in,
    mux4_out,
    \gfwd_mode.storage_data1_reg[36] ,
    mem_init_done_reg,
    \wr_rst_reg_reg[1] ,
    aclk);
  output s_axis_tvalid_arb_rs_in;
  output [0:0]\gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg_0;
  input [0:0]ch_mask_mm2s;
  input \ch_mask_reg[0] ;
  input Q_reg_1;
  input [1:0]Q;
  input Q_reg_2;
  input p_2_in;
  input [0:0]mux4_out;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input mem_init_done_reg;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;

  wire [1:0]Q;
  wire Q_i_1_n_0;
  wire [0:0]Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'hAAAAAABA))
    \FSM_onehot_gfwd_rev.state[3]_i_4
       (.I0(\gfwd_rev.storage_data1_reg[0] ),
        .I1(ch_mask_mm2s),
        .I2(\ch_mask_reg[0] ),
        .I3(Q_reg_1),
        .I4(Q[0]),
        .O(s_axis_tvalid_arb_rs_in));
  LUT5 #(
    .INIT(32'h0000EE0E))
    Q_i_1
       (.I0(Q_reg_0),
        .I1(mux4_out),
        .I2(\gfwd_mode.storage_data1_reg[36] ),
        .I3(mem_init_done_reg),
        .I4(\wr_rst_reg_reg[1] ),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(Q_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010))
    \gfwd_rev.storage_data1[0]_i_2
       (.I0(Q[1]),
        .I1(Q_reg_2),
        .I2(p_2_in),
        .I3(Q_reg_0),
        .O(\gfwd_rev.storage_data1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_90
   (mctf_full,
    \active_ch_dly_reg[4]_2 ,
    p_0_out_3,
    p_0_out_4,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mctf_full;
  input \active_ch_dly_reg[4]_2 ;
  input p_0_out_3;
  input p_0_out_4;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_2 ;
  wire [0:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

  LUT6 #(
    .INIT(64'h00000000BABA00BA))
    Q_i_1
       (.I0(mctf_full),
        .I1(\active_ch_dly_reg[4]_2 ),
        .I2(p_0_out_3),
        .I3(p_0_out_4),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_91
   (mctf_full,
    p_0_out_3,
    \active_ch_dly_reg[4]_2 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_4,
    Q,
    aclk);
  output [0:0]mctf_full;
  input p_0_out_3;
  input \active_ch_dly_reg[4]_2 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_4;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_2 ;
  wire [0:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA))
    Q_i_1
       (.I0(mctf_full),
        .I1(p_0_out_3),
        .I2(\active_ch_dly_reg[4]_2 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_4),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_92
   (mcpf_full,
    \active_ch_dly_reg[4]_3 ,
    p_0_out_1,
    p_0_out_2,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input \active_ch_dly_reg[4]_3 ;
  input p_0_out_1;
  input p_0_out_2;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_3 ;
  wire [0:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

  LUT6 #(
    .INIT(64'h00000000BABA00BA))
    Q_i_1
       (.I0(mcpf_full),
        .I1(\active_ch_dly_reg[4]_3 ),
        .I2(p_0_out_1),
        .I3(p_0_out_2),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_93
   (mcpf_full,
    p_0_out_1,
    \active_ch_dly_reg[4]_3 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_2,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input p_0_out_1;
  input \active_ch_dly_reg[4]_3 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_2;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_3 ;
  wire [0:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA))
    Q_i_1
       (.I0(mcpf_full),
        .I1(p_0_out_1),
        .I2(\active_ch_dly_reg[4]_3 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_2),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_94
   (mcdf_full,
    \active_ch_dly_reg[4]_11 ,
    p_0_out,
    p_0_out_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input \active_ch_dly_reg[4]_11 ;
  input p_0_out;
  input p_0_out_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_11 ;
  wire [0:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

  LUT6 #(
    .INIT(64'h00000000BABA00BA))
    Q_i_1
       (.I0(mcdf_full),
        .I1(\active_ch_dly_reg[4]_11 ),
        .I2(p_0_out),
        .I3(p_0_out_0),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff_95
   (mcdf_full,
    p_0_out,
    \active_ch_dly_reg[4]_11 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_0,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input p_0_out;
  input \active_ch_dly_reg[4]_11 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_0;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_11 ;
  wire [0:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA))
    Q_i_1
       (.I0(mcdf_full),
        .I1(p_0_out),
        .I2(\active_ch_dly_reg[4]_11 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_0),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff__parameterized0
   (\vfifo_mm2s_channel_empty[0] ,
    argen_to_mctf_tvalid,
    Q,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    \gfwd_rev.state_reg[0] ,
    prog_full_i,
    \gpfs.prog_full_i_reg ,
    s_axis_tid_arb_i,
    Q_reg_0);
  output \vfifo_mm2s_channel_empty[0] ;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i;
  input \gpfs.prog_full_i_reg ;
  input s_axis_tid_arb_i;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire prog_full_i;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;

  FDSE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[0] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h0000000202020002))
    ram_reg_0_1_0_3_i_7
       (.I0(\gfwd_rev.state_reg[0] ),
        .I1(prog_full_i),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\vfifo_mm2s_channel_empty[0] ),
        .I4(s_axis_tid_arb_i),
        .I5(Q_reg_0),
        .O(argen_to_mctf_tvalid));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff__parameterized1
   (\vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    s_axis_tid_arb_i,
    Q_reg_0,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input s_axis_tid_arb_i;
  input Q_reg_0;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[1] ),
        .S(Q));
  LUT5 #(
    .INIT(32'h00470000))
    \gfwd_mode.m_valid_i_i_1__9
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(s_axis_tid_arb_i),
        .I2(Q_reg_0),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gfwd_rev.state_reg[0] ),
        .O(\gfwd_mode.m_valid_i_reg ));
  LUT6 #(
    .INIT(64'h00470000FFFFFFFF))
    ram_reg_0_1_0_5_i_1__5
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(s_axis_tid_arb_i),
        .I2(Q_reg_0),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gfwd_rev.state_reg[0] ),
        .I5(mem_init_done_reg),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff__parameterized2
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *)
module axi_vfifo_ctrl_0_set_clr_ff__parameterized3
   (vfifo_idle,
    Q,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0))
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *)
module axi_vfifo_ctrl_0_set_clr_ff_top
   (s_axis_tvalid_arb_rs_in,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg,
    \ch_mask_reg[0] ,
    Q_reg_0,
    Q,
    Q_reg_1,
    p_2_in,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[36] ,
    mem_init_done_reg,
    \wr_rst_reg_reg[1] ,
    aclk,
    mux4_out);
  output s_axis_tvalid_arb_rs_in;
  output [0:0]\gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg;
  input \ch_mask_reg[0] ;
  input Q_reg_0;
  input [1:0]Q;
  input Q_reg_1;
  input p_2_in;
  input \gfwd_rev.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input mem_init_done_reg;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input [0:0]mux4_out;

  wire [1:0]Q;
  wire [0:0]Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [0:0]\wr_rst_reg_reg[1] ;

  axi_vfifo_ctrl_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst
       (.aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .mem_init_done_reg(mem_init_done_reg),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  axi_vfifo_ctrl_0_set_clr_ff_89 \gch_flag_gen[2].set_clr_ff_inst
       (.Q(Q),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .Q_reg_2(Q_reg_1),
        .aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (\ch_mask_reg[0] ),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .mem_init_done_reg(mem_init_done_reg),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *)
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    argen_to_mctf_tvalid,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg,
    prog_full_i,
    \gpfs.prog_full_i_reg_0 );
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input \gfwd_rev.storage_data1_reg[0]_0 ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;
  input prog_full_i;
  input \gpfs.prog_full_i_reg_0 ;

  wire [0:0]Q;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire prog_full_i;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  axi_vfifo_ctrl_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .prog_full_i(prog_full_i),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ));
  axi_vfifo_ctrl_0_set_clr_ff__parameterized1 \gch_flag_gen[2].set_clr_ff_inst
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .mem_init_done_reg(mem_init_done_reg),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *)
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    \active_ch_dly_reg[4]_11 ,
    p_0_out,
    p_0_out_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_11 ;
  input p_0_out;
  input p_0_out_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_11 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

  axi_vfifo_ctrl_0_set_clr_ff_94 \gch_flag_gen[1].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_11 (\active_ch_dly_reg[4]_11 ),
        .mcdf_full(mcdf_full[0]),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
  axi_vfifo_ctrl_0_set_clr_ff_95 \gch_flag_gen[2].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_11 (\active_ch_dly_reg[4]_11 ),
        .mcdf_full(mcdf_full[1]),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *)
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized2
   (mcpf_full,
    \active_ch_dly_reg[4]_3 ,
    p_0_out_1,
    p_0_out_2,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_3 ;
  input p_0_out_1;
  input p_0_out_2;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_3 ;
  wire [1:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

  axi_vfifo_ctrl_0_set_clr_ff_92 \gch_flag_gen[1].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .mcpf_full(mcpf_full[0]),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
  axi_vfifo_ctrl_0_set_clr_ff_93 \gch_flag_gen[2].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_3 (\active_ch_dly_reg[4]_3 ),
        .mcpf_full(mcpf_full[1]),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *)
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized3
   (mctf_full,
    \active_ch_dly_reg[4]_2 ,
    p_0_out_3,
    p_0_out_4,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mctf_full;
  input \active_ch_dly_reg[4]_2 ;
  input p_0_out_3;
  input p_0_out_4;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_2 ;
  wire [1:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

  axi_vfifo_ctrl_0_set_clr_ff_90 \gch_flag_gen[1].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .mctf_full(mctf_full[0]),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
  axi_vfifo_ctrl_0_set_clr_ff_91 \gch_flag_gen[2].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_2 (\active_ch_dly_reg[4]_2 ),
        .mctf_full(mctf_full[1]),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *)
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized4
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] );
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [1:0]vfifo_idle;

  axi_vfifo_ctrl_0_set_clr_ff__parameterized2 \gch_flag_gen[1].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .vfifo_idle(vfifo_idle[0]));
  axi_vfifo_ctrl_0_set_clr_ff__parameterized3 \gch_flag_gen[2].set_clr_ff_inst
       (.Q(Q),
        .aclk(aclk),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *)
module axi_vfifo_ctrl_0_vfifo_ar_mpf
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    prog_full_i_0,
    areset_d1,
    sdp_rd_addr_in_i,
    PAYLOAD_FROM_MTF);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input prog_full_i_0;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire next_state;
  wire [5:0]pkt_cnt_reg;
  wire [5:0]pkt_cntr;
  wire prog_full_i_0;
  wire sdp_rd_addr_in_i;

  axi_vfifo_ctrl_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .E(E),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (pkt_cnt_reg),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \pkt_cnt_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \pkt_cnt_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \pkt_cnt_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \pkt_cnt_reg_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \pkt_cnt_reg_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \pkt_cnt_reg_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *)
module axi_vfifo_ctrl_0_vfifo_ar_top
   (p_2_out,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done,
    prog_full_i,
    \gfwd_mode.m_valid_i_reg ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    I132,
    argen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    Q,
    E,
    s_axis_tid_arb_i,
    \gfwd_rev.state_reg[0] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gstage1.q_dly_reg[14] ,
    \gpfs.prog_full_i_reg ,
    prog_full_i_0,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    areset_d1,
    sdp_rd_addr_in_i,
    m_axi_bvalid,
    empty_fwft_i,
    we_bcnt,
    we_ar_txn);
  output p_2_out;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done;
  output prog_full_i;
  output \gfwd_mode.m_valid_i_reg ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  output [31:0]I132;
  output argen_to_mctf_tvalid;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input s_axis_tid_arb_i;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [14:0]\gstage1.q_dly_reg[14] ;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i_0;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input m_axi_bvalid;
  input empty_fwft_i;
  input we_bcnt;
  input we_ar_txn;

  wire [0:0]E;
  wire [31:0]I132;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_mpf_inst_n_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [14:0]\gstage1.q_dly_reg[14] ;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire p_2_out;
  wire prog_full_i;
  wire prog_full_i_0;
  wire s_axis_tid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [0:0]tid_fifo_dout;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_bcnt;

  axi_vfifo_ctrl_0_vfifo_ar_mpf ar_mpf_inst
       (.E(E),
        .PAYLOAD_FROM_MTF({\gstage1.q_dly_reg[14] [5:0],PAYLOAD_FROM_MTF}),
        .Q(Q),
        .Q_reg(ar_mpf_inst_n_3),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (p_2_out),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (prog_full_i),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .prog_full_i_0(prog_full_i_0),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  axi_vfifo_ctrl_0_vfifo_ar_txn ar_txn_inst
       (.I132(I132),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (ar_mpf_inst_n_3),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [14:6]),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done_reg_0(mem_init_done),
        .prog_full_i(prog_full_i),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(we_ar_txn),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *)
module axi_vfifo_ctrl_0_vfifo_ar_txn
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done_reg_0,
    I132,
    argen_to_mctf_tvalid,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    aclk,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    \gpfs.prog_full_i_reg_1 ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    m_axi_bvalid,
    empty_fwft_i,
    we_bcnt,
    we_ar_txn);
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done_reg_0;
  output [31:0]I132;
  output argen_to_mctf_tvalid;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input aclk;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [8:0]\gstage1.q_dly_reg[14] ;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input \gpfs.prog_full_i_reg_1 ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input m_axi_bvalid;
  input empty_fwft_i;
  input we_bcnt;
  input we_ar_txn;

  wire [31:0]I132;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire [29:0]ar_address_inc;
  wire argen_to_mctf_tvalid;
  wire empty_fwft_i;
  wire empty_set_clr_n_2;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [8:0]\gstage1.q_dly_reg[14] ;
  wire m_axi_bvalid;
  wire mem_init_done_i_1__0_n_0;
  wire mem_init_done_reg_0;
  wire prog_full_i;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_1;
  wire ram_reg_0_1_0_5_i_7__1_n_2;
  wire ram_reg_0_1_0_5_i_7__1_n_3;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_30_31_i_3_n_3;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [6:0]rd_data_bcnt_arb;
  wire reset_addr;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire s_axis_tid_arb_i;
  wire sdpram_ar_addr_n_0;
  wire sdpram_ar_addr_n_1;
  wire sdpram_ar_addr_n_2;
  wire sdpram_ar_addr_n_3;
  wire sdpram_ar_addr_n_36;
  wire sdpram_ar_addr_n_37;
  wire sdpram_ar_addr_n_38;
  wire sdpram_ar_addr_n_39;
  wire sdpram_ar_addr_n_40;
  wire sdpram_ar_addr_n_41;
  wire sdpram_ar_addr_n_42;
  wire sdpram_ar_addr_n_43;
  wire sdpram_ar_addr_n_44;
  wire sdpram_ar_addr_n_45;
  wire sdpram_ar_addr_n_46;
  wire sdpram_ar_addr_n_47;
  wire sdpram_ar_addr_n_48;
  wire sdpram_ar_addr_n_49;
  wire sdpram_ar_addr_n_50;
  wire sdpram_ar_addr_n_51;
  wire sdpram_ar_addr_n_52;
  wire sdpram_ar_addr_n_53;
  wire sdpram_arcnt_n_0;
  wire sdpram_arcnt_n_1;
  wire sdpram_bcnt1_n_1;
  wire sdpram_bcnt1_n_5;
  wire [0:0]tid_fifo_dout;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_bcnt;
  wire wr_addr_bcnt;
  wire [6:0]wr_data_bcnt;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;

  axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0 empty_set_clr
       (.Q(Q),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (sdpram_arcnt_n_0),
        .\gfwd_rev.storage_data1_reg[0]_0 (sdpram_arcnt_n_1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done_reg_0),
        .prog_full_i(prog_full_i),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(empty_set_clr_n_2));
  (* SOFT_HLUTNM = "soft_lutpair19" *)
  LUT2 #(
    .INIT(4'hE))
    mem_init_done_i_1__0
       (.I0(reset_addr),
        .I1(mem_init_done_reg_0),
        .O(mem_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0))
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1__0_n_0),
        .Q(mem_init_done_reg_0),
        .R(Q));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_0_5_i_10
       (.I0(I132[3]),
        .I1(\gstage1.q_dly_reg[14] [1]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_0_5_i_11
       (.I0(I132[2]),
        .I1(\gstage1.q_dly_reg[14] [0]),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  CARRY4 ram_reg_0_1_0_5_i_7__1
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__1_n_0,ram_reg_0_1_0_5_i_7__1_n_1,ram_reg_0_1_0_5_i_7__1_n_2,ram_reg_0_1_0_5_i_7__1_n_3}),
        .CYINIT(1'b1),
        .DI(I132[5:2]),
        .O(ar_address_inc[3:0]),
        .S({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_9_n_0,ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0}));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_0_5_i_8
       (.I0(I132[5]),
        .I1(\gstage1.q_dly_reg[14] [3]),
        .O(ram_reg_0_1_0_5_i_8_n_0));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_0_5_i_9
       (.I0(I132[4]),
        .I1(\gstage1.q_dly_reg[14] [2]),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ar_address_inc[15:12]),
        .S({sdpram_ar_addr_n_36,sdpram_ar_addr_n_37,sdpram_ar_addr_n_38,sdpram_ar_addr_n_39}));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ar_address_inc[19:16]),
        .S({sdpram_ar_addr_n_40,sdpram_ar_addr_n_41,sdpram_ar_addr_n_42,sdpram_ar_addr_n_43}));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ar_address_inc[23:20]),
        .S({sdpram_ar_addr_n_44,sdpram_ar_addr_n_45,sdpram_ar_addr_n_46,sdpram_ar_addr_n_47}));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ar_address_inc[27:24]),
        .S({sdpram_ar_addr_n_48,sdpram_ar_addr_n_49,sdpram_ar_addr_n_50,sdpram_ar_addr_n_51}));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:2],ar_address_inc[29:28]}),
        .S({1'b0,1'b0,sdpram_ar_addr_n_52,sdpram_ar_addr_n_53}));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_6_11_i_10
       (.I0(I132[8]),
        .I1(\gstage1.q_dly_reg[14] [6]),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_6_11_i_11
       (.I0(I132[7]),
        .I1(\gstage1.q_dly_reg[14] [5]),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_6_11_i_12
       (.I0(I132[6]),
        .I1(\gstage1.q_dly_reg[14] [4]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_7__1_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI(I132[9:6]),
        .O(ar_address_inc[7:4]),
        .S({ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0,ram_reg_0_1_6_11_i_12_n_0}));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ar_address_inc[11:8]),
        .S({sdpram_ar_addr_n_0,sdpram_ar_addr_n_1,sdpram_ar_addr_n_2,sdpram_ar_addr_n_3}));
  LUT2 #(
    .INIT(4'h6))
    ram_reg_0_1_6_11_i_9
       (.I0(I132[9]),
        .I1(\gstage1.q_dly_reg[14] [7]),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *)
  LUT2 #(
    .INIT(4'h9))
    \reset_addr[0]_i_1__0
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \reset_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1__0_n_0 ),
        .Q(reset_addr),
        .R(Q));
  axi_vfifo_ctrl_0_sdpram__parameterized23 sdpram_ar_addr
       (.I132(I132),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .S({sdpram_ar_addr_n_0,sdpram_ar_addr_n_1,sdpram_ar_addr_n_2,sdpram_ar_addr_n_3}),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .\gpr1.dout_i_reg[19] ({sdpram_ar_addr_n_36,sdpram_ar_addr_n_37,sdpram_ar_addr_n_38,sdpram_ar_addr_n_39}),
        .\gpr1.dout_i_reg[25] ({sdpram_ar_addr_n_40,sdpram_ar_addr_n_41,sdpram_ar_addr_n_42,sdpram_ar_addr_n_43}),
        .\gpr1.dout_i_reg[31] ({sdpram_ar_addr_n_44,sdpram_ar_addr_n_45,sdpram_ar_addr_n_46,sdpram_ar_addr_n_47}),
        .\gpr1.dout_i_reg[31]_0 ({sdpram_ar_addr_n_48,sdpram_ar_addr_n_49,sdpram_ar_addr_n_50,sdpram_ar_addr_n_51}),
        .\gpr1.dout_i_reg[37] ({sdpram_ar_addr_n_52,sdpram_ar_addr_n_53}),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [8]),
        .mem_init_done_reg(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .we_ar_txn(we_ar_txn));
  axi_vfifo_ctrl_0_sdpram__parameterized22 sdpram_arcnt
       (.Q_reg(sdpram_arcnt_n_0),
        .Q_reg_0(sdpram_arcnt_n_1),
        .Q_reg_1(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_2(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .empty_fwft_i(empty_fwft_i),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done_reg(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int(rd_data_bcnt_arb),
        .tid_fifo_dout(tid_fifo_dout),
        .we_arcnt(empty_set_clr_n_2));
  axi_vfifo_ctrl_0_sdpram__parameterized20 sdpram_bcnt1
       (.aclk(aclk),
        .mem_init_done_reg(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt),
        .wr_data_bcnt({wr_data_bcnt[6],sdpram_bcnt1_n_1,wr_data_bcnt[4:2],sdpram_bcnt1_n_5,wr_data_bcnt[0]}));
  axi_vfifo_ctrl_0_sdpram__parameterized21 sdpram_bcnt2
       (.aclk(aclk),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int(rd_data_bcnt_arb),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt),
        .wr_data_bcnt({wr_data_bcnt[6],sdpram_bcnt1_n_1,wr_data_bcnt[4:2],sdpram_bcnt1_n_5,wr_data_bcnt[0]}));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *)
module axi_vfifo_ctrl_0_vfifo_arbiter
   (s_axis_tid_arb_i,
    mem_init_done,
    \gfwd_rev.state_reg[0] ,
    aclk,
    Q,
    \wr_rst_reg_reg[1] ,
    \gfwd_mode.m_valid_i_reg ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    argen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[40] ,
    Q_reg,
    Q_reg_0,
    vfifo_mm2s_channel_full);
  output s_axis_tid_arb_i;
  output mem_init_done;
  output [0:0]\gfwd_rev.state_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input argen_to_mctf_tvalid;
  input \gfwd_mode.storage_data1_reg[40] ;
  input Q_reg;
  input Q_reg_0;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire [1:1]ch_mask_mm2s;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_0;
  wire ch_req_rgslice_n_6;
  wire ch_req_rgslice_n_7;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done;
  wire mem_init_done_i_1_n_0;
  wire [1:1]mux4_out;
  wire p_2_in;
  wire prog_full_i;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr[0]_i_1_n_0 ;
  wire s_axis_tid_arb_i;
  wire s_axis_tvalid_arb_rs_in;
  wire sdpram_gcnt_n_3;
  wire sdpram_mm2s_cnt_n_0;
  wire sdpram_mm2s_cnt_n_1;
  wire sdpram_mm2s_cnt_n_3;
  wire sdpram_mm2s_gcnt_n_0;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;
  wire we_gcnt;
  wire wr_addr_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [3:3]wr_data_mm2s_cnt;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDSE #(
    .INIT(1'b0))
    \ch_mask_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_7),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0))
    \ch_mask_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_6),
        .Q(p_2_in),
        .R(\wr_rst_reg_reg[1] ));
  axi_vfifo_ctrl_0_axic_register_slice ch_req_rgslice
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .Q(\gfwd_rev.state_reg[0] ),
        .Q_reg(ch_req_rgslice_n_0),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (ch_req_rgslice_n_7),
        .\ch_mask_reg[0]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (ch_req_rgslice_n_6),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .prog_full_i(prog_full_i),
        .reset_addr(reset_addr),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg),
        .\vfifo_mm2s_channel_full_reg_reg[1]_0 (reg_slice_payload_in),
        .we_gcnt(we_gcnt),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  axi_vfifo_ctrl_0_set_clr_ff_top empty_set_clr
       (.Q(vfifo_mm2s_channel_full_reg),
        .Q_reg(ch_mask_mm2s),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg),
        .aclk(aclk),
        .\ch_mask_reg[0] (\ch_mask_reg_n_0_[0] ),
        .\gfwd_mode.storage_data1_reg[36] (Q),
        .\gfwd_rev.storage_data1_reg[0] (reg_slice_payload_in),
        .\gfwd_rev.storage_data1_reg[0]_0 (ch_req_rgslice_n_0),
        .mem_init_done_reg(sdpram_mm2s_gcnt_n_0),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *)
  LUT2 #(
    .INIT(4'hE))
    mem_init_done_i_1
       (.I0(reset_addr),
        .I1(mem_init_done),
        .O(mem_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b1))
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1_n_0),
        .Q(mem_init_done),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *)
  LUT2 #(
    .INIT(4'h9))
    \reset_addr[0]_i_1
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \reset_addr_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1_n_0 ),
        .Q(reset_addr),
        .R(\wr_rst_reg_reg[1] ));
  axi_vfifo_ctrl_0_sdpram sdpram_gcnt
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .DIB(sdpram_gcnt_n_3),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .mem_init_done_reg(mem_init_done),
        .we_gcnt(we_gcnt),
        .wr_data_gcnt({wr_data_gcnt[3],wr_data_gcnt[1:0]}));
  axi_vfifo_ctrl_0_sdpram_87 sdpram_mm2s_cnt
       (.DIB({wr_data_mm2s_cnt,sdpram_mm2s_cnt_n_3}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .mem_init_done_reg(mem_init_done),
        .reset_addr(reset_addr));
  axi_vfifo_ctrl_0_sdpram_88 sdpram_mm2s_gcnt
       (.ADDRD(wr_addr_gcnt),
        .DIB(sdpram_gcnt_n_3),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .Q_reg(sdpram_mm2s_gcnt_n_0),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .mem_init_done_reg({wr_data_mm2s_cnt,sdpram_mm2s_cnt_n_3}),
        .mem_init_done_reg_0(mem_init_done),
        .we_gcnt(we_gcnt),
        .wr_data_gcnt({wr_data_gcnt[3],wr_data_gcnt[1:0]}));
  FDRE #(
    .INIT(1'b0))
    \vfifo_mm2s_channel_full_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0))
    \vfifo_mm2s_channel_full_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *)
module axi_vfifo_ctrl_0_vfifo_awgen
   (areset_d1,
    D,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    addr_ready,
    \gfwd_mode.storage_data1_reg[13] ,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[4] ,
    E,
    \gfwd_mode.storage_data1_reg[0] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \aw_addr_r_reg[31]_0 ,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.m_valid_i_reg ,
    \gpr1.dout_i_reg[37] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    Q,
    aclk,
    mcdf_to_awgen_tvalid,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[7] ,
    areset_d1_0,
    areset_d1_1,
    \gfwd_mode.m_valid_i_reg_1 ,
    p_2_out_2,
    p_2_out,
    p_2_out_0,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 );
  output areset_d1;
  output [15:0]D;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output addr_ready;
  output [12:0]\gfwd_mode.storage_data1_reg[13] ;
  output awgen_to_mctf_tvalid;
  output \gfwd_mode.storage_data1_reg[4] ;
  output [0:0]E;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output \aw_addr_r_reg[31]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \gfwd_mode.m_valid_i_reg ;
  output [42:0]\gpr1.dout_i_reg[37] ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]Q;
  input aclk;
  input mcdf_to_awgen_tvalid;
  input [64:0]\gfwd_mode.storage_data1_reg[66] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [5:0]\gfwd_mode.storage_data1_reg[7] ;
  input areset_d1_0;
  input areset_d1_1;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input p_2_out_2;
  input p_2_out;
  input p_2_out_0;
  input \wr_rst_reg_reg[15] ;
  input [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_4 ;

  wire [15:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire aclk;
  wire addr_ready;
  wire addr_ready_i_1_n_0;
  wire areset_d1;
  wire areset_d1_0;
  wire areset_d1_1;
  wire \aw_addr_r_reg[31]_0 ;
  wire aw_len_i;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire aw_rslice1_n_2;
  wire aw_rslice1_n_4;
  wire awgen_to_mctf_tvalid;
  wire \burst_count[6]_i_1_n_0 ;
  wire [6:0]burst_count_reg__0;
  wire first_txn_byte_i_1_n_0;
  wire first_txn_byte_reg_n_0;
  wire first_txn_i_1_n_0;
  wire first_txn_reg_n_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.storage_data1[3]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[6]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[6]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1[6]_i_4_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire \gfwd_mode.storage_data1_reg[4] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7] ;
  wire [42:0]\gpr1.dout_i_reg[37] ;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire \no_of_bytes[2]_i_1_n_0 ;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_2_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_2_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_2_n_0 ;
  wire [7:0]p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_2_out_2;
  wire \packet_cnt[2]_i_1_n_0 ;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp__1;
  wire [6:0]plusOp__2;
  wire tstart_i_1_n_0;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[3] ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_chk_reg_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire wdata_rslice1_n_0;
  wire wdata_rslice1_n_1;
  wire wdata_rslice1_n_10;
  wire wdata_rslice1_n_11;
  wire wdata_rslice1_n_12;
  wire wdata_rslice1_n_13;
  wire wdata_rslice1_n_14;
  wire wdata_rslice1_n_15;
  wire wdata_rslice1_n_16;
  wire wdata_rslice1_n_17;
  wire wdata_rslice1_n_18;
  wire wdata_rslice1_n_19;
  wire wdata_rslice1_n_2;
  wire wdata_rslice1_n_20;
  wire wdata_rslice1_n_21;
  wire wdata_rslice1_n_22;
  wire wdata_rslice1_n_23;
  wire wdata_rslice1_n_24;
  wire wdata_rslice1_n_25;
  wire wdata_rslice1_n_26;
  wire wdata_rslice1_n_27;
  wire wdata_rslice1_n_28;
  wire wdata_rslice1_n_29;
  wire wdata_rslice1_n_3;
  wire wdata_rslice1_n_30;
  wire wdata_rslice1_n_31;
  wire wdata_rslice1_n_4;
  wire wdata_rslice1_n_5;
  wire wdata_rslice1_n_6;
  wire wdata_rslice1_n_7;
  wire wdata_rslice1_n_8;
  wire wdata_rslice1_n_9;
  wire wdata_rslice2_n_4;
  wire \wr_rst_reg_reg[15] ;

  (* SOFT_HLUTNM = "soft_lutpair37" *)
  LUT3 #(
    .INIT(8'hAE))
    addr_ready_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(addr_ready),
        .I2(awgen_to_mctf_tvalid),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(addr_ready),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    addr_rollover_r_reg
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[66] [64]),
        .Q(D[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [32]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[10]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [42]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[11]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [43]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[12]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [44]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[13]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [45]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[14]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [46]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[15]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [47]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[16]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [48]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[17]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [49]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[18]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [50]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[19]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [51]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [33]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[20]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [52]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[21]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [53]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[22]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [54]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[23]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [55]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[24]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [56]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[25]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [57]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[26]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [58]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[27]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [59]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[28]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [60]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[29]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [61]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [34]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[30]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [62]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[31]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [63]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [35]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [36]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [37]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[6]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [38]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[7]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [39]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[8]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [40]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_addr_r_reg[9]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\gfwd_mode.storage_data1_reg[66] [41]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \aw_id_r_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(D[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair32" *)
  LUT3 #(
    .INIT(8'h34))
    \aw_len_i[0]_i_1
       (.I0(D[7]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *)
  LUT4 #(
    .INIT(16'h0F60))
    \aw_len_i[1]_i_1
       (.I0(D[8]),
        .I1(D[7]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *)
  LUT5 #(
    .INIT(32'h00FF6A00))
    \aw_len_i[2]_i_1
       (.I0(D[9]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(mcdf_to_awgen_tvalid),
        .I4(awgen_to_mctf_tvalid),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000FFFF6AAA0000))
    \aw_len_i[3]_i_1
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[8]),
        .I3(D[7]),
        .I4(mcdf_to_awgen_tvalid),
        .I5(awgen_to_mctf_tvalid),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *)
  LUT4 #(
    .INIT(16'h0F60))
    \aw_len_i[4]_i_1
       (.I0(D[11]),
        .I1(\aw_len_i[4]_i_2_n_0 ),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *)
  LUT4 #(
    .INIT(16'h8000))
    \aw_len_i[4]_i_2
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[10]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *)
  LUT4 #(
    .INIT(16'h0F60))
    \aw_len_i[5]_i_1
       (.I0(D[12]),
        .I1(\aw_len_i[5]_i_2_n_0 ),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *)
  LUT5 #(
    .INIT(32'h80000000))
    \aw_len_i[5]_i_2
       (.I0(D[10]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[11]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *)
  LUT4 #(
    .INIT(16'h0F60))
    \aw_len_i[6]_i_1
       (.I0(D[13]),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(mcdf_to_awgen_tvalid),
        .I3(awgen_to_mctf_tvalid),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hE))
    \aw_len_i[7]_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(aw_len_i));
  (* SOFT_HLUTNM = "soft_lutpair28" *)
  LUT5 #(
    .INIT(32'h00FF6A00))
    \aw_len_i[7]_i_2
       (.I0(D[14]),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(D[13]),
        .I3(mcdf_to_awgen_tvalid),
        .I4(awgen_to_mctf_tvalid),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000))
    \aw_len_i[7]_i_3
       (.I0(D[11]),
        .I1(D[9]),
        .I2(D[8]),
        .I3(D[7]),
        .I4(D[10]),
        .I5(D[12]),
        .O(\aw_len_i[7]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[0]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[0]),
        .Q(D[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[1]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[1]),
        .Q(D[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[2]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[2]),
        .Q(D[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[3]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[3]),
        .Q(D[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[4]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[4]),
        .Q(D[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[5]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[5]),
        .Q(D[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[6]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[6]),
        .Q(D[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \aw_len_i_reg[7]
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[7]),
        .Q(D[14]),
        .S(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized15 aw_rslice1
       (.D(awgen_to_mctf_tvalid),
        .E(aw_rslice1_n_2),
        .Q(Q),
        .aclk(aclk),
        .addr_ready_reg(addr_ready),
        .\aw_id_r_reg[0] ({D[0],S_PAYLOAD_DATA,D[14:7]}),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.m_valid_i_reg_0 (aw_rslice1_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (areset_d1),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .p_2_out(p_2_out));
  LUT1 #(
    .INIT(2'h1))
    \burst_count[0]_i_1
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *)
  LUT2 #(
    .INIT(4'h6))
    \burst_count[1]_i_1
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *)
  LUT3 #(
    .INIT(8'h6A))
    \burst_count[2]_i_1
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \burst_count[3]_i_1
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \burst_count[4]_i_1
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[3]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \burst_count[5]_i_1
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[2]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__2[5]));
  LUT4 #(
    .INIT(16'hFEEE))
    \burst_count[6]_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(Q),
        .I2(first_txn_byte_reg_n_0),
        .I3(mcdf_to_awgen_tvalid),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9))
    \burst_count[6]_i_2
       (.I0(burst_count_reg__0[6]),
        .I1(wdata_rslice2_n_4),
        .O(plusOp__2[6]));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[0]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[0]),
        .Q(burst_count_reg__0[0]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[1]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[1]),
        .Q(burst_count_reg__0[1]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[2]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[2]),
        .Q(burst_count_reg__0[2]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[3]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[3]),
        .Q(burst_count_reg__0[3]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[4]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[4]),
        .Q(burst_count_reg__0[4]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[5]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[5]),
        .Q(burst_count_reg__0[5]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \burst_count_reg[6]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__2[6]),
        .Q(burst_count_reg__0[6]),
        .R(\burst_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *)
  LUT3 #(
    .INIT(8'h32))
    first_txn_byte_i_1
       (.I0(first_txn_byte_reg_n_0),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .O(first_txn_byte_i_1_n_0));
  FDSE #(
    .INIT(1'b0))
    first_txn_byte_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_byte_i_1_n_0),
        .Q(first_txn_byte_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair35" *)
  LUT4 #(
    .INIT(16'h3F2A))
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(first_txn_reg_n_0),
        .O(first_txn_i_1_n_0));
  FDSE #(
    .INIT(1'b0))
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_i_1_n_0),
        .Q(first_txn_reg_n_0),
        .S(Q));
  LUT2 #(
    .INIT(4'h2))
    \gcc0.gc0.count_d1[5]_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(p_2_out_2),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *)
  LUT3 #(
    .INIT(8'hE0))
    \gfwd_mode.m_valid_i_i_1__10
       (.I0(\gfwd_mode.storage_data1_reg[13] [2]),
        .I1(awgen_to_mctf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .O(\gfwd_mode.m_valid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair34" *)
  LUT4 #(
    .INIT(16'h00E0))
    \gfwd_mode.storage_data1[13]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [2]),
        .I1(awgen_to_mctf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .I3(areset_d1_1),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *)
  LUT2 #(
    .INIT(4'h2))
    \gfwd_mode.storage_data1[15]_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(areset_d1_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair26" *)
  LUT5 #(
    .INIT(32'hAAAAAA6A))
    \gfwd_mode.storage_data1[1]_i_1
       (.I0(packet_cnt_reg__0[0]),
        .I1(valid_pkt_chk_reg_n_0),
        .I2(awgen_to_mctf_tvalid),
        .I3(\gfwd_mode.storage_data1_reg[13] [2]),
        .I4(first_txn_reg_n_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA))
    \gfwd_mode.storage_data1[2]_i_1
       (.I0(packet_cnt_reg__0[1]),
        .I1(first_txn_reg_n_0),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(awgen_to_mctf_tvalid),
        .I4(valid_pkt_chk_reg_n_0),
        .I5(packet_cnt_reg__0[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA9AAAAAA))
    \gfwd_mode.storage_data1[3]_i_1
       (.I0(packet_cnt_reg__0[2]),
        .I1(first_txn_reg_n_0),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(awgen_to_mctf_tvalid),
        .I4(valid_pkt_chk_reg_n_0),
        .I5(\gfwd_mode.storage_data1[3]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *)
  LUT2 #(
    .INIT(4'h7))
    \gfwd_mode.storage_data1[3]_i_2
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .O(\gfwd_mode.storage_data1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA))
    \gfwd_mode.storage_data1[4]_i_1
       (.I0(packet_cnt_reg__0[3]),
        .I1(first_txn_reg_n_0),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(awgen_to_mctf_tvalid),
        .I4(valid_pkt_chk_reg_n_0),
        .I5(\gfwd_mode.storage_data1_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *)
  LUT4 #(
    .INIT(16'hBB3B))
    \gfwd_mode.storage_data1[4]_i_1__0
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R1_in),
        .I3(\tstrb_r_reg_n_0_[3] ),
        .O(\gfwd_mode.storage_data1_reg[13] [3]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA))
    \gfwd_mode.storage_data1[5]_i_1
       (.I0(packet_cnt_reg__0[4]),
        .I1(first_txn_reg_n_0),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(awgen_to_mctf_tvalid),
        .I4(valid_pkt_chk_reg_n_0),
        .I5(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *)
  LUT3 #(
    .INIT(8'hB3))
    \gfwd_mode.storage_data1[5]_i_1__0
       (.I0(R1_in),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R),
        .O(\gfwd_mode.storage_data1_reg[13] [4]));
  LUT6 #(
    .INIT(64'hAAAAAA6AAAAAAAAA))
    \gfwd_mode.storage_data1[6]_i_1
       (.I0(packet_cnt_reg__0[5]),
        .I1(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .I2(valid_pkt_chk_reg_n_0),
        .I3(\gfwd_mode.storage_data1[6]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1[6]_i_4_n_0 ),
        .I5(packet_cnt_reg__0[4]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *)
  LUT4 #(
    .INIT(16'h8000))
    \gfwd_mode.storage_data1[6]_i_2
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[2]),
        .O(\gfwd_mode.storage_data1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *)
  LUT3 #(
    .INIT(8'h45))
    \gfwd_mode.storage_data1[6]_i_3
       (.I0(\gfwd_mode.storage_data1_reg[13] [2]),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .I2(addr_ready),
        .O(\gfwd_mode.storage_data1[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *)
  LUT2 #(
    .INIT(4'hE))
    \gfwd_mode.storage_data1[6]_i_4
       (.I0(\gfwd_mode.storage_data1_reg[13] [2]),
        .I1(first_txn_reg_n_0),
        .O(\gfwd_mode.storage_data1[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *)
  LUT4 #(
    .INIT(16'h01CC))
    \no_of_bytes[2]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [5]),
        .I1(awgen_to_mctf_tvalid),
        .I2(\gfwd_mode.storage_data1_reg[7] [5]),
        .I3(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *)
  LUT5 #(
    .INIT(32'h0006F0F0))
    \no_of_bytes[3]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [6]),
        .I1(\gfwd_mode.storage_data1_reg[13] [5]),
        .I2(awgen_to_mctf_tvalid),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000006AFF00FF00))
    \no_of_bytes[4]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [7]),
        .I1(\gfwd_mode.storage_data1_reg[13] [5]),
        .I2(\gfwd_mode.storage_data1_reg[13] [6]),
        .I3(awgen_to_mctf_tvalid),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .I5(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0006F0F0))
    \no_of_bytes[5]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [8]),
        .I1(\no_of_bytes[5]_i_2_n_0 ),
        .I2(awgen_to_mctf_tvalid),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80))
    \no_of_bytes[5]_i_2
       (.I0(\gfwd_mode.storage_data1_reg[13] [5]),
        .I1(\gfwd_mode.storage_data1_reg[13] [6]),
        .I2(\gfwd_mode.storage_data1_reg[13] [7]),
        .O(\no_of_bytes[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0006F0F0))
    \no_of_bytes[6]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [9]),
        .I1(\no_of_bytes[6]_i_2_n_0 ),
        .I2(awgen_to_mctf_tvalid),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *)
  LUT4 #(
    .INIT(16'h8000))
    \no_of_bytes[6]_i_2
       (.I0(\gfwd_mode.storage_data1_reg[13] [7]),
        .I1(\gfwd_mode.storage_data1_reg[13] [6]),
        .I2(\gfwd_mode.storage_data1_reg[13] [5]),
        .I3(\gfwd_mode.storage_data1_reg[13] [8]),
        .O(\no_of_bytes[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0006F0F0))
    \no_of_bytes[7]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [10]),
        .I1(\no_of_bytes[8]_i_2_n_0 ),
        .I2(awgen_to_mctf_tvalid),
        .I3(\gfwd_mode.storage_data1_reg[7] [5]),
        .I4(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000006AFF00FF00))
    \no_of_bytes[8]_i_1
       (.I0(\gfwd_mode.storage_data1_reg[13] [11]),
        .I1(\no_of_bytes[8]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [10]),
        .I3(awgen_to_mctf_tvalid),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .I5(mcdf_to_awgen_tvalid),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *)
  LUT5 #(
    .INIT(32'h80000000))
    \no_of_bytes[8]_i_2
       (.I0(\gfwd_mode.storage_data1_reg[13] [8]),
        .I1(\gfwd_mode.storage_data1_reg[13] [5]),
        .I2(\gfwd_mode.storage_data1_reg[13] [6]),
        .I3(\gfwd_mode.storage_data1_reg[13] [7]),
        .I4(\gfwd_mode.storage_data1_reg[13] [9]),
        .O(\no_of_bytes[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[2]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[2]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [5]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[3]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[4]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[5]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[6]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[7]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0))
    \no_of_bytes_reg[8]
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [11]),
        .S(Q));
  LUT1 #(
    .INIT(2'h1))
    \packet_cnt[0]_i_1
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *)
  LUT2 #(
    .INIT(4'h6))
    \packet_cnt[1]_i_1
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *)
  LUT3 #(
    .INIT(8'h6A))
    \packet_cnt[2]_i_1
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .O(\packet_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \packet_cnt[3]_i_1
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \packet_cnt[4]_i_1
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[3]),
        .O(plusOp__1[4]));
  LUT5 #(
    .INIT(32'hFEEEEEEE))
    \packet_cnt[5]_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(Q),
        .I2(mcdf_to_awgen_tvalid),
        .I3(\gfwd_mode.storage_data1_reg[7] [4]),
        .I4(first_txn_reg_n_0),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \packet_cnt[5]_i_3
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[2]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp__1[5]));
  FDRE #(
    .INIT(1'b0))
    \packet_cnt_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_4 ),
        .D(plusOp__1[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \packet_cnt_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_4 ),
        .D(plusOp__1[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \packet_cnt_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_4 ),
        .D(\packet_cnt[2]_i_1_n_0 ),
        .Q(packet_cnt_reg__0[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \packet_cnt_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_4 ),
        .D(plusOp__1[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \packet_cnt_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_4 ),
        .D(plusOp__1[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \packet_cnt_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_4 ),
        .D(plusOp__1[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \tdest_r_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [1]),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFF5700))
    tstart_i_1
       (.I0(valid_pkt_chk_reg_n_0),
        .I1(awgen_to_mctf_tvalid),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[13] [12]),
        .I4(\wr_rst_reg_reg[15] ),
        .O(tstart_i_1_n_0));
  FDRE #(
    .INIT(1'b1))
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(tstart_i_1_n_0),
        .Q(\gfwd_mode.storage_data1_reg[13] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \tstrb_r_reg[0]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tstrb_r_reg[1]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tstrb_r_reg[2]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [2]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tstrb_r_reg[3]
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [3]),
        .Q(\tstrb_r_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tuser_r_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[5] ),
        .Q(\gfwd_mode.storage_data1_reg[13] [0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair34" *)
  LUT4 #(
    .INIT(16'hABAA))
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[13] [2]),
        .I2(awgen_to_mctf_tvalid),
        .I3(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_chk_i_1_n_0));
  FDSE #(
    .INIT(1'b0))
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_chk_i_1_n_0),
        .Q(valid_pkt_chk_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair30" *)
  LUT4 #(
    .INIT(16'h88B8))
    valid_pkt_r_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [4]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0))
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_i_1_n_0),
        .Q(\gfwd_mode.storage_data1_reg[13] [2]),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized16 wdata_rslice1
       (.Q({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_3 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[66] [31:0]));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized17 wdata_rslice2
       (.D(awgen_to_mctf_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(aw_rslice1_n_2),
        .Q(packet_cnt_reg__0[2:0]),
        .aclk(aclk),
        .addr_ready_reg(addr_ready),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31]_0 ),
        .\burst_count_reg[6] (wdata_rslice2_n_4),
        .\burst_count_reg[6]_0 (burst_count_reg__0),
        .\gfwd_mode.m_valid_i_reg_0 (aw_rslice1_n_4),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[32]_0 ({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .\gfwd_mode.storage_data1_reg[4]_0 (\gfwd_mode.storage_data1_reg[4] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out_0(p_2_out_0));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *)
module axi_vfifo_ctrl_0_vfifo_mm2s
   (curr_state,
    m_axis_tvalid,
    Q_reg,
    Q_reg_0,
    \gfwd_mode.storage_data1_reg[40] ,
    \gfwd_mode.storage_data1_reg[40]_0 ,
    accept_data,
    curr_state_reg_0,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[0] ,
    m_axis_tlast,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    aclk,
    m_axis_tready,
    mem_init_done,
    empty_fwft_i,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[10]_0 ,
    m_axi_rvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    D,
    m_axi_rdata);
  output curr_state;
  output m_axis_tvalid;
  output Q_reg;
  output Q_reg_0;
  output \gfwd_mode.storage_data1_reg[40] ;
  output \gfwd_mode.storage_data1_reg[40]_0 ;
  output accept_data;
  output curr_state_reg_0;
  output m_axi_rready;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [39:0]m_axis_tlast;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input empty_fwft_i;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[9] ;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input \goreg_bm.dout_i_reg[11] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input \goreg_bm.dout_i_reg[10]_0 ;
  input m_axi_rvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [4:0]D;
  input [31:0]m_axi_rdata;

  wire [4:0]D;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire accept_data;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg_0;
  wire empty_fwft_i;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[40] ;
  wire \gfwd_mode.storage_data1_reg[40]_0 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [39:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mem_init_done;
  wire mm2s_in_reg_slice_inst_n_14;
  wire next_state;
  wire p_0_out;
  wire [31:0]s_axis_payload_wr_out_i;
  wire sdp_rd_addr_in_i;
  wire [6:0]tlen_cntr;
  wire [6:0]tlen_cntr_reg;

  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized18 mm2s_in_reg_slice_inst
       (.D(tlen_cntr),
        .E(p_0_out),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(curr_state),
        .empty_fwft_i(empty_fwft_i),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_in_reg_slice_inst_n_14),
        .\gfwd_mode.m_valid_i_reg_1 (m_axis_tvalid),
        .\gfwd_mode.storage_data1_reg[31]_0 (s_axis_payload_wr_out_i),
        .\gfwd_mode.storage_data1_reg[40] (\gfwd_mode.storage_data1_reg[40] ),
        .\gfwd_mode.storage_data1_reg[40]_0 (\gfwd_mode.storage_data1_reg[40]_0 ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] [8:3]),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .next_state(next_state),
        .\tlen_cntr_reg_reg[0] (accept_data),
        .\tlen_cntr_reg_reg[6] (tlen_cntr_reg));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized19 mm2s_out_reg_slice_inst
       (.D({D[4:3],\goreg_bm.dout_i_reg[12] [2:0],D[2:0],s_axis_payload_wr_out_i}),
        .E(p_0_out),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (mm2s_in_reg_slice_inst_n_14),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(mem_init_done),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0))
    \tlen_cntr_reg_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *)
module axi_vfifo_ctrl_0_vfifo_reset_blk
   (Q,
    aclk,
    aresetn);
  output [1:0]Q;
  input aclk;
  input aresetn;

  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;
  wire \wr_rst_reg[15]_i_1_n_0 ;

  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDRE #(
    .INIT(1'b0))
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDRE #(
    .INIT(1'b0))
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1))
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *)
  (* KEEP = "yes" *)
  (* msgon = "false" *)
  FDPE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2))
    \wr_rst_reg[15]_i_1
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    \wr_rst_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[10]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[10]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[11]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[11]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[12]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[12]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[13]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[13]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[14]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[14]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[15]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[2]
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[2]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[3]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[3]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[4]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[4]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[5]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[5]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[6]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[6]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[7]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[7]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[8]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[8]));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b0))
    \wr_rst_reg_reg[9]
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[9]));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *)
module axi_vfifo_ctrl_0_vfifo_s2mm
   (E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[32] ,
    \aw_addr_r_reg[31] ,
    \tuser_r_reg[0] ,
    tstart_reg_0,
    \tdest_r_reg[0] ,
    \tuser_r_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    aclk,
    \gpfs.prog_full_i_reg ,
    areset_d1,
    s_axis_tvalid,
    \burst_count_reg[6] ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \s_axis_tid[0] );
  output [0:0]E;
  output s_axis_tready;
  output [32:0]\gfwd_mode.storage_data1_reg[32] ;
  output \aw_addr_r_reg[31] ;
  output [5:0]\tuser_r_reg[0] ;
  output tstart_reg_0;
  output \tdest_r_reg[0] ;
  output \tuser_r_reg[0]_0 ;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input areset_d1;
  input s_axis_tvalid;
  input \burst_count_reg[6] ;
  input \packet_cnt_reg[2] ;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [39:0]\s_axis_tid[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \arb_granularity[6]_i_4_n_0 ;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1;
  wire areset_d1_2;
  wire \aw_addr_r_reg[31] ;
  wire awgen_to_mctf_tvalid;
  wire \burst_count_reg[6] ;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_2_n_0 ;
  wire \end_of_txn[1]_i_3_n_0 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_1 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_10 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_11 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_12 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_2 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_47 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_48 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_50 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_51 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_52 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_53 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire \gpfs.prog_full_i_reg ;
  wire mcdf_to_awgen_tvalid;
  wire mux4_out0;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire p_0_out_1;
  wire \packet_cnt_reg[2] ;
  wire [8:8]payload_s2mm_awg1;
  wire [6:0]plusOp__0;
  wire s2mm_awgen_rslice1_n_3;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [9:0]storage_data1;
  wire \tdest_r_reg[0] ;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire tstart_reg_0;
  wire [5:0]\tuser_r_reg[0] ;
  wire \tuser_r_reg[0]_0 ;

  LUT1 #(
    .INIT(2'h1))
    \arb_granularity[0]_i_1
       (.I0(arb_granularity_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *)
  LUT2 #(
    .INIT(4'h6))
    \arb_granularity[1]_i_1
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *)
  LUT3 #(
    .INIT(8'h6A))
    \arb_granularity[2]_i_1
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \arb_granularity[3]_i_1
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[0]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \arb_granularity[4]_i_1
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[2]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \arb_granularity[5]_i_1
       (.I0(arb_granularity_reg__0[5]),
        .I1(arb_granularity_reg__0[4]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[0]),
        .I5(arb_granularity_reg__0[3]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h6A))
    \arb_granularity[6]_i_3
       (.I0(arb_granularity_reg__0[6]),
        .I1(arb_granularity_reg__0[5]),
        .I2(\arb_granularity[6]_i_4_n_0 ),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *)
  LUT5 #(
    .INIT(32'h80000000))
    \arb_granularity[6]_i_4
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .O(\arb_granularity[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[0]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[0]),
        .Q(arb_granularity_reg__0[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[1]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[2]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[3]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[4]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[5]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  FDRE #(
    .INIT(1'b0))
    \arb_granularity_reg[6]
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .D(plusOp__0[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ));
  LUT4 #(
    .INIT(16'h0001))
    \end_of_txn[0]_i_2
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[5]),
        .I3(\end_of_txn[1]_i_3_n_0 ),
        .O(end_of_txn1));
  LUT6 #(
    .INIT(64'hFFFF000100010001))
    \end_of_txn[1]_i_2
       (.I0(\end_of_txn[1]_i_3_n_0 ),
        .I1(arb_granularity_reg__0[5]),
        .I2(arb_granularity_reg__0[3]),
        .I3(arb_granularity_reg__0[4]),
        .I4(payload_s2mm_awg1),
        .I5(s_axis_tready_i),
        .O(\end_of_txn[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *)
  LUT5 #(
    .INIT(32'hFEFFFFFF))
    \end_of_txn[1]_i_3
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(p_0_in),
        .I4(arb_granularity_reg__0[6]),
        .O(\end_of_txn[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0))
    \end_of_txn_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .Q(payload_s2mm_awg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0))
    \end_of_txn_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .Q(p_0_in),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice
       (.D({start_of_txn,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 ,\gno_bkp_on_tready.s2mm_input_rslice_n_12 }),
        .E(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .Q(arb_granularity_reg__0[6]),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_2 ),
        .aclk(aclk),
        .\arb_granularity_reg[5] (\end_of_txn[1]_i_2_n_0 ),
        .areset_d1(areset_d1),
        .areset_d1_0(areset_d1_2),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .\end_of_txn_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gno_bkp_on_tready.s2mm_input_rslice_n_48 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[32]_0 (E),
        .\gfwd_mode.storage_data1_reg[32]_1 (\gfwd_mode.storage_data1_reg[32] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (p_0_out_0),
        .p_0_in(p_0_in),
        .p_0_out(p_0_out),
        .payload_s2mm_awg1(payload_s2mm_awg1),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready_i(s_axis_tready_i),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .\tid_r_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_47 ),
        .tstart_reg(tstart_reg),
        .\tstart_reg_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .\tstart_reg_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0))
    \gno_bkp_on_tready.s_axis_tready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_reg ),
        .Q(s_axis_tready_i),
        .R(Q));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,payload_s2mm_awg1,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 ,\gno_bkp_on_tready.s2mm_input_rslice_n_12 }),
        .E(p_0_out_1),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1_2),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_48 ),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_awgen_rslice1_n_3),
        .\gfwd_mode.m_valid_i_reg_1 (p_0_out_0),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .p_0_out(p_0_out),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(s_axis_tready_i));
  axi_vfifo_ctrl_0_axic_register_slice__parameterized2 s2mm_awgen_rslice2
       (.D(D),
        .E(p_0_out_1),
        .Q(Q),
        .aclk(aclk),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\burst_count_reg[6] (\burst_count_reg[6] ),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_awgen_rslice1_n_3),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[2] (\packet_cnt_reg[2] ),
        .\tdest_r_reg[0] (\tdest_r_reg[0] ),
        .tstart_reg(tstart_reg_0),
        .\tuser_r_reg[0] (\tuser_r_reg[0] ),
        .\tuser_r_reg[0]_0 (\tuser_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0))
    \tid_r_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_47 ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1))
    \tstart_reg_reg[0]
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .Q(tstart_reg[0]),
        .S(Q));
  FDSE #(
    .INIT(1'b1))
    \tstart_reg_reg[1]
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .Q(tstart_reg[1]),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *)
module axi_vfifo_ctrl_0_wr_bin_cntr
   (Q,
    \gpr1.dout_i_reg[1] ,
    \gnstage1.q_dly_reg[1][0] ,
    aclk,
    AR);
  output [3:0]Q;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  wire aclk;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp__4;

  LUT1 #(
    .INIT(2'h1))
    \gcc0.gc0.count[0]_i_1
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[1]_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[2]_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[3]_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp__4[3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1))
    \gcc0.gc0.count_reg[0]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .D(plusOp__4[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[1]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[2]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[3]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__4[3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *)
module axi_vfifo_ctrl_0_wr_bin_cntr_103
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    \gc0.count_reg[2] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input [2:0]\gc0.count_reg[2] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  wire aclk;
  wire [2:0]\gc0.count_reg[2] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp__10;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1))
    \gcc0.gc0.count[0]_i_1__2
       (.I0(Q[0]),
        .O(plusOp__10[0]));
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[1]_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[2]_i_1__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[3]_i_1__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp__10[3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1))
    \gcc0.gc0.count_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__10[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__10[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__10[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__10[3]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6))
    ram_empty_fb_i_i_5
       (.I0(\gpr1.dout_i_reg[1] [2]),
        .I1(\gc0.count_reg[2] [2]),
        .I2(\gc0.count_reg[2] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(\gc0.count_reg[2] [1]),
        .I5(\gpr1.dout_i_reg[1] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *)
module axi_vfifo_ctrl_0_wr_bin_cntr_119
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input [2:0]\gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  wire aclk;
  wire [2:0]\gc0.count_reg[3] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp__14;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1))
    \gcc0.gc0.count[0]_i_1__4
       (.I0(Q[0]),
        .O(plusOp__14[0]));
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[1]_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[2]_i_1__4
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[3]_i_1__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp__14[3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1))
    \gcc0.gc0.count_reg[0]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .D(plusOp__14[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[1]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__14[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[2]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__14[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[3]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__14[3]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6))
    ram_empty_fb_i_i_5__0
       (.I0(\gpr1.dout_i_reg[1] [0]),
        .I1(\gc0.count_reg[3] [0]),
        .I2(\gc0.count_reg[3] [1]),
        .I3(\gpr1.dout_i_reg[1] [2]),
        .I4(\gc0.count_reg[3] [2]),
        .I5(\gpr1.dout_i_reg[1] [3]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *)
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0
   (ram_full_fb_i_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ,
    S,
    v1_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    AR);
  output ram_full_fb_i_reg;
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [7:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  output [2:0]S;
  output [3:0]v1_reg_1;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [8:8]p_11_out;
  wire [8:0]plusOp__12;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1))
    \gcc0.gc0.count[0]_i_1__3
       (.I0(Q[0]),
        .O(plusOp__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *)
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[1]_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[2]_i_1__3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[3]_i_1__3
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__12[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \gcc0.gc0.count[4]_i_1__1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__12[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gcc0.gc0.count[5]_i_1__1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__12[5]));
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[6]_i_1__0
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .O(plusOp__12[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[7]_i_1__0
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .O(plusOp__12[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[8]_i_1__0
       (.I0(p_11_out),
        .I1(Q[6]),
        .I2(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I3(Q[7]),
        .O(plusOp__12[8]));
  LUT6 #(
    .INIT(64'h8000000000000000))
    \gcc0.gc0.count[8]_i_2__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[6]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[7]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[8]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(p_11_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1))
    \gcc0.gc0.count_reg[0]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__12[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[1]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[2]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[3]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[4]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[5]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[6]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[7]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[8]
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__12[8]),
        .Q(p_11_out));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg_0[3]));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__1
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *)
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized1
   (ram_full_fb_i_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ,
    S,
    v1_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \gnstage1.q_dly_reg[1][0] ,
    aclk,
    AR);
  output ram_full_fb_i_reg;
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [7:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  output [2:0]S;
  output [3:0]v1_reg_1;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire [8:8]p_11_out;
  wire [8:0]plusOp__6;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1))
    \gcc0.gc0.count[0]_i_1__0
       (.I0(Q[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *)
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[1]_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[2]_i_1__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[3]_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \gcc0.gc0.count[4]_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gcc0.gc0.count[5]_i_1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__6[5]));
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[6]_i_1
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .O(plusOp__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[7]_i_1
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[8]_i_1
       (.I0(p_11_out),
        .I1(Q[6]),
        .I2(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__6[8]));
  LUT6 #(
    .INIT(64'h8000000000000000))
    \gcc0.gc0.count[8]_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[4]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[5]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[6]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[7]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[8]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(p_11_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1))
    \gcc0.gc0.count_reg[0]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .D(plusOp__6[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[1]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[2]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[3]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[4]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[5]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[6]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[7]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[8]
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0] ),
        .CLR(AR),
        .D(plusOp__6[8]),
        .Q(p_11_out));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__0
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__0
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__0
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2__0
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3__0
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5__0
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2__0
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3__0
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[0].gm1.m1_i_1__5
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[1].gms.ms_i_1__5
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[2].gms.ms_i_1__5
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009))
    \gmux.gm[3].gms.ms_i_1__5
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg_0[3]));
  LUT2 #(
    .INIT(4'h9))
    \gmux.gm[4].gms.ms_i_1__5
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *)
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized2
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    Q,
    S,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    \gc0.count_d1_reg[5] ,
    \gc0.count_reg[5] ,
    ram_full_fb_i_reg,
    aclk,
    AR);
  output [2:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  output [5:0]Q;
  output [2:0]S;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [3:0]\gc0.count_reg[5] ;
  input [0:0]ram_full_fb_i_reg;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [5:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [3:0]\gc0.count_reg[5] ;
  wire [2:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]plusOp__8;
  wire ram_empty_fb_i_i_8_n_0;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1))
    \gcc0.gc0.count[0]_i_1__1
       (.I0(Q[0]),
        .O(plusOp__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *)
  LUT2 #(
    .INIT(4'h6))
    \gcc0.gc0.count[1]_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *)
  LUT3 #(
    .INIT(8'h6A))
    \gcc0.gc0.count[2]_i_1__1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *)
  LUT4 #(
    .INIT(16'h6AAA))
    \gcc0.gc0.count[3]_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *)
  LUT5 #(
    .INIT(32'h6AAAAAAA))
    \gcc0.gc0.count[4]_i_1__0
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__8[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA))
    \gcc0.gc0.count[5]_i_1__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__8[5]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[0]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[1]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[2]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[3]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[4]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_d1_reg[5]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]));
  FDPE #(
    .INIT(1'b1))
    \gcc0.gc0.count_reg[0]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__8[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[1]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__8[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[2]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__8[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[3]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__8[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[4]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__8[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0))
    \gcc0.gc0.count_reg[5]
       (.C(aclk),
        .CE(ram_full_fb_i_reg),
        .CLR(AR),
        .D(plusOp__8[5]),
        .Q(Q[5]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__1
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[5] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__1
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[5] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[5] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_2
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[5] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [2]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_3
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[5] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9))
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[5] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [0]));
  LUT5 #(
    .INIT(32'hFFFF6FF6))
    ram_empty_fb_i_i_7__0
       (.I0(\gc0.count_reg[5] [1]),
        .I1(\gpr1.dout_i_reg[0] [3]),
        .I2(\gc0.count_reg[5] [0]),
        .I3(\gpr1.dout_i_reg[0] [2]),
        .I4(ram_empty_fb_i_i_8_n_0),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6))
    ram_empty_fb_i_i_8
       (.I0(\gpr1.dout_i_reg[0] [5]),
        .I1(\gc0.count_reg[5] [3]),
        .I2(\gpr1.dout_i_reg[0] [4]),
        .I3(\gc0.count_reg[5] [2]),
        .O(ram_empty_fb_i_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *)
module axi_vfifo_ctrl_0_wr_logic
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    rst_full_gen_i,
    D);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output Q_reg;
  output \gfwd_mode.m_valid_i_reg ;
  output [3:0]Q;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input rst_full_gen_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire Q_reg;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss \gwss.gpf.wrpf
       (.AR(AR),
        .D(D),
        .E(E),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_status_flags_ss \gwss.wsts
       (.aclk(aclk),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr wpntr
       (.AR(AR),
        .Q(Q),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *)
module axi_vfifo_ctrl_0_wr_logic_100
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    Q,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    \gc0.count_reg[2] ,
    rst_full_gen_i,
    D);
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input [2:0]\gc0.count_reg[2] ;
  input rst_full_gen_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [2:0]\gc0.count_reg[2] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_101 \gwss.gpf.wrpf
       (.AR(AR),
        .D(D),
        .E(E),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .prog_full_i(prog_full_i),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_status_flags_ss_102 \gwss.wsts
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr_103 wpntr
       (.AR(AR),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *)
module axi_vfifo_ctrl_0_wr_logic_113
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    m_axi_arvalid_i,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[0] ,
    \gc0.count_reg[3] ,
    rst_full_gen_i,
    D);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input m_axi_arvalid_i;
  input [0:0]ram_empty_fb_i_reg_0;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [2:0]\gc0.count_reg[3] ;
  input rst_full_gen_i;
  input [2:0]D;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [2:0]\gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gwss.wsts_n_1 ;
  wire m_axi_arvalid_i;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss_117 \gwss.gpf.wrpf
       (.AR(AR),
        .D({D,\gwss.wsts_n_1 }),
        .E(E),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0_wr_status_flags_ss_118 \gwss.wsts
       (.D(\gwss.wsts_n_1 ),
        .Q(Q[0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr_119 wpntr
       (.AR(AR),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *)
module axi_vfifo_ctrl_0_wr_logic__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    \gc0.count_d1_reg[8]_0 ,
    m_axi_wvalid_i,
    rst_full_gen_i,
    ram_empty_fb_i_reg,
    \gc0.count_reg[7] ,
    wr_pntr_plus1_pad);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [8:0]\gc0.count_d1_reg[8]_0 ;
  input m_axi_wvalid_i;
  input rst_full_gen_i;
  input ram_empty_fb_i_reg;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [3:0]\c0/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wvalid_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_2;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized0 \gwss.gpf.wrpf
       (.AR(AR),
        .E(E),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[6] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gcc0.gc0.count_reg[8] ({wpntr_n_1,wpntr_n_2}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad({Q,wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0 \gwss.wsts
       (.aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (wpntr_n_0),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q(Q),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ({wpntr_n_1,wpntr_n_2}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .ram_full_fb_i_reg(wpntr_n_0),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *)
module axi_vfifo_ctrl_0_wr_logic__parameterized1
   (ram_empty_fb_i_reg,
    prog_full_i,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[8]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    p_2_out,
    \gc0.count_reg[7] ,
    rst_full_gen_i,
    wr_pntr_plus1_pad);
  output ram_empty_fb_i_reg;
  output prog_full_i;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [8:0]\gc0.count_d1_reg[8]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input p_2_out;
  input [7:0]\gc0.count_reg[7] ;
  input rst_full_gen_i;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [3:0]\c0/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_2;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized1 \gwss.gpf.wrpf
       (.AR(AR),
        .E(E),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[6] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gcc0.gc0.count_reg[8] ({wpntr_n_1,wpntr_n_2}),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .prog_full_i(prog_full_i),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad({Q,wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized1 \gwss.wsts
       (.aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (wpntr_n_0),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0_wr_bin_cntr__parameterized1 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q(Q),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ({wpntr_n_1,wpntr_n_2}),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .ram_full_fb_i_reg(wpntr_n_0),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *)
module axi_vfifo_ctrl_0_wr_logic__parameterized2
   (ram_full_fb_i_reg,
    prog_full_i,
    Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    ram_full_fb_i_reg_0,
    \gc0.count_d1_reg[5] ,
    \gc0.count_reg[5] ,
    rst_full_gen_i,
    wr_pntr_plus1_pad);
  output ram_full_fb_i_reg;
  output prog_full_i;
  output [5:0]Q;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]ram_full_fb_i_reg_0;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [3:0]\gc0.count_reg[5] ;
  input rst_full_gen_i;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [3:0]\gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_2;
  wire wpntr_n_9;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_wr_pf_ss__parameterized2 \gwss.gpf.wrpf
       (.AR(AR),
        .E(E),
        .S({wpntr_n_9,wpntr_n_10,wpntr_n_11}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[5] ({wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad({Q[4:0],wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized2 \gwss.wsts
       (.aclk(aclk),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0_wr_bin_cntr__parameterized2 wpntr
       (.AR(AR),
        .Q(Q),
        .S({wpntr_n_9,wpntr_n_10,wpntr_n_11}),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gc0.count_reg[5] (\gc0.count_reg[5] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ({wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *)
module axi_vfifo_ctrl_0_wr_status_flags_ss
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *)
module axi_vfifo_ctrl_0_wr_status_flags_ss_102
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *)
module axi_vfifo_ctrl_0_wr_status_flags_ss_118
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    D,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    m_axi_arvalid_i,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[0] ,
    Q);
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output [0:0]D;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input m_axi_arvalid_i;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire m_axi_arvalid_i;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  LUT5 #(
    .INIT(32'hFD0202FD))
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1
       (.I0(m_axi_arvalid_i),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I2(ram_empty_fb_i_reg),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *)
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0
   (ram_full_fb_i_reg_0,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    aclk,
    rst_full_ff_i,
    m_axi_wvalid_i,
    rst_full_gen_i,
    ram_empty_fb_i_reg);
  output ram_full_fb_i_reg_0;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input aclk;
  input rst_full_ff_i;
  input m_axi_wvalid_i;
  input rst_full_gen_i;
  input ram_empty_fb_i_reg;

  wire aclk;
  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_reg[8] ;
  wire m_axi_wvalid_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_reg_0;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized2 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized3 c1
       (.comp0(comp0),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *)
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized1
   (ram_empty_fb_i_reg,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    aclk,
    rst_full_ff_i,
    \gnstage1.q_dly_reg[1][0] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    p_2_out);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input aclk;
  input rst_full_ff_i;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input p_2_out;

  wire aclk;
  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_reg[8] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized6 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0_fifo_generator_v13_0_1_compare__parameterized7 c1
       (.comp0(comp0),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *)
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized2
   (ram_full_fb_i_reg_0,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_full_fb_i_reg_0;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_full_comb;
  wire ram_full_fb_i_reg_0;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *)
  FDPE #(
    .INIT(1'b1))
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_full_fb_i_reg_0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
a5LVJChknZ2qDp4FunDvjdZ7uD8lgYSeX6iK/L3r1HnAW+Ae5QmoFND/l6Sfc2NNkYWlUslKm7LN
cZcu1eVX+RFQIAMwOafqPG3SUNI4Cs+EucGLFpGYcB7Gvc/3iKdcoUxUvbU3SE3pj6/CCMiASlfX
lV37CXT8Fk9YX/tx/rXqltuJ9q8PSKrcqGtSBQ58N4+mZJORcPDRJxQ10lfCILyFGOKN2Hg3+Xzt
JAOE53VAgOFwsQhg9UWPN3zGaSg4bnV3MTSVI1rM3CBg0ezcnOiAOrGSJ8vIGgUr84t0hB5szyGu
CC2JtsVtLNKd4DDVwL1DCOZnS2fjQXww+a7xSQ==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
o9b3JF7j1LBj4xigDwINKSjGavpRU2Z97O2Y+VELKKLV/ZnKIFvvSNrKYvtx1CVBtniuAYdxKbcv
Ub+QTOTBUDmH0MqPw693hINKJOjnz6bGbLLavmTVIZKLAS9TR2HyekilD3I1etrQcbg8mjV4oJJV
wWsfl15fTQeHY/lEMB3yNcWHNx2HVFLE4pHu5rtGe3MaBrsIXFbn4AfKKrpOpyWBAGeCyW1/ZByi
a9+Iu0b4CyW6GZBQXqG2H6Qnze4g7lHz7dWzL3AVNbWBzHme1OPskB2VclDYQPzfHDyHrb30+wfc
43bke+OTZfnMkgDIZPIB4rMYi+uxqCXxkfy42Q==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11696)
`pragma protect data_block
wQBMSU5YAACQq7sdAAAAAC+8AVNC2RPD5P1ssEYUZtExbx491SyYECBBcTBQefa7xt/Lt4ohRnuo
EsczlCIlQK32D4JW5kFz4X48loc2ub/Y6+9EuO8hUtgStm8fxFrial8vjIiBhlSJBUU3lF/+CBbh
4OwI5nm6RuU9dK8IRFIdXsLdPYdfdecyW0CHMpgK30bnphGpo3kxwBcRrXftQ+yNHajTG1BR2Gt0
/3v1v6Y/EF5GW7MajRHZ/y8N9GKHls35QHflTZj3GiUP6U0e/BoyL23ZvZh5RM8ZpvOrWqclBozy
vSxXC48sdMOURO957LUSid7sZy0JTMIS5rprP1zllzjpE8peGWCMKibTRaJBD6v4jubnAeESmo9L
qS7ngwxpuRB/OZwK0tD7+9Mu4iBaGAlWcGuK3MumdXc4AUmy0jmmjpJIYciaU8/U83TDnbUHL7F+
bpHuBItyTIVDNLnkDjP5DHmjdzHWm/yPPEucTY7DYvkkMznfiSeFLnbLVD1F4RaNIW+SuIYAp1XX
52AUT7IExE1SsfscPki45kEdYpAbwum2H+QBC36kX1GgCR/zufAn4hcok5SYHk8YyJwdh96bzuQf
pa7fshERltL0MPP13Hfx+RWknINqW1qiMLjIN/cAMJsMXLch/QiuihznEpqIvCXqEKO9JeEwPevj
B+HpikCbxEZp0hKmWCtI4sev8Bi6yFywYmVjCaoLVwC2El4MQH0lziFTBAGFVmml6zg57Eas/g+N
o/YPJ2hxxZle3QbA1KyWKER3R+xbffXc/27NS39zA3ZOIkRlukfjsSwnfdQMv5x/nDj3GRZ/+tlc
Xu2WtWe9E7joJjXfWGHBjqHdheOOWs7sjGb058IpN7TpxO9bEcs8tw+tivJcbdCKEIBmTkzkc2U0
PVP2lwSNMPy15oFCbBY/Q5Q1DKwas252UzGqxc8pzOBTMgjYjnGBJY7Co4cQl3vU9qco6auHNbIx
Dl99OtiINOvVHU63yZZZR5T99a+mDtFJBM4dgbqka6S5iDuflC62xOaKsY9RwYrkW0slayLt/sa1
Wk5tFp7qNr5nZ0zOH0NwcIT1DRxKmqqV61E+E5qsZlULqRKKKWbO5hbONdUsbY1778UIwpVdKu3C
C1kz0URboSIaFNNvdhwlYbWKZTa5IAYnjTTJjbA0Dx/emn36lG4SNA8M1jkD2c9NiESqu1EqKik5
uECwQviaYt0OUauXA31EK1J5ws670GzV4YBSL7FjQ39BZ88GTTSo3ZYKfr0B9UMQB2OBKj4vMlha
XP7dz2LX1KjTwsXHEll8kMpCFSbQoUDabTSgXGFBxqNBprR5SahIc2dOJpayvTau8iQPCZb8VfDc
vLa8yScRmNRKBCYkh1/RjJy3MFX7pAR++gayphkpcRWB0BS5tkyQlgmalRvzrpDXQ3Ymm93dVQ7O
N+4PfMNDt4UgD4Jh+ZkX6azn/6kKd5OP7CozuUdxDdkd1CIhZmo0m40Ejv0I8eEgS3c+qTUv6B4Q
fNuNce1g4KhGe1E7/JkijjepNq6uyxzhpSzLgSdtvTZrIjD42ipd/rrkjxi5oA1sNbvAtkSVa/OT
t11ueBOfeNVbVLh6izUHuiRTzbLClIsIX6d6+F5Rr2ccjLjlm8s/hQSM4X7WxFD03zzNSbLW5ib3
j4K/vDh+Xl47T/y97th6QKrgEiTaWfqEA9OYytKfamtNxD8pZCt3BpcpmALNussdPQprULMskNgL
y4mUbQX1YlVne1Lu1VLc/cTTP3DG23oOrcxkFF5LB8ZhHgDcGdIP6CCw0N+HVGL+HYrqoepqxh32
5i3yGd0lnypMmObsUNcqGYfky3TJctrBVxM/sPSNxUB9Jf3PDzvRsyXkK577yuNn8LfUxq3Wz3OS
ieZmFeuUZXYAcQZDPG/aT91Ax/ivTv+qKog2Hco4qb9b2MPV2ssrkfDlD/qttt1gIDAqEjyGjbbW
Oz4fvmouIXRP95O55J03WvW9lLtH8cHao4mMDE5QvF+Gh7nkGp5vhc/5vPIOyDPJG92vWVeXQaEl
Wsj4n70LaMJUBF5inzJDMEY4zJhY8a9kiHVir5d39oMiXQykXPs61a5gmLP2Kxj43mN8ZjU75W/i
Jwfc7qN5PTiyrqrq/f8sOqFMS5D1XOjhBeKlw1nKDJc6N+2F8DxxktlTfIr/LZITdU4XPn9+gc/P
wMgHb/EjE8X1V9HzILXQjI4OViKjjjt9WGnZrAKjV4HC/kBpwbcoWVQ1B4LDcR+IVcfprthQtMCr
Em12WJkfperzjbFs6tBNbEqD/rmdsnd7iILotQuU4JA1QXUIFqepwW9BoSowIUhRGJUJ/ACT10ob
GK7ZbUAh0gBhF8ysqBStFM+mmawDTdeC4JLMTmeGrWdRW/EqgVMQ0758nX9LCYXiahIv2ZbaYdCC
OdFzkwpLqDSmD0lwqlsvDEaWRJOn1+kr5at9gJua+XgjIYBshDRshK5VDk/+y2o9CsiwgXD9pmNV
khgijmYYB1TWT39Uas85t4Kmyv43bgLPDJmMIBue6o9icmcVfbmBrVQthtsKh+zeSu/uigcEMVJZ
kxIX4t5K2Ca+nl8NjmvH5m7qs+Uq+0lCUPUnldRRA25KnYFVsgFa1uLX0rjsPioNJIDMcWAPbmbq
WSUOXG+MTO4JpI+pBLppMcbZvqLFytxpVO1O5d7gDQ035KavXbH7S4ESCTg24w2+lRUwK5dy5tUK
tyuLVSL5rH48wCUPcaSLAg0OY57sXCoPuocb7dNf3QFCRNW6X2xllxt3OaLNtcIt72KfPeCc9KPR
Xk9sqO2dqUN38fA7Pcay8SBEyOcp+xLsM9mz34J7Zp5XObaKBES5y/V/YO1Hi0aNWHQAiHe1/ufa
BFyiHLKsV2w9sRIsA6MrSOOozauzcAxHsiG8o+aKs+xxzh/HUcTGhNlRwQ7NjLegRaZ9YhVWfEuu
qW5V3aFT3Pr7vkbvSNnFz8ayVJulloP27UKrfDZg/erQK+2SOO5bQz5pJqSEBso2MwnHicsy0Nl3
Bsu5Tb5j8nGzN4mz0JPiJ0zhSHn2Q/KWW+hySWHkqEKjFHpvYCInFpET/jsFaRQlieZ2mUMCQAoq
dFgoCQo2S5Ve/ZTmT6St83yPUef9YZdTTD7bp6w2FAPAqSmFJGo5uYPypytLOVdhyALgi7Y/8Ftk
w4oR/qRcHWUnnywHhkGLt+GTrKg2+YOat7KA/BZN9NPo7Rb43CnMsJxJ5B5JdBMIEdsOsQutsZ8X
wsRsFrdBVbuxM8JRTJvMbl+cayXvDup8s6H51QCmxi59LcryNVCsyDF3y2IrNPZnDUgXjDIclziY
m4zjz0TRDCFEZUZQ0RHHiWe314SUIxy4PKGj6criav0keryepPONMviQ7qLNeNiecq9aAhTKoHYF
nS3zZ2Hz+A7BnTYERivWHtHNOA0xBmXakfNMibvW9sx33b+vyh0x3F8KY9YS7Y6yN7KC8KUzNVDL
TF7iXUOUb0rTrGEzfR4Wgb9x/5evGjHNb0idXJnrJYtnMGEc0rxXupKATc4Eo823kKYHJug5+GVC
umZ9FPpSKzG+Sr/BDMq7vW1cC483hQVPNTs/pqhvYmGjGvBm6UvFHo339+doVgZPH4l0t38+RAEl
51OZRXSJI7rX8RAS8HXrhWr9X2JGCaGzxRNOnk7fNHcMmH8IAsH3tuMAIkp02Yyl0pBgEaGyJaGQ
kAHnIJ5ofmpgiw/Y1Pzw+5g19cKMhEQTnkn+yn0fO4fcWeqtRDNhYos3zJ6B1xJbampFQs5s17n8
CzUfGldAtHF3W6O5iF4qxtd42wGhTPeVbt2kUQxpFf63uxItdPQ5KEcGEYL+U/a+B/8hmm/KymFp
sW23w0UWpYjvNPpGf0Zbm+Czj4T94Em1u6jNI2NKW9Z9AX9DMPeBFmrtTgnbeQAcZvzvSv3pVNpM
xVehujlIxqipBphDTmCToV4Ufngw0gBszoUDxUCw5G7ABYQtG3ANh9EK3qv2NCQo6+eQpsjeYHv3
sCHGFrDZXNUty1yiAMvPiPcsmuVRB6Vu/gRPNDNXTmp8LafSbKw8lkorIrqYHjmko8zvhsHRzs5w
vWbF/HegPVDJeVwwqGTNfWh+vENIteYMETbJXZpfB3zO70QPyqz9PUt/2jJ2BVTcu9k4g0dLvrfm
nx7QPBPmzTbXENsXwnZGvPBIRa4087TLqE/XShUt8iRtBGLbucp3ZwiUEg0YclkcwO8KKwZh5T8K
IlClLHCcgGEZVUvf3C7in6r9XkiQaxwAKGy9szIt2Y0ousLitHz3OvF/Yeb2rWKNBOjLlRQRKB63
+M5lZhcRkOhte87gWzMAKxy5SgqOrUbARa2yRf3zjvgSZ+Tmk7H/31/k4W+HflPfmkuC9r/n5PJZ
lNLDcjxspxupIf0TowDgYRHH+dUH6ditFm+fyErEWW6hy1bjFvUF5mP3MlrNhNEeXWNLaqihVIRa
G4M/P1ndNilaH67P3dEX0l9smEaS82KlSFaqsxPd8Di4LLqPb8kSjnyaNFLarRffNMwDG2k6BNbS
7soblc/g0MW5AxJRK6hJTW8l1w4eJgi4umcT9vyYMDtykiVXyez4s8tjgjbftayNMOODmUc+VXYf
8m6VLPuSMrYWxR4IxKxwZSPE6DypLd8UF7c/to/Q+VsYBwvrISp6+LyFSbJO9fcMkMozX33Rg4pa
gWGZ2nkFbOjE4aSq6pQIb0GObyI4OKa3PL4cTOjgfczhQkxEoa9vUbi7wM16zLX3gSSUwX+Do4Bg
NRI42x3f1RkYkn/nemhzLnxZe0zxT+y8TS0IT97KXaOvd7HGErjCgtKFggZM/Eovxu7/QzEx6gOL
glapnk5nFvEfGjHokapvC8xmK/5ru9ufnwZv8M6xtMvUjB2x/TcPNNv3n58x1o1LTeFC7shQ+szV
9kKfrpyrZ/fhooZAbz3sbEcBvuux6QpFNHSzXoSvaKGpMyJxo5AvRUpBIMSml4s2FnmRxFwl/gXy
m7sR3XKZNvy8N3NEekrMhT/SQXIIpQaxMpUJvjbqAVRTfLz03rSIgaDeSnH+J88ghUEyTtLbonEa
RukeaSx0ydc26oCn+iA03X9OyqbG/omGHUNA6W/7jraCzIAmXRLoABqhYc6TpqbwTUBwAGJr79bD
O7Ct2eSvDTVghc9RlJFs2mDByIFWR3DcenSDC01Z8nCRLjmd4D93htHUO4w2NtCqc9nIC13ocwN4
n6KHcaYqx+ise9PLVRTbF9vriXgCqMEm7wXLPpIjD/k5PFzC4ds366qjBgevxXdzrN0tOsaeGTw/
uYRcfF8RXJAlnDL4jDTu84n8lSfAEr1MDk5eLPy3Z91a2Xpy6dWOc8ZqvpfL5TmKqYaPsRULV8by
ZNTeh+pFqLfSzOMbcC9yBeh+P8inN1BmGJHcpNfX+MdzOIn+wx9siURWXKBOGrMNUpGZvuuG4B/8
tQD9rrVI95hSNakhYAoXVPeQ2fpXFKkMBaY/Kg7jQCf4t8VnGbog/nPz9ux2PH+zAJd83Ibsj2y1
82RSrRoAedQj01b4r8yHuqzFtXuclJT88XXJdQfVjPJ1DlCXg30oquJjQosu1bREoqvRRqfetp0d
VcUgPFARvOQYKx8G5+OATEsQ9zEX/WWYlzVV11I3tavFPNedV6Qz8Ru09i6pA57zf7FkdqPYLoFd
q/7U3atVZPIPter8aLUiYZtkKTGpcXI0wtBr1lpRDGQ3oQe2uGnNp938wq1psg8a2fSUeGsGYBPC
tyrNkTSj8ko2uQq/FOhtTZJsET0bY9wNIMCPIXs9CTUN2W80u+IFA4eto7WLWmfxqeXEjlJxyyyo
2WZ3zp7ZBAJQqYUwy6GrsEl7VRuxQXhrcgJ8JLrmgwr+y/82oMhCSvOinqaUbZkW+AguYCi+aYvR
RJhqrgzTJtMkGdc57Nt05+K3a2dZd0d8KGhHRLivfq+IZ2hPr1oI2wFxw4zj2G2cerM2YJyaSBmY
YwYySjTBqfzTCcyTaGjG8zlcSCaMVXB5tgQyOCRzCdhvN8LxXryMIq929dNNuUeD/esdtgSE5DQo
L5RA5pLFnZD51B7gs8cEdlclQSW5Gttjwn3cQAMdrDtBfGy6IsC2CXB0HQM5k1fpZEpSaNurdQlR
qtbCFJ1gQlqT+3ybSSif0adhsIfkFX5ZFhMjpsDeenxgjf7OwGUiyOzogPaHboeRCifejKwfQIAT
e9JcUbqt239y1kcKJt4h/Su3yGuZNYxOT/4TnoAu51xSfS6FfibJqCpBoUMMfzQ4p5V24eqo72AB
CWQbhyO4UM+NbllfwQs5EOymFxdgUQOxm6NneS6KurQCIOMe5Q8kjJiqa9fEfuMZuxy078/iMcWi
Nki+csoM+qQRNY5bGqU6lJFu6eOL9h3Yf8wWggLRvXhRQgfOX+XCCnGCBNnsDnQPolJOjP2UH4zy
c0uxT0hbvyxgJeYpFH+We3JuUp0G697HB11I2peZS4uIjvvi3a6gEIsgcpjrc8pmyheeQxZr0Qlt
c2u1yoGAfK8l4zy3t7CEOtHzhBhAtGbjcgPCekhfn8MXYlJGNpP7ovOW0nH4tsPFdbz9uFzOQEb/
Z83LVZc7xaEN36kzJPH/xE0/oGR+rioJuzOsFNvb4FcjNrUy9to/pLWA44RE8/M0eS572iVsv3s5
8d56seOAIKSIjg0qIywEMMaLR2LaldzpSzw4IeTSuOC/XAI6GQC3jyB2vTwOgu+MAIukhhq7mTDA
8xFRqk3iB3j+0BgzNV5q5DsGzIiJbifGlRFPjkcGy660nycjZU/aa9H8rA0A8/4+bhsF7dsROzmq
YW66Dl23WiHuDzyt05p9wqBSLNQ9vicVOcO5dffhvJKND14hrwhtjZehgy9Qp2tcKol6e5ERRlFa
Xf41St6L1qyrmdEQWoa673EJBJhV3p+UavWyMCgjHiCcHTv03PMqgfl7JYc7zt6mRc1cxmEhLOyq
QxLvDPAUsEhWjsL8iukRRweju2NxFdr7UkfHMTBYPeIvx22fJ7mRuxS/W8uU+pQIzFbVyZQIb98T
zSbdhO2u2tP2FScm46lLr//694Lkss20295+pcWWHb9NgUleypu0J/fiPSjkklwXDlKs9boAjptp
jkOv6LBpbKM4SMV92stu5Yh9VkLgiot6djaYA7KKQbRJY+EalhcpR7JH6Y+rLE5Ly8QC6OE6pWhy
AzO6Fo0YUOnz+HWaog+jzDneanteMqi/HX6gD/uSotUsg0ozR+8047ZuGNqANP7qQ229q23k0EyV
ZzUDg7qNd8fOTPEOyvzXyGk1LQiPc53H9tIKgBwObqUVQ9rcw7bs8S9B7YFcmrg8QlKjofYNXF1H
trhNNOdSjquosQRJz5lX2CkuaLl4K8sajVNuYlkaM7TJfeFqApd9cWfZ0UuOmGVEIzQwON48sXiz
EwrUaA5uPH/dUChWd4o0MtXBkWJNowJLOCDNbtebyx+vqNgT2DTx1yOFmctOMf43c0n4BnFjLsa+
N8xzd+Qwauk9Sv0XqXyb8IzgJFMZqkvqX6pG2dkhGFZwaJgR4xRm3I7/KTErRVG0EJkC+UY5Pwzv
isc60fDfSNvzg4TsvDd9V70EuNKx8s2XYiLauQZXpGvFuS2sdrLMT7GjwdahVtUJJ4zx2nWoDg2B
98/9W7wY9i4eNsjHGvvsz5dvkqPycspAcxf7OS9NPboPVj2IMG347x/adTkUoDW/QSrW7OwxMrXq
f6ssOjLVp6X3DzfPymbxyGThbXPAsxSAyhpgMJBNl3gKY1wHa5xn1qllrTYGFolfzyKVOyP6vHQe
3pV9R9BVDVINmYTL/NJS+jNHdWYfzhAwgyUy3EgBdKqycNzPVXUl5hAelzf4ooffOVXAmwtvtCn1
SD6vpLVHIJtEKtzy/aMLJhZXmfBBL1eas5D1ark16YIks2EvwjDeOc7h43eSJZGwrGgukn5WJgyy
CO95WXKTIIdv3IpS5a01li7AjRhS2HQ5E4Ku89XSL6TOs7RH/e7Le+jayR/0Inm+D0xGJWNsZKPH
+jw6JUrS8s/UYPjuSFhbIf65v+hWhc6vX4nTdBy+bQ6z2IM8g2s8P8uNqJXHI894KCYKdCfIHBjY
lLNHlYUY30//RIDWCazFGBg9y4ZgPa2plVJORE9q9udOOA3qCCVRPSCXO6bOKir02a/aExtOtwSb
7Jv3XWc4zBcdxHt2Fi0T5FZPBeMJFa0VoIbaBcaun7ISxhDZk0PhquIg0pzzXIGNKUvA7RqDCaok
TBDGMetOj1rJEP0o4L+hFWYrUurBBOt+4ZiHRDGpW/O8XCRKU7hc5bwkyiHw/BYjevUkK7LoLE2o
Xa1/FJ5gybWn0qXNKyJf5rH30+bPtmPsPJMZ/ijcv3vdL9/1z6A+jYEFeK+WUTOnbpQfH4P/zaJG
g4jW79OycOEs9hAHXEEcZZKMaL7Z2XoYG/Y3aw2AR8JxSA0HE3VRxBhY1p1PDdoMYmmS0O/Wdqca
llA9AKE4X37NpXwiVizp4SUXlbHuZ4Hm+wTkMMxyJxW0OJaoyRecWnisb+bNM7xleGO+JNADJLVO
riaxowT6e2FMYGlOUtRgVP7bRIMV8gmwIShqETVWQvCHmwE9tysJa8rs6nn677zY2VMzGvmGkUji
/8r20xRDA/TCUS+NGi2O1J0pkiSgVYQZr/w6fKlF/hpvAv5ImxZUvLzNqG81CXzJU7ouLKSEkBgt
yYh6mk2r1byOpNn3fLRDYQo65WADGH5oy0K8gkG0ZtLHpwg8u/h1MXi/tgBvLxNzBarrF4z6dk7R
EMR5CsOzy+iZIct9rLHPy8vZxChRnw2Pan1ngykF5mO3CGMvZnk1EQdcur+dFH3xN4MESvK40ju2
/C6czv246UZgzbWy8MJOGgvvxMexIc2YzWT0tTYNUin6jYvJ9a60lSs9fKp/tVBNqtb7etyy9wL9
EFq5NxwAV+qrc4XWzai5+rkjGtCMA9pN+gcvZa6Bk0CXPzADVm8QvVLLzYDX63wMaNk6soJs65xP
WXDf22cVDVBeLAQmhJofxX8MEeSkN+Y0KIlhnEhnK74KdIHBHHmzIOaj57hqm+4T+LxKwhiu857n
uflKVY+2XXRhtiSUQzfob9JxNNtyeaqc/ZYSS2g3r2qZvheBpnuLigSMhjkKVvp0Gh3tYydb9jic
RVMArMTm3dx/zx7uSBIgi45yEtWo6ZTGex1IrArlMKY8lVMeanSG/fQHLDSLxn1ChcW/ExZMYpds
Al4ySA1XWsk80JiAYt00egpBRMsdJlEkwbE93mxp5g6AZspr/pmGcRZcSL8cUBdxcOGaUBQWR7re
Qss7otFHgjqIBmW+L8SokOTnWHNnljdNzLOo0GufUg8wBlQch8a8DlXp9V+3QyEHmuYpBsb2yvIK
g4iwPoMI7tYzob+lsiJ4denYnjVcZvZLDyxIrSMRW+pCNTH+Z41fKluoViHZy4SHj9660rqMOM2j
GfxKMeOKgCxk9dtUO1bbz4hI4MV8ySu1mPgf8+EbbbI3oOkjXSfrI8i6tXk115ZlVO0B80cfAJmt
0Q/VzIARAMGzJ+rQLXbzq4SutowiRAyBGUcuE6wttVRFreJ3bkw871+g6tItuAqOytZMdTzFmqz4
sPGo8PVp9TLxnwmxvcSDNhOLy39az8JxBHHkyAMREY66ZstI72U11PkdXkdnlXaVdX0tLks2TD1T
8/gOCab7JdrVwcRgN/1hWk2d8gaJJGG/8pDziE5kD24sT0pePAj0sl7osV0IKlzANwrgrArIr2XO
oWZa1K+LFIddIixIyqDr+JHJtClbBsClV/UlCkMNj55DzFIi5MXyVB24no9qBlB3omRz3YbQQFl2
wMUN4iT/CWiUA2m07zvxn+Sazn+5R2VQIcKTgXye3R80dV8t9bVtoBhMcFfk9Um2epeo95ryMkBg
MpjFIRW+EfaWHmU5YhRj9uq7bSWmZvwD7bhHB2pVl0PcONxeQbeUKDXnJTRSfK6lZ3ceatCFliGK
KxkH44nD/KLuZRF/p1vpySwpnd9HYYssTyrTrxFii3LgVxVXZ52ndsOTCvYanu5xMABne0uLfa+U
0947kzl24JjasSP23w2bYGmNYSthWAoW+t0ZLmm28SLLVMSJ71gFhXure+91eFq7WQ1C41LNkcIx
dPKgrWaDpdvI8VJzHwum2nQLG5ZiZ/inPIDHy5u0jvL50HMTx9UUMlvrpJckByw4hoNdRNoLfPkk
SXJSx2GGMm5fmqkyCooZWSBw3BVmuRtIvD47BvYjG3TC+G5GtvhK9jYbL7mpWwfPuo5vsALKFNmk
9nKrO4iY+b8ioRoPIMCQksLSTt/WRsQL0CGey5rGvUhADJGDfU983rw33tlF6K6au0S4JY/D6LD4
cfY5axAqQxl7anAzFRnyFE7+z+R+Qogri/mu6mP5PZNsVIvUcDPubcRMuYXKel0AFgHhYusYBx1K
CkvuLWG+pvqvP13p0vkodAUST39HafWU5pjlimW1ymYNhdnZqRAXsIOYwp73DJ6miKgjgMwp7oQa
xPQFOSXoMLZUeJIZFru75HSCiJ6kPHxj0P7rqfhHB1K9GODCKpZusv4fzljvNs2i5PwAGZJvhIKv
nZwbREtWD8y5mHG6nhpcQ3y3oarqevQz7OBtbBNX8EpHMp7bdp55/LXdUyVrzYGrUt1uGil4qVOu
OUW06aBIVcOZj/WgmBZLHdTUhBi88kqF+kSAk+tpBvgkR9udBn7+AFp1IQMOVkqrTApPYupalpGx
ho+FF7nRLDZ5x/v7mSASxr6MBrug6d3JbTvGPiQMkdtAL6vt9TsDpZzsgivG32xck/j/bOwsINdU
T6hr1zb8urgXCQvHOX6FUKEGB2R2YAI0MVS8LIaYuXA235sPiiSJSVslJpAwJV978K7QmH5vnJAe
PGLMgFGiUuZ6czacWXnVA4qFgvjjl2mQLS2rMYfuAC3j+ofcDDjZqAUJEXcJEqZeOS8LnbBxiy03
h94+UfrjFZjvLnbk4L9+d/Zs/drevxzXQh39xR6Mio14e3PGs2Etq5j8Ut93LBjcnd+y603Y1mWI
lrShaar4jREvwnE7Do2QBZd2IY/CO8qGTBG1oN7AlwC7DNcihcWPId4GU/tRUz1c95BpxS8H3lqL
RvUdcWt0MlQ4FCgn8n0O4sTnxUPdApIKPAJOvOcI34MTgiA9IPFOvClxXrSczoYvv5p4w+JD/wp0
7Opnj0IOtFh8AvdfePapzoGtlegenlqfjdX4eIydlQN976kN9MLBRRpz3iaKzHzKXrFiqh6MQkZz
c7Xd2omNJB9aALPFIZPsch2zy52H5Ta11icOQ2t7ZYm99eiEENhqbZMlvQT5GC48QnUCAb+BGpUQ
pZqYJwcwGLz44WnfDGwZTxkPSsjCKzc91Xj8VzmoHFOsWvM+JTiGe/AaEWGgjJHJdUMUd/YjH2Pw
tiA+co/K1k1h8Awb1vgaIoJwDvKBNmYNPkEN/LXgkxElgjHaPLe8gwK67ActJAPeaWhIV9330rtF
Bilz+v901dV2gz3DGthUq+tQt50UO8bwwsQ1bCPJaCKMKEPJqdIN3vB6Jwt4ioy0KKtOErQcm8ZN
SD8m7/XxmvE/IKKE2Ga0yjHb22/GXOqlv397g1p08L1ttPe6/UBOVx2sSlpmVDdM38EJHUxYJM31
mE8PdG7+SEp+bXsvs6FaE87LTrvvOc/g2rsgJJKr6EktLk4oNLDd8ggie3KdGk4xM1QoIz30g7Pr
5r34vkG2hKpmbgmYMkfkbrS7W/oTGEV3gsT5W8yswuylOKus9D05CSd4RbVI2SDqqBzRxthEUnZS
MBYadV8XHMw1whxq5WsGfIh19ULI2oKj28sTNxw8/CciAxSBHBWqpMpjlOQ1HVijibE3j81GrPU1
bb+5TLzfi06Wwu8hb4qDakihnjMp1gk6tBrttmxoAkCkXTzpmTklGN+qijyY1v6PWA5gWb1ile8d
2WS8RggTJUgwCeL0jyws6AVyQqEVvQfdvyR7lUQALZWo4lCqVBKBuuZfDAK99iSC6NIdhVcjcmgQ
ib3Cj+Ye9z/lO8jDjPOOh++HQt4wlCWsqvUodMsElCcXmS7S/cAlGrKxJjPbw0yD/V11cHx224iy
xPL5AKyLc23IfwQHGt0VBq4aiuKCK1Dj3xM2vCNkS+z7dveV1ODQwZSX+YkECa23SvX6wOmCJ5k8
SRnfrVTAKv8xN0a4uKSIbVCUh6VY3aWSFTh70Hra6du7NrM3mpP9myG3oSBlQW9S0jAnC3Fgddm0
vtw565UzoQVlHHiKTenVXzQIHGKUUwqxD/7D2Yfo6rv0D8r5HAyx6GKF2DRmJU+DpNPu1pMYo3ut
UJV9Y4O+13CHG+DRpGlSbqjoQNR1mIj41q4unwOKXY54WdxPJ9yeBCgZBhOEZZnC94ccLNpatJ5o
1J9J71L4SmbU8+XcCacMISY6lzD+XRKuMSgkE3XI056iFa6m6xmo+lHlaargIEIleKupO8XztSqQ
SNx5p0q9XP447q75RrLlufe5tV6cZqQRuqRdeGBvi+YAuKEw3TPSvKXXmFOQgt8VMloBv115bm3c
+zP5SgpIdpH6Hi5xqeFrOFRduILKtWG0YgHgzQyTiF2WeP+ao5CVHcvApjxvhBTAQE488aI6meXV
b7YakByfzQAAPc0fPFPB7HTMNodGm3/mEf4+aCC9Yc8EiqKxMKraF3Z4gJxGshKLYu49GmzO90g7
D4Wnu2UbsJkAoHSQlkNLm7U8zl0OlYBOPgYuNQIeRd+ravikMpszU032yPEgYvIPFgxqHqYJ2TsG
+8ZFYYhscL3Ucr+njPZ0rcCvcWwlkE19pOMqkc8f8dyI82hY8WTYHhwdup1kn4uVstcU07N6UuLk
o83oOh+cWc6g/RUroOYn1AI7B/6PaepVPG72rMnLlsLk5j0MtBAC+8VXtrvl/2buWx9w1/2bFDRz
UYz3uQEolJvIPFMCATSAxLc/Z7HXUTagY34YQlCLsDDaTKbdtiIWcyK6wGRADtSbkQ+GaEOKLNmk
7z4JPz/ARA4/b6jQN8urazLIkLsom/PsYiwO0DtILjt57sYnTU5b9QwnyNLsVLXEXT7MPNhiY9Cr
NP7sJStj45T2F8ixc14jPVboBPS3v7YLFwiAy8lzvdl/7BA5O6s0NAYf4nGmdUVkN113C8i6Pttr
2ScUCuPY35iveC9O3+/shbiCiZgo8gEIWyycyTSvsxwewwIFxbeU1lvn5w1Uy5B5Je4SJRt1uzNz
xZn25v347PeSuW1hY4IBoOc4TffbiaE2K+W5zqHZZl1R8br4HrPTtAnt543jeEgnIebAXX/PF5uG
TmsYP49CXGaqhUV2Uc/vMyQUaMGjkDEYGp0wRX+E9MJhoKmHla965UDIsixc+ZG3NEJ/xjZGjvKS
SBp2kpKwd3hrYsH8EEwV2Zgf/xYBwQgQ3ByN0ShaGfXw8sGI4d0gAFU8LpwofdRQ/TSGN40nP7Or
JmuEuxr+hEhzOV5tqbtTek9DOxL1PFe1InyEFDP2iVUrHQHnYBamWp4OpqUQpoSZmJoWhT00w8vk
zlSiXIJ++3bEDyGSotDLGihmRiBEtxYDyjk62lLT7Xfr1CZzZ74xtr1Y5lsVqs1IsZvYGd3Vo2O/
brsyZkPQbSF/fNpH0g+5tEHwiafdIGPeGE83CGqPGXqJTFX5d+hf2mL2gzldXbaCwlhhP89VfKAo
fBZgOGNhQgjThzQb78PmE90Ri5U7ietXUJRcfMxYqjIHsuTfbqVmqt1pSkrHBrVM0bMoiMoPTA/X
1UkXS3++35ypr919xME8UyoD2buwV9ap8BHodDozKgKfkpG67CQ46Z8TrDn5xytpOaSP5w5I2QLA
AyVJl9cZz4X6joMHhg+BLPmcU6hhC3LPPxphxihtVTcBNmzvoUATkP/W7gjW7dsY52jk74LtwrFS
GnWfhFpFbvGuY9Aepi03BAx/q59joBZJ8ZLhuQ/xbQhMXjF24nu+XMBbUKjSMAO8rWFDfWxczmBW
fiC+XhaDRfU8AQgku7nYiWqxiqBKAOpx6iW+TYzJ+Ptz7GzKuwrCt221+/5iNt9AZGzOXnWOTjtv
TKfvSIWOML3r3QUMOHs0bbsxZeuxDZ9vTVnUyyXqT21FKGWdvxKuzRFOEQuitBLhUsOn0VZ7Ae+A
vW90aE+mHq1OIqQL3svXdvZeHEilNIeWeg5U1Ln05xG5yFe2h2vi8YS1xp+kp5Pe2AnTooBdtVv1
yCb2QFZy//PB7WIzOrWz07lrrjZfsiohYL8qBkkj9drDet6HtH2+DMR87X8gBgOgJGTaTT32BK8B
T7VJPxikXbpD5keKBY4AvfNFpyFWvRsvdzMU/mY2vLOTpVzlEqO407UeCrE+p2QehFQLmLDMdHoC
Z45Z1rHjNtSqAzN2P+BWn96ZjI5JsJ0yWzCwYR9pbH1CgJnAz4IS1Uy8lEcaeX0RBKFGB38GIZHY
9TwKAD/ylhM5D41BFU79q6dVZ86JBY9Fdl4wlyGfdepOJIW0hORRwjZZgWcgQ/AdJw6h9BrFtqWs
yTH1a+u10qnL8/uz4UJM4dceD7niA5QfSkAR1IW7w3ha+i7+e8JPyw7j7qs2vT00Xpkysjx+I9sG
iFiBRs/wZSfUQAY0R6x/Lh+zx3+lGfJJuaEznocgAkKB9rWXfjeXPhvRxOStyELau+tORVcVsooe
JheD8517221TlCImsuG60plGK5LlJHK943FsuTfzYc9IcPzVa04D1IdtSWvUkOm3xJB4kE+N+uA4
h/rqLyqhhLXxJnNkaqnpyeehz2+xFa57ibq+Sb0VVR+y3EhHijI4VXhLHc1v8lRlPVd7SDZXSgy3
gV113XUEQnunGWTje6Wbsyd9kRFk1s0bc90dqz+5EROAqFtXbypbETXgWG3btcuxfVaLCIdQQhHu
wSG/TbV/yTJ89LCHTC0Gznp0vkm0fWiyw9qyZHvadQ9F71dnQRwJxnVY0C6bmrWoaloUAjZT9tPJ
A57IgR6DrIadI2vFifYHidbcH03nhCfuksW+P2mPDgGED9jWhoAZrecFiR4fxFMkSEmKC6JW4Q95
IeshS8tZBWIrAPw8Egh+0s6E1VBLx6vU9UhCxFBFD6dtZulBgjY/izexGhd0uUrYVKTp8xKjvj6O
IPd9zXXj484S6W0TSyVp5bhi/cjla0CJiJcvcqDZN7b2lCvw/NuSeo2zwAeQzGfKHvaVJJALuv+h
2G0gqw/sVsH360LflqAeZkEexNhIiuxNVW/cEaELzi9Rznc3A6WFbp6F8VWHLM14LMFl8oW+QWxl
k46KNkSfWQB/wtIeILd1inJLCNzX4HlxV9fuNA/mMb7W/HAGdFZlmhRfN02KShUozH0dPJ18/YsE
ds40oahGOgJAeStrnGdzbnGi1skRiXHuIZf/XXK4ETwpiQxcy+sbrB4nP3KEX3+hH4JAQ4SCyzAz
VIfryXd8OhHt6apBvkZLMj06bW7BNhQk4FyIx8ELrq9vhNQrZxHDndc3FeD+kT8U+KYAFQdj8hob
A+rcNeQOGTWewz8=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
a5LVJChknZ2qDp4FunDvjdZ7uD8lgYSeX6iK/L3r1HnAW+Ae5QmoFND/l6Sfc2NNkYWlUslKm7LN
cZcu1eVX+RFQIAMwOafqPG3SUNI4Cs+EucGLFpGYcB7Gvc/3iKdcoUxUvbU3SE3pj6/CCMiASlfX
lV37CXT8Fk9YX/tx/rXqltuJ9q8PSKrcqGtSBQ58N4+mZJORcPDRJxQ10lfCILyFGOKN2Hg3+Xzt
JAOE53VAgOFwsQhg9UWPN3zGaSg4bnV3MTSVI1rM3CBg0ezcnOiAOrGSJ8vIGgUr84t0hB5szyGu
CC2JtsVtLNKd4DDVwL1DCOZnS2fjQXww+a7xSQ==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
o9b3JF7j1LBj4xigDwINKSjGavpRU2Z97O2Y+VELKKLV/ZnKIFvvSNrKYvtx1CVBtniuAYdxKbcv
Ub+QTOTBUDmH0MqPw693hINKJOjnz6bGbLLavmTVIZKLAS9TR2HyekilD3I1etrQcbg8mjV4oJJV
wWsfl15fTQeHY/lEMB3yNcWHNx2HVFLE4pHu5rtGe3MaBrsIXFbn4AfKKrpOpyWBAGeCyW1/ZByi
a9+Iu0b4CyW6GZBQXqG2H6Qnze4g7lHz7dWzL3AVNbWBzHme1OPskB2VclDYQPzfHDyHrb30+wfc
43bke+OTZfnMkgDIZPIB4rMYi+uxqCXxkfy42Q==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 173520)
`pragma protect data_block
wQBMSU5YAABgA+AmAAAAABXOo4xH/t7Po7M0TZ2p8KU+l3O7duIsaZfrjk7/sM5G4DMq1o7AHGlS
mzDnKmvyW7pzFoVe1fFZ6JLraaavdB8s67pm3e22z4RY3UqmeFiHSK9j6eviY33/2dMcx/p5xNEQ
O+aSsz0hBN9YuhIV69XGjXInHr32LouLTDEio9csnFxr9WhfAIJIW0Bo4/e+TundcBFk341QfHdm
XRyh9yj++p+Tat9F8MbtZcw6NVqRFiID8vngQTPVWbbpvG4c/doPJ91iD6FaXoQZiagYzexrUO5z
yhnJIbZnfLTG1bkhVjI+0KbTQSHXBVnPtJ87An7a4+J6FWpXeMIwlgaqZ4HhPKxP0jdxyCUWhgEn
93f6RErXh/wIDWflWoVoDIyzEjOnzepyJTjC7xwQYyfQfPZva4D+oLqDpzdOLDfJ4kkwb73/bcbD
EuxuymfRfvZ8a4ZoQmiewHUzXpiV2QdU0CKJ6aEw5sHXqIiQr/1FeozAAEHycFZd2lVD7jAALM9i
qviqsKJJgL1ZNPIfw22EKxDtWfhO+xp/DS/3WQuYYMRvjIIZymjQ/LKiQfTUcL61T0ylC6c0myb0
eqxv/FSshbhf2TMp5FUJew8cJkgQpNfL6ABxri/FzyyB74Rr1sGFe4YCGzcqbq77XrmZwkswH4/m
u9q9WFyksy/OmGSMnMs7sXiq6qjeCpE6JtPfm2QP0XESNKeEV0XgRU+eU3XaY9RJ/gXNogLujZiY
hyxJ5FHf0YDx21tBa7VhPBd4+2PQ15dI1qFB+Xn0BrnCURRX4clJnBrQC4sW1+Irx/TiA4j6PQzM
/aBY8waVs6mlMf4BinYDUfYB702ZsNSUfXMjMEnCR/vTVD3o8PqrtjELqQVZ7u7ySMnLX3a8sRbZ
uqNBsu3dA1TKnVL/PuYBP9nLKBSTKeKffhvcWEWe2GkPmk+BnDpwhPyIRVkeM+EKcj76qW99xMrf
7c0B3BKXcE1j33vv55O9x/DND2lbuuiklQAQvR3MYDli57W1jtMXlTS67gkObLbyQncQub4Ve7/N
kLZcTral1ymHAocrGkfOZ9OvaZSdplfvTgUTyyUX3XeNyxoXAStRXHTNsXJeJ9nSglXcsqeng0c8
RK6JIkHREGmb72ZD7aFwpVG4l6UoTm/zTzM50POUa3vYBrG6Kf82wfWz5t/8G7lqdRdvePfGaDdw
epJ29O31HtiJ8ePWFwsZx9IcoatbCdQdwSCOk8QOd6m/9ebFYFh/VedotkbwWBrqeWzu4Yox1PXN
A7VwXHFrid/NZQU6f/lDMUV/aLwEM9ToHLRlOWKKvL+vmELvpbh80FlEAzQwUJNkUzHFbTvgSNCD
5/o8+9HgrxG7uAduSWNCFJyzRrGy9WzTB7RsuGnFHiQhMPQo718HWBL+kYuCjgf8OkJ28NX/t1Wy
NbKl2FGrk41armHqbvO2j7uX6sAwKWwxD63sS1L6xVjJWMq93Bn3xSrjvDMRnsAutXMBZ0WeR7WL
dAoJCEBPPtvku2MrvpQlQdE4Q5hQ7dELyowrV6Fa0ccb5JHG6mDLreb9wvN4B1qGUcxSeGFwgAM2
039f65szxB9ZFXVgCEPNNgLxqmkXDY6iXG5GbEhWvCKll9Vvep0Z583JIN6lTkRsQ1DI6dathx/H
pkfX7k+/X+lNtWphLWjNskSNhn9exfFiKUfQM/zfyF8Ie8qeMJIpcdBS4GHIDU8BUQzUwSNMC47s
jo4izXzSUN6GW8wOUP0z4wyBVA+Jckr7OfaHPmarmjnZdV3OQU+78il+1EIH/QY8/zOXi+SmN3ww
CocSYX2PUqS/IWIUArW3dpN599Wynr1GBaoF/i9isGc8K6Erz0vuaHqVLxTWVyeg6+LRaeVrBOgJ
xHXAFQuDQHMOSw+pJbC+nv7CtM0Yku4erKcBCI8LwgQnBgQEh/rMininNt369kpWEOhvzSHUSztV
hCtFoJqBIk11vh1gGXxXRl8dsHCkoNwVpHGktSplS3hgR4Ce1f6fdV3zlD/Tpm/8kC+Vhdv0P/wo
nj00SYw3fzphrTqSw30/5kY+w12UW+AsMSC3rtNsuvP7a5X6XXD0QpdFZB4pNxI2Ub1RR2A4QpA3
9+vX3kZL+bIsG6NA99fg/rFIJED0QkKkUni1bOuS3dRaL9Xi4gp8/APsxaoZOmgY2UTQNYUC0pDf
+AKtbteNEyf9h8c9Qqfdstnkq373a/f3qTqkui+wt2xQRgTcF3H65tdI9Bv1fhPHm3vZdj6sWBqY
vKUJa9dF2FFOi9Ku999ANdp9XHPYqdt5yqzno8zz4cGMLAFTPDwQOxB0mUWMj7XTo8ILnMJgIb4S
bx9ZYty/q94TitFlUzTArTD9MHJaYp8xG889pSMeKxYHRObVm++8LsPLby2P84fJ2Cv6WZlLLqjo
Uo6OgNtE1reMj/GOpdVtbGokurLFmLgwCii9FTlytkTwQuNU1FvsGJ+UGJ5tA1cJAo/3nPhupNoT
knAE6Q4Gx2K4GO7xs8dRatW6ek8NzS6hqs8j8Cv1k89m7KuIYpBC31kAiyAb1VbdgJbGIyuz3lys
yOAoYDmXeeAdVlggk6GXM0pec2HrV1T90HVNw9uWq4VGbZ60bX2ZTidTFrnvsNYJgMSkVSKrvlfc
vIiUxwnIFJ5LPTvxEZGIi9BYJza/0EhtHA4IBbXD5O0DyJTC+F1IyOuVeAnYCWJMNT6rrW+rEuge
smmZY5qiG52l0VwkjtGULUVVNoOHCIGYRyvjD6CQbDeu4PjCOh8o//f0K7EW/GnlyVUAEKnCTLnH
vvXi6fOezJ4zDFj0b5/cWJ/FYsqxDpFV+CXjFXp+xVM/Ad7TFWOo/lOqGcwYxSQMbCQqKbwb68JA
Eg5Ui3Huo3/c+TyhENsFVfj1TrCSbXaFr2/90jkvcBJfWNZaKjTbHuWVHAegkaogVMImbrx9XNsb
/ncBOGqBn6t/3Y1MW02vBxKrQYGC3nfJNmCiJ3VThPZn+5f0JN3MVpavJowW4nU24FUrekyCdl8m
bVOKSiwsJPl690faZiIayI5s6QZmzFRNwgVW0GuR+3DMMoYFxDBHDLlPT5UQFpdHeGFc8xugdG3f
vUF4QFAxLDq+Mt8nKFSqG6zrwN1sqCOzyorz9YGCyyiLpA0PkBUa14qsVB8Vj/APxwnT//pY8dev
iki86zTqDMCCN71an4vLdztWsfadHjVoNTHIL9KcRNA+jJKiFIbgnIkldGptg1SdonvSLD4zOWyb
CrsXy8WpANWVkXU/7WsziWLjhOpIYZbdVS2qQ/zzmQDeBkgfj0vRtEp/5fWIVuQoeTik2GWcSlK6
3XE3DMxI+ur6mx43cP8A+s2U8occ02D8K4WJkUpF2UmOsYauSWMDzZNlaT+ErRB/BDcXD1EYLpYd
gqfJ3FP6DzMq9IvZOj+oD3ne//EGnA6txCKfROn4UTe+muZ56BHRrwuYSd14jntmnOpTXBdeMW6J
lRsjANm6VyAJ79GQc9w4KKfpVjWUgRoW35chXx6xcAnuUHoGoqxNno7Gpnv0YrYB1Tw13YPd7eSm
7UarP99eFnQ9FatKzFsfyiixFLMnw7ODWwsWU3CGZVOEbiDXu/rmHU1wRhzYic8Cr1UpMqmBdRTg
OHR3wnq5cAbkYPn2B8SbUu38JZZqOxoi6XkBWFrXGEvafV5MbQfk95MvsG0RkneBKimaadHPN0hh
Fo35sFPmzIyqHRYM57/y8PDpT0Xm6YXWrRkbu1AJIqpE96GE6eXtpjadLhsO2ZnmYwpM0VU+LzJC
NzhW7jtKdGeriivl15JZ8JCJ+cjFAqr5Sj+4hWirrwDpQFRMPHb8g5+3AfJZOAKYLNnzk6ZkeVcz
VGhOSgvW/aNNcCisg1YfhmQ4wJrj2coE33eprcSYnXz0rmQWRV5YH+ve91lVlWezJ4xfkVcPdnIS
t5OQxsUXbikpFP6yBJ6HmdpBeVcb/Q093y5wMDHzTDwWe9B32IAAIM2d6BIUIDObbgc5zdE5b9gw
5M3IRtmrnQ7JhRkWILxN6bv2b/iAuW26o1z3LuIXHATaVORyKFM5gMOSUGmrazvMRZ70Bw5sqMUG
41vwpeWuCGVc34ddtjH5pXx/2/dFRZMs209K5HsnNOglaX55xfXXG/BmI6mijNFSxERFRARMAMpH
MBUDLP33ntYpBZdJpu906DZVJ2eZ2N4SEoc3G68rr0xpd+BpqAmQA1TTRvR161O99iCUwhmYMCbj
fvOiwfYv0VqwXVQMhLCz4JZEXlRaFPxl8GjnfwhkLzVOHp+sO96brgPvu+CE2SQ2El0rOFSzhkdB
SG+zTLUxHx7EKgZjsZFhMIn3xC5BxOYJdx9ihBnKrclSgkbE2pqcKotgnFwfA4nYAWYLWCctwwv3
DmJs+KKXJBYFCUurCb6lkpDkwJI2C7oXndayHxYNGLxkzJQVEhr04iEScE81q963+Hr30ERdnMaU
7s9Ly95KfsPOkdBT8ANlrQcr/engC4DWz0WYs5SnT92OXxITZ40LsJjw//N6s0eG8T6vaS2xL2AH
ENi1MsjNsIUvHhj/OmzyVlKJ+Dj3moAd1uAmavSM7tQfENDaqA2IavHpbcjQ3avhK2GvIxOSzmHW
d0UYZHyi/0XqFmf31x8T6lZD0YiuiTpXZk6bjUcRZH6tznTzJquJlyZCQKGFpFyMYlikXihWQE5H
xLlbbwAhhdwTRi3khbIInklyG9qZm9+Bit9iA95Z+GPgzeBweRAt6ExwhmdnZBnKqXC/kZHPhNq9
qHGyEiyP7tP9OnAPGu9OeplwUkQb6Xe5bhGvW3joFV8XYSKgmstcKDnHAXZ8EPT3dmaWp0Gi5Bpj
9KXykUFi0XeWlohgbuSiZ7dbMuuKY4iUYCrDmUU8oxmxjoqN+ifh4mpZvNM2kccUgEHAyNVFmR2E
uHgfpxNY4R/vk2ojYoUmfErqMKXoRlkux1Ueuhu9XqBWzhMfbFC148lf0cTt3QsPxJ5YUi7xjoFq
38oDdA/+CDnqN8ZM5uUUNyF4aC7E0jqcFxO0kr//lTiLC5gCShANbJvdfP93W91ixklq6z8x1fFB
GaRLbSlhjtX3/SSHavrFtmq4Ft6dfElyAoN3m6GU+3kJPKNb/PYvWM9FY9ZQJ63j2QT6BxFyaZWD
/xLWzyREVqht+QVdbIw4yqjA/FDfRpUF20j1gk5eiQ4c7LzjfgdDpqp4Thwt8GXxVZT6817XFiZ+
9rsDD2XB+A8lU1jVFDH7MAoNAoqOoXVEYnROlijJU6fDZP5Gu/XY07WO9+eNh7b1D84Ms8Na6GJb
R7m+wMh8lTTGxRT5xbHh8w5RDyqNg/OSaVjyXb7TIIXDAy//jOkAu8IRcMW/kfTERZmp6MM3kOKR
HW8OW1ykCCmQ/PLRKUBhrzfGa25HVWiCFcUXNUS9Z/emSJtq5Olmnpl0P9sssHLa8GVRIdYXb0Y2
wduXs+n7QUszakEHIOo8HYVqRKTTfQ4WADkIWr4abTu9j2BngiTO/HxJduptDTR3tR4790MTFOH9
J47S7fE4zHsGB3iqy4c0Laump9T57R7nidSPa03KEWnZr5iyhVoNyh2+Y5c+gO0B+Faem623GJ59
VTGQgkVos/yZqOB1KgfX0QqNMXOa37+6fp6OJrdWPmKo/mLgzOVF+CghlMJQkSbOMQw711aeg1fi
S+wKRFDRKznsfeTfb2qO/rG5OMBF764tG0vz7TwSWosmNugYHRkX5O3x/FznavPAC4VapJ8F1AwW
bV9lkd0vat+PMFSCzpGW38pbaSyL/SVUteTVYYlGx616UOKQieWJ/jOm3ku7bxG7UqXPNxA49TAe
Dqqel6ZHUkvAmoFYnZXGnNyMy9SHiLXutVikFbRIWoni4Tz7UQU5eCDKSe20lwP9NR9t1H7ZimAz
dUTuOwmL2j8u2Kt9UKJYluHYAaEtv9aaKltF9iRWFJEqAl8NrCLt7l6m4v0741LCLwB5Qng5ZC6p
ihaPrAHRWkG9I/hPHqi0cm2J7Wp3MbTl2BYZLpwax5nWb4WjXE+i8bhbdF+AUylcruHzyu9Vvhzd
CH06En0BC+SvuhkM0RnTq0FU6VKT9TaSNyfEsbqZ7LRnGECPI2C8n0LcWH2pD4pDuMtm1MkhhTRO
mQH6HE2rOXCGewI/O6r0mtzQpM99vTFLnjo2smduCNGqkjehfQ3bF2BnebROJOIUPlxb04mLEWGn
n9SJzjGKeay//+S6eAuF+hdTB4u79GTukd4sqC3rPHtSS6i5stsvqFzbw1zJvv6dmVLshNFfeTf4
zW55ifpNvJmQOOzaFyM91ygI3vHTo5VjsjjMnc4K6VRGF/zGVVXIbbK5WiPLxGbN63tAO4nYJ9gW
TPNClfpmnT33GHgT4VMcedNcjWvdy/W8LSv0Al82goyFhqMhWBM++cGRWxgOrDXDNstYFzKtIvtp
RFDBoiaO49RdWIYmwF/7oHwbWc7PWgjHQbABIPNWDQhTrdX/cXmSNfL2rD3X7oqCyXVlCPDfnArw
rsQuKVLyHxvs74O5ox8ikLlt4HfHcyIOWptOgeasm+RbU2XNwmiodanUPb4Aed/m+FlFESHfQxro
moWhp1nXnkWUJBBjDmSheLFLTCmN4mE8n510fcE1zJdnj3EVsVCbjBtsP5xOOVNKpGJlrihoQs0g
6zBsivOloA06xxn/0ltzoIfAJMJ6RRoaqF4EO/Mwbc9GfruwNeqDdmcd+9AZ4NPALBhtei40s8tj
GSxT09fqDiTmIEjMVvREyrybhmjvRom8FJaxY641uP5tkVF4WJFnTDwIFcT16JuIvR+1EYyjktQ1
fK7hmD7tzQ/sTZAhhr6PGyVw25UOvKRcSJtTzpKAC8nrE0L0e3mqWIbjfkM0OaSAtO5tpezswQTb
SVUPi1irBLVybMw6D/ZxEYmI6ETOHp2Od0Z9oVaZpKWJSYGr7Ffvh/rHiM0U7dhAyqyzvYijz89c
B/0tfAbggvk8zzY3GFOLoRc14L9Cqcv+MIoJZNin9wtmRWmYffAY/5bsoWsfY7M6CQwPGf+l7Wx+
fOHbNHM45l5GqzdNjSvMpldclZEvYBzQ5XvMPcuUOgl5syg3FSl+5Y5qo2mBQoMmM6fBBejXZdY3
xemgE+ZaO2aAx1QK9kioggbWqigHxCL1Phay948YFxYQB6pfsoC5ULZZ587F0Cx6Xk7bm3Ylomua
SpP3Tm5jv+0GVkxSHV5dXT+caSFuQnbZhzakC45BCGLoVtggecsxSjfyyQb0t/HehPJIASGsEBaj
HU62tk/HXcqQp/R1T1nLDNxBrFSy+l1mOt7SkQ5FfUUtr8c3IXW7KOLXlGaN2eFsNP6wG91fCH86
HyDk058z4Y3FhL7BMXOA9Q42vXuLM9fgq7eCux/bvQXv6VJQTq+11pmJ1Yr0iHTFGO174owoWYXm
G7YxlELXGXtFUILE+8pX6P24nopEOX0nHTzxJJEiWcxmCygfDKft/Gm+xvjCdDlt1bN2ye5N57ji
vGc4wn7XFGRbw5me+nOiBug2reppgB5lDqjprBXhWRXAfKDjteij40qzEs18IkSXSf6Of7AWnCCJ
8eyPc0napJ67UfykuUHAHtiSL/RKv2YFZXaDMUFGwTIMmRZV6EY26Vkt4JmQIwFwEPmX9MXxd8Gp
oUFOR6zCbmGqGUlrz3G9hAd7HxqEdeiHaI05p1r100i3zTyp6G1p44tm2kLMrloMKdQ5tv+8A+5d
1boB7XkoL+s8J8dFCbzMFIQhmApd5k+4x8fO/qOTgrlhyuxlInTeRj6qyW3zdWRCEZ0jk/ua3qk7
JfqlLkhngyyUqeUIdAB7YuPKsjLdcMShM6LhIv+Q1YHrIxMGk9G755jBSADYENTpEQo7Ln2WdDur
rIPPzlMxMl8MfoY37LtzcEt4wDPcN/QiR6R2piKbU+fQRDuPHAE1NDNdFHslY+SMjXgBaMQclDqt
qocWHYLbKt4aSLjRB8OLmfQnNBzzoHdeJtugM8RvFjFMuqGKIsUcSnS3Jvq5JjABtfcP5B+1XMc6
ZJ3p11w9+UZKFO1NuPgxEttpUGXfRoRI7Xn0n1GzaqlefANeI8TkNowlw4TdfeibPgj6KkdqKtDR
7jcRakmFNTb7NgDDRzc5jklDpEHr3u8+nxEmk5zRD3NdtuqhpYPcMgTHdXPoR2YgCgi/rE27odXH
Cq3Z7mvk8NZpwUR12EnqyeGWPzPXqGqsGG0XBSHx7SiCFmSe5z7H1T9ZKLXEQfYDyPH82ZJvO+/a
wqmoJnJF5VT3TFLpapgGIiv9lkHgMVZGHVmvJLa9z4RO4w1GteQNBqer26TLYXyeguAynuMwo3X2
PvZhoHBqcyUtfKkR7Cz3E1oTlmf2y6MjGF/OxWIFrh4Aou/CdTXTaUSa31F3fsvd2GS2k3Sb8MRj
O05++beTyyZcbCS9xS3W+B/iKMZmBnYiASONTL6FwXFLhfYFrHZo6hiv+WZobJf7TrwiGlI3dncX
7hb7hhz7lFqQckLUAJerxGAOeBo0RKoMSASeEmlHmSQLOVEzXahF9XFYdoUzjPLufYrWjLQ8T/q9
yvT/e+4HFGKi5ImJke6Izje1xSnN9AmctUU34irItG8cnPyUdSWkPYD5wM1L2bWDqNOv8P8weUSI
zvitUI6IIbhFJPjb9UQhTr0Fl3bVnJoQsefLXXjM07yrvgCVgdRCx/mBL4LDqSCd1GeDIIRSM2X4
u/21PatXCb5mb+ZRFFIdLHLBJpsZGLDJF0FDwKZKG2qViWm3afgseN8KfhYl2SupQX5d1tihpnjf
jHEIO+gOsuAt8r7fgOmZc2ExLOIf3Ucg95OoLFdWj3HATbwtN6G221T8abI0YyuSHbdbBqhWyip2
EbRlp7j8R8rDvQyV2MVoHAtkVtK44phA5hWYR4thOog1u1gd7oSAHupfvrDOcDbayGXdawf1idCi
aX2Vmgv5XJhE7eicVQssYsSuBSS0Xm+s5iy0oRxkLrTiT+PhLez3qYg3r1T+IJYlSZmL9cCmaVJW
9MbzDZQRXfLi34UHorCKkuqO0zYrj515c7ZxCeEe5Sm3rdDfIBXuBUA2MBBh2fiX42J1KEu868zh
LBKyM46ws3+BK5n2Xzf643cIbuY9Q/QhKM0bNYNZiAnJewWkCBCbaY0hKiO1PFAKuCoR2Mj0d/r1
+sGY/C5pRBcf+9NeByIN5LQvcKOsO9ZFfM2oGXtqInR9JBCJqAd0o7v72R8NUANG5UfBMgYyUE4V
JgE4Ln9bzrk4XxkqJ2Nlnjl8OQl1FTRpODtRUJerkvCUCnfIEy5vjd13PqQQCoxaviS/HIVoHMDX
ZM3rwxhyHs5VxBisCaufGumVQDmUq34n5r8Xn8bxrLkFMx1yb/WxxWitv37O71tRVhHEblj2aLai
DBK7h5CMtMOGA1AiYg+Pj5QUiUq1rpmI0hfVhNUV3ONGanhSkvXCFlxtfXfnoweJkPcXGvcuGRYf
bKZ/e0656byMjjAFamNXbmUgguQQGTIkot0mPCpuPrMa2W4oAXFJpFbZPdNHknPAcz8fu0GOdEsc
RkEkR4BeyZX0KX6/C5Un6Ha29TOmgpUfef62fgCFhOXaWeF14xZ4nrROEmjzogCOqi38XhfjxXDi
xbRe/T/LsrnaPLQglkqTt1o1yS0VL7MV3EkF97SwyoaUOofIp4CVysxB/wBESiIoU2upm6e1rauI
KmFHSRMJpb+eMxVtmuDoI1TgiC68HdgPbYvJj+XmKCB/SBvZGBcMD9E/IJSWlwz+ASRvRV+AvZ6q
bSiTCMuiGyMCLKDFIUvMrIneV/PZA6gWdkZ3SaIx/6yvEtzg2X5JsKH702WJFEx1cEfLIVcazhJf
uAYkbWTLqGxB/OAsryQUJnstlGybQaLXLKYt//3fMV6eNUrKLWrKixMZAF4Oi8bPTi9RRb5LIl18
6vhJR/ieq9z7Xr2uSV3Itpd+XFVUwNTcuA1az4XOD+Lw3wNkRGoBxffqtQ6gQzXxR6Lye71l6fvI
YcL6Cuv7ysWqHgFsoI81zNVfBfocVT58elxWOnU9B5pqiGTX9QO3dPuxVPyHX6vl1Tk+pgmFw5ww
qXyp+xPkcSnjWoo29ffeaByOV7iaYh3yxX7CrSQK/387zFYpma5t+q0hDk8DzSEaNdFt4rs6ecrO
Pd8x6lgeIq+EP97Z0gHAKfyEP3r1AQ9F2197oEB5fsl1Cyu//2A4WrtDqzZJrA1Mc9wzzyeRGBZe
D/4Cd06enigJ7Qqn/RcTQ3FG2qMcEF+LRokmAFQ89bVZWdG0mTtfgLwqyBBb3yHHK7Ug3wG273fK
6XVg0pAJCZzvizcqVr7oLNhjO2YsGp7svNXWXAD7nHr1c851Vws9ONAdNajZ6wfDezPVYmCfFuhd
2Lv9rf3z9bsq0qLeGbeORB508egB4o/M4sgcK6sl71+3256wpqFEnALlTEjTlLUCshopANsYwoit
tzpOcQO+iHlNJ5nWPyMEV/jabayhKjSsFmjh+6+VXObEqIVfs522qHQSZxcapqMNmjeY+C1ZJqLR
OsvTkGXSx+dNJg3VKCh128tuEi0r0YlPV1e8gZFW8isGZyaHyNY07rE2iX+5+Thj+b6s/djgPx3q
a2XZvdxgfpB2OMWitlEZyxEOjYd9eYFVYJPkCY3vhJzuRDWt3GFGE65XJsEO/BJX8XT9k/dQHE9v
4d4qOaHhsVlQacVkg1awefFxNFDFEIdcXgLDY6pNO20A0RDJA8WQ13Q6bHfZSF0ibgZocSU+oAbr
H17GwYOhB7Ns0NhmK/gjvKdgh2JiPWdkre+y93Ws4lvRqGDLtSG4SGK++Bg3HpvnAfmsmJU63Lok
XSo/U8yRy7HzXNQIpSuWqWbtecdXnfWfcv3WvU2EuYKmFj7Ww73uSZ7n5fsjPRVA+WbxA/t900Pk
Fl0jBG1TAPEXqAkzNUNvTTUra98q1h6gCR//ynizLAV2THNyplrU/2uhku9PGh4KFUhFSieNp28n
/CC2uMmetVPje6J91PimYyAIGVZuk5qUVuyO7pSCuPK4SEeh3N22351jD11+m4l6DZ9LZXBilUbz
uKfJdyXSWAvWYTQu6O/96sgnbr7k26MlqtUMDCbII+6AjshRFdaX65q+y6mBG36KHqfW1GHAyQFv
3dECFyh3XPkU80DRA1rxma23q0VUDCMzOXa2VRS7lhe7Kx62xzt/m0EEy09RJlTDG9ifWoPDdEre
6RfAC31MbZgTrUEOjP89YTAkBXIM/hFB/lPfvteZ+81aQAPG/GhmREWQDhqNkK4Fm0PigOv15xWa
S6yEzL2yCV7yagNU4wxcMYHQ3ZJYBUnrA4frA828Rd7Wn/j+pYwUdzPciRXZmi996DXH4C8VHHEa
GLsiYgQsKvCkr3TYKO112i+3y0D6aRU9+mvIsrLPU/Hg3ECvOZPp9auJtTYbEMhm0F9kHajqsI/S
PK295cm+JkUSpgWIRhAN6ITgqYdkK4iBsONbNTmHrF5zgs3Yq2KsNzXOfl3DCfvNQdLdZxCr+kFA
+FqfgVZd0eyhka0PDr7FvQ+vvpC+LZbxL9Ywz/usYv5/UbwYY0oZCC3/gn1lSz+jV0ran13X0rMr
Qrea6kxt8FPpKK2aFtkokPvyAHgfXjFvACK1NWIgzg58rBM20sqiY+eB72b/NaO8BP6AtzYVqoSP
rFcC89Mv1vNDCOU88cLp6fD1yRIjW4fWiGFG5Bd6s1GJQn3gqlMLrKIOjtHK+G7A1NdboSLYaw0W
ER/NHRpeB2jGdbtE43GFkYRANer8n+0QqLaGPC6yyT+J2QJ4+BG0QW5l9irozs/6gc9cQhDDCfcx
PkGvtaTLP1EojlwMTHYelIxKEZT1QVgXx8LBHWE5w++TwTGC8nlQuyMJYxCCKeRthIyTOqx2yvuz
5eMo5Z2zYfBr+oxvY8a+/D8Vmau8MOC7SG/uSzeYr6rdsaMXGU4rafvBiIMrQ+fcugW2J/nbwCTL
Y3e17TJ5VHlHXYhK0v7LhqOr83cYovRrqinpZV2Wp7FSphQqHL8RHVXe6VzAIusKXU/B3Sf3xoT5
Yui4H808pQvoh4EQFqBYmy9VmWOhyuXezFHM0Ms5BUTYRLQL768KwdK6nXRiHymZ5Xr57fTtzbDl
8vsyq5OZRDwhORgmE5787gwuGMdmcnu2pl0JmkJxN+rp2dyil+k9IPSLbsm0SgkPJBQGa1g/d6VE
E25S/kmjruSU8AxxmWFvYPFmNs7oSuTFy1HubWb3q4r3i9czsyM+TCcjIO6xTkPpf2BvWhn1qCmZ
O/EeKa5dSGm1hcq/WipCyQGplz+aRgkR3uWB7ELjkRea7OwAxOsezhSpwJeNpNK3s4/SFoHOHgMc
KwWh+KM6Y+uO+/q6OaWg31wjpcp2iwTCoCQqral9Ogkv3E5fo0nokIC6K2E+TNs7uRtVsTF8v9k4
WlUBeYJWO8qe0G1c3rllj9zKZo1CjgqUK06vStYoF0zZ7M9GYZOG1dvrIwDSGaDBh/Sl2utBXIV5
oWMFXAA/+IqjhP8blB9/6i3hH8+wtZK0U0+gEOO603OmFhkVyD9exOA6dTZq7CgQprP/q3HrUK65
24vsVH1+giFgMjq5XnKC7LH+4y6ZEq5syRNbk23p2bGmbNczpvJLAISm1OZEaDhVGMZFHyXVty0K
9s51q5B2QKKJwyL+5m8Y1b6A/lzRLvRqwR5sP+HNY7gYJG2oX/SE5slZInZsKy762eOnsm5xef3M
W4IYvkb8OV0TDJS4ECy9ANl9s3qXZqqLUN3jKL+/RER+r3yRprgmDKa8e0nWBBTywMcRGEZWkne+
BiGhwiqurqRXVnzAES+uQ2tTBrEn6FrzfKOB/ndxK6tA3xOrv8Rk7Vokb5j8yIf9DdGgqwkgmSzr
KD+iedbpLAYgCGFkEh6YzW0vfEcdROvhzY+Hscd7h2XgkN9xVNSXOgcJgCR5yt7i2jLPjqceHbbu
L3XdrV8dtcHZ76fgUrZYjVMoC56aIxOTSdAJYOVVjKnLJ17QC6Y52aLD1R6H8lMYJ7CpB4Bk1sSK
qZcNIeo9Ky3Ys9vr2i629ytHXDCJG1i3OoIxL6XXj5Qp+X6FYgu/iEhFiMDu5X1Egqo4REZmZaXt
jRhDlCujmh5jTOZ5Luy1vZvMKjGxqTouXX3F9Z2vmOjUWBkfpaAg5S12q3yEGCZjB9foR3ym5/k+
3FdnUQoqeb5C3J/w72zAvdWnezqHmTI9RMPvSvhzQfcNdzFE5TUtNk89X5sLLk575y/h9XhWZi9k
Gt/hYe+PlU5lJhrBlCmZ7HtPueiEW6zTfV569YmjlngWArHXH4ja6YeoTOmhVr/AIh2VAgjHZAVe
4VnIrhwdCs7iTDKDwvcoQjNqYh5VrNE3nUtWJPpMVykpTtdk3NmtKPzeTSZqvsc+hGXGe8lgmus1
CKPDRdbt/h33HW0jpYJtIaPCZUsoDiOFLaWB6JBLyrtsTXoaldW/swEptES894Zc25OmfSf63E1n
9SqB5VrJ1ERbQmvJ4H6P4z5pu7lpq3NhNxNxFjOnvsosz/3vFfMxlngpMeJhiXpBOaRZ3uac6OEH
vB2gsm4fhXdd97a0XcLvj1YE42+sf2UlAtFgKfU+NMjoTsdL/CYtc8eEfQE6WEa0JdJ1znpTRkp5
SwghlSq/8KX18kzEtx1y1isZlCexseNoGvRdBwm5pYfr1cReERrHTdJAu1xHVC8viarWoi8XZtAB
q1rD2mgOX6eEi5MMfWeGqBoTiompFHQ5ubi3BbzhI3rQy7omeICB4cdqX27zF6NBN2Sf4VmGUUcb
JJe1OWmo95jLujOvO0I9jpAF36rGSgfQmp7XC9eCFzpKoVrYLKUltmhQhwHF2tPUbkrqE77/UmqY
rs/H+2H4bFzloNAm9vrbr0gOOA9DKC76uwuAXk7Kx0G6QeaI4iOyT9o9T7aAdaaRIdmJxxnlnPU3
bYdEaag8GZb+gTAndYj41Ob3NrNGaWay+WLvlZWdEqcY+4bBVtoY/OIL0xUbm/z77xwzzNvSncGy
Lfx809yD5t3Emr8GNz/qDv/YmndZ/kn1xqaKBg2UKHA/y05q+y/Vb7IeCCEHPF/863FAxw2BydOx
0ChJ+nQ+NN+PU5M1+im9lkC63hL8+Br1Hfw2YLv7m2UcfhWP6waTSHgnSP2Wz/gu5TLTEyVz3fob
pAa/09etTcTmiUeB1HB4NknPU3dYB9M/sxdIOdht5EydSarHk7PwcHoVyYuoDPgbD9vND7DgIK8n
IlnHFpGs2YW4Uxg5Iqgj4fIbAQBn86oV3yoCMyeqkDtAGE4ZC7tPt7VC6rTrW4PzqS4wmR6Ni+aV
DZVWQ/NL9wcI8Ec6TlN/wEl8tdo4RTXfJ9yKz6fODEznHuqw7y73GyQKpENIU00NUfQTkpgIIZsD
WExso3nS5SIT8cGwYevbUJQDZARH8Y07R5qL0B5OnnMyKiqO6Riu5HorYS1G37XuMQd2qWgvEw3h
xB5oHuABfGlxHsDIR+0K86vm4DJaoJawinyZb0khyVBnh0vpxeMW+LFpML0hssfvhR757C2pa1Jo
AOIqPpLpdR9Kzt44h9c158WAwRMJXQngkEe9Ihq4gtT953BkESdMCQ1kU8ToirpSHLyHRvVcvtmR
viT/FgfdFFkgNSjT7sxYGh938awIJQFXUmTTnlD9uKQbtfIpXFyHMyIlXvJadyNKO0OKnS37jb6r
aREsJJDRJip9PKIixPujHlp23GsjTbDwJ30U9QtqIuHnF7Pu7V6ZRr2GefG9UOu/kuArRxYXdvvh
wSvsBWx1Ck7vkcOoKZF6s3Ru1Eo1355N1Bd6Hm4zTWkb/dXQ2sF3K7acngG5gXtg490Bn6IHgXSd
zVlfd4yBVbAMDcuhb8BsDdIg4BivDEyPDGZBSP2BakAQ1wrebtZ1bZHRasCLVxIu+jlzr6+ENG4q
NRYBd5I8UbiJHyiOx4WtGVbnFm+JagdmRnjH+21RPpwZsPtMgTYtXit7uSKqdA9tw3ayhggGIIsq
gA3UxH/NaDCN9cBo+ZyfAZXASkvlODS64cydzo+OQ3KG9if48k4oFSy077uVAASf9jUplL9aarbW
GuWX2Fmm5xSdn9rClzoJQhgoVkNIo5sLLgOtbEY4e2QNcCF2L/xK5TBprPezsMDVJxTigcD6F7E8
9G75RWTMFwEZO2lkj0/c99vpIlxvjwnqYbOLzqPB22nqeObK8KB4x3wNo3l97UvkTg4TDQgaXPfg
n3aX9b3c4E0XyKi5TQPbAG6rSjalKDF5aqiU99kioVyATaUBAzCmwZNdRkpUIE4GHGJDtNKeuz+E
X7IXl2dnNaTOgSMgJDAl3JwJhfJd7TjE9TqdA7y08f6jok2sunzDeZAnQ5SoAvg24xmK8QHKAEnm
/E6dwtAt1WM6gOtlQ106cw94woyjmF0FjOZ1K8q4beVMvJ4S4IFE4jbTgHevPh0BrU6sknUsKdSb
h2c7rcDWGqBBcQv9emRRF+LL8RLk7tG3Qoq+6EjoyVC8YW/J1CJ9lptVABsz7eF5oDjfiG3SUUkm
P+814OSkNpX5wEpCYQ2g403GtEVTACLieF6Uye721LkAU2+y2IIDStxDwlAlyETd5pSC9XYzF0yw
sMtJ15TPdxsk7DrIXfi6fkpflwXRUiseSYCSemlbR9hZwS/0z5BqmsJjwI1VJLfg1GY+d1lP9BVh
hN3o2gWM7lwJfgW3SRorqjnq3d030asA4eJ1VuZz9Y/32XlGXILCEmzpquSdrB2BGg8t5qbAL3p+
EaZ0Jfyw8DOrmY/7wdx8OjRBLki/tfRbINTGi4SBWz57qFbIwR/VzDMKUPStpPGQsx5+eklm3+jf
YOc/aTSbtuqECLwaR626BtpHIf+Wz9dQcm0Lq+qlqdVj+ctoEWMeeK58CaDxhvuE0N3OuqJ1EEQL
co3fPYhCg2RUpv5dQxG2+Nb8neX2o5LhDQB+tvcn/XNCU3WTgWUVudnBIL41MuzJdKDvSvjO1hGA
ExVJqF4qtlvqABsmRIkD1t7SnojFAnS2Gn7REoTlAyxystz3eS5n88SF1h5zq/sV04fKJO7Jzyq1
1oW5C3bvkriWPjVFA03NgngX1PRYZngxHSD2BTZQ/H8nV5Yl/3Cx/GgN1YiG4JA4l8GVlqNhYIH9
Y9M5gfH/TFkiPULxFrV1SC5cEBoAJJ6E9XD0T2N2tYLipZ4T1r12sPhhfem81c1RfQQpKSiPJlvq
rYAW/8FxW1IQZI3f6HeQYL6IeyMjFsZI92mVHj99CCxlLZcCJUeCN7WtYhosU99JF3jC47QfO+Ye
XsPJnnz+Nrsth/5U1VyUn59vfcwKLWPZ4IgyZLW6ki4VAc3Jt7hnAcPLpuqAwQ/3GDXj2ZjE11Tg
i2RhVqoWfcyMmjMd35y4Ks19tOdL3gMmaLC9BE5AFptvi6icWIJRfUCSH6KabJBk/7uVtB/iSaqQ
rvjLGMytj5ugPnu/JTL9bIP/a22/2Z5tP1LN/O93KrzarqxXvh5mTxp5hPrg0O+9tuIdtA4S0puO
CaOKTWKJFIGF6gyNgs2qCIxnUIrYmAY9YH7IK+fauxnIzpFxxWDWOz8WCBkJKrtit3mBjlnB0NhG
6kErv9Y6wX9T+DyRJ2gXQMxZlVOGh+P51zmiaFgG3mYmY67kSknduA3/y8oRuAC/FLPMZ3wVwh50
GjdwTLXWJYPuzIrEFms5T/8gzkmkIaBdEdUNYNOFAoNVdSxGa8oRhFkpcdECBEAFBcZxIgtDq8av
EkNRofagbNay1ru2HubPYkIlWZi8Avo4yWHZOuORQAPIHI+wJmpZeHRXsQKv0Nb+H91+b6xNGkMg
DkNflifPy/3PiTjdcfCOcOl8SxGlCR1ypTPea6XppWvnTdxwzRRfzyCDHBoLM0LWEFASVFzq1fLG
VNqZV4BRD6mbaKhq8n4DCab2X9ztytSA3t2TUrMw/hYK34qYfaNMwk+WztnxQkEXmkj47vDUsNzV
jSwvbFspYY/ck+BpqEUYjgHtrrNfkI3a5vFekIO5BP5Kd3o/W8QWaNsgM8yzR3jLhhNF6tVQEAXT
EbHBREzDkNUBJGUK4Cp3gMuQaEi6t8Q8Bln8b+VuW7NB0DiuskaQGfUaqAOnPFry0cJENrPL2KR0
Fk53HSycPUYio8r1Ty8WJDIQp8tik5n6eHCPOyX9+qMziC+St3opaPxRUbPsM4e9lVDGqz8FEGOc
yNGluwfhFZ2MOYbt+1FDp3UjZ0DeO7uRKzG6GEnWtPhTZDL8ez/XEBKwpM+ya8+taqckhzhE+344
2yAa9GKfufr5lyHL9WlOw7Ya103AOipLXnsyLDFQTtoInZiEcM9DBzM6yFRexwK/bV7pNME8D76T
C4AmCNLonqy7NWObwoNxFzXoFSXxQDwcp4ITzy3/U72UGK2PUONWZzxTiDRwgeYxb4sqJaZ/AuZc
rg272YRJuNKK/LAkgoAEPH0in9GTciq1LRU946RXSvCZuQa8O/MBiWFYD7no5qN3Pe6eZ5mzhVJW
0AsjMcNP2wiI/8sWZTg13pi83BXbFB3LgKj3DRwvEEwWdNURI//T9ueZLcVHPpESevvIhu4QLTVc
O+UkKoAlHS4qRh7matwDmiSuocJBFFh61CmPKZfXL5n/B3tPazorzDpo7LTR5rdFrHnyhNm3iyvV
ZF2iNnduQ/jhVr+r+mpeupXUQDPu1Ezv1DlRvgRSGpgvndhdIJ5Y4VvHUydvc/KLRI+P/bWbo3dm
7VzJKt8MC6XOiJUK5wFt4bZq8AnuVS0ZPZ/zkT2plOgAQ+KqxcO9xlRQ7d88GSu71C2A3O3RqMIx
i6AQ6HzBV8oK+QI/BZCISWDVX8J4Ox5nK/GuarQmMwdke1NrSbPvt0BrwyI9wP5PnHVm9XmRzPMz
NLYx2KRIQerIs0FgaYKSbD7yXbaRHOIKakHr3bhf+waOj2qKbuFS879t40CrUtZCpbv+hc8bQXDu
pAzwgznMVu45Slqz9FqzwMlc8beQ6zc7GxoyRZlgpdtu5fBtDPd0V8PV4XTO301bwfMVuVfN6J4R
2Ab0NF/c/avEM+OIX5ykBK4H9lPoM0K4SzLZSGoF/msqiKwKXhO179WAkD4vjqZnmUPg5PJOOSTO
PHcajp2BHAe0iE0UdBh4eFzBBU45PevxmvKJS/x1g2lCvtB3vgGuus06gwNM75ItGsLxUQ+1+nxz
wLR4ihlGz0HGO8QcYVOtFa30Nm5RWtgVXL/xtlo1/QNkBuKt4vi9VT4RyCK9JO/ruIn+7qqzcTEm
t+TYLxS1EGx1G60k+yg3B5KnIDHx0SHvXFcDSx9kcR1exnIrmJW6kqqYiC8ghVK5CDllgs7A9SDY
jSndcpJkXnfHCTjc12VIydyz496+xWDSYTlTMnioYo0d54XbMER3KAKJQ255i8/eQ42As69GszWJ
kg7KEUI2ysOMvSwby7uUmHK/AMN3vrxwLaQgfiIFHXdCskgM2KN4t+DKFD57jyiwkGA1FGQpWyQP
WLcoIEfNS/JaLU/vb5GHakzUUQ7mRxTG6u05rWzED7VUXfr5bFLKCk58yQba4qs2LyyX59bCfsjm
jgP2LLjbUKK6qj31bcHUp9ixPtUj2WxxURXIxf/ysvzIJdjeid/aWHoJ5XyD4l8nJX8NbedCfq0y
5sZtTiAKOpSrW4lHwgEPi+iMKoxnc7OmzzRTvEmq6F4UJQHv/atZp0ojIM7ksM0HbEzw7nN/1uCu
UZiXdcas27dxLVJEnuBcRdxPRrgp1uIoncJvNZfyvRQLfVTnWtnfMIrclULN/jHK+yCak/WCOoxP
YP3urjjkjNqZua0HTrVDAnkTCmjfdYFm0fjHaBM1AOxn16d27X1jO5wfSprsizd4KoYAtcpfCXLp
XiZ+SHuW/y+g+AEhYmN7oxJxXerVrjiwgG5bnBxL1Mo53eTaEgZ0YexyJB+GdC3V7dYpv9xwdud7
0BVBlHeO0fMtKH5EX++XMNUXy1HF704QOd54UAOhz+ZEm1JbyiEmhuieP/GuZuCM8d0cGiMQK8dv
/GUYHMXHkXfBfb0c7pp43CkFgOYiHoYxOSBm+qrwxUGXowke27jnmy2iFI4y3RvaOj312jjBt1LC
sztWzAJIoBDlqPNN/u734G8M04QTyp5H5SMrOHh4PRBy+QYZP34VW1JsI84H91TygnAkFFVJiDA/
eEakcf2Ybwd6vPttwLgc9dEQmxVQf8rqgWy0fUNTGXFyVk+drqgFZcVfFmn8Q5maaFq/IaBI08To
fa7B3rOnJmoQUE+suCc+iSy6duyJo+HKCpLzSPmNTXOoFqvrrm0LhLs2F3DQ9MMW2NEM8q/0nyIf
m27estogpblRdYcD6ov3pB7OSZn9Sfn/LsZ4+L6hrn6OQzW6nWGITZObcqgza+vuOrrYaRRct/Iv
TqYQ/akhIXdw3OEXuObL6nEegjRlHc88F71duvPtcuO9cbK2k1vxZjl8QpfkUTdwxF5WWHRFTr5r
wdJU3ylKtOlJTE2C33m4jH84rB3gUvJNP5JtEP8fJTDrhmU4FAgr6Q38NsWhVfCoK1NueEG73Inq
cayJpyslgFhIjSpv8cTnJFSnv1SOeeJ5MrSInZRJUwG5f07UYE5LgC3imGq6c2RDMK7qUVvBF9Cl
HyLQayedWDfK3W0+v4SXBBzS17R0NxteUa0lbRJ91asMFg1ltJCccf0veogVRmkVUh6gD2SKTKIt
WH35BY2UD69oS9TmDd+ffLKT9gXu+2J89gtX8fMCmrLGPerSmoqgsIR7ckWWf4Wox1594BidfOAR
Q4j/Z3g3y+C4f02Roajw/mxEZC2z2ToEP8ctYQgWb+2xxG+aXQPXwmLaY5UE+VLKrsz+NnrFBIMd
SFTNWFN6pCfjrcP01X9KrqbLmgyoihLZldzHGjvLdgArrDLol7FBos02Xz6Yz1hl2CecsjGVry2D
V9kQNU9igUmZHG9yIQ8R1xqbuINWGwCsIWQH0RW0a+j10veRzYpBxdDZ1Z0t8qzpVhvfs1TYRTXG
Y+phBgrciqzqzDd+CEnKuKXEZrv85biZjPrf8fDvfaS5QmBnWqif1eBvl8BVNQ4frVxnJJYrZZ6I
VHF3HIfJyq6wTst7gJwBgyaCYPCoZUvN6UMnNtI1uyTkJJSZQ6FkQhGjj1zYKgFEcbqed+qrJQmr
gsK7ikOS4W71X0YdWn2AtAHBghPogVk6jkKKbH6OXiTXWKEuV1ljuNNFwqXVaO2OpYkOKU/Isg7g
40n6VudDLGurxAZ5Bb1wtkkcfKEQwZufz5KI+xCw8THRGQJ8ihEkaMojWA7pDKgYCE/FxEjuYRO4
ziwzorGzNrXFwuiu7Ob6VnDPew8Aaq4PxqUxOpjS26YJXRz1kcjYJ/rDhlJCWv2TsPJzz4liItfT
yBOQ1Zxoa3NVU2cqx1oXAWC6g3EkIYtGD0jdHKqOR4BLdBfiGb4Llss5n4uJnk4Pott6rZEG4eCZ
3b4oq17003k4u9oUbP+KGK803BIedptbAE6jy8EURz5qPjC7u9mbMXvm9GP8bUYo6HUCcoomC3zW
3RK1j/9QVhPSkJy5XVGZYRyUtvXN9i3ujogoGXMaqHhZ4W2norH+biy1Ws/ytMcHVdRr7mUw0eQl
tCPOHxZeq2o204Zvkku/u3dxwemwRKcgM/HmkI42tu+ZeF76xRas0jTd9KoO3e7xa1fwEjDlM3We
/LR8BbeCjAUB4g3NrsnzMnOdQO9jmBVZxjFsuWavBGbiwsh5CoVU3TldoKExz0/Lbb/KvL5a39cj
Rj94qgpk4SZnHUZygOgRmIKksG3w/51M7mXQ7ZH4OlrQqkqDspwPzbrX3ImBcLdVgCvtANJRlYte
tseFwU4aKLzEXgKHshRs29nI+4aTPChntzpNNkmvc5XETsLrpXmR4WL3H9mT3+7LqQ6wgrnyjWe2
avAO+uvAkI77SpGv904umwMMEsvhBML4dopUhjbqwhCq3kkoFy222qX+fJJBz9X/rUrm/TcIxeb2
4BhgR8KWWXHXB8y80gAZQIv0aWfYoSbSWTaH21T5YM8VzPFDUg+r9LkPNiPQwxTdPfU/uQLAtEgp
zIdZ6FCMAZtWcw4o0grGEuyanwNJIHPBsHjR2KhC4NpDKfLTNRj2bCiVT1HN/1GsJgLn75ugpWFQ
YRgBM5ucdJiwwOTrQJHNSBApsbksJm3y6wQr7hi7gHeKk+BKH6n+7uZGpF37YsTdB2HII8kL/wtz
Fm4YmoQil3/BpJHJCvy+kM1/SpZgui/nuPRJ8WYwjeqpHoi++5mEz4itYMucqrWOhG+IAD2DPLGS
/eXZcVSQivONG2bvibcZo5g941M8LnIGHVWWuddWdcw2XRPOM41bttp2sYVxBgGlBxGqjNl+mxf0
jbDwY+DE5tSAUEtLBKulV28IXa8+RnfJM0wOt/cfM4/HwETgOwtlhsEd6edjCAJhTBdJiHdCJnP4
FTwUbun2HjJlc1qFAccrKJ7/1O88CFtPgTQJ8XY0qRGcsX4GH98DsPzCEQX6goldI1KQwxf+ZLDi
fXPllZ+uzP7Rqtl8dOWoQi6Jz0XN87qDlJ2rgCfDQtXRR7M/Dsl/WA11KuVunmowpQcvoEsRDUAp
SXwcrhrfK7iINIYLdkAV1yhxL/UZ3qZsZCRYGHKt6FjROqtPU8uBtcxB8KkQFROCyKj4BCcij0d2
nPVfrtxPAKDu9RpwC7X2UVRHB51sWrDsewZzUuRzv7N24t73f1V1RAI0DuCTOnIgNs+QSPxuSHMl
0AHhaJ/CNLTYlN/di3wMyHiMA81hMKoADxn7q81h37qUYproqhxVyewM4TaZwJkz60XxQ2/bW5np
IvArCEUb5BP+vJqLkZo2olmQHHxOFcP//pq6td/3onyaOyfHW8voQFnQhWOczCB4ZUh49P9JIwqm
FF0RGTUPwmNXaSXbAwt8uv0cg0wXf+w8fiUXg1I95YcNLxew4iqFVIBTJKO9+WfwPsGVYG0CwpQo
xXRNLFoaC7E9Z7g4NWacg16UJYw6Smis0U/gxzr9N0lp2vqv5w7PXLACsic9H0RvGFD8iHUBaF3K
MfXxpkpmzBVizfKwpVDKQavpy2f6M5IRkb+k2w0UcT7zjfWK40qmJ2mSUnGnrHKuWHwGv7vmjJr4
w/86GeFq1hxMDXvacKrp9NGp1FaeI/9lR8wT8uPoHkKwPBfvTXWQ54kjcakwh0iYcGjCdgwQXPV+
IFbiirfFKP6t3Ib3ZdIMggFgEfvH+yhvCh9jnGPVFHcpQ0jYlNanEMWdzYaPrnKt8pKMAOClZ0dC
FEODAsqsvp7SiaG5XmG8JvPfq4aBv1AkDFe9cyHdXtUiuSKyRkT4xyWbqFD/XhAaB9X3b/I0RWqx
Swv4MdnpV4NxAfnmMHkxs8XhVpYdCuwDBvy1Ki3O0Sll/W5oSsXUdFT8JGR1TifT4OpfWZ5V7sWM
qvhjTMA8NdBPjSm6fXZFSYZdwWAnrIGhWVgAHLZk2uc4jyi/TwLujzOun2kpdwaoRLSZDvpoFiUx
gsT17vpMzudFHmG5tRUVDbZVoxBfqyuX5d1gtlTKrO7HHGWqWFiKU+KcWnoJOe+QVwH3leBpHhYj
p04IxDr/DS6h0HDilwW3ANCj2/2BkpGWOyXQKfEDeLPrizAoRYyuYGMqVz8obg4su/D2XH5HWDIH
O5eggBVEyBdHqQpyu6iRjFp9PD3xWGQB5lcc/47ad120sFTguuSLk+HCRYvTnfl3hf2QgDUh519Q
VfjKAPYgRYlkB5ly4a0VurH62YTg7fqmitNc9RGmpe772aHfaq11KS7Ehmmp0wcrOBB+EA2Mfn2U
zVos9fC2pGaAoNAtalyDuGxvTIFpRNevZnkKhiPT2C7CqUsx/qw+gzd1eEaVeg45Jadg0lkRWHvw
oe9Els5nNwG5FexuZzFjH1m7VSeXjKiEHGCKliSue5lPgM1bqzapPcrWXqV4X7AMk2eXzPJzSctr
5h7uW7ccX8Nx/U+DPPqpiFc7JOKkBC+m6Kkm/JHN5ZDM0MI/mf+HfucPe5xPs+yzrr3ZGIpjnRoT
N4fQBnZm6/mcv5emA3yLiOLTZZo4NYqjOlX6oZW/wpEYDhDlg/yh14PM4Z0wUO6IqBFXHm7TDQD0
GBkmitdTWN7VEzpCC/WM3YDxYDBv5675c5vRSfQWC4tqhk32gpskAskKejvCcgMQCWQjvN9P6S98
rERv2nmSaNZHe3KDivUInXohStnjPED6BTEjwOhdq2luathsUnSdRhKG3KRTJ9E2UCHGKYho7Vhg
P3USJPKAneprkfiEpxmJp8YmyJktDDc5w/jyIEVnBix6Jp9aFnY+08n+itQHUZ8LrF0leg3Lh8Z0
nxpFlQ7Cqxd7pn3A3HOCP2GsF+XCqEciPqfCuEN3QYB+b1kCFIq74T3f7h6/c7qXNaDqwjfVQ32u
f4IV8L7c29Epm8OvEEiLgBck/se2nWYBbDy0p2ejM9mDrvRPXFaFerqkxK1BoGMe12iBBWfBK3yP
T5YVhUutjirdZyR0HadOcwBAAdDJDVro3MEgpBv/1U9IvdQz3EhUuRDq+dp5Qu+DAJPnNRAhfoOD
C6fNwfzD7u/vx5nkBV5yXnlDUmRJFZWstO0UMK2OSMNjGZUbR1GRCt931adyh+t5OrYvEpESRCAY
2h38KqNHYQE0TlG8+EaQ8YXwJBin7AJof2X4zQJV/Fy6QmQA0VK34pEKXhhmEdJXpppyZHoIqDxD
P4UJTQhcxJxnQ2UJt+ZzyqKeY0+rv2yyCDyeZ0gA4Uhw+CqCdHpACJBr9FHkWXtf618r79mOAvok
9Tngr6MQS7Kl1SFjYSXUZTg0/xafpK8j+2tjLzIgY4maum/L5rB7yBpFba87naDC4vFCm86K/nsG
gSer39GNbTwvVKK9MM1O9bLRPLty4Okr/S7h6dhyKFd9yjXSWD4nMS0VTxjhaYXBumA/inZASi1j
aJaMwzK2vpYYa0YQUisGUFVp2mSv21FGxFVI2GptRfClvy8jZe5A6xAgQiBRK0ZNgE0y0f9Wm0LJ
H6cIFn7oATAUHz3WXz001aVYd+l0+ufwviQ8mkB9lhOx22DVUQbnvY2lQ0buK/5LBffcEg8B/ztQ
gmZbfbHlilmHaGTOsYjUY0aqXY01X6Cjg4balqRntRB8EHmvlXGSnDrvy7Jhuu4Jfj0piGXrCHkO
hoY1emIr4cJjFy88wGZSGzY0MEXlJL2BBIELt6W3chximD4TP4kXEqwF9laYvq/n9+vZUx76tY5/
3Fs0hjKNnVpEjXZJa+V4HDfkrOVcgJsZPpDcC0y0Ta+Pr+XIRG1gq35QqVWhyum13rGjZZ7sMyav
zr1jOu/aSD8+PODsWYwpIC0iok1M5kIYG2Y5TgiJI7j9zw+2eRPPWKD9holyWh5NxCirJ1VSoYJg
kcEJKxrKlqwY5bYhC4FSsN8rFj8g8n01+ofYMo1p8F37sBQazGDxIVi33eFjDPLRfH86wZGvQADH
B8xttWrCl6HMSQpTL/p6I4gFJdq2YNM/Vb+9O6crFR0wfUftzBpeH9njYNvAwtTWA1qtRPIzM7pw
i2fmZQ5dMrF+G77rRDbQ4ZS4IRs6FDSc3CJSTZc/mbi3rDoncNMVO2PdoHHgvbTQHdl8xgWJw/JI
kcnX0oXdVUT5hXRV2yCby2WVkHhACjB/2w9Gbg2BX1b4yH4HyWOqdci+o93IjLud+sCjTtNBuaps
BHN9ppX0CyB4bi0Z2IdnM/lJ1y2M6r/eWxzusE3ZihD1rBabZNmuV3lMa5UY/32WIr6SuEzL8XSf
Qt/4u3JEpveBTldBwFGVnXxC7xL4OuCZXi7ALYMe3aSb+xmbrDNkSYx916M+MrVv2GDIT+QLwyIe
uAqZlv93DtF2d1RQwsaokq2FIVkb5zWQ8mKy6sT6eYb+XcXbySCnMnnKWy4GfXtpnfjMPpTHurnz
XNG5UyXHPC37+tK40rvqIoej5fhUnPpOZqlEeugKVkhzkIhUJX6joidRsAr5wNvOPJjrhpGmeQDo
7rMdE6K/UdILiLdl8WtZIMgWJB8EVXNKHEzJZQoB2hfsvTq3w+Oqb+gn3jGOsdKG2D2GUd9lWjvU
H/X2n9P+htLyLspWrKPgiMtAYaDsXV9mVI83jApqrGqsDQNbwRUZGRkthN+eVttgY9vQ2vvG0PS8
3/SWTur9pKlhapLa5W6u9XRcflVIxGbs+LaclW2zCRZJlSRrzFcg9fF3dOuGSCrTLNaM3pxD83bY
5I0j6Amrxd61gu53OwsWgFY2S/vXN5hvooeU9RYznimwJ1bU2Klh5RqacoYssbM9I9SaxJRB8/bY
m2Aa6rUJ1T42H66Ej8gSuB+lvbNvj/Jqn4O9lPoXM3NIxRm5YwqQo74oT36vOBEqn/bi6XBPxInz
0bMLK2rQSLJcHiO6vdrIu6W9odLgs3Ljm5VSU4bSXFkCfGvaX9gROMtUXw5DH5q/le9IztLX5Nne
4w51mE2AAygKitm3cm649iXbDCgQzjX6sIxBOFZWfJBEuylnBqdUNPi0EH5A11fP1/h4UmoH6Gpx
7NrLdBS5wLC1Zne4NVFTTeXxqwuxaiMclCxc6LxtC4M7JVhOfxehL3bUsXXIguF37LYk4TgqlNqU
YvZ6KzLInG0AjsRIHjzgOSbGj/xRG+moUVLytZFS0GF8a4/Q8mtDaPJ1ss45sVypGLUJzpVi1iAg
NV3X8u+XRm3Tz8NU7rbiMignK1tZHvU4OSe8rbBinBg5w+lFHoIE4Cj9+laiKwSKq/NbWwSsaYtT
msE7ahOcnvoAbEXjK3ByfC1CK25VuS0+7EwESpzWwz9Iwx4anqPqMMQJfoBwxmxk84pKOMm8djaG
JoIWs5w7fnJ1Rwct8WQXgZXBm8u2V/SEKR3A1q7qJS8zq4WvxP0XVwZxrkPbv4Bs2osDj7tmQLy9
OSPUjN7l7QKGgAmlfQCE2z3UnBzymX/5FYZXc9khC300IXGPnLw9Ng684zEmxZw+61j8I1CE2I26
mastb1wqqqxFgTvsFY72vzRcs/Hw/JFD0ZXthI06Mxr0ySJoETBW8v6m9bGHSj9/U+s5TEUGwCG/
FV35LTJDg0fNzWreg16qQen7NrF1cKtxUJrEaTNj/EiZsOqtNeFFS3Axn7Otj6WLWAu52bj5gdBU
kg56d3kVn5TJF15t/qP+E5W/01jwvHA/xr7ezwbyRZKLx40b5p7+HZsU6vOv4M0KyJ+UCKrQprbT
ro5VQbTXXaum4UOBUOWv8UGpMQi2zLlZEMQVig6/IlPqalHnb6g/DvY6UmAIzJ0ZpoeW3FMvtzn5
fkibXsh2nIrZX1Xrlw3ODOUklUbr/6q7jbgTKOCAM4jEpBEHe7cf7Vh4ymhi2ICCcxq29+p5xT5L
wCMIkO5KN3/KEafaFIGhV1U4Ntc5bGqKJyUrXhSbvM3a4kYsEkRcMnqbVPALyZtsyHkXJOH08aX8
i+GYe8tLgg1DgCCrLKjeTpTphCKPh+yHoHBjrfeB+j9842hQ8ClGq5eokoDL+6rx5Xrsa1SGE1TW
045rs7t0ZdBd/jm91EW2MDZKXAab8porapeBp3FJR49scfbD26O6mnfXS3yFSblgxA0WWBi6QC+l
DqlBMnv/2HNDPlTe6G1s9VCAGeQ+MlKY4w/J7RuwvVXRiJouMQLcNSPB9n8yfwvqqxApvV66IlQQ
rfNTGKcnEWDo8j82g6hSpWEjvzrHuBbu8Gaz2x86qu601s80d3lxbXzCY2ahjg8LNhP1FMIVzDJ2
Zz0moXLFBhNsGPHAo4/KnxY/Uznyu3naboD4v3JskXjatYLh1Nu3zrEGDdWknsdDhWBo4SwctYuG
sxWHIe+fkVBQ8yfz+qiEuHr/hkdu/dEHb9Yb/vvLav1aLUdbM3+hHfhqxte6v36dCuP/EIKhRlVb
knJRtip6sxhz4WUB2rIzU4DmHMm+0N+tITGkmyjSH43Eh99lxghuo84j1K51bCcTjjk6vCSULi6K
t1sGjmhIIGJifvic6QOapKTxllkHkqpq2ts5wBugTBp6gsbhS6oTCzCORHp7QTjM3BGtqTASAjmh
n3/xV9XhZwXBkR5nt23z6dvocf2SxmJc5Q0b9vKupAkjNU7f2qWSM1GCdGzyyi1f/Hed0pwFbJ1B
Z3d1Cn5oSB1Z2b1EAkKYbP1If2/U+fO6QCBRqM5xyvZf5Q3Vym+1MxwlM4+/LmDnyjWRv2r/STwS
oVIAW7HQ21H3/2xK/B4KvSkPcbZmHrQhH1nhV7GLxPA0g55zcROvuihUKmJIlINNnfz2iZlQbpKa
YI0YNJGyRZZau7PPVrQoHDS3h0kj/B/gQoE6R9BuhtvX6MkqxmCcpcYOj7ErXKSTwAP5nxfTPQyI
VK8frR8LQbZ/QrOqMIbJ0bcX/KHQmejQIAb8XoYxK0bZLNEJmhwkkzHpTuX66AbC6UpQBTXxYthg
DoDZ988NQDqbnHW5VRqsYzsfASMMIvQiG1l2axJUw1N3N8lftYxEHg4xaltueFjWciW/qv+JO2pa
Kxk+WYjXCDXcsIaH4heaGtrDNXinHQiU2a8fWZxGVf3HOm0WsUYV7S411CikKYoixLtIL3TtXXbm
gNavQWO302mgk3kKx2U3KUC/+eYLTvcWFR7vhFimrifGpPFgWWbT5XTMEtf2kxrOjQC6fgX1ozsY
nuWxkGzsne+AxpzZcNhlaSQmVFAlXZgehRsEH9flzg4Eife/T6xxJ3TJ8VwJDPh2oJD9DhoCHsgU
vy5su9qsJKsAo7jzioQ1AxFPRjTJyNCU57e1Vq7ZVeqYNaqlYz1OtBZE5uAgWxtClPObWl03RT/W
KIAqGk5n6AmyXvEgOheSTnzp4td8wmwLIhFqv0h1tcvQez7tZ3C8UY2z83dVnLqADYaJQzKmh41+
Tw7SgCZK9woxQy5jIk8rT0EQVasMw4aOV855/XvirtVL9dZVxzUlrBhHAl77drH9DB4oj/75wmA9
l1CzWszqmk3yGYYeyZkhFjl8XfqMTmhk1/l+rBfVqXGc+6t4LwGWJlif0siG8LLvazMREfMsqiib
QJfKkUFJcvFoNEHJn6/Ncv5oF8LsAKz8oEej7V2HEV5nSjc2hppJ3OI+EvTbQCJwq+lA/FCJofCE
9YAjyuIwEhwbRjXVEvOZQW5awbA+NPTWhIJf27db/D3gKhAWQVnUQe+Zp2QIQKMi9QPNsVYJ5/1R
68zm9iJ2d0yz2L/XVC37nWTqiLZiw8KfovyZrP4HT+ovtBR+qgRQZPNTybGBpYwMuJn2CZSNrX/H
dybWwUYcmnarDgujJvg6/xF4eZyHwJH+S0jgUo9s2YTZoAsSSssjf09ZAlTW7yo4LMNOpacROR/6
JH9Xup+qaMlcdz3D4lKcECjIoR04gvm6udw4kUUuyTRG02GReuBcBG4rQPWYhaQ6q8jRQZiXKe8d
MpnZkgTJQdtt796PK2zttrfSz3TB31zile0xAVQyw3Oy6Oa3Ys54Cj1D1BZ1Qh2dstWGjh5ge/mV
zAXjtm0WQcTUzo83YTTx4e/an9Ua3EJ/0BE0F+eFYoDRo6CT0XnG/VY9oHkaoddPmnSHn8tK1y1X
euidHDbT+s9xWKFBQjzXOQBeOc9+qfaYgb0sG1f4kVTUxlwrsek1Ryc5nOY1F657ByY4TD74aYtV
qBHmRqNvZuL3yKj5VnzUhwrelPJVjB4nNmr9TwM+3T8LtD/JHobcuAbb1YdVMr3N5f1IA9TplrZJ
t7/LG7YmPEiU6eznSTesx9OVlq22EyYyGWyEvyO8DFMBOoP7o3eiM1iKz9k4gperMaLzgbqdqBv2
HyXpybsl+vG00JHNvHqtXgLqRUTLCBVSyl9u57JoOc9uQDH1M724boRnTpXW05R6iM833TEJgFG7
MMRkxkC01XYyDn97DhjUs9Ul95v6o1urKovufnxej115dGuSXVuAfzmLfL8flOoZHHOBLSVDfdBZ
Hl3lGj8+xOqairktTR7LkkrJTvgIrG+UfJaRTEsswrILI7jpbT3KkUlX1qXV1+DmxQXftnlqPOdx
CWXSKd/A1kqlPrWnUhxrGS/c2RovB3HPzWtDuaUfryEYM81B3LXMF2PLh0qzUwQGJtejwg+jLras
bpw1nqRQ9p2OEHAfxuYXc9cI5Ze2J6vxZaRORVTrGglHnu3b0QDaiXjMNtCh1R8nE9OTj54we/rF
IkA0cB9akv2XWVn2Ur61GtsFXshp6/tj2ZehpjTOTBUIrzc0cvhQqFmqYiaVPiTev+qIFNH8+Wx6
BidjSgLD00YG8rhj0LETq/2PCvMsVhySfbDp0Fvr+GKJkp1tmounSbnNoJ9j1P0LC/S06WamZe/f
iuNbz7dxekaL/xJiQMHbmS3/RILS/XBvSmQBbAXX5LgRHHufZjEMpgrAaubFPRAFUz1TxkMGbZdu
fp1x8Np5oXhjtT3fR59LqNGD0URpXFpVm+l/FQvdqFyJEQscRBIDp8sNqUC4QXUpv9eK3PC/y2j8
wAg/3P9zhj3coPNV+gMn8h8XwHiGbIsOm+0gB+po2SM7m3itGmlq1ClxiEg4u43pPTQR4DSnR1Ql
vu+FNU1D18X+gdZX2oA1EGGyW0PKpaONUKnBjzDBvDiY4Ywg3y9bXAmYTasEbpOhfkB23kA79E09
9hdSI1rlUXBqHEhAopxBWoUgEo1JpM3EiB173SCg5D0/mrSASF1VwLaqRa05fvZm6FZzEMrh6qhz
a2cpvKettuPWomXKydtuBa1P1Crtoin+cyV70vMdwGx1ylDRVcwrfJIUW1xVjEMZDBtfixI0U6Ef
zqjHWRuywGJAnJBeX7O9xpSTR9HiQMzTAB5g4mQT7WcnDf5rwVgzlKUcCeH2fQaqoEf/Z1GWeFfV
XRO4kgbvbred3Iauh0d2hzKB+8cyCtk78woxIWfEsTqcfen65YmmDSUV28sblijEPuWqks6RQuDv
U6HhHP6YXhbZuI12xzNsswye4ZcAiJmv3vsOvR/pahdTCWdTL4tnZ4ibwYlq5mj3tkJeTeTav+iS
amIII1vjxEIpLu4yMhiOM+dKE0BEjLAn/Sms+O4Mxc5qSkRwDWZDNEUJBhKkeIUXlIFng5dLvNIx
fzVx671SPBBoTRxLx2BlBn11sFhkVgRy98IIXnS67LX6Oqv1AeFRi6mk55Ciuo/jvSf+yId1TlEK
Xa16Wy6IX5PV0pkYhtRJtdAuhmFMLn82yv9a0DND49sinh+I7Q6sKiDY7vtZqIIUppGw/paojpOG
w9H8PS01bSXPkGcxnzPutzXa8E4xgLCiKDy6WRcTQpNds2jD3z+IxOgTJgqSHTGsTrUbQndarFNI
pm5fXfudV7HAFEbvSxdHfAOUBnXcUN6TMusov1x4i2MC9QkfJxOXp42ChC+HCxnXjNNmUq2UQOOP
0ml8YfwB1/tnU+G7l70/GqtE63P6e/1BDeo8IwLjNXoeOSYYnowiyJ129TDFU9MBD1/AU+7lFtnU
2RSldeOEzdpgu+yikdjr+de8qOzob/fkU81qCbW4IQNUDV9XXA+0rsaoYvZ/BowyuLszj4yFmS9E
trtmDTOGL7vrP/gxfxt8q5Uu2wmVeJSEWCKvK3wTre70yl/Pu4gewYbi7i4PL1Nhf70m/AJXhhZu
MmaDT/KddW65/3kT832AaPBKksenAWPTyj+dACPLRft3NIfnx0cXIamun9H0xGUuZ4NNcIxDKCQr
C+izAqEYT3SiqElK/xwzFTVFg2w/uGixl9J/SQhGhJ7/WFHt0TwjBnh426e1JzoNryTbfLgNG7EY
oIJ6L3ztH4vfete6OhRLFGws1hwQlsW1gYegBYIMNaYn7dl/+g36Rkgjpeu63/fFvc5I2Lsty1OD
zs7SkwJRG808MKu6PHr8hun85Fh3xDaBfL7KrGGvi9qbphtIKVVJmFePo9wRywEiW5+M+frZAV/T
XESDKYNfynFleo2L/ftKKglujTtPi0fkcFkzZZZR38m4NTEuBnUJAv8m5f8xtgk0p/NaIjmZmw/Y
m8ROIYgy/jB/JioezS5v8IzULOELaEaz6/TD4O24VN/4sYC8YVKVworwaC3G5YMa8WHlKXpGQR+O
9EeZoE0hw/uzQ8pYEdXSih/Cq4ypWEo1f6zt6dFeVzoeytjharsBWerU71g+K4nI2TTIgAYDZqqi
o5339dZl/qdE9s5Uk/w4qGmOBwxMkojsTCXGQebboJHrw818B5/19dl+VPeeUwBbzHhj5MGxOZUb
2YvWwch9BswzCuNIWhETN/bvkAVyBX28a23zUgp9h4WNBybOylfVM/3IiYdX+X39tr41R7Wyny1O
N5Z7KrIX54n1YRlvxiIW1jftEGrYvSg8MjZ6HP+DUWHO9ByC2bebCv1jJVgpe9AWCyKszb/845AX
jWo/JXb+uw4uPrT7NqIp9x1xIwHFZRb+lndUQt0sv8KY5tNCB5zrYx0sjQhrYa9A7ANUm+OAg98M
BXllJixIREiLsp+t5Ywdx4XBxX0RSAJs5snBV4N1yN2c8r4QLkagAFiemRNRJa92Por/JRZFEFJs
fw07Qmzm7qdx2ULABG5P2yczP1FN96RHoQKK7WzkkJ+0to1pV3Hf29tVk9NXF7jGgNKTxyjf8hPF
g8wtSafatqOwUZM6+64aGAC0+svFCEhPFanpaXfv/Vw0su+0f16LfyKryWdgAj4cBmjaV4ei8qz7
RvoyNCz1FI0oHhGrhd3yjoDGgy7RAbPZEO7gnPxIEopmiXjzRVaL6Wcal43lLNvwaXEp708SBN66
D7zxGbu1A4YyLTEIyCyyhg3eHUPCvZ9ufHkxWLJMXEHkMd76YQ4H3JNUqeNGUye6Xa0Icmjkr7Z/
P75QOYaRKVJpqQ0u3BgMA6MzF+obg0YZOBYmcvnHW4m2bUbrwIT64yF0GC6rUy6aAbd9Fx4Va5En
t1J52poLvHY6ieHBMltFsJwGPsURsgpJsgTnh4zZAIzRxAWTFf1oCDcOoiNzJBGwsgxG7Bj1mLXz
K/g55jG1BRemkXaFvv5ojswf/7ArHNl0V6BmiblOmQZttKNdkCD0XjPwUfOSWFzbzAJpW7u8jMG3
6jG51JtSWnvLkTSp9DYJUqnN4pZAwLwoi3bTzgTcFiYc1CetkqgSTCXWOXGME7SPqCwG+lDHaXaq
Gst1x5tR5DC9RmVExJ8LdiQMTHDh316dO28jyvwsHOVhW+oka2kxzxQW6ZK9gU8ad62QPVccX42K
wLwe266bBqvrhYwqZa3OLR2qbd16gWGfelenJcG6L0YTLQrSOvBjlC1NNbfTMUcPQ1/8bK8UToBg
D/06pbtT+Ued+DLmpiFnnRjHkPN3W5OQbVISHvjP56KDG26quKzNLwEYP7R3g8ezVImxh6bRt/xJ
LKgXtqZqFy4BudwNRxdnS/WYHsuk5R3GHwjB+AB7lxi2VLSR9ZRO0YxsKfiNFL6BsUb8OpZ18EQA
LP9n78nZL3uASNo8EqPORifNyvr0i/tRo8CxvCN+jfTUGeRr1WhZus74ge1q/jB8/cTBoY/1ckjf
/dvr0fAAmv6LZ694NDJ98fzu2ulztJUsUaHz5k38Y1aPiaddYH7gN47TkMhquiH/08A5rXkg+ufe
aSqhpnYTW4qxyeO8prorw6d8arwXpDrossqWsesfHiQCM3FKMkN8rxeB9HobrSnTtxoUiXS7z8ka
vtmrDFy2ZAuZxEXQmKdeXFzKIwJYHuq6qhfRlSohtr1lr7Qeg0yEgCaPMm+vyfvnVZZiwDvfD2j4
x45lCcVhQJ8w2IZ93lQT0iUF+lUJi8VjDVDQbwzIG/mFudlGSIKf3goV2X+zDpY7m6CTKA410fzW
aLud36MQ46Qdt9JsRxh84891U8sR6pV5QYWGfQKo6xlgD76Ak7hu5cqsqaXaFF8VUAZ1nRibQvXC
wVueqmQFitpsz1+3nm4CI6NZ1TXfOjvN0NJbgageE+I3fUjwB/qS7BQ7/4T3lZSHWZgB3mlulq49
XSGKLYFivmicT99zRRUYicKmbcT/+R3BxOiTOs+Vmu/mrNwso5OMH8PCJ8XDZhm5MQWD5Goqx+ob
I4rf8v6w3NVCjoKUHeJu9fLDuB3MsglUZHzYfYQIGcVINIKkpMMAvsGcEClQttLUtZSAYLRXxIiT
P7KeCYONeFTVZSvMrIiLJXpSZ3L22PAcwuVD6N1zPVAliDyo/yhRlS7KbJRal5R2ltQYSoL5MHw+
XUb9ikOz2ao5A+2OMOJ2wwYNZjWXi2dmCruNB8xk5vTd3ipnlaevMjqEoSdCm05kUwqcfm7nbSwx
AvItA8iobWa6u+57JeSYhNr0gee5d+Osgvvuy0VVrvLlaOzL1jmXyejMU/V0pmFsfOQr6ZoA0hV7
q9HNC2U8tHoTVCwIlr54LGCmlYXG9GYt0GjcuyV7Bqq1rMnd+xHdekG6fO2KK9TmZlM4HfDtkGar
nRVu03n9xG8u1hvmErNMhSpt0Dn+ZehAJqhN8k09rO0WRjguC9i1l4Xp6MIwEe+p9FEDUU6XTEZ1
uHIH3KpnrqpyK6PYPrpYICLiqnp3fqEhZQtFN+TRXMgua6J3OoYCtHxLqrS0J2hD2wbnTla5NkLK
5UuFx3S8zAmYpVhaYHqg+sc9uVY4ADmjtZoskbTQIyh1OHiKMRNY49qyTIMYhKuo1AMTT6WyqPbB
SaMLAviIaVzDrH49UePASg82/WX5TO/dEbYPCmFB8XoyktqwhcxNiO2tyMqSCSi+IS3JqJ51W7uG
XVo425yvFAMKUG5h1tDEAzLruOGjjTpgNTGRgbSugnyLnOmx1bAXZEV8nALYKwjoZLYHiAA9uVTr
dXSGGXg988McmhWKFru7UgRLlu4VRmZ5cJUf4Bf/lohOBz09aJT4olLiC+bOS72TlTMjcks73sKz
/MeaHMBjK7yOu+amlUJRpd/iP1h24N18+cfg6AfauF25ed9Qk1Boh8OxT9Z6o7h7/ZmuAG2DRAZM
jaTMXmojrBuYkqIUqz9BZ2F2sjKfySQcPduY8GYhvsvtC9mfbe55z/yZQROJBPgNwzGFiP4UO5kV
xeXRBg6itRauRbdCzyf5cCvDVeWJqAzWQLb2EyPlcC0Et/vtDJmEru/a3SMf3JIdirQdCmZ4+szw
NDDJBpAJU+mOzfWID+v7m16s1oO70SWcIDY3Dr6HOIB9jaraFPFxqaoZDOY6Aoox9OMWnzQJNTb1
uWzeae6kUxbU1ezXOMirJ4E/BfUKlnGhtGMbU3CIU6rONmDle3BNEwryQRkrHJNup7OhOfITTIjz
Cfcp+fOlFIUfqYndVSeIego+dz7luZRRHoGao9B9o3oasJDpDh+EPr77FeVXky7ZfrjOPl4im6o1
ocdFXf3hzzS+3l0dTJwd7KrVGjpI3yPua8GxEva9oQGwX0jkgS3CgsId5wP6jtkNv5EzWC2UXBgh
Eb9JZALro6yshGsywZpjEf9Mz8hS7COJgC0YLXQdRNhHtbmfD+g6JZZaULA1N0R4Yj50GPdM5sWf
5FD4rnyZbzTKzzuRsmRfcEOzF9uTVdb4GGBWcpZxlNwcpTX5sPdrpMlkY7SGSc9UXDuPKV5NVcIf
4YXFO1uT7Yo+vXGDU8WxpMWbuFUaW1RtSEW5oKQ3IhPZCufBTIqQvlkyzozz3J9V3dH6tqYGG3Yt
8I8NitYyKckwHWT5z3DHVwMf/y64Pqt2IK2IUBa05ZPpwHOjWCTYpLzd14obM8crcSYE2BrEVfMk
cb9VmOA+EHjEBbLfNOZxz6rC5X20x+Zj9LTe9avz5rRiGytDDA8NYZKBvc51dkv6qKLxbxmUTR0C
pRQdjNZ/pm+2Z4eq/Jz3VTzwS78CtMkazD10KsOAwNqWvUdZ9W7c3/X8acRhaIA5PCk4LieXATs6
pO0iZGbaqnhi7Hq8yO0/nrl0+vpeljtGvFgn86blBjvuLHp9ucGWVPjMoPyxsnqGaYDZaxeEYnxm
7jU3IKE6TLOz47xXcqtLiq4pKSw4Vc8FQZKSJEA1Z856xsWshnIFCJGzBI+fDPgig5rcpb49tKSK
hps5B5AERzxlNjlsLjAd8cpeK4EtdMiQeapYC1O9M80eUpake7Scrc3GNY38a/hakWX0EPPexVpT
Vm6X5G4qcyLow91g0YGtqiB2y942YmVxFjKz/qMiAoOJB5fDXy8gC088miEDJSzMwldWhx0EpBb0
EFQDMtWrvUy/nh0bI6SFRn4fkTW08LgToG4DE6HzfMlLygSX9FAU+V9Zo1dEltZjAl5/FILcHi4/
wotdfzKx0RzbSfunG9tqq9s2U/mUEPZIwgxYSBhbzY2yyYqg6NXmSmIHJab3NRkBjFGPPUadGI/S
lVV18pdrSpM2VXZ5r80EhI0ZTQK+v76yFrbyyH4SuRVVBCtkGqY8G9fnH/hNABL4V33BUsOJg72P
L9Mm7+4qITx5u11UwF1DbaJsWEaosg8iRe2HT0IYF34PIYqCzoyS3gb9xyetBj4PXxoRySNwDPT8
5w6bKeMTbZRRCuhbjEz3geZDNFQAol182o7ktR2/cYn7V9kNohUm15KzEI0v7fcKzLqTHZaDuazM
J+hHDe6ZvCXj3jWJ1pqOyoEE5/9WnU1DFf9NFmJ/WQpsa6SW19GRNMqdAxWu7tkyMMe45MnVoEQP
3ZUGxRDhpslZtJBzlS2M7ZcInFs8LLgxmmprTjJ9iVUZS0uSvtDl2nry0xBByAPQHoVQuB6tsWlo
XXHPDT4lrcrF2qtj2ZSzfZehPMcw+CRr+k+yRP1AP+FHotU3PiuHdSrP/xu9k4SBh/boIN8j2rIw
Zwqq1nYgiZAxvYqAZyS7wVpLT81QjbSgpV+R1No5FL5ccQFNXHNspfqveQU+/Q4KyU6A4/B/1F38
rP1bTvdekBgaMCXcBSDwxlvfP4/3zkDf+XtuG1KbhvlVAkdGCN6TXzp+jMj3+JZePcDqNhYBCyuA
t3hxEVLGGxuo9QD1EJHWhQrYBwNyEZ5s9kpjfVG6hCCOI1EhGTwhoRz28wz048q7sCTuzEKwOcFs
GArsF/xzKT6Nxv6fm/aMxW4G967heikIRgUX5MhGM8OXQamuTep4EasWB4JUu/LRgeBdqpMHKoRn
l+uU+aK7iLMPUXeHDKreZr41FXYI2ANuQBSPSjmLpUBiLisgniswOxMV/TQ3lFWF0X2mzlssLEn2
o0ENAIaw/MQTfE2tfF/rW/h6NPVTPQ9Yo/7rhjTqgs8inzw8vXSiuOKsVyGO7R4iMoaZ0w3VuxSR
zBLJ+nTOcg8E9d6/UrnUCcpdBE78IUAvquRBytfRamiTCg2Be0VofpFb1Q0E5aCz8V8aGZ6+v3jg
Ar+CCTACOdbB3immEe+whkhjyfpNLrO1UdNfzWPY6SsfmtxUPLj6iTFxD4pSxYS2bPR2ysJIaiOt
16d9R321oWatrWX1ELGkNxLaRHLgLud3/McNFRlqQrMhxN7hXC7od1CF7IOT8NrOreWPP0A5JRWp
ssj5aGg6xAA+LZ9QrGt/yd9CxRLxxJxBHWFZ7XWAFXCdT+ZV+78u7+bEGGZ39QbPKqJdfppske0Q
mevT3+OrbDV4coa80J4/LAH6GrsWcPYVRNrIdZwCRriVpdLQZR+pn75as2DgYeLDJr/l50Is8dIh
pqshUjAMd/oMiL7ww2uBdFyTSXNEm059FPt4RJt9TJU3qFlh12FRAnFHCRjGVZdHfzOCa4WvuiaJ
/TFAxi7uGT6sXBRjVMtAMzkgxl/1x5pIDyTlfzU2fTsvDm78ypW7yRmHTyIz6WO5Dp4rxrm5suSc
BnjFo12iNd1EAasNE9bHX1nr78v+50hNOfw9XeiAzHUypQ14MbGuqraqD+oGsJreq0N2Ln96jQNq
6/L2Dr5EEXxoyHDDhbVGuTVajXQxz+LBnOR5yRkyh5R9SKcZY2q+ynDohErtGW0fzzCthtxvBvxv
ZPjmtdD1hqk5qq/kf77As0jvqPYUsXzUlzsu/kadWbQzPCQuEV0C8PzwNbRPqQ+R1cJLZWG2nnkR
IHGNfYUJ+KTKlh6yglup7C69ETfp4pmIYnzJ92dG7bI+UdlGJLuGSev12H3T0/9gcI6H42hL0lfW
Xx5Z/Sn6rq6GSdpiPUL9HzJYgS97hV1Eq/cv/H3UrnX2oJlE0jukvUt/SLLEwyICrskeHK6DEmQg
p5R193CR5ApY859VQ1b1Mk/lxvByiqe6FcgDkZ4ycADxk28U+PKagdkKrdCJDuXkywwQ3V0jC8f0
5t11V2K/grTJGYcMHNA8HsqcY0OF2H/ry+tCvQxsym5ymXTvfGEPb6V8TgeRiaDqN+k/xOGEUYRe
hnxTL0wgycua0sX4BzgdEIct2pJHwB1cvzMAmd/h7nwxCAR+3wKQLB7jxZmrODYn8T5N8mqrfj/l
D0dLH+IwwwqxxYsTOUkLktNrFrrXR4s9Y2hFZPwz5QuWTK596PrxqEGRbCpFCmeI+azB8K0UlBRa
POv+atMVVKVFKOnw51sGHly1RMmsX/ZVx/RxVcCVsaq5Aed9HiHjxx0f60SPWzJRIsueBHaam0bY
i1tDrd4Syxn2rB81VPXOK+kLRk5u4Z0Bsq+Ek2r0tPuMGa9JPT1gjE34vn7BlLXOYFAZt9TkfHXq
u2gz+txIMJ7tCYU1Y72V+cIQ58ow0eTqYvG+X5940T5/AFQvsFL65FrTJhmdfn5SJxIbLYkLKhU9
kz6pjij77RZurSN3kNZB9khZ0B+z/ASThl7Nipcdcx72O0U3gQ4CFanD3hCypg3nXPZXWIOFMhdM
PUuhhi3CJSsGEQwdSxgDlrkCnfbqpFTZYIgfa92swooJaCfTBE45Gu3n4AOsg1mV+qLWCn45HGKE
wfWOsNqitDIlCtrRox0PE0/WvNnKznN5PxM3jYsBuNkhSw/+U35d4xzL5FWBABYobJHfq+KEoErp
Xku5JtnwoMMu13k7HP4nNtczKE+IoceHkv3gs6gukiQ61Z49xg3s6IRHo5Xuccy3HbaEepzAqmL6
zIlIHqfcqNjpAl4IAQE0tOQ4HZRPcC95+ueMv4OA2mh4q2hhRe6MwM8SgSeC05GQNNzxNSnibn1G
9tZeOYHXeK0lA/F8CoDWNu3p2UWdpfid7m0V27LJuWJREiDrV9on76S7QfO5o2VOr7VUpURNPfjy
iRtaUf/+f2VKVhOJaoLtmVfXFXWwezvSnkBvXCNy4WCJiJNA7ksIsT+0PcWxNwd8AHvGhVQ2Kbra
xOEaDs7mkz94hrPrUEyYM78P8AzsuP2GnekzFCtb7a26uo9bVE/JI0COhQRGauvkzDdCpdmqT3/F
YJ3xAood3W+qa5xwUGsG/oOTVS0gC7lspz75lnLYag9lv4Hs5uyf0R1gFRzhiPKbC4kuVwtWMn3u
c3SRqgrA5c0bWHQ2P08Kl51GpbOsgDU0JROtWtAGZGf5UCmjojuIADwpi74gY0J+VFi6CDxPZkHR
MxrZdSiJu0wVCQSrOlhGSHJbjH2pT3rDO13wMumcVRiPMUesw+NCDeLgF09w8zadGmXjNBdhIvjW
IC/hcuCPF2LH8885BO3EUsPUvEJcWn91+inuwlRDM9oskNXN7R30evUm8Qk8F2W1O7dfWwcxLofq
D3QGkxva9MGujs9wOT8YmbXA74FsU4KVzI7V2N8SBipaaZ/diIynco3rHlW7W2QJeO0I+wIDDkpo
5B2SBQk+q2cqUEsyMhu+X/Ii1la02UcDWhud/W1YJe+A3bXiwCybboj5+QUyOdvcXCqK5j0UHlt8
WnlyrP3/nvyJUMkEn4ZsdWCZXu48PC9PWngaskfSi3HLN2iiFdl5fuZGu9MvCtDEDKy5VfRNRTm+
dxnbsxRvOtSzOxKx7SZuMUZOTGCsl6hLKPXMy8UcqSbbVL3ZOueI132opLHIF0MSgbPxhdVy+8rW
a6UXP3dbY+BToMZyRc0riFlnBb7AzYPupNI2d8B6lKGlVvt3D14uPqkPTv/BS5gWdZIMHQbFA+qz
JbKE/VhNsESEFpEHs43HX3/w7TareoIDeqZt1e+NZjkdjeyKUO0qnpRgy1vjItjqgKKAVHMBiRr/
Afk7YrjMdKzJU5X1dVSmxIZwjS61V4FVstDN+sg88q30loRU16lRKVZzD89g80aJMtfCkW/x+78j
ep+jMYCMxOQxmRZj/ZCXbY3D1JdOsIBNUryum2v6vriId6obZZJiE9wi4K+73W20M39homQ5/keZ
As5jcqpsJM+/txoNgr3mchcqhiaCaUey0i6v7EqR1D2YHxuL5kfVaZUAeUVmxQImnyqPPQlk33VU
iQ4c0X1ubbEV2YFPsyYAvO/Ap20VCpRXPR6lF0IHGDZLLKlh1wveZ9Za8F91KRMi7r4hcFvT/o1Q
9KfSW2kj6+1jnzdNag5AiJYWevATfpgDAzNilgIOJ2rIM9lu164SGyv7eZ8anKjmFbTaT3bTh8tU
G+MRsZtBiAhtN1BF6xaaY6H0cmPN0+FcK4Ab01qTC2ZqX52naaSriSDfTKWkXv1cn8oYEaDZvB5b
oMUtKn48sM34pQPsbAKZS8bD2KbOrNwoNdFrooKUqS5gwYhiFT0fUnImsW6ICCWqalHpkuO0vqQ9
9Xz4j4kJCrdPyxFptJXdDu4AbY/W/F75PjjP6ed2vOzDTIC26MjdxksbAyK3hcKiuFlz4chQmDM3
oizRgA1nfPoiLD2P8Xx9WgAfwHr803RkhRaHlOCwHva4M3WCrTJYKR4/MZQrr0QLtA+rsBkHdYGo
TT7bSNm/x/dv6Qw2dLknAxIa2ugoCzOL3tOQqadDD2CqAFM9lm5SXT9IYYZ1fKFUGOJ2dUguKYQP
Vq0sAJKaX75a1WAy2vaMHPymKc4pXjYH4TV7s5rJlQabSKDG75YF+fe6bbEBLTbFRBfJHcRttfZU
FW0txrWwnBbywu/iQqXNyOILWsrXFOFQYQhLHItQvvravTNemA0+/u6CdrBGDUT087XX+SluaYWj
lyeHlH47T8f4gqqJr7Tsvhf9tfQjuXXwzi/lq9s4DH6F+q66GxgoiwEBVuJC/oPNwKkwa1LySM7h
UHdtd7p59QTpXSnpKdZuNwL8QbF4S99a4tWVRKUsC2a8RjohusOIR8af1vJsymr09nwYBHtsrVSp
3Jjqt9qQQuA7dqulySqbtNiIc4n1AwuiWSdqVG5vd+SerWuAoSGFBNVvbeFX4hTGis05EEk5uPOl
5ibrl0QL7KL3cN9kTEHe9Wyj7exdHMl8zPeIIUgApS7k31rtExEDnNIb22ITn1upsMkAHcyeuPZ4
vUZvQv/kd+ECb3tEEMsow/3sUekpWWw6+Nfs3fbcqRxTSx5/TQpaLys8IlhkZgn90FfFl654bdb/
6HXH0KRfiLl7uqxFs6L8yIUeAA9mqud72NjROAv4nm4O+WiOSJD891a4IWxxCssxiCrSRuTi/UKe
ZvNAksyJRv9DB2vKAmPIFveW0V/hhVdTxB8Qmt6KFdZbxHbgKufN71BuYJopFg9ohA1nwLOKygAr
r2w/AE3r8qPaqzRhLkvRXY6VvoMB8sL91W0DsXlggaaMyY8TLPvItOICBf7tTKUbixjEFOvCdPPE
6iahktBxizdqo3UUO9fSWehzTlZtyk9u4s0pm4zMnGUn1jhWtYlAcoveCu1sG0N47R+wmWz1zw9Y
HdR6cOqxBL2ObT7b5L7wXGiF1lyjuXO97PRQ4WBaLVzZlkocRLPr1Y/LhoJNkaRQLfMJi6y0ZXMI
G7X6ZL70PC668/5Ez+2A0UjD2bpeTU3VUNhTjvSV+GePaErTxGArlTSaqQuXRFxkXeCLjuX9CsAS
XuCYzNXD2AIHE9DVmQqUz6DY1z5rLNJK9XR1Kle+Xm8MbVgNwZTxQEFiVnxVukzADd55zEmuLJpq
aA4pGi1kBwojyxfe8vJKCkK9GhwtXXanxleRXJ+BRGRMjzkoYIWoTKk4qllfj6FxmPwl8pLHToCb
zuQiYbp/dxecndDAgO5OSgXrHCt+Bu/H7e+beSPYT+GG6TPk3nqsc0X3OK8RibUB8ig5LrsGpN8g
9HXCwYmIX6KKrfITqFIsKbwJJe+9UN6/r5Hc2KFRvnM6Vg5MMm82MWif4p/XAA5rBQVhdMkfwspB
PWwLsBjPXNr5ozbKeuiFzswAJLXUAW37a43syD1jNwoEyESoygrVdUYRGOTXRVuc4yJ4+OJfPlrE
YQd5Sid9YArl+SYtGi8d54Jy8eLMz/m+3CGIyqkZfqJqYudq1Q5NDsA9F0g/D6Ssux/PDFo1URqo
A2o7Xwib5dVGd/Zk2VkkUklCQTf2kBez2rAMO/nSskwiBlxaUsQrwZgdCtzOLcXPvXRsOQAwq+Cs
GyANe8LTShWzKq+Q6QS2rxcBE1mspo/AEd5qOV/hJnvlCWNEk3zA2TeI6moX4q245kvhQKtODMLU
TbBKrQ1rpFSWM+YJszPM5lB7YxboP7Ku9g7j4Zh+ncLnrzF+qKAWKt9O8BWSCajvCTNRmoVDQZbQ
EGskX+Mcvo08kawvu8OPS/UQoYdOB3eeBhHB28Wfq+dTKgiEJmteec0/MN5VbSb5BNIwCv48UUZt
Z/2BstHDNpyStYt+j1fKDU2T2geO0egI64DLmjc9r/Ajb8o91jz1ILbXsucoCTL8OaaBIzVf7MF3
ZC/M1T5a2DcJ1A9oL1ntPUnQrxV7Hu1xkC720dgzVe3uQ+498q1MUH6MA/uUSHEaAsF4bebMyqg6
YBVXCdl4tokgC4c7Qffj52pm9yHWMVT5l2bC6q//fDt+ci2yYdzYeZbkQ70tI/3KzhqAz7FPbxX4
AT+I1ACn3Y6vNAeQXsO/ZEWDDY2vWpSpv6p3tPQUkQNduhVzhnKXVmgdeg6uva42To6Grk4Qt8t/
HToWsVmdZ0Dk/9eVwSBbLZTaxUJVclPkb5nBAdiAK2XB6aFogWd/OmBvB9dYOYKEb0XsoOHOrnBH
QZeJ+Yp+U3OtLvTPWEK39szru51NBrW28IUCLwR8fYjFJeT9k+wHaUk2G84Zhc4H2N4AEnp25xFd
3qs0TPfdu6dAPku+Ih74qq8hy7XC8yqIU8lK3bC398KayN4CQKuSIBuY/4gVKhQwJp/gKRrCmsdH
jimsyJr0gGokBMvXnYuVGrTGnxpgXILh3RLi/6iZeQOG6hMeA6mwtuC0UCRUiiv4C96I9LAakTHU
4SBeAa8lPv4U+mPRZHNEYETF7avqe5ZS1mIAfIRb+QHy3hSdvjTpmBDBABZ5erVUBpB+OefB7ZdV
4fgN0VzfLLfL9xuAAlwYxqExhTxALPvtz7lx8s27ehJ30+0Wsx6Jkw7w3FBsAaNhLvd+ti5CWajA
LMCiq7cJB2xjBfHaRVDEPtAP8UFW1pQng0HDpf68CE6eHN87kTpwE/3/FJHRDiW5zElkOw92W7FH
XqH1mc59DoK1ejCvVa77arJsSNOSCDNTN7wX6lPpIbr18snk2okwJilRwkmP87dr+XT1s4GOK3io
K/z/XERw8yh146dPQky3QPuxDrra5H1R5vDtTTDpVOPOc/QnCb7p7E8RQXp1TDAdmx4ID+FJZmIv
m4mxBuTTmddDjxkko96YnyARKXK5EX2i5ZWXXP64SQteO1AlXLiDwVxSHOX19k5HzeZTuNiH64Ig
qPtyGvXDCPUWgWzve93MzU5ppawhbyEGd4nFcLDcewHSSbp7k1COBgN6ByBpvCTlyRE5N1wY+GJj
KCeqjRKhUvx41ojQNfDZOdKf43M3dGefeQ/o3sLFFCbBNG0KytxOpFgSObM1x/I2OVLsBgrawcCJ
ENBJbzoYeLo95EvJ4+hgNoi45solpv8J9hPBwyS/bIf2KdDAH41Kbc0i6qtDUIlvmKXlQJ2X5RbI
cwlhAjBVZ2hKCwRP48iukbwWKiVFKhpD4s4TXe8T1gr01zLI90WQrUV72qOYoDX9PI4TCXHIO+0j
QlbhvPyA8y8j8+zTgY53XyuDYId9Hdc2iB3KILevEpnfiuE+IEQ5uJcE3Rl61o8Lz87SNHVTrnFK
1fgUKaDEvKJtsKBkdESnkGJuBAZ9mKuRmOBgI+rbMDlTDDTUn22vO1/ne+AylTkIgNJSkOYM+vF8
qypU7NNp5n5t214ybWySH8MySOIeRmfKZIHAvIwKIytdyce+fu5UdhoxoJfevBXeDtooQYtxD9H7
u6qiJtX5GJSsQmGCymeFOvhgHLp6giFAgjNvuxNj2My+fwQFIK2pLiegj9R4i8hswcLQpHZKqfSW
Mppq4ucW7d1Iwqtgqhdi7eBhM5zuEsrqsuhrkZ1XHfXrZElqExEE9PetKrpYtV7/9E7p9r8+30Ma
r5O438ytF/YDjjysSAnJ8rttguuiaP3qSV0NpiLSheTRUub7ktVcB4I+XMJ5oLermDS4zBMaUtwP
dDoleUFuCqM1h25uuXgAfT+w1LXJaHIu0k06SkxiMAyLv7ZbjuOsuOY7CGDej1JHp9CMC+5ije2h
oS/RprnsPsfaYUavv1IYCek+uahY369SmV/ZW2RT0GmmVMySNmaFPVUbVWkODX28stWXk97EYRoU
lJIzMietlD67MVIv63TXqaQesXmUC45Wl/gfdCQzf9swJVRXB+jtjta8hKU2vl9Tpti+Fqxt8pMb
OIjHScrpxl3nUwGH6hmaYIPOfljU5ghDuMEZuM0zu6zQjnvhlQeMqvQY8ipn5M8dAWso8x1to26Y
pnQ3ATFYlEoxqGbnJ499vpGGcNZobbG4r5QYLx3/kuV4AvRf0trgNteU8d7xUvYoeRQuLcglU0Ux
S0ZZSKab7w0b4m79Z45qi18+k6YZObv5dyrIJNq99Ts7HivjJOapxNigqFukQGWd97biyPtkaktv
jOPc/d7lszSAwUV1g2Q+qyAGJG6bf7JNIJJMd9AbEzFppYhshK0D1zFH8OBk5/pDoOrr1TmXGzos
t0J+AEVGsSV2nLrvqfNqDSanIidzCswy3QmIDeI42bN8X/RCr64fWJeo36YfpVKWpn2IOFutAJET
upaY2WRXaifm3MhZ2V8oq6UZ+okSM8bMY9pipCfCrRfloOQJACoZi6pUrgRNSq7rvJNQm9/rzAaa
Vvc9I8gp+ny8y92NaUUyFkgIg3QCGumogmkqQf2IJdLbIPv9IhtiXBkfjH0FhxZ/wjgkjwofjZgK
yQfjHuIh8FihQrXcpiMeC0GvzvMS30S7X0dMkzgRSwGkCPr39dbLhWbq23GWCwsD09EG69UxOv6R
AEZqLzG2wtNRe4/jAencGDN9tiE0PSuhL3aTcmhmThpPrDfWNalb+BKOzDzHK7MZ+4IIFUzujo5g
oXJg7GhhcfXoxX3MRsouk2cBHZxOx48Y6RMezbAbURGv60au10wfmNPCIbpuZibvmhDNpUZInvyt
23AHVQtDULrLl1bEqTwZFRI3z9693ShrManUIIxtu8CKJgKhVhsosT0iRJK+equWL0FAqqtjUem6
gvRF3PPesps0Ch1077TJWvhClKp5VzEfVZPI7aYC8xA4i8DImqCZ31rlwDFZMOtVaaEDZUqyrIS4
w0RcsD3s5AuYnyr/4/BLcbj4znhRu/oV+U2S9GhveX9vM5D/hLChz2fCptlf6/yLIT8fo6JDYoLV
ZU6MSCA15/3NggLnBs4P51Kk+Pn4sd1I3AotDFZCviToN2vmnpnsXfFuTTQBNUsSJi2eu2jqaqHv
HWvGMRCOd4Vp9kLilCuRdXrA5ataC9tKVFxxmR8n0H+T/CGxJhB+tiGzUsfyR2YyQ23s23EiTA6/
RxohbQm+4149lwhP3liXXu8vMKnuEt5zHqzacTZ0QOtgK8EEkgtnplTVPJUhWR7zx+F657x7XmML
g/KPGkxFqXA+PIfqUhE+bmaMW8dZABY0qcELyDnAwax/QBtmg3lhj/oH1qfUzKfOQ6OuaZOBNng4
NypHm0K7aAmYVsYKaKWTrg9T+oqpciwTc9bkdZ8mxaaLjAxfh0HmiQ+lFYT4eNpbg+J4sZFvVCRh
EmciUXrhsblmwDWKS8kU/XGRQ7n4UD7jjnV9rWZ8/qwqyw6FH9PmigwASG7x5/Un6bmOUPbAQhuf
1sQSOwP7X7HsOdYUD7OfbdfAjp9CTOKiUxfLOzI9nH0ug2hPI4lXw5HfGzKc5YMU76LSPsH4VzK+
LfT8y3eVSC0WBTSpBMfe0hTK3E9xmsyQVK0hilNFfSttMoBcOY9uE15v9/+SOL3b3xyK1H43wnEr
BQe4oPn0HtTBiZIDrXZh+78kRxvuaWYtwI8Yb1UDc6rjZoBWSkMCdAXJOZQs/AJ3RLsoGSby137d
6ylcdXCvsjX7XbQiJATs+4MUBtExvZDlt5jN5uzKKQs74EL2zW85U9w9O81cofpW6BcvXJnNfX3I
7goJO6D2qytuqf8jBPD6h1ZuAvjboaI45b/aG02xy4jGAzNVUj0+StyhPN5cAx4YaaK13wLeEjJ2
fXtmiLtAdoyU5/Eg7B+GVqydKd+0WpBQUEXobfm8Uj7jBM9XL0OZu4QlIzWxX+JTmuLJjcQcuFIz
xbpN+QYPfjLoztiy06uuoI0l9ePAZMjgYxHMw2JfxXtG9wREs6VqK2rMPvy9kuwU4OzlB289nHMg
oQp15tZdCFPxzrUmdQI2WJjiq3ia7Bv0iBWhw7HKDz0/XXxAar0QeDV6VXEQxPTPfiG1co0Aw+dB
wwPS0C63/1mD4b2rREBsUkma7DXtb+fUN8JKb55DPm0zOecvf0ugQz2izQfzfxfxb7cYi3odr2fN
tVVXjtHp3v6nuX2QVzkKrsyyVJTvFoTvTwNK3pJ9uL8zVZV3BQD3FKOs3I+ge/0bnLBLHT/h30VX
Afkm/cqvJZwx5v8oq7CJCQmVsBEZ9eLFxx+vFanDApZWtQquotxm2bkQ5p/dBchPG9BDyY2Ft0bk
fzqDphefRVCeJRD2kLISK3tgTr3gCuDw0OWkz1BQ7jgKpQaoZgfIly+rBy7VgWmysBbRIUsEkUEY
PWSHOEnuljGCuhz5BYlLdVBJ8n3IpFXWIBL2Wp/G7fJ2xnndn+JCRiHmegQF6Xp1nbVbuEhEFBbZ
n8EryguBZhuM9XnJK7T1wHal4aj5Xki9LuZIz6rgIQVpK3xLvYRU38PyajOUS1OhihZEFPWMYUGb
x1LqpYnqTQ8qJCJzVc6/erAanRCXJEcsIhaFSyXO9QXG9po3ruaCnqXqYjElOXallIKULt+kOywT
R2xlRAQ/xbFjDfiRGVaV/mu3Ry4LK4elV4mpt222IDx0akf5i4vTbt4E/V5I5zC3WXFMR4cWYPKx
t8QJTWok2lNEqFR/o/g2MeOWKSLSyx3DienA6mi+OiKgIPxFhqKmZpw6ipRRk2VGravae1goNMKU
0aiEstrffxzZ4VxG/zLmR/aqOFhE/OLb1adrPMEE0SYeQgPLxKubnu0ACxUnTe7/fhFyX/9U3IX9
R+iJo0UBD3kfs4dQY3holoMDQQVJtb2SJfv7bIwcaT2W+nrFax3llPbzwhA/K8hQ0kwClPS93j5T
j2iQiMHcajdFP/IgUz23vDdh5s7vXFrAvkCZH+K5FyyQphuSiV9F5R/2JxgGxLjuF251H5bIrpri
fM9pqcEA8UlcUgrhy1GKQMt8iDV/OQni3UlNbSCSm/ErlExHzJgtvxu91XU4PIiiTdFOm2c7TI4H
ppY3LgpPWNg9v4agmvyVzNsbQ6nAo3PbEPjxoUKgq5W/toaSCmzF22b39FzfXdMlMeRi/h2nOqH+
/OkJihq/ti2s9MBHyeNMsm7gAW0cstww8ZBMORV2bup2hfQ5D48etpM4hefsrXWUW43qvGGMJPvM
moi/RSOexB0XgEPhOluOC+mpOaOSn26YYRr0UUCyZmdlrLCQZv/UPhlYhJNnPOSton+WAWIbOwKc
hbLjCrJotFHWHDBOwZwJGhg6JnCNuFsnFp8xA5JgbH27px4UOAwWqBLwtV1+X00GBHvfINaiLuq9
l4jdi2FYT2egQ36f6zJGZmOqJlDEZ9CnLgKIYSpBfdlV8Jy5WSHA1zSAqDgCbQxRdlKIjmMerRnT
B7oa0tVUz9Rn5VNOPCjgpZmcewHe02YMGbHPiNGTrKbqk6VO1yIXG6C5l1sPhZi4ss7Y4ZDl0h73
E0wrJXxtI0YK6xSXDspgC+I6xx3D8j57UkSKarMAJBtL+b8v91bG5zHNMxYZdMgkzwLDopUud7LO
2VeznuWZoQ32gzGzFQbVqTFgf8k+UB7qdGcs84r1UOYKgFzpHHFSpJU/umFUwyHsF70Wq/bOV+pn
dfhJuhnhGG+6qCToMCzAfgs4SGDTlUdsDP+ffI+1KopWBVDe2evd1u0QlofyzooZIO3MW/WSP+Qh
wGIIIhuRHp/k5ikrl8fJS19BjB+QYE9cbSy2CwYO6C2dxIPiysB4ixoAZPeLBLUYfEh6dT6YEsjb
y1zNSUM6d+uooB/MPKoJblDjMnsoYuNix+yG7T6O4Yy82lNLzjAD1jz8Pyop1eiW/FUUYW9H4Oik
la/41WhxbuY8Z5s1C4ycTPfkAcCP2LO2HV0uyhebPC/oxefVo8ejayY6l7lH/S8OGgNtgLnEVEL5
x+tVL9gdc5Q1E/8l8ZTPmETsu/+H/YqOtbFeaY5xrjWwtL1yivuTNGQptws+ZvMCpQo2FXvLodmP
JK0EHIQEduLog+A8+DuX6Ig1JQ3oQ4XZnKUZnqOzpLFaQkiEnull9pFqlw74II4xHYVZsdX5iIS8
yx7H+HHR9owq4uvwU9FRjujZ4GS5dNpbWrcywHLbp2L8eU4+GKg24sQfevZye/ageR+LIjV4lEwM
qzNFrKY4i2/az+TOteu9P+k/iVFcHBxb3HT7hPQm8nVMegsGmal6e/6aXgrpL9MKyfQ0LMp/PkJR
uBC1dPsw0S1fkm4hrw+k4iZxrl0hqqqyGzN/7U1wld9o8fr/+fgJRggzVN8OpGHhvTjAJUa9SxGF
z/Fr4iLFcG2MS1ZwgCZqEz7o0Vs/vuWYj3mUb5zry7FOhOq5xFwd3asdJSbKjwxLIwSKaN7xmOMn
T4TOdandjT3SR0f/pM0S1C0K5LJsHasldbDH3zV3KErnJF9mRjORVjcLm3d3SFWnpwpMfFFWF9LM
L7mjhOSCnZ0vK8fG6ZUo0xU28NBWeEYJ7INTsptvmZpHGUgnpZd1Vs5AoiYS34RXHh/r7JjorUBd
SZ1y9JmrZOy4vshpFdDGoVYjvmlosCPaCMebp50iOz2GM/S1WeeHHfQO2Rw2QR/FSh+QceXOkCKf
tLga9koc9FkVG4hQH7wFfJuMARHd+ny8nHXjDeL6BiB+1AsLOaFK8lNBkT8ZBroS3Ue0cGW4jDIw
qcqgW+CHQvIfOTa03Wx14mSIMHlLi82uYc03kbkO3qnGZlF0r32hfCmR6wPUfYmcu2r3i4+cqL93
2ODGZXb45uemMDIscIZ8AKnTMO97QMAhIF9S0y0p2kPpf6TeuM2n6q0OtFzUnoWfuIF5Z1DStiW1
DLdC/xR/uaYYR11BGHav9nhmOnVg22reOVQHQjscb2mf7uu027tn7jyk67JwTMG6DS2AHzAk8LMt
LeEqAr7dQOh7K/2RbprJuZoUCacjzyCjR1O+8Z7mlhdlxYDlGcj7EjRbZox6hZwhTXKbiJBhidce
eBTVMXsPEJatBF+Jxz6AHs8zhxpG55lwlfOxAj0082oWjvHw1ljkI4bp1aaUozyovHpkXX1Kf0gT
pfgTB717PrBWmWRSgNEtV9w1a8Fb3v1WuN1ueA5IxNlL11Mi8s9nNyjlt92lqxCIOFlfmMxqVuvP
cev0dp/36f/Fc2qlWroaHluiXS37fBdqDUZjHqSwLj/CevGmypU9E11MZj73xVjdlqwa06k/zfgU
B1O4otgbc0TbuJ/Cf16PgcWYehrC029Jvf+RPJYrrcT6Wd2ZbUjS6dh1SGLuiE9soIUYFF4MGOxD
qEZlQShpAsZsFepzI9XW8ZdmT3cELCUBg30t+8OHjJCRZBrCCE9dsm7wlYkMl0GnWEjCUnQPBa+F
EUnQttM8g7qOboxt+ifomBCSubupwzrq0ZLp1t+6CrTYvKcy4s/cR0e2IYJDs4gph/cEx3ZisgiX
MM9V5naAAdF8xPcZfFKuMZg6Kpa66iqIsa3mLZMen/1UZconUWC0AY3fMnN8H1mzoaYE2GLCz52x
dhmkOvGAFDn7ckx5XrPvvJ+R9NwLL9dkBm9KJNXmrKnb7ZgQvXOmFF4/rsAcyzQi4HmfN04FisPQ
/Xe/23Wb5l6KqW9shNzC0RIdEpqayzWgzMjnixFSy2Y3VINJb94L9C3NzdtEA1FsaIVtTzh7MADD
Jq91hAcT9INBabuqrTOJuJo46YgfV6FPd6qauzrZWN18KoGcY+YKg7hGcJiXSxfkX1rqOW0AM5su
/VpeGiyaNt4uj5FdufUCaroWvrMGXuNAs1ZKAW3T4fpDj6bt3dtYsE5vi/9TtM+F2Pv8T5OV2RQL
R+vxxTiTTs4FkyO3h1NGnn5MTWIWG+djmX8V10v8eItaX93AKkk4jjemtWi7CZOiAfIP12kGfGNm
oDzZgQlejDX1JoieGx9DHhazMmDCoqyqWmR0mW6+h9SRHWYtPDTgHRe7UhUDR1B1AwWR3oVj30NV
o3W/z4XX0/YdDu+tGjAiPegwejcSyhD+ONWnSYPSkucYCStfst6pNlFxkbgvwxogkk7DsdnFfFRQ
WPbGKs3zdjX4rmQyD66e33y3auC8vGd7fE9etSRZide34SL7en0zAK+P6EDAJpScwwNlU0u/VMXX
6FYXF8++vojyEutvpHtOLFI05bkUiLpzhPMwpEDemhRBbVOvBcdLQX46Du0QbCcP7k3pzrRteOAr
Z+xfPMMg1Qrn+ovdVlSE8HWOgKgOW+JDuyLdtFbmvwf8umkz9whr1xYBxndq8rS3Lh7HhIhJK5G5
5WXXn1N+sJbPZz5LeM6rcmZKfgwPO3P0pR8VHZ3Me/PSDaJPx0KZo0cd1TM2RMjS1GJh9Np93RAx
/96BGKYDozZkgsHQMe68a4QC9A/W1j21mHCQn5LmY/ZQuglyN24hhNEejbyD3MlOoyci7DkJ3tZs
XtvJH+fmMLuiujY8V4nOTYHq7zlaWrsMVQ4/abUjyCnJHw+EI44rNDW/xuI9nLSFWPqT9rNaEcNk
YVGprxyY6CUtXOrHXkwHrMrq1Qy+h054DDRmyEglVDgjq3sq1KQ7u6Xh8WQhBIlBDF186bQ4rHaH
sOGDcV9wmOBUCDwUDUxHTW7Z3MJsOSHnDyAB+2+QDA6/5+olwNDEhi2qaCtfyKo968XS9dTK3mIL
ylzry5VHoJRnA0S/wVpChI6ZclXViHraO6GYEfaSya/QYE5zTXeP0aS+iLtwDyoEBSlpUcCtX+DI
PKXg+Mj9NpfrZEYRFfEh26d5/R9MX+IrvYNjrt9NX80YGJXrbjNDlUw/IW0D3N5z7a8OGVQuxiX3
AIVyzUiQiw95cmvljoGAiH8MUb823u5x6NfK7UAn/9DBKkbnabi7w4C0zj72/2KQrc4ABRzSt3Xy
B+8gMsmrCZ/2ZX6PVmzPdgxMvIMM93lVjrCvAI1bDjzLtTwnS7Ghr92+bV8I/RClvYlsosyNgXyE
PetsQKqaENBVOXlmD36bFagkNvP+n++xf0TR6zR2rnuGJ70KumO7IJl3Ov2WO/xH8PnuesSdXt7q
23ATHKSbSRU4TkuiPmnzCFiLh+88cRrxuVkMZwqX5Xlp7OpGg7oq9ICJc9TcEl57iS+tTR1MT6qc
ItI0IoDw6wyMyEiHzaiXjjOMfc0c6L7gi0nkjkLAW8jfuMuvaTYmQEVjBKg+xMmlZfqPXZ4LJwW1
4sjN5ovqGqQ4Q/4IgCn7UzH1p3c9qIj4irX3h7/qzPsYeqnGku58SG7I03oegg3IX0UGcKUepE0P
t2x7sMA94eXH9KOTl4SpBzo1sO27cngv5n9sQku3yxJCFd4iWCUyqez792O1mRJo4bbw3LNbV6fF
DOm+M2mMdXVC1GEnkQYZfI48Yu2MwDIIZxVp5i550d6nFAsL24o7U3hEKMLDimsQm/iB2RjyBt/D
zllcJOkVKzdpBd6JBEb2ArBljGdQUlBY8VJFae30GPfTLgc8h7wyCQo0SqjqgwF4OFRqdxIdX+MC
ij47GjMFgYvGx+gblFZ2HvBFcYODn5Gs+Ujh78/X5eJaRq8CPOBaxvgRigy65tLr3TGKl3M57SrS
+JTXexOom+C5h06qaaxmfTynXLLzaNvQ/LBmARAZwsI+9eeZiwPdQEU8ySaEx90sNpR74jqln9JI
/YwHxB/7SBSCA/4JVAT54gqGSat/C8diIolSJKaSuI4J3CUHnVU6+dGdCgpCb5TWKIsSc2QDONAY
ZnU/TkBoA7yXo8gdByGz7QjR8TaeDV8u0/DVLIGQeE+czBgWe1r8i0P+3PIXHqu6n48JuQnwXqUr
atjPBrgomlNPTIXY9zN1e+okCuNAkh936pRFRO302QJ25qAyS3/xBRG3TBHDVqssimGc4b0aNDVQ
ZkEdYqy49wZwq4RrPjhlUdTCjaanxP40hxhxkmFH9J6RW5i+Dl6hbD0nEEtZZU8bb5fvw1EkA7dl
WGVl8gWHd6CRGh+uZQd67yyJpWPu0DMr/asqMUED4uXTG08SO3Xe5WYlF8pRUmQB3LZX+VL/Q12a
PzYmjnXKgCD1fd5PjfRnRXLyOggIfgMwEIipjozBj90fhYHOaTHMj0WqqWrVZYsja5xpR/ESQZJw
Ux7uJMyam86mW2DCIkp6NWokhOFJ2d6b2nY1BtyFC15uYJeyAnc3qm6QLiczetJLwJ/4VzO62vyE
5tqacqRs14WnxpyxpSiz2UJv3aLeWEYI5NS3CUmt1ys9oh1EjynNv7QGCJCZC1juheuwO77p3rIy
vGcwPmA/KYu7gZBQpRZ/1ZMVgeSwLZSIvktMqpX+vqnV6wO1ZulYBD+ujPf1yKe39o8BBi6/ywxh
5H1EtpijURj3hB6qPXAZIqWtp//arWaS8sZUF0xydKVGJdmn8PmB5VyLXP0OqbkFaMmL8wq+MCZt
vtlOd17vZi0h2ZsF2PPTrIkgzud25++8l0bm7LBO+vgo6lJul7WXQkGI9CgrK6ElUn/OwDLFsuLB
oTM+2LinI71+2PvfFhu/SQvqMgOSe4JyY5fII2erDyy1cnFVRPDXi5JdkQW1NjNRLNsRDfQkvvMp
zAMfGdWQSpZdTO5jbNyyVYMZP8M5Brwxqj5YRn5IPwJ5S04tS+IDibH0oo0xOemkptcS+lABfO0B
a6VaU3006/udhpz3/pvibARSPh8RMR3B4YK6lFW7q9xfuRqKbQFr66dn0sQgga2Gl7WNQnb7xQ5l
4MZiVi4kHeuJQn5mK3OUnaAJfrhbkpCrxuOVJQcKZFcWVsWWvHGkNJkazSctINj9qMC9LfXKbsQm
Sd+g6CKAslIIoNR55jybeukZRkFfPX+6GSSaxpjNrVT7n2VbTjAriis1OSmRl398lVfdw6PlkoL4
xpSahrjhaxqK2Bt8bmWs9N2qE+Pk6Re6Sqev8DZGwgAAht3a7ciTTuVjdKF1AxrGZ741DJwO3858
Jx1djsl4yKOD+O4wpXFdLLSSd1CHJxRL3JTNFKzeSCK5rQyNLMIayvMhhX2baN9hy48dUrcK2jqY
kA/VRt/xvDK0IaoqyigkM1xDNRZbOlbGQ6uK0ypFql1QthDoDiOl0job4VqrZGIO7bE5AVp25J/r
yLmVhgHvtPWQCeLZdV4nFEpCkuuS6bl/012uZS/Ogltd2a+yYTv1VGNZFPT9Vb6idFaqYSAqG9/R
72OILrJ8i+YcIj5noJHZbbgn1HbfnSLLDqCE1JI3E5hSRmvkoHQgN17F1Z3QEqEJz0oBWWN5v5Ai
Jh9gL48Cq29KpHHi+Nah7cYWbI097kAEHPVnhYtjVWarxRyrYrXq5QuuY9stovEIYdSEXX86W/wR
VN5WBv4NiCw+AzXNvIwyRpWGBisTT7hBPkN3uR5iLKTAgBds9Jl8Yo2w42zAzWbF1XZ4Pb7PZlw4
T1iSvTFBt1dRXIHlV9RXU8IeFmKVZ+gOjPcT4mWGJjBmf0rSApl/yKZDQZy1wsxRqj6q8R4hBzOL
KzMXvvfM3Sv3+/DmhabS46Ibkz+kRYY32eANp/u6/IuFiOFLhUaL35Z0LsCHwJOzTSrFuCBn1T47
3iSPogtBPvy1bLQpOrmEYh+KEBPQ/aqK1AtUZ+rTfkF8mwVQxQ8pz2w4Sq2hvgdAZYJJWPpkWM1D
NjLaEbYaWdSiXXLuhydPHOFdoVvD1TnK9AHktyj7QyvGTh8KkgiyaHQEfIRltgk0kKORy/GNZnWj
2p1qWCVWxEwHeSVZ96nP3tKdmYlwKQy1BxXJFORs4Lb68wc21EpVXDPcCO16kX3i2gVbZwZpJ1rn
NhF4hDi7vP+qDmsQf3GwsLRA0sWyK2rPgVFJ1SN8veq0QFLY+mMlsfweAHvkzVaQUHKk0OE84Xzr
YWur+JXQMtHcMhWBZxa3TIMwKR+MxzQSeSo+Sv0Ff5hywErM0h5YyKCg41mEBClTz6PTth99KuTG
32iYv3xnj5Ib46S9+IIjRWiCStZWXBWlN4dpmxAw7+80bgKRKQfbEkbnItk+g/idRPnY+jOQT7Of
LYwbIh5iWAE4qS7mfnoMpvj14213yJC/xq4GuCeYzxIAH7AwXnr8MIG9tfmKpwmBBOPFWpW6YSXq
F/GAWPPPLOw6gJl0z9QAAqA0ePukynOoCL2QrSXkCKtDm0n3m1ASCtzhPhDr6XQYt5rti2MQGSHx
kQCxSCp9kU63Xgov5TQt1pCUNaYNcP7XPsdFa3gx42IUuYTkT3RnKJfikk3nuM6+h+ksnyBzHPP0
xZ3ySN5TMotzNdiaTfFFLtlfeNTYKT9EPL/o792AFOX6bISx3+/tQERQ5leGLvL6jOFKF+ArkpW1
M8Wsj/+9Om5vDS4zMxG1czl4ui3rRy70wfAh9fvH0Y5AKzWU6IpJZrdCWnO+v2VCgC4v7mXMXzpj
eiFa/sC7lcF2wTysqM9y3RgkB56JX4IHNfVpXl3xZpLA8cPv7/Raorzaj4/t9XOtJPMwu/VQiagF
CXj1O6/DbyivTY8kOxFhr5iTep4Q0ulmyBhMkY3s2tv2pDryU9tKQiObu1R+KPQGqXBJ2Ga38hud
9fL7z5kQVaJTGFJvcumeP3ix1lLirAXquXgk4urRAgqqy6iBP3KVRM/5sh1whB1l+6pfyKusReLK
11Nfy/4xdcd8d5KuRDJPUidUK7495BHaxwan9RQwUNX65MYOF91S2iBfumwdWYYyUgrKAeo+P28o
/6bTgO72REW3KhMM/dlxfFanLX8I3lOZmuVGshqU6BKOhf1BRFPwJ/dCJ1pZLL7w6gu/xBLHZMAf
oR3yLAdQWutpbfnRLBerYZMwPFNOR9PnwENo8YTMvhOw2REiHWYAAyREnK9y+zM7eO4wCXyFraxC
JJB11M1j2V0V5tWopl6EkGYwOdZisoUSKDHbZc3Pt9yCZFUCAiLZzJpev4rqcKSKk9Lfwk+6NxtF
uQvAtOSdVWgA7SOWc2VJ6PJdD+sPb4YRGziCDMr1b/YRNA67d7CSTjgN8Gl10/f9Iiz+b6SvxbEa
UPhd8VQ55Dr6coFgJU8uiz+pxr3ejrahkABeTpUjUIX5T0g8xBAnYHeUVIdGaqewBYbwJoYdzqNg
q3yg7O59tT62mPsLRjk1osHS+IpVnGZ3zls4JY7n+GbgFSbnd9B/VSI9slgdVBrk7xTwPKrS2cvZ
CwJ2xf31au41PyiT6l9KfhIPPoemw8ijt9gVACL+eN+YJ05Llq8QbBLCM9xDKYl4KQc0Nt9N5Dy0
aMR1nfISFf/hzS27NYEIWI5Bv8Itr1ecu/fZxpEyjolnWnAV28F2infgoR+wjlwpwcL4VKEb5FQg
du8WG90ZJkX709hNFej6tRJjaNDt0OTydbNZ5ZSTbStUQPCqVjOfBVsEbfF4Fg0FzpR97YwwJEbf
cRXN7ZuJf1RHam0Pe181CxwG0VbLzopeGrtNvVdVawkxnxtECr+wF4Zwq25xuWdBGoNPF8s+tZO6
T9WDYyxSn/F6fZ0PncGGRcrpQVsQFYwZbCHVdlzog+Mti9sIJvxXOG9G3cKdZ7pJBJFynPQ5m98s
IwejmUyxI2tw24bmAghhfGIA7drkPOHzUECbUxtyu6sPwObahALDqKaXdRZo+zZMnrpzYPfvlye8
tqkALUYQhiVCSK7Ilvd4lV9fk4xbGLS9GJ22e7D2tg5xURF0TMedZpUT2D4OGrjtmCKZfqQApB5W
WVHCe4uSo35IUXUAHm/jKEs2o2KB/87PNg0Oi5I54wlR08I1H6H5ipdPsf0tcWZ6vElQxJH5mFlN
9/dZiGY1tivEtmwYK857IU000kQxx5bw6dKOw7HxKUkEpDcrjOHcWo9UdbAX64k4PvcU3toTz8Bv
raqi2sFpBIlMcvTuO8ZZNQHWRTv2EBgGhqcdUXqBZuspSoSIoX4EmbAmd6vIR6hSsOAsclSiNExM
08+noqqBs/h54K0U+RxMEZbdkegafyiSkl8ATJvfJx6T0H2UhcKf48w0Bt8kIWs0R0nH5Rs1Phvv
43nXWLL46sqYTfZ+5IHPWlELx2o3ZKLt6fAdczhEJYc55JXAPmXvP9KWazWPLRU1bzIcgAr4RvIs
iMD66BTuoW/0e5dB/0K7jQ87t+uIaj9DdFHbiOPDywG4ovzo4MEH4DeR0VjdGfPOjV6t8GpzUmfA
elNrjb4OpNVmiu8SP+NtNZLFbZv+EAHwj/bGiFJCHmJRuQ6cEdCEiUJXR2su78kvqQMqrLkmRmGc
hBvqYR1CnCdZWiaz36wdSUWqorwXrnYTGmmXEnLATPK/uOgpKwUPxLOqGPWptlnQE1DVseRL3Jbk
1abIPM9bUW1OeTyTRgH4KWIs0pTCWhhj+S2WZTgR4+Vr9Q5se2AYisRneRCEgDuHecsyzTmgyuR+
a2A/roZGOxnW8UHdkS1Fw/CBxSv86CZGWgsp4ogBi6Kt43Cpxds1kYW9t125KXygbHxE5BMsOPZM
c4a+atNC7yomQGjeTCHe4wk2WUe5iPj6eoHtzpwxtlwBnttybsrlSH37oYR8yBFTa0Y5CkbaXkPD
lNEAJwNzMh6o9ipnWPxqwRF1wRfi9zIwttyPmSjzEDPoIxhcuWPVYCqWrIuivPl8r60fmvKc9/xZ
KPJGH5JysccOV08v9QUSesaZm7duR1kHtGo7y+8kfeTAYXjunZw55tIrjZ6rAsQyJ6plzh15q7HS
asolYz8p39egAgkEnqaa/JGFlT/nZl7seaKlO01Nu5+RvvNq92AXDul67Yxers+8skuKiaeR3Wod
TwI4S02pSr8Slhi8bYsELEssCZObU1/xIHu1BfriXqun3l6JY4ZZ98Wy+ggMJVx5qkW2QYocF41k
+hn+upX9XmdT4CF8EDokj8XtPxFslWiDF3DriFy6jA7XdDJ1QHGW6j0G8tRHFmVr8DBPr3eH4nMz
TC3/tFfAn1nijiho6g2FdWYz7vIOjfMtbQOFLmiXpwXP7gqZ6Qr+nlusu6u6yukznk2nSNVUGWD4
nhresC5Jv3PYmg4Sn7weHu4rOr3y9RWn+7gJp7rrILp0aFNsj+XU7/RtITKgzb6uq1Z+x8xfFwTW
1H/Uz1JT/VFowo/l9R3080hM8K/e40+I5NGSOvz3Zz5l0/3srFtCWYSMYYZ293WMGWBWwxQx4hy1
qOGR5QEGIOWLKx19CGRJXYmN9DXUWLdd/AGd123JNqJXUV5rT6RIHc61rTicOJc+tJoEWeZxwJq+
2nii0y5N9ZZ0JWhPK4HAoPkcGyPUU5odvJeLbt0PrPVGI+laVxh6ou3XKg9wOZ9yjcaTA/1FrRbB
u40kFUpVXxr5ZF3C6vmppTxbvbOhdvzZke4jXX5l583eZLNUMz8dYxeDBRgZ06749CXLP1XgVOEW
mYdlnbIgxJ3KpkaM3a24jqS/dgUMGP77wDrsq7rzOGN9NWEa4wbc/rNtR/55kGoPSRyN4MEjW489
LpdlzA/qRIY9RzffrP5RCdsYTfk2IWiKTb0hZ9DFL7lGILfZC9MkfaLVu9yeUT4qlEC+Z5Nh9C4/
OJQsbrsIM9BHjcBrTv1XCqjF3nwBQ7z7OIc4lASO9TDcxKjhLgj/27tJRfGoy4p8b9VC07laN15F
soTTqfgNsLJzFuLxCnJNBYQ3ZdkaD2w2rQI68VaCI+j4YRXnEND7Ql8uWT0oJD1+Or7exJVUPe17
oi9zQaH7P78+sWMdFVgHWDpyBsyJxeLZhcfsUTIK0iF5IL2JPghdEGcTFI0FFzZucnctWJAM6Isx
sS7SCLaUvD2OPKiA94G/mIXBKs9xe8RRhAk0XKSp9WK8GMwCqt4EzZZNdj3gI3R2hPL+6VH7kuK6
4YuqteGFmSy9cW8/slfDuMtYDwh2WLEq1VQDKg8b/Ta90rWvgKDWnYev23rnLlg+VjuuI7QEsP7E
nCfBiEt5ckko6Bou29kADsIc+EmsIM3hvY+PkPG/IKSn+ZRU6M5ot/m32iTjYskPr+QkZH2aA37q
GempMjoxMEItOt9XI9UNidVjl4i1Mc/FT8RaQHHp/7Y1ElOiohF+BcDP6HgGlPPfix2yeXqKwHNi
zho6R8P9LUQ7wH5GRuiUNIdgAie+5i9DtD8ebweugoo2gBFjFa3N1jWm/Y5w159kLiNkjqaNFdg/
YMPrZPvxo4snUADBsNU1701iff3DB4PjHNTn7oAxGCmlfV5a73AyaX4wB6Qi5njgKoG2BY1x3+Iw
totF92BnJHPX+nDZ/2P9CL+CgNtKF4/GOZ6mZGeXelBJsPmFMICYYF6SARofPmVS2nNJHuroxr7c
jqTOE+4jzeywhsqx+6v4QACjVVj5Y7v5qxdBJmxVYY6vsvL34zAWtv4cKQvSNCPJDhhRAxlk78b+
RR6qS28EUzAgKPz3Z3FrnNWPEqnSeSGa3qsNX0nb+0uVJq6b8jjWqMH2fjoBO/eejMl27QpeFZ3M
AgFfvXVFT/3qA+/g3DeHgdzBOr0fHUXPJXE0A8MBNjhXjMqvB/2bTr+dRXtUgjNULW87VY/gTZum
uKS6el9aAg/epAg2QFZKefM/SwAFsJ4gaDjUnVZKwvABNz/iPNSDVak7zrOvh3Eeli1xEpqz0oh9
MbP5GSp49v2cG63BvajBTrBPLe069bQbP3Yu6UlmzuHdZM2Fyu/L7sONge97oqMPIWvNk3cTPucL
VevoNmCGycSXYNQ2+w1yVxtIJP991Att897o/i7QH6DAm0KQIrU8kuyt03VLMVhgYHCrVg8Z/8pm
3QK+76SouS6EXIB651GP6PgxjbsK1DzgmC9ShsMjw68YhmsiosBw8rbXhJKCNBBbsENhqN6oDKoc
zIemlVLTIf8UmBhnDON99RXbNrtQ46s31b380ZtyPJVesQGy6hazqGEhd9JTf35hxDyFwjQC50Va
m3+i8UkmeovxY+x5e9kTXGVxsr29kyPrVv48cUIRc4yQvYXofgfea7KKvQ37mpAM4CqHnTuImNfo
8HsZ6bPkkW83/1S0mP7d1iJuvuIqSsKYOT/yDqyzsmv9KEmjremoo6caLf6TDWwrKF1U1TYaO+vh
vppMuY7SIV6qvJMkT/uHp7opZGtRmPBQsqixwU8YRzNPcVBmRwd0emK2V2jrojKl3UPFbbX2mUZe
sNG5z1n+GW5Cy4yeFiDmWvxI454W1pugXsdtM5IkNBInO85kCHpJttJDpddvzdUk8YaOXffIilM7
UkZVrG0Y8T3EI18lsep1x2hPb/lMrg8qjNU7BI8/LoRdh4w6/2WI2peZX2ZXYQD2ejJ6THq8Dfda
z6cnnCsRe5D//HUVifEM8ph0lAN1B/jCS38R4UzjlVB23TAHlsKszW//Q2iDqaiF+8RKpdBzwEpt
AWlmb5tu84nQRb4+rMpFuABr71hfXsYPkAFcPmm0y4eThnrv03U+K0bxKPEz3Bs1ms7HiT+4de1I
rEEKp903zX0wIy03n7SWozkWgF524WtpQsRWq6Vh3oUsNvstkO/RNsfy/nio3OxRAiJ5MhmTCtfd
3OlkbgvDFSNrVLqFQVK16cg2dgQ3X2VeHVgvXR9MyRGbseODRyf4IyijchD7rto1kAJ9Y4ic9lg3
4an2mMK3JmfvsTsiXus4mjkukPoD8nrAPHdwvXglABREpuLA0kI3usi75gWAwflzNbX31nZVFUDz
aZMkr5lBh93JiTDCaUJG9dtKdj3vLkt3J0zfl2hn3Py4Lj998ikzQuy2YJbOBGsJDmw50WIlw4DP
o7im123R8OTDDlTR35dIEfdEpY8+7y7QG86FUgAl8XYoCzj9+AAItRUPvN3u2hJGmQ/F/fQh7VSO
jfieEGhG7m2h11NWpUyTobE4VPiu5lZL8hSYpDUKpt5Fy23YTmD5+TK9a1UULk5BGl+J8fbVlWrK
1BdTwW2gmD7a6IAhS2AWA3vuFtsWoB2BpWu/n2x53C6JTMzHvdXhst45yngUJar6gJZQXpDAwMgS
O5UZF0qiffMKnWd0qBC4Spod1y3RV5UPqMTv8/3eRLhrMJ+UZX5lYO3wV5oTQRl3SD5XVWDnTEE+
CqJIh7a1KscFVLKRTg6gsFVGLfQ4js6xiYcZCeOf4HiHBvPHojRz+xwaBlkdDpHy1UXRtaS7vumg
Uxtm1NlBNOcXTQVrLSWhe+WXfQwEImCs+z8sy3qLx6FvHmNd4Yb87va9a4shIO/lR9NHTz7QBjn+
EFs66o0YW/PBZNOrzR4KBo60WNwqHpad6W8qKLn4wcudwTbAHVYCm9mEQjaB8msNF/OB1vBb43qS
2ZjPcma0i5E7hi2WnNns1PEPEd5lIznky2OC8zvU0eUiy5x0tgJ85SiBoznsuTZaZl/K5DEr0+Yg
Vne+lsecskX3Pao8USqo2L5sRmncrsTSN9+DJOi8PkGG1Ms9pVqgPEWAR8AxPQWeZFggs7a1LRaI
d4oYJ1SXLIQQ+oNSoGuAvNqSv+2x1gjdm19pb1gG18Bg/tGeimNjmimu2hvpTw5sjH9XqVdQndVG
qAsGikFB6C2TC0Mom8ifxHBe8Fc/wI1y56SvFBK0uIXTD+4J3gK+4Rylc0/d6ZHMeMPDsdWhlOAW
Vb++LxbwvNCz+LPcGNFEHC83kVprrZwko2AbeiVDtgaKtqdt6qelHxMrHY39J0ZzNex7qFnqaor8
m7fZ3i6w94zd+lPeZLg2DvHPiXL6xclyYwgGw2zAW+B8rseIbq4YrnQHrtgW4ekxaXUkDGOtZJSF
PH6j/bnT26ggPfjw0ZDctzYCG522b8NLLmemRKifbA5iI9N6RKF9U7dVHdGsW5GhP7kDPh8tOt8Y
y7pkYmpvAKIXgSGGMla/XRdlz+/rc1FklvK4justVdk6wV2Hy73mQd2ivGntPhzJrykObvBwtngO
t21Z8DUdyqLLhC5hdms2F5x1ZdBNaht6s+/rfzU7W35PM6Qw1F3+KyhNCVFiCR3ki8O01laHiG96
7PPpG1s4Rllo1da1g/ge5HwQ0GKr8YYvQev8BLBPpMLZfFmGsafbdwYpJJMR7qR9iGRd82MOMGuQ
iHCQxQZd6bpSmQ2wvUxrTzLdUQB+fXo0FhOWu+l9J5ZT00GZqCV9KHvWl7HM/yWRfsKfGvhDr3kP
6aPqQ/NS3XLw+VUQYpS/Wzrwm8+9QYoWxwVEH0HIbqJhnWx10SkuDy6Zdy1/JpZJP00QSi9XUgnm
2e1uJMz/nzx9rPoSQ7mcGY8cjE1xzl5EySj5nAx9pAzZCSth8HH5VAR2VvSOZTkS1EjHFI5IMnRB
eKoOe2FEAJ7kGckexGk4C5/iBTJCcxG3ymXFEOhU9xACheiVxkX9x1beRPXtS2VqgFLJWeDYBhL8
QGOd4yRIK1SquFncS+fW+tx2Tpva1rmWi9m6sqCKTCsZXiNjs7M52IqbKclQngEpb7bfW5RBOFyV
8AmS9Ay0b+DCX9HqyZ7/B/1IhY+qAFGSxsaexHhYvuk0T1SmfE8/SrxQ5o2ez/RyKz8QxojBolJS
iH5+3CufuzVKV/Tl6+1WZ+Sj/JWqg84THgMKExwIj2wabu4VgHp5DWC8Dt8QjTuKXvPYqUUq/gcD
ZDU3s/rAwsESeFJ6jGT9FReMVnQPbWO+wLWYfwM3pKY32lGAEL7Ppac+X2VUhsDbiPBJr7LFAviW
JPLLG2njqv2BK/5a/5HR/7z+yzksrpbKDaS8j0QhQLBjf11aCbcii8j+sjZEem+pR+152A0sr5QE
jdGL+zdz+JaDQ05PGr7yi6/tOxOamt3N0z4qlFB3vYBv+8zuL0SrdsYiYYsaU14ptO3FUcX98w0v
EECiNEcQNSrHkc5nX4JeZ7boM4unsQdKMkB6np3c2aYO2YSL8zO1FoxSEhKqRbMrPYJS+1z3KTio
/d+t/9TGZ1pj6DevwuNsZ1BadTjPsoFIdXRBTyrHGN5spJceOBa9JDAkAIguZYfb+c1b9BoCPaIu
UTNmva+rbSoMS+eVuH/o1tPow4O7UkJE+YX75Hn4Ux70ALBofCS8Ta3h3/qQ9pr9O0ELcG3BIqSU
fAYjX9D6TELw52EVPDZ+M3q4vYv57HkKsU8V1R12BdwXIcooWVWWsvxZKfyrHLHO1gbKk2UGBoXd
lKnTjP1QL/LdfmhaKH4pUicmhGRKXFZDLVvzrTZ+nLSvVNuIWp5EMaRvPsBDxMjzBSSHUjXhVJ1Y
u3k/k6G8ZtmH6eloFwPH89gEJQEzDTyc7aoQbfPFcslKeKs6SQBFwTmug0GjzTbuxk2MBIxz4sMM
Lpkvyit6Pi5Wz6q+MKYCq97PMjk1448CsAlWT62BvP/b7wZShGlDI5LfLja7aSrrGQguBhj/wNIh
O51yfi2z8Y5yH+laf/yUCwZrj2Xhkrk/nROX6sFeQNF89F6r4WXRZZlDI1wY/cOQFN0v40qL5iNr
8IXXJZn8bnQNF8GBPZUljA3g6yKwjDxkoH4njnWEKjFI/UIMkfH58FDI0M7xaqIT57Jlo8kPICm0
y7dsPzQd96PwmRFbvVB6vondvUXL2RmFhCxPLia64OMeY7W1yWBYi969V65/qOLQNJj8rowrWIys
2pxuOnb6ZhXyDZGRVn1e5z8MaMEBUHOH7DlivJ2LnhhmBI5/67uEotr0VZ8ccazQrSHSxJTYy7vM
IupJbe4tmTDHvZNZJnOx5fWSjHdE+qdDZcPkVs0MIQ1o3ZQ/sOyaqk2GquLA8CukGUkF7hHb8tNN
o4Smf4NcEyBsZ0D0TdJIL5+323lYg8OzLzxIMg3ln39vbttMVz5brjsRSBtgzaFTDYC1ywraxBEG
KKHKa3yhotn4yvG1NMH3CIR1hVw/nKctDqPEUzDylnFZ9t5wTScLay+7FLhlssc5rL2qL5BK4OPD
/YjwasXW6aszXi1UKx+hP7cFTbzYigyrsk4zfiXYl3f6MVnhUe9ttpWM1P5/tqJiYIoLnZRVl3GC
o4YHL1HIalXntWcEQ7LGQ/oG5HthVF6hgoVG2LN77Y6ePu1Iwv77VxAUp3t1RlkStfO2pZt1Ibu4
bspRQ1IcbnSnMQ6cyDm1df+fxqjDModBxrkPdaKUr3Xuvhg5MHxOaLSyh6rDlaJ4hcbHuFF92H19
tMdSrogDzCHI8PurZ+1V6nXqB3UQ3Q9Ki5ZRe38eU0zx6LVVhTHFE64MDOcEsA26BEE0X58ohH4n
JVapZIv7zpke+1ZGUpERfUp7wWi/jfA3FsaX46PAT180CttpMbPePuJkqG0TB+oi3L7V95WOIAkG
vcNhrBB6ulP9/kKuNNr7ZRWyk/mdI6gl2FFPsGDQZgfS54JHmc7y0YdO6YoMFOs4BcKn1sWJOBGd
QbVtGzjSkVbAtqVhnjmmTWTvAQIztlKs+bIDs5Z6Gha97GJOutEf38qgGuOk+2XOiYc6zahHvFHf
QY7JMdCcbtRP3gq4cpo02CLKxf9z5Q0V5TWlAxMFUoaO6o6aqXBnpsNOab8E+nVYNamlwi2VGPLb
vASYzwA6m0TnnchhAb96eaP2orVle/cnLWsNfnRHtR9rTw7qb5NK2g4NLSmoh6mN30JDJtLIED94
qH/xTGl0VvzMAvnrNVzx/aUyW8uB+YFMi+LIDfPMHGWZDDFkREyVvU2x9xj9zR6dENrlfXEqFib2
r2rePBrx/0eE/14vJCSNIqF/3Otef8rfJlLTWCBPZbgs2uhDZuWe3gSmGyjLzcdbzcIauVh+jkpe
Uh1yQRBciJ1cjeoFFJ0bO+2n3KKB2K+14nSrvHnWQquOTTxD/tNSeu3yM1neMlUswrJCR5dShwVB
rN9Imh1CLQIg2lQn5zIrfqJ2xPaah8wX24nYqi8JkQuJzqi0WbYrxhcSPSLw+FjitYbLjMVZbN8+
RqzVZKJCv/X3R1frsZfwMlLYSzPMThKQb29WBH46ToDVsWim25Y5LPyb/Y0Et4IrOogVvc5xOlCo
rxi7UONMuxA943P+3Y1WFtpPgFtCL0nCyMKZlkoP/beDsP/LrijWRF5zz4W04xNmjdfhkeSWXlL3
qe7lOznX0bVGtsiarcmxoXLCEClNEp2hCJKdjRIiSHzgaSIu9lIr9oUH3Eu2lkqI5jxJqmG7q8bg
cPBHk8bCZr4HXg+4jijvS3xkcPW8yy2TIy72SDyaoyHXo7GFD1HnifydYDDvxm2aUjZIcNCsTFrY
w7EVzqj8SkuaGt5HjWaevNEtuwjONSY27VBID23NteGqSsD0QTR7gF6aDKj8a8MrcZhhv95qinI1
jCULcn4qhjwjZsq0cnkluf2zboQP8jiNgNIEOia+ycwOJPpPW8BaT3NoZ6ZuzUZN1Mn70NsmLpGI
v8Ixdxtsyk4Fu0Qf4Yt52+ybC8nZc0wRgnK0OPBiPRXi/PsyB8zkcNOkRYNxqIy7xYcacZXM2JDU
3YoWDZllcxAKPtVpRDh0Nv1fXBcU4rM14i6OrTirB4kvuJuZnuDixdh8UDir6/EcEE8i++S8y6L8
QbmrQJv3DBG8G3+zR0vZ7W5giINioKvpqoGwsRVyAskxO/xw1aAEsjlM1JQQiJYlkjtV3JmDFhiN
37KE2YdXqiZisJ5WynEbf6JkAt1WZrrsvNlZeb71RDlrXKu48cpbiMjUKd1GLNnjygGIjcdThSxW
FYskQAx47MRNOR6t985D2aZu4y6dxFCmHMbgaChRbNKt1bf5rHWOdMsgjPcZWJsYKmbzY5rB/jCm
S7yDZS/SVHmTg3JuOd2fiBMBvU/3x0uNLgTCOp9sQfQkYRD8/MRPXle4nCokA/ZNosH7dYBqcYVd
/WjsJ3GQxB4n8hYiPpR41xn7AlUEbLvYR6a4VsVqrQmGFLq32MyCYhk3dUp9DDDS0ggLgpKTDs58
Zhbfs5h5UwDT0EmXoIBhAIelGzzMQKzvuxc5/vPbGxvFo4lz/r/szohennQmzwxlRxHtEp/W8ZzS
EjRZms6FYooABRKwQjJhAApvuVWFrc29+xYF6VkrWvrNXt7qy00k6JUx9AQoBREe3OxDQFICGhh5
91F0lMoY2VOnLCePv/SRG7U89pbm0+Yl8i1BmoqcNYEHp7ui+b9KCqThhGKcXGjTmql5iiM58Mjk
1Dcd+4DxraIFSAas83SRujMOvaZBD9szlXD9guQnkQFW82youFpWKijMVkGcq7saKeamzNdXyAPL
YEohF5EfmWtymqlVIhQUfnxCK3QzaiZl39kVh1PfBQJCazQ/KFLBJPBG7pUTSbsp9ULuSMIov9Lj
b2NicWPkQ57xilgx57o6EDHIa6lsmyvGA2BXaKzisfxNk9rPoMkNyCHbdHPoJLfJQB4I8zrFpXF3
kRXr2WfIzRCPw7ymi7JibyFBTCDg9O/r7bP+iIIY7RUh/WWAgOIG6LY4hEX0S0ccUtmD+hyY4g0B
A13NRDnoUAHWXhs+/FxgVptUQ2HiddBnj8dGoDkrhRXl0NWFf18RYYCxFc2eA7eQ/wPV/Ea0tUgI
q00I4yvFvbrhDzrwWLeNn3cgjeqo5zACInoeplngC4/OFMi3X1RrNde0Ki2ggzvHL9pUmKV/r6CI
osaYNB94hiQMT8NOW72cTb9vvSAei1vxYoIbtZkTah/Ww/xk2e5qukqj/2FI6cznas4AW3K/xI7r
aHcItwRzYJPda5MlexUHlq2ihx+QLugA0FxN78HdtDkjKzcT9AtqQg2AA/8IfOZyygri8Qlnk8Ru
XTzoO/zM+WTVKWchdnPWNQqrCTaM64A0da+wFuQz6t1kr+pHymDeVzc6Ml58l82M7Z6heSBx6ooh
N3wu9Xe2T2a31xxboobT4avUBGZ3Rv2jXKNZ3CajrW/gUsUSGc25bFOs2lbV0cAMcwooaOSbI6P8
brZ/5gOJGy/AlVJ7j30E9qvbchUDLQs+fTYBvTpgBiRm3Gluhr8hC22c+VrcULIkatW16AMIUhgm
i4BXqcsaYnBGkN70XbEKI4FYAQAl5OrnizVE1Hjx57rxkiFlt/YwWIJxWnRtlItkbF0LUwGINyyl
kRTc5P+FdjQtHMxUFWG18CUBtYMHFnN9uErIEiWYrJNEGt8G76+GrH9Ysv+LO8sVflv5kMsV6VwC
sRBF/HEJqIt/j9Je/XiN8Gst7Yh/iGVcBlqxKRcI5WOhBz1pkdl1bnqLtgNUo7sJUxOr8jDRfqW6
8SR8i5hICbarRnmLkV8YB5cxxNIg3wxFv5oR4BbqGujRXMav4sk7OusV4IXu5P1a+rdVfsUzlHqE
2K218UkkV1YZ6kGlK9jgndKZLePTVCkeW7HCe1bFRGNxL5+VEI+lHl9yjCWV8S+9XbUkFxMdxGLT
ehoL09ZILkFVEh4Vdyse4FM731X7cCXMXvuyaVMn23+366geHYQpF690j8syPQ7TU/ZH6ehvTr6N
aCgPs5BTVlsrVbt+GAlYGNboxjETVVGjwUwQC7jGTCssi4cQcCHjJxbsL4XjET57RSlkq3eVNTMl
xJlIMiPKI4FxqGZTbzF6qeZLRlFgB0WnNS5jGRIwgOxCyZu+NBHixvYyHS2Kw1098Z9kYP00HUNI
jf2zYDmIUZ8KHdvLv+TWeppPVphYJF4NPGtvx7CtMnrrKbpidYxAouMUuDv2hulycMkX52pme9ul
2Nzr26fNpGoIkI8cdB1j8m+hyltPA6o7oKXOlIwKDvh+h/953yw2oHEO0cVoosiPRmf0shRaRHB5
BCJaXGnfabD+aW6JcrEf7z97Ci7rJxqZXnekL0d0au4NZcp4S5r+u1suoEFl6iCgzm7yuqg6SiuE
p2gupNa4inHre7msgvvggq7Hbp/VlJDk08lwZJb+NhSxQOl4a6MqfqKOsCFAu1nWOzjXakiD8sJi
hQcE9SPTyjlAb3mJjWOuUbWLpxpO6Xe5LCUJ35ovI6pa2VhIbfJyykYjZBToA/TZeVUU1eS3EeDy
2U0VwIpXdeYLDFiH4M/HZIGc7c6Pyqh9H2oAfcc66Xvh/dCGeNSf30eQDbRXea7RSdOLInKjS2fn
QI0qQ6TyXubUYq6OWpTMNxNBka47Hm06t+1sN/R+ucMrkgvBpakdOMYeO1G6UxHFzs7y0ZeiPCW+
NI7QJ7QE4sz4SjNjegQ3Qjv8XMaoge7yIziouV7FjZWMEbev/gDT6QdKpeKAYjVG60AfHfkI2Er9
OhBAszlsvDQFfShHVFaD70oopj6VqDILAIvH0kRsnvFGwWDBSP8z3zd1dsqwvno17YElYXMXBMlN
/MJK+YyRDv07gSf7NjcVlz68SVZS3ibXGekCWih3AVy+05/ogdTTUtAQGAOcIICLadfnUtFpPWw/
+38c2+/g3VMSutebb3yWzLgsK73zgj6P2/cJQtb9fs75vKYsA5/6nSZRrwaL4msumSV2mtBEEQVY
UMLhgrIlXR4SUkVF5dYrUHx1rYpwEx2I5gubuDzBTMGUscjHhBpSlIybRNvT6UvUJ9ofD+H1axoq
ABdOPqy6zsvsLvGm7WeeiJnv08Cse5ANkogah2DPO/lZjyFMPq3Y+lnCXjGjL/a1tVZV0MkoJOns
mMsLGBzGFt7YtyUh/5Y88clOlF2acRQ06iNXNzW2uMnUDn7sBZ9IifFwhva31A057/UxHpmKnY/y
/CRGE6rX2GLCQxht48KRy2HS+QQJtAv2BqifdOA7/ajv6FEugrQJ9i2+h4Ampj9HU03Tnc0D+Dny
jBaLkupNeqSqUnE2ZaNvMi7y7YpJi+OYgBSzgTdQdoHS+vfVK9yNeIaaaxpm1e/leMthG+QqSdfL
tW19SYNduuBG91YiXfiYmW7u/CEKOps5I0hxLxcghEQ3VjnVLLYjYTwYq/6A8JQ8+dNS0xa7vwiy
J0Gj6+i+lfi3hBsPArutgyo3EC4fqv/B9Ww7gKVah3jMI8cx1C9yzDtkRhPa2yO/l76okJErXzhl
9AOR0CN+uqVDTnvK/wfryvtiBOHRgzXxnPvUh54ZFi7CluJvgEDteGeqcHzA2ODUWY7gWINoKSL3
vI14jUPnATWogeYr89kPBTVXW6SYTDWeNZP3UQ169PxYi1P+0y9DiTmTqcKsdHd2yUgtbftBfsyr
Syo7ha1pS0zcRMJQW287J54Ql4J1CSnT/OsW7hsTVLuMWxPZC9g9U8HKdMc3WRrOsyaOnLbEl10I
DAEo3VOeu60dWfGjWVGOXgkVEWJuBwnKDj76G3SPhGmItQz0O6utspXBCA8n2UoJ5sTJ0Tm2TbTb
rO57sdoKvEfXRLTptQ+xG4QniDTugHIXoCpL7AYvnB8JDWsotwuV6D63qfgqidEpOzTvOaNySUFb
jMFUtitA5kl8lIPfviURA17AFM4CzVXbsf9RmKEnAN/RB/s1TmxNQmvZRa0p8a3kNrgzxHsLIG4/
MKiBebsvhON/iBedWZPY5dyxVTq7FBPA0jOeYFPA/aNefmZkZdGYRDIaF1FJEHb5xUvIJ3NLd1iI
mYJ40UD6/oAlkf3kzRK7UlZw5DQ7qZnGzjPSlx+FtcG8lelMPr1NtGbhnOCr1KhnUJkTCMLcxW3B
63g8iWiyY9OroBpVJtvDcpO+AiQRKN+H68Wb/n9eZ04i6rx0YqIl1N3KmDa07EuCj/qC5olGgi8+
tGekwluAUfqTWypTrNqbH+cnlaP5rhH0MT0AKTlkiTDYb7SmzdUyl0Fo0cyMRVCW8WgWde0xec4D
2rSEtJ/zncfOIx47XH/jnct29bZFSmWYfRgjOkxTQgNC+1D+eG3QL88SGJXYTBW8y/WDLN4TGvX2
jtax+gRREsmaBQ7DzQQEbh8obuu6M4UZmKJGLfJEkY81uva8nViuuy5h9di58Hn0gikMG2VrTQ8z
Ln3hdWYSHAADziCi+hVEUAU7ikHiAAEsbbLsL6G9KHpu8VQw6VTmocEp2NGKch6bH0dBOEK6EBVZ
Qi3iVQ24o1geqU6q34JxrbHHKfXLwqNxNiGAMFZDpD3anFz3uftU10GYJ7BNI4cl4A4rpFHrTVwv
w/67o2WDRR6IsCKMAq9UKjW5EfUAk1A2vs6KQdLwi2lcCqhc5tYiXG1XNrnHEdScwU9jqsKr3y11
HDFwnkwRbe5i0gi2nAlagHhjQ3XhLfgQA7vJrAkbsbohrd2b2w03fZJ8AIX8Rk+LAsjdUsp4iSaN
9njvdBku7GljZwt8ZtleEC2WH5aykxhdhS3OFv44DZuWRfTijOSnlErL/Xa6y6v/0tceihS4pYlu
S2USJhitE3Gn+aD6ChNLuAVlUo+4SmQgMB4NgwDH9I4uGv+xAaBKiZiI7vydOaeXZ7bR5jZ70+MQ
aDVCM/wpsmiowgMxtfZ3lsUBo2GGfhJ9YfZyXoUccvpEsTi3Sl+say2ZhxBrSXb7Ks8srPKMCyDf
KOIkz/YVq7XTfCbm0/mHO9F4ehwYIw4R4r6UtpySV8QEt9hYHmHO2J77pwNlUqWTuJ3pYZz2m2tZ
NArObGu0EEfm940pRR4m9NGkWAiuGHmnYWDrgspB9ayDR6FUwv96mJjgdrh4I8W/OWZzHer5DtMW
ndsCAz+nI3o02zssO1FqfcY/DatChK7VhBdx9yDldIkkEQ62CPAeMRnmu1Y3hQUAcS+HzwiHzqan
9U6BTWZFr9avS9SecifRscfkRIXtu3UbOz3amtfHxkm95XPKxqkt3fl5DjV4MiQqCjxZ/ASf025v
n9UhkruCbHQzLrAOS74uuz6otpJ+StqsLQVYWpv7igAta7EuVI/oCIZJEOx/uBl4I9yfU63xZjRx
pLFFpL4iXmtHZajYhGTbDj4Upa6nOu66smCUk02rciLzm0Pdzt58g8dPaa4EAHhHhTNcYu3WVGgL
C4zQElQO1mBtQ0zgF8GSWIri0K6E8CdGyYirW367SvLUSQXq7Tj+CAmfk4/w+R4BzrC+nVvZq2ug
YqWNiSQpl3bBsS9albVn2EVWDmXZmRi2N9hSYWE/uhZ/hSlEhUoXa63NBKgbi5n/H7wOkcPy5wOT
ewArzw5tnrpQhjz2BdSXMiLLL295LnlcQy2PryZgyIdbzlaR4gTcpit88wB1wMGgoX80VC3wLrA+
n5VsH9yRLIo0OMZGfqVYyCchYG9Zy0HH8DuDbu24XV2q/WQO21dRWA2XD0YAkLj8Lw/NWlyu+PSE
2IfF6XlOIxysQMtSWOLtLBolFvpQiUclzz+fzxkABC4NZJnyDm8nY2XMbNQ2bf981H4RPRjzkI7K
pIH+Nu2w0BPkuPY3ay9cekZNNmDvumomvjFjxsisOr3G2WHXgErAbjMuX/1yjUQnuDlpCCItJdja
vAgJgqSTCkIb+9+5NHymwZsTT7/9oolaAYfHMeKZkxU6zRwGexFQZQ2EXIclzACrmsnL0z8wE2ZW
YSUyEO1bmtX4nS2CyyCdfHw6sYSgTcqaYJwts6+3flWIIarwYM5d2nkvOElKJ9Ti6lp1+zGJKhYW
n3vik+XWTWejfnCZ1NQsGfzuRnY2Ogeobx51sVK1187x+ck/vg/qRRAYvY1kplORVc585r25iMSx
jA7Pfsm1FWD0gUju6IGxRGl/TrYsoiW0flRprWEtqsA+6UrP4tVNZX64mCq7Cb0c6jgYbF8FSrUS
zSEJbCQx7a9ID35WwM38k1tNqaJke/uaBtUSH8R9bjZ9qmXCEbRHPmbkrJGKKFwixZfI4tYKC4Na
ChreUz+CopSGTQGWdZFMzbSwu+oFo/df1b21A7jK4/SVwvA9+En3FZkl6mSaa5V9ddwLH8CMlK2m
T1nEkawqeBbEV+bxU07y329pbWBJRDYnYVbYcQLSNZKxATbDrTBmZj6NtD9TGInu5d/0Aj/w/VU5
LJ28ZsN4+iN13FVx6rvMPIYISWarhAyGOYTV3FKyh5xpkGLDqeGqARasms6hxEDTPw7RPpYRRJ7k
Eqs49Z8MO/xSblU49q0olWCEWUgA0jVWzdXniC8srhGsySKWwcKUXAO1Bbn3+yQwqvMTmuLwazU5
L74HW9Hepwth6GLvBOSmfSb37jKRq0ofvd7OdZ2ljNnUBZSwiI9MEUOPcqHPiA/ebqjnC8mjMm6Y
51yqSpiWY5aijFBv5b269ijiX9PsOYCtqETbSwqiZQSXEVskDL3a0bopK3VdWdEizuPMsCZ7tN3D
+C/sys+EEdOAgoHZ0DqUEZLm+kgEOl8nSvNKz7HCUQJ0X+jzwTR9hOxDRAybjKtZgt2a2KOuism6
g/FR4r47fYPgrGzV1keYx/3+fQ/aQ3osFKMz5L10UBA0H2ph0q6/XCJ06ugqoaBEE7c/GvEQOqYc
Xbw9IIST9CFK4nIL1rqTsM78tDuO3ZMZDF4FfDAeK+oyrx3iEQdXLq0LaAxl5dF/bQtRzs+EI8L1
tj+yfVxFPWf6ihBTGrJThwPQYoX2oId86Q++eBKIzkymUAXTwnUjIxJ9SD/sOBYDkUmGTDiWMpBw
eUAcFYUouKgo3XH5hDaeT7CsWFO3E4gn89ZmkSsfZRjjhoMeKjPMKusTZWS97LOFHvMyzC3ZNCr4
ycH0Y3xzutr1r2W6ypOIESe+nKlpcMLs56+NBWrtdPeQ7spxVGfItfYhoy58+XniK5F9xzUqHKBy
Q+fKpl+ickiNQVTCapbCkxsgSByvklRaX4lqJJyjTtbOlrW2NJAWwix05Jlq/B+P7X6vNletImZ5
Hd8pTbQPTQpIc1pK03L0y5wIkr3O2rggnKHHJMDqs8tGPN3+h/9b7d/oWZC7VVyDS7uOFg987g3h
1nk0ODBLmew2as29kD7KkiKZPwrMbPskAiw8UySgpVZ0e2tldBgu7o8vFaxQgWfNmEpG5ZUyEfvb
xTz95NBbAp0FSVMRepvKNAmxdoZmGn5ueKwqg0PcIur/17LCiryaAVJi90zQW6e9aCSyMSmq4i13
1kPspY3tKwxvDOu71N1PL+c/Juus3bAedlws7RrPQy+oyXTLwbu/1dJH6UKUNNt9yTBkCQpRdM4o
9BbLk32Ik7PiAKutstvjgakbw+DKsNbYehMsVkhwD5/bPCZ29B2UafppoE0WpeAn3pQHmV9uVYiq
MHzBK5s43Sowy+I5HsNkibzL7bEdvrYrUHX+8MSZF1Zhj2yShCl2AHRgIAe82E2gAUld0g7namMH
SXY8YNmCRbz/PTI1UM7d1CnHcV3Ije08jSXtLzPz4BxUSiZYDIoTVHaKiLTl+VR9u1SlPh5dE23Y
onO4v/T/IRxwG+vLSAPse50d/XgzeiXRQwrJPipjSdY4iT3YqaSamZyacTn9M2ISDoUca0THbNcn
FHCzlZ2z/e05Oa6ymtxLPpUGB2jTb2g7wvBlOnG2ZgAQCr+/NOtOwHBKCKDDcwP0toif4QPAiYTK
S4YVNYcyruE1R/cEHmeXyKu/nJsilg2LD2Bab78nWqFucgRbWiyxCe43z8CUKixOQOSpBPBcLJE7
2gQ0V8OB3brPxvNz94TGziCNoiB2JVzvbnV3bZDTVOiFOQAwfHkPkEMb1hKzkbKval2WHPVyw3p+
EtCIq7brXLSMSFjkSbqFXgodeap/zxqkw+yKQSbjQgnSGLzBTGPFShCiAGkfGqpfhuYGbM6Jw7bw
6ZcR5bn3htCz9bfTBI9gY9Ut+kYDdTO+OHxBvqNDLqvNzMc7+OQpjTlfAJIRMEr8TsSjuFW62eXD
WwlqtYAcYlbbgj6rfuQYqhG9ZRhfa5N5IO1hSuLh9/7CnUlC+NPbI6ExTUBKaXFsxO88If0pBxoA
JRkoYOLjaS7IDtbtEI1L6dAV8imC1uH9FzS19mrSivZ5/ncFEei8jaXKA/VAa5NJd+7E0gylRtHa
xhOBr3WelAseYvGZwKoSJtWyu3WUeBP0vjfG3A5Ihoz+f/LIqME4pKZWe+Lk2qhPPoUGVrdqTjnR
HntYwmIqYFW4q2OM8jR7Q86gjarhxYrRZv4sxapZDIjsontxJeZqXMqaoZZ0L1F5NaEsI5vsLJDp
ZRnFVm64SnYc/BLma+pfOxd7iW2EAiO5IMyCU41bZp0dnaS39sEkhbjlN8f0Rd0eXDr2Hk4FD6EO
i8r4ARKSZbL+BT+JiE+Lw0evz6RBUVlwORo+fd83FvfvlVOYZ/A2/LyfOxk/3kHVjb6jZ5Kg87Tc
zYPDrDnkiwRE7Sx/If1nArrmE4LoEjyST75DV46Y4SM1ad/7n+/ahd1z47l430JhCW+9v3BIz1KP
fM0/Cn2yrzi/M0/Uqd8+SVx1cbs/E75oHJPQQgG0i/vRegTf6j4oe47x9dhe+jds+2dsGU6w4CJF
3a5Wk3TyqdIiRyMXFvnOJc+m2xdP/DkvOWvKkiP/emRTfgRb11klX0O5za1mQIdys208zkgprnpE
+FMVXaYumUv0JbOFMvVID9iuvMQv7AdRofxH5mwkxEptz/M2liL4n23RNJ1DcZf75Fc8ovqJ5tI0
GLVRXhkHeHa1mWByVO3LSmZrVYSvwLpDVxIMPbSU940t/JLtmADokgFfRswmHa3cZSTwQw5aIr8b
T4/dvtuodMqqyVBH+0NFjLeWnfsT/Q1Hy9660CEOJvcAAnBFdIXPebwSzrggqqtdbVz8rNAJdJjx
KvXnlig4k9wUkgS0x4KWnUNsgo4yQIOiHVjIGcMfhvpSXqzJ7Zw3Md5u1UIUi+LJ6NCLys4dVOG7
4ufWWK1rG0ufs40MfKrgecqX/nPBN31NzhfWc/49xXhNyR5xOGR6XZrzP25xOBnyg3tA8/guqfHF
lHRO/8KMAGcS8tTbeokHaM1+hkp66qIcDZFqlDml8ALRp5grLtH9/c0osF38hfjjK3Cn6MH9wkXz
JqqyEcxbW69tIN7LADoRhMvjnvAAi0ABGDaYI90WOtRUU80hvTXjmDIwU5+eBgwwHos5Y0wemgGH
+Q9roCXs3Z/+vVENXwx9ljO0tpvQTqjywbIzmmWzP5XbDZi0kVFDeM4Epja6Qy862IBwB7Jx/2JP
+8YCDcAyXpozh9SjVWdifltI10hfoUz8TZFmy72grev7qglzxbYLcDcOaJSi23q4qX9KY0nk8nND
wIJCkxcnNGq7/rs+1Ju103vUPFCR4AFbMv2ftICmTZOsHi7q0fX94dgPxOq+d7XE8zOa31D2l+Eq
d7COVpUKPpJxb2zl5+F3G7XQeKLG1GzjSlauruRHHsgwf7eRMXYFQcPnZ9EqTUIanbdh8hIJmwIu
5IUGnRKzo8JN8sactELcRMWHm8LZuNtagBzJCGMqA8oMf3ob7RrdC2A6Yw38ZWUHWEsouLtcyXwe
hHD1YXtd4eFp+8fLowhIqnWiOLDx+Y9zZay6Yy7SrhQsk53neogLCYyMAx6CZ84kvKJT2CWpVZWh
j8IGKITKXxbGUTYDbRPn6ArDilsuSrARb5M6Bl6inqoWut6s0z6zNJL6MwfNSdLVutFy6fAcMjUW
QKcjOgT9oulHnuqCrEZBMIUESbcX2gvPGQ2EFo63PFJuqZKnwmJ0REJOmvMHNwuIa3fKjTuEmm8I
SM/cUykfWJkpT744P7Y4woDGx3sa4hNh3FZwmj0bXQiWx4XRHv8XhsIC6RKUoemHQ5I9J7qaqpt8
bkvrt87Etuxohhu3ox8YzOoFaIrJrJB6bFoJEX86V89jMppeXpKc9Dk7rfbqq+u8aFy8t91nRCeX
MVWsDGxUqCv6qNTAqyrWzhOhS58uPaQ1Gfrl6Y1I4aV5HlPNY0vDvykmCUnO6qqsjypML8xoqU/a
EDIduAEH+lEC6lpFhLwGsIyGhVkBHJsbGW9a80nm8GTMOhPNl5UtJ+2OyX4KE67/WcftAZ3yNOo3
V4IUQG8UEEaEUVb0HMvrH/QPyjnV2KEEyNP2kLtKegXgmtQaDCqQI6kfsA845Yalp+Ex1mHgZie5
w0WIirExxChi1z3my+jtGHCOwcG5te2hP/91mw+7vJdwWTUdQy1L2UmsNASHx1ybOGj7uu14DQAR
kIVjkMoT+iMkFHtBCpYnobPBbEjSZ7KGB+NiaxReCDUwA1YF5cO9xVcfCOjynXj3dG+JEl8sGwkV
s3LmrWm2a2LnTtXnozMoWLae65teZYHL4U+VUDE09b020DmRuknoffi3VUf//UMeMkKlw1EQ0/ew
hZq/y0XARjnVn92mnTv/0G/HeTFbUz8adoQ7rv1nkzp/WJydks/QYyCQJ0AfK+/3KLPtI+T+ZlCH
h+0r5dldFj1Iw+NJ+dkGSSCKrs/f3URUEdu1yah81/w3M/CsznM+YpRz/hvdBII8miOqM+bF5dHp
j9sl8rQTZ+mf+kx3zSUIk0embxn1mePNrWXadcstGHGA0oLeALNrVlMpiMgDPs4x3mgejdXj6VFX
ojcwuYq86v/jBSeFOIBkZOxJsJcGBRt7OLjFeSFG1JRjJm0IbvXHIg9R4FPgylzv+sWOqt7p3298
RmECxfgxYaMCfP6f5kQO/MUy9+/+nVz4a1h1TCXyjTDxE5+tMZsevIxwcumbDoE5g5xNVBlTDuOk
el2sCRuOJ7Sbf0oYsuG0W55KCqPpvm8Rzn7vNH0o2BbR121muisWfUv4SbhOf4ODoiq/eeXnH3yL
iYOPWCqeGoilqI1vcLKSrBchnoyPHy1rDSPLls/dma5pKgPeqTwjUncSu/iyN5wT8MCOBe3FpBLn
lelzDp+qti2CUxorFNYxUZ+anjsgBo/7cqiHq2XQSWzeKtcfOn90Xy7C05RyjPp4RuBpEaqG99ML
Du00bHTZ02RpWsgWueYj2bHMGrJtrIQo1G/rE7G/u1KMsS57uUG93fu6QJTf6K9mBabMHGSuhf/B
94gFfwj4GD33tN6N+VWQ275aEk//pE+EMkDx3T5WtbToTdU3XUkpMZBm9lazHQxJFwNR0bRKDt9a
Vnx82uqkkZH3u2hZaKril5e0Zc2PvVLoOPPSqiJepiq1ZWh4tauM+rV31XUC3RaSOuwLaPbAy2+3
/FiYzM8RYAIe6n+3qV2ugHoCc+XAF8KuQdYKQSazC/vCF+G9gizYm8DII7UFXfxFWgWVGoCY3cKD
dfK6E4SJzQk94+44CYok4VljYl4qSnRirexOHh0kWiZmT500HjkKS8lFMwi0nCNfsUUePexh+T1t
THLcfUVcb0cnM8pbWCOuTgzatEq8qAbA/dfgmx7iWAipRf0YHkgNjbsbAQ0p/nM8HXqPt9+ut3Be
EUzkuZfXx/ZBlO8186hoPg7bIvh8XCwvqKxfNBLnp6kAuXv3PPDOft4q3QW/83hVQmV9S/7Ul8Wx
8TU7CAQkTRGC2MjdcMuhZ2LO6FD35NrwcnV33TMkvJRugfBwZidxrqTKtKCZ+0p2EdCctorJ8+wM
1K4IiYZO0OWl3Ym8T1sMWpyJCBkON5nWsmKT76b/iGN084lLiqLQsejGtSVWfq1kFI/7cvC5gZ0Z
mcMm6SauV7N8xV0KyDh0fQVKkdKecuQwX/4fwYZjFYYOyWk6GDC1GmTb7yxbR6w51Zy1FwYJ8oKl
eGw+fajOZG7S/AcTGta7BH4GoT+DYgeA/QL1unu3zwV3ZyWmr/ZWUg/EGBTEwFIvZqHDmxuI6PfN
wYNE3qTXmz7qc1MI7NbefiBpQ2YP6m0fpXZDRfL1Inm35iMzxGjJc4jENj4w1jvw7iNoHrGQ7kT+
v9RfBwI/ktyLXXDAEsWnABeykRYmeUH3dFjvXH1lIDQmhx5+QAvpgi801Hk2ZaL52EgljjaBimGm
pFwNLFwE2WiBNxbXt4LYHltB1Di6XLUaAeGjyetKWMk/TeU1i1aGEqrqKzpU95NjJVfqt9JydTyd
dRKMicroWLftetF0LWj4Tkb3aBvZrbfOSQdAPOI/qVgoIC1MoeqTl3CMV9WTExyu4q031Zy3C1VH
7ea8f2BuKzdRx1qQwoPbOnJ7mdhZF1ex1ZIqRkJ5NPCTp8M4FWoVXK0iWuNsb1N02XHGWRm9NPV2
OKVqP7aJxblU7c6wMS8OvTm66nN8goT5Xbx+xMcCgbb17gOUu9DOMtWl+eB+8vtYdn/WFsaxZiTX
ybciJ0Sn37IuFzARRCXiDd6ON4oQXlDqB934TFzWZ2roYg3uNQ5ZOOejtwlhz7oh/JUe/rJaNNaG
gz9woWtqwzJVR9AwbF8lcFAZmgWDEWCk2AfYL1DqMXr+yvDyipp8I7nNKheseKU8XBTPGI8K7WLe
Hc92W6ErVceGHD78TxsKzQ30ZyH6jQFZJrEmx7w5pM/MOHBall+pz7215zbrl3tyaERR2bRSonZu
1gRQI2f58WrFFc00ohgRFqpZAaSnYY2a90S6rKEd4UReJo9n23tg59qDjW3HHiG08K1Q1blHy9uF
LK9juuazhHQrIi+c38V855cVpgG7aWwolIFIj/M26REduLZQFD9J6XHsVrkC7X0xyWhP23B9+WLG
j8dM00VbdX1Lh+f45c0D0vUFwP0uuWbGeYPrJm6Iq4j5J5LHVPJJF78dhjmZKpp9VMehzk4u6sdh
08Vr56fn/W9pvSvG2IRVU2o8+8m5DsjU4m/nMFuQglQMjIgTK0nsHZ57E7c6mMU449EsYhOAPfgP
NimPIhYiK6b24TEbfn0fJNhQy4fRseDUgYHeU63BzW/9bwQo+Wk0ch60A55fTJg3KCtFdQgzBRJn
WyfdWqb9mLst4sT5UGccsidabh2LOchbA9qwfPsTjQU+4yey7Sz36FDU/vNoaVOkX1Q78bARfCJB
jmtLqNqEVvZtaXOnfVFWfPSAT5/bFDLQbzFmDisnPke6qBGZ0xFrL/52FuGsUfOpg5bdE2eAKC+A
omZmio7GI+gxLvPEXQohWwzij1r7Zsi5YOsxNgBAWL64JzBatBeQmnZwsB2WfjJiN1oHfpEQ/JuA
SgKY5FTjWsS91C/2nIEsS4p+CJPMJlGwQ62sqDrT+06/ri2yQo4qmKgdPMJW1MzyU60ouPrmIYtT
9izS0UEWJJluuFDYnq2Qs9vb8055bqemal5O59CrfBjgaMA6Mr2enj98t4C1Ew+4VEYeWZFKJOI0
0wV+xOXmTGGrasSMeQ6tVfDGHOsArxs/LQPI+OCpuRO3mrBjIh5Y37KATEvsiEryGJ7sMbQBdLvs
Z+fYwmM8hsBU2AQIaGBR8b7zjaJp9w1ppfnJhEDhJ4IHU7sRxEluvZKYMZCi3hwb+GkvL2MJXHrN
XoN8AxEInBRpAkARk0UsOF8lPoKPdlmb/DwnxgM+pSEiiL+nRj2S0jS9gPloiwh/Gah9NbUnt1a7
OnVC1bHHAA/Sld+L4NICelHr+go9M5E3QA4wAoXVVr2TQbQ2J6SHmPXdemtwrzWhEWbnWlEMKgCz
0I2rZA19m/TKS2xHs7IINBGjlnj429I0KjDIM5P9ZV2dUR5vjm35m7rtuhy6abkURXO16AWYwE+C
WfwnieGGepkbgu9jCRWCXCVgHGPiPaxe6BF72Q8qSKPWwS9S6xzlaJNtFDEUdd1tTqVSiPyB0+kx
M6Bnlszek7Nuz+CXtkmpZ6CKOVR/DLpyeEl7xWDGy7RH+xqh2g0i2xu08yeovxBwZ7eaWO4dkKyE
YNmR631eWfG2Yb5rP4p35LPKzpYSlApXp32E72rXEIwXM5Zsqak3kwRuN8QEZEXx2KFXaesjzVxC
bimxqDUp1lo0w/cOotMpMqADeoGxJ6NZTlWhkJ7Bo+TlDuat+XHxw8QJtmoFsxY+dGtnXRxa5mBU
uB+SOcFvkVjIrI/1CZ/uqATWVUHQynH5XEj5gdZD34JdAvYTjSIA7O48z3aGjRqfdSYMzwQFnhvZ
9yqnsOuOvxb5dfFjuNDtxXe797G7jtlx3KSQiYFJl1BK/C2bbQHXO9WmCi6rVT/Epxo6bxhyxTEj
I6GXBuYh6wJvp2bR0C+73AiMlKpgUTNheCMvMyelH8fCk8Wi+k+OvPz2MXFv4MsSCiRFgrHvmLKi
SeUqXnVCf+ADQ7o9HYTSMUcGoEhlIXDRKwkazTgS1nyO/zNjaFWyoTigUawMXYujcUzB6XYp2b+V
+knaCzfgGDs+iqokBPMKxxy8tEApxx+GDmum1XD2QeqTj81bTZuIqfsb6051ecJ74YQ483vRfvN8
GrvCj4EHbej3DY9l+gwW501uMo7EweV8bO5I0XYn+j5O+fqXJgp6QK6NNd6HoZIkjrv0H+lZ0WIz
UhrQad7HDsva9l8f2+jA9vE3YJwaXXkQ36+N52Lu3euJa7ROtjE5b4w2UpCgO55DxWRQntJSLrdW
O+PswlyBps8Vrkx8fAg9PAvOVO8CBwrb8hUGEiA5ubpvtYEljepCVoMl7lNblP0QxjFv/iGuw9xi
zt89jB7cY8PdIrLgz/NcOTbmeJYHoP7SleRq1uBGOtABeAGq3KmVrebz2eEPrJJyO7UmB9eW8+UI
o7HSeoC5sdY42B4RBUIbhkqwtXc3dQ0ErIjHKp3c8Q4JK+i9GnJVoV4ZWsJBVzVaBbY1o+3w3NO9
GT/QFyMV8IHPih8+aaQz3Y27crgVHCJRcvCmuyWfHNPc1EXFpA64aY8re9vwwr9bIUef7C5izvBF
ZZV/NJS8cdXZ+eo/mPHoAYtU6kwn+DOBFgs9tKbTVh9tpp9A+0o0qqbhxGsV/HWAyWMFZSStYeji
yYJCwDsruZpuzqeUXwDgAW8Q3JaTTeKlzKABCcCs6gXbzvUERonMI3CvJFKgUEiE/danZZZE60IS
+305pwd97MQfLBPRdQQWztMwI25IvrryDKu64J5E6Mzu7A4C5DGrYRBmb1gnkm0z5O0uyZOmYkjv
qFqVwIy8Pp3ePKl+IjVyRJugB1Rt5IUGvDGvqN+NJg3mTSJl2O19uz6CjjNhSmypC7o3QlsyK2RS
mOoxfYRWI8inqWy1hbVGlB141l7laiRfsMLXGlG9JIzRDalXt27ki+Zh7jbfrMajozhtQkKytL/K
22eLAsNn62cnXJQcIbL+W+UHrP6+vyyj+LoICNPmdavYtjBmfKRhIDRAamnvBsEb/+bcwVXMT6f2
Jj8zIs2HOrD8WDqIRCJuD3gHQ6ig8d1Ra9j18JaLYLs5XFSYSJk7YoBW4zeoTssPVnXyhPvGTo4h
RG6z9VpMkm1Av1kcaX0PmzREfJXTUma5Px1YP/eQkqxUPN1W0QTRgS+nPzCZdL3ZvGnDSuYvtn4Q
/+66Y3tINlYYYGlD42q3j5NvqlwyQGgO4awPGJzdpAMasr9W0LAOzi7Ja2bLlpwa5FviiQtHwwpE
F7mbKHlQfIMSGfyYKb/i45wuorfJM4QjLsVD1MgF7W8j1NFKjohs5RFRLMZscCQV/z1dKrJcfalX
7NwXTkvNz/QLCbzHK2kacnEW91N8oIi4ru9f5tmak0Gh2EA38z0LGHSBVR3R1hSPND65Jr35++n+
lxKEnZEx2SrA5Yq7N1oXirLX/FVMWeDxFQupLPpXofks0MAGgw94WtC2+9Rvk6ewE8TiuGtNtfEI
7G/5AEppmb+nkOvl7JxicAvl1PbbhT7MwAQEIXmjAQQbsc2G/ybG2v2ztSohE/Ovcn1KNi4Tp1XQ
9kkP5YTCGC3IpBSY1XosguW1Iiv0jVpr0mCM2iOtlz3hiZxVMTgWtZtIgY9YO4vInTxdfJNv3KTb
fVPE6h3eUfjawRAUgifhAxR1UPMeg70IV11qabLeSRAwnMXensXDA3elu4cC8NvCkL7Zti2GVZVu
ityYNtYohE6s4myiZpMG5XDT/mQlY40qKKDz6y4mJoucYRAoj6tEJL5tE6oa4MQTinOu6hCJmVOw
48QjkCZe7IDjBSqK3RfUO6uovKgZE0PFeEqeP6wTCsSW3rPp2Mmq4XmWo3IFd7BHXxoR+GhS0Agt
af6NqPvb8ei3D154tRH0yx8Xd7Bi3Gm3AW+jg+6O4LS//wwx+B069ADNcWZTbM8AFI+pS+bJW0PH
fiDxItX7UdE/VmC3aePzWWQ+VPOgBZcUWVMvM5OSW61+VqnQdzpf3zgh6kc01plOFxvoOqHHr6JC
SQG2EYoqwbw85PxTk/f9h9wZIg0WWjCwGjSnFqaa/jBCNNNrIX8c15kSLsfYhLmqD2AWLmEgmQwr
YJUAAlH/2P2YVDML0vqVTauFENk6YKX9T0yVfoOSsAk1Q7jRFQ5ooXJAI5h4e3zNnJtcTx9W+d5N
ZH6d2bQEBRQCPurIafymSt66B5AwKp959bVO6xPOJb2+xL9spqaam+kR+x3Ua/8F7fxE8BpqJ7pW
6MKHKz6HAWJ+8+lHZdgvsuyFeUoNrGHWz1jP6mNjpZlfdynlbfT9d5RKHCBq4qP/dPrMh8NbV3Ci
LvRwxbpiWQixI8TKskBI1Iq6fKJRacmfTLdQytQiKm7qsrGflseI3ThoUwafiWsBFFr968mg0Pte
o3dkppMHg7rwwhscmPvuh59Q9QQMmG46JFW9L7hecmEyRWWsLR1msc92uK0oGuLJb1HAcOzJH9vf
3P7jSJZ4F2QFBT3BWIGUhhH1rrb+QiM/VJisqYHrQvzkX8mrBj03DcMCj9wlLQ059Ag3n5OEktsZ
pi5Ryli98Hf+QEb0OTbCxvNhiyydkN18igaNBbJwmEDp8KxJtSuAgd5IFEGo1KWmVmqiL3i9I5HR
qRdSwP9yiXnR9uv3mwm8yXmHGgSN94n3jFCJCcFgiIoK5epeWuBtuUqrdpfZ98UKJ+5l4sjgmpwZ
IZVl9Ffw2q9pwErjxGyzjrVIN7gSijj2XQL3M/dMfNrfUnabmnQ5xHlZnvB8TxafmcNayJ1xxC+m
O3KQ3BKjQohKx1BBrNYzt5FQgcLdeDEy/ATQGLy0tSYmForsWJT4FWRbOiAIcH5kaTQb1D+W57eH
+N5JGI2fEkSlrhwFR26trDi/h3RBg88zQwqBQJx4nq5AJxI5QUKVo/KbMtgQJ6OZfL/BYzyBqzBt
eh/8hvYQ1HtOyBUbixspoEMvtUW9/s98R8OK+CK6tTZFZPWEquF6Ml5RF5Aff5cparulL/QL41sm
LhFn4RG9PHyBy3BmS5tKVF6uKFOAQ8vqtvjXHtwi/y1WxS8GTq7cj8jNXnkAaQfDNX+v56rIaKjs
bxHat1zerdbmPxToi3wGVBBqInZDMSRgpdGyaVCEV0H1MEv+NU9r352csZA6HOP6XDBodj9C2DTM
uBY9nkOLeYjYSLqdZpbwh520kbBviHtFVifGqK3M3IU57QmK7FvgLTH7gqr6JAeJqaT8FRYhkQfB
/jMEXQimylzy2mtTleK8RFq089CffwC/4ZtsCFjBtbHoTiZ0sPLjX826Hk8nC4NKriZ+mEJHyX9T
mgIX766gb2LTA3ZBKt0TtQQjgKOBTDcWt12hYZKlBtlJCekabSfq9gBuDY9PF0eKG1Tcv47q8BDd
LKjpIfeCQ1l5SpcAWAnJ1ePrBgo2jiLoZLeXtJYIakVaqanPN4oDfdg3j00+TaLmA7Z9/MDLXqxc
RMRaTDpDilDvq9aU0tUjB0ZKAwQphGcchOrjnpKZZxaNRCSmfTAkplIFY/iuSe75VUUXYtcwOUAR
at8PtBmOXh8P6Q184vpb3iAegfeh9Kj4VDSvC8JYOyRRC/3F99xwvJgJYN0uJt12JWGe2SXaLcRw
bToBf/lCTm5dK4p/xz1YzlbEJpyG6ZSS51ugvW1BBN4kwi8Z3N9jL/9qTAwP16/P+KFkhTp5muBT
tkToHr5rNLH6l2sSeGg4I6j1oIj8RpZxJkJHYt4g2lcLPU6NEYmrFNK1+UGZEzUGf0/y5V0T+dd4
u7raQEMq0KKSQuP1ccgWksQPZywbxVM0w6gD9eM6pHRZU1S+hYq/Fx/cG4kCkbbTH34EQlSvcX8+
fLcAMtr/f9wJ6k0PIX+Au2UiBj0gtpS+XZ+di6X+zxgQ3QE5HykhoxgqcK8rehIhlAWgRfkcvT+M
yoIg6Ha9g9qrzAnLX1EA1m8vPjB1WiuExkhUGMhswa9KOhYRxdqd4gw9L78klDVzkazeDyk9f6IW
NY1PgOiRuTaHKR+BnzSmlSTV2ljtNXc11g30zyQ7svlUv0GXLwMF0EHmJZM92OdXPRaum2UpPfEB
+xO7JEE8hgY0vWDxAKyKZSp7nO6Y9LLNyzLykiBS9pEZj5r57NdTB30haaTDw9aHAypFRBjcILTE
8pvQ8wzZJ3lKpdYA7FMBJgFjjmGRIdVLaYACZ+mv4pEo38w30jRYFDtvqf95256zQV7aGwdIATv0
QWyRUs7Pxn68dL3bo54NDWt6LEN+ZMq1OYeLVLgZCO1GM3+8pDU1nXLGM071q9NJ5GptkIxIc6JB
5OX5cE1xqyXmz+qPNQeAR6sMwCw73TPLuNp66UGUGdayxhmoMCOd48ZnE2lSM77Ku9iUv++Jtncr
StAHCe1+dQCzmiv9LG+JVzCLOBGs79YRvVF2LvJUjmKdIJ9Q+oQbBKl6mjpJhoQkUbhMvXZpoWaG
mIB+oRO5G9oCQ5/Ax6O40nbhdqMdl7eVU8zk3dbMosZ6clXBfpsPdVjaxN9Sh86xznlS5uJg1doS
UawLhWnkF9KVJg9vL9bruBRVFzVB3Z1pq8waAoUj3zJj1Ieo+ZV2dsmC2af7TRHWdHeoU8nDu5wF
dBY+0u8gWmunHk6ZahS9MmdwQq+U8YFuzET3+LYrwOm+nyk326gmLnbNDKU4D7JNkxcYXbroTNb+
1au+JEvcwqoyPYrACRxdddO22OsjWtjMuRHuzJw96C1XOwFdwyevd3H2EGbWPWv68noX40Cr/JMF
sRT0Uw9tJ/fASsTqGfFZiy1iSX8UrElazJUlYUTmyLo7RJYHjkYtDH7ti1YbDOoM7ZKWvFwEoIrc
C5FqdTukl1shoJ+8/ZcuXjWavDLp6lFclYSMkwf5KbFANzr7+5kGaCW4bnXqZMknnCF8h2wjmSgL
WAF+pVEnOL0f7+Mm6CIoshcsVevfuR6B8XPRsnD/GFVg0UmloUSaSOcFYZLtZbyZGJvP1/sLV7Dy
ouSemyKmYMspY6AA01844RtomfW+93yiDKcZNrcNNpBU7xTGk9LnJAzOO2aiXvycIbaVvT281juU
8sc8woFXolZwOiQAJkA84+usjW4ydOKVd6iwwq00l6FhDZV6c3fUJlCfR3usRoUBqaEfj/xmDue5
+Nv4yDBw85/YIVKCJIGCySydCk9+BiJ4qzoMWBXPMkuXIbQnImZxnCdlNwyjN9pGR1IyNsYVSNco
Ev5ExA7sqYcr2olBg2xFk2Yho2JP2NZAX2YPMFpCnpYMwNEOuQ+lVcwL9r4/udvDwXq1/+KRu4F6
Y0EaUFBgiphDeOnPAN+lefdlEmIq25QTP4nqv5qBMmgkEAA+goSP3r++AeKv0JokCnEHeIkh9u1p
BZbKmbZG4MehWjkjW3O34wB9G92HSRmQO/oCEuMn+9sdA86veVIEaI4Y9WyjPT/7mCufvv50jfHv
55AbSpLENlH74+QlDsmqkLry9XR1Mxo1co3IMNU3LrmCTnZCO2q3+3inoBIz9wj32nPQ0pmC/3g1
OZ+R9WcRrtOvyGflUu9iMFNcv2NmODrMQySg63wstCPjLGcfcxYZ5GN5M0IZ2HgycWNi4EjQAPG/
R+1u+20NgZw2M++zc2jH46nksoTNsjvSOWu+ir1YOk0HDC6+YxlSMBYJPbPH5suo+jaSWy+XNbP/
Gis+NaHGlKNnM76P/GmOGQI66gV1ws6mj0f2CXeO6T+FC3PrcddB7Zj/CXSroHYbB1cgOUwCUs0o
HWAQW4hmkjP1dd8AcJ0EqAoR9IpH70XPKo18vWatspdNzSL56sGjpSd36t8/irtUSP+1v+X4oTyF
Mrl/vpEIm4dWKvUVdK+rhCLFA7+Zn9esxeXXS3bjoReN6wICwXu9iIxQxuckYQOmRWf6uOLoAtWU
d14GNg9O+ftDKwbvJXf7ySqgil7uGOXaWkhdwEhYbQ0hycv5xG+0j8W9FnWsIu7aNMNZa8PaN7mr
c76xSJFlDC2mNJnbGsLEs9mNtNrmcexmZL+/nJzh0f/UT19kCVTAAjmXF+e95BdrwEmpN7kDZBo/
CrMXr/k3cief8cLCiCuUXgWdzDhwudkApULZSokLSYErEg56n6QOs2yylFA0MXVA2pnQ9w9XeVR4
QQ9iDLfp46gRueyYV+VNHFF1fEjkDrQt+NQ/X1m7QkNjKfxsxZf8tzx2a1fj5ht+WANA3cgsQW2w
Hl1g23AdkQYWGk1iCV02E/YoXTdfLXkKd1QN9Vs4se4D+xSs9DveE+nP1TSGFIKdzMqvnjgZFK5U
osPENQq2WJaCJIR+qoO7q5V4clcUK0wYSWNv436gdAk12h/CAZwF0+B5p2HGqUJmc5zudhd9LpYz
K9hbU9M6afJLKqEK01MV4RcvG5IhBgqKB/MyY6W7BvvXVTd3dNLuzZjnYyCFghFsWVIqG2jUER9z
wldnTigxG2ZY6g/t5ohfRUrR/SFjQU+UTDiuCNpNTuQZl+45wPIJ9jksuEed2pYZnY0wDStqAFBp
c0iBJUrocYp20zTei0AcsPkC+VN2obL46emH8FZYi4k9Gafvf6mRcPbwr9X4aoh25dkOoxeg65Ly
gG75ERiLLnPCC5WWqQERiDUYAa3YHmdnFYHKQa/3PHv41AXJYjgy28EGf8GVBEM4zmadE6j2e1i8
+/PzA9hfUJW+e/herlZ2HoSzdZIu72ereALZoFR26PmLASvx8p3K2ea5Tgyg9GvOKuMUXm+L+K7D
fm+s9dE6NXhDsvCnn5Ti3KbjbcHIKNRc7SJ5VBBYZ39sYX4AKeEkJwY8+KI+sC1E/MIQwbOS0am1
pI9gLrhQNWU/ATZ2Bb8A7PJpRzH0VltmN1ws9qFMvhkUt6n1EBHsKrdtTrFyYweqa+/ubi2O4Ntg
lSY8o7EcIWgrsxHtkRwkiRAjoCqpHsXUPWkRY2pxsyEzMZL3jbl9zypjwpPUtb9QvC3oWp+TVW1S
ucDyK5tdZpP9wrKhNmpO58CDNHBECVDJWHQCFkei/0B9R7vGP5v0xixuuPXJtiBYB/sMGnYnG4hv
A00jFIoLfGdPBpHZJJc7GnPztkn3nlt3XyZUQrYztOWPxti8lP9GN9tKll4yWI2jTfL4ODbEyjn5
lEqjxaSkgUrTs1FijHbYHnF7laALjA0Dro+7p6o1la5qTrfjWa4Qkx0d3UAtRWwKEiQ9qvqwT3kS
9tmARqlI6OGXgznKIaKBnalHsig/qKUvNN8AUZoBUltLqoqfyZL/0lPiRibJoLzl7fWCwb+CYVNL
4Jg13SbWkWq5Yj3ipgKOI0uIQ876A/h6yQ3udAhAfcYFNy3E8EJ8PfDOpRYvRxRxhmTA0JlzPlgX
k3xsb77jR0hYadsdC4Eby+W6gjjAtag8Im4noLJQWeTDTbNlKy/4x36cHjtAVuaHy3y2jxWpbX7/
n/ffiQJcXDDiOsFGZopNH4CjR6XAv//l7+ny8mVObHkffYgz0HuNUbuwQamQBYGetIBjGxP5rD8f
7MMRGsEQhwVBDdLG2pKwscKri21MiXzWjHqk5JIF05qgCCgk4soxBRM1UFHxkeJENLKolc9mw+/2
Dt7mtY3BOKP62Fwvq8SjVdbU38vWLyJ/TsoBI38VK7yjjwATGNd8YhgKHQ9cUNF2F5xBJCC6d8i4
S0pC0fzrwUDS6kemx+dVjOw10Id+x+HM1orCjw0mbqGm/25rai4BG8dXxR2tiH/+IFzBRBmpQl4d
MBRpUD08NtVdbmIGGdaBREghLCqMgQD2ZhxLCHFOnVz5TpPrIT8vmTheWkqrgbdnJEEmcNDM7Xpp
a5Q3GaADkcYMayA3JYZdsoYHmraTKF4gIGOruXzpkdENCTiDtVz7gUoqOd3n2zY/jzeS5XvL4zCU
hZ53nVAhcKMMZ+POSdBYZEpnqAXc0Y5480aYh7+pOopBFdYX+gnilt+WcU6YsRx4kc0Z7RgA5zZY
vtG4zell8KYQdonQ3moQtHoqXuiEdvBt4qVTa6r0KCeCkNIk5vdDbpPrzPNDdQORonyaU7kGIqSG
iYKPzapmKmtqIYT1aJScOcoFKJkZhJs2GWPytlZvVbvBVxXP+33cz0ie+80v+HXDDZ+5OqDxCW7K
D3qrGVRx9QgzLMqUx98coSddTTvHJawoBeyOiLZI8J60HlWEeKWoMRkTqaAvupk9qJBmh2gnz9V4
7JAbIJRINcqj8f7pvqMvS3a1fNf2+NQWdhRuOH2smZ/QyD0TMEFtbAqdT2txd2oFfalhkYI+cpaa
gpQao097LE88lkwkbU1t95uZl3lOSitv093e9Xt8cq0hT+P6Kkfc5SvhPZPqK05tVxe8lffJuzFO
cBIxwzO+WQQrddrwT0nxVbuD8NrhnxtoUY6WqHEjOTPpHrNIlYAxis4U9Hv0rYRO2wUVF0XM8rIv
CnN7sNVLX8VK2i2pO9DpLJq+pBS0yl72BWbqLBJ7JIXjXZcKpULpcp/eO7cNbN88uO0GylSVzj8y
F9KyIWr33ic27BiRRDI/5TPTPLnLTnim9djmvhJfC1FNIyx4A531BTgp58gp8VM7nQ7kuBrTbtpN
arN1yHPhUpvrd5aMLUymBrOaDY52930W9bLZH5nHfd8NJwZoV718KH0jGrlEIDwJ/ZdHKYNgkZFh
BD3Zbu9u0icyy0mE5fDD76Vw9suCRVbR/b1gMWIyy71zd3y1xIJiP9Eed4IeQOmv41otZaK4fTAs
Wm0JCu7g1gK6sTJIsVxujaijhXukvPFu2DN4AX7FKKYm5Rr7+R+xB708TtFp66Mk8zE7KIauXYta
pMCdzE7f8WoWyKOJhPPtZ6HOniEQNwBZFyM0L0uutFPKsXyZbYFipNIIq0vYciOFJmnno2VjBAuv
feiOtZ7uRfBi8ULYsouULOaWoE9nQa7prphz9IJ7hNjSy61/T5gkU5d0AZmP0gIimai656pl73X5
bI9c9e8rxPRkF5N15iX7uBjoULoxCcNuhExLels9P/ohU/V9VDDm3reO39y4PS/3Hu5PWu2nKYfp
/iTRif7j5IcceDpSYQq5OwIBVczvh3PeKSZD+Q42YKXoFkARZStA+AJ6fMGT1cff0B9yyhqJ3q/x
OFRdrDJgzXFUcIJXnbmgWvz3ybJDF/KcgE7ZQAiHF8Lf+/H3qbrQu8Gb0msyNQ3WvEtTepFQ4G9w
IGQEooAiBl/hXRCGyn5hldEgORKrBT0DmwMWM3//jutvF/bpHE75OBf46hBcOMSh3oWXI2e8mdAa
eW6QWUqWLkVNSdb9cTD+o88F1jy9HkxcDCoviIHo3+xHI3x4pQjPVO5yV7t54ssvqg/uwaZ7Zxyp
jFzdE2QD/+7hQbVFzW/XU7dbSHYQHPUP7dyp3k+/0c7eOLcMuktR+wOzO8LnEKdasuMKnynCGUrc
DoEGhUAuq1bnwL9Y0QFldNy/NaGBE2n4jF4lV9SDBjPvaTl5gr79t/yt+wG8NFZSfGg0vKiDL61e
/9h3Wj5VXoICQjMvg6mSTbpd6I1tC5Nmd9NS2inofLdNPxTiVcoqCDyrP8WWpO8Z46UHWz/tFbGP
n2TeGBk9sDYcUX9ePvDVN+7XS+9Mu4hRfpEpc66KJRaSsmVb6tP0cnJ0hTW/70P6TfCQjFv+sfnJ
41ocJONJ0QRGcEj8PTayuLOZ4izUxyynuGSj8LgLg4KHEWqY6LF3FS0kKPKY3SAIAFXskF/bu9FN
Mn01+rqUCxrYss8c6uLNMfvx/qUoowWD+lfYFy5S7606PyUySt11FJyKefU2lUGuhDtQNoeuxQ9x
8u+53mOxWhhULA0gFDQVqdus/M5RWmJKqUIdDS64OguvvU/4pnxCV5h7aFRs/DypHwRSon1VrHWY
5SsMMKnywL+U0Uxy35LgS2TGqL2GoLeNJcVNmZXhu3j/0Tk/7wgHOm75sjCP93jTzIFDmr8hV9H6
E2E1m81KbuwkAoBXLAPgp5TtF/x2Bg+dG6X/7K+Y6gTYdgitJqmQ8ef27ooYk0/8WA69sSWZ4qjL
JYLbnxkz8W8yJssoW67aLExT39/gFmebNDqGkN3X49GgDvVotIbrEN7SzPMqV1er8Zj87oB3LMp4
C83swYhFqHHwaDDdCQeQIk1CRhGN+KdpnjQ9GxdVkM0bD2bUeXNzloYg4HKGAawr+XDpJuG1NyV3
Oc/sjGTH1DtuvPOXqsUEJuUXCQfObPnyW8kGQcxzgTTCo8mbw5cW8Iyg+krztCPi8Txdqtqi9r14
WezFPFBC/2pHfgiPfAC7ph8R4xJ9h9MkiVD41TsOaJjz1CatzCdhOTB1/7PAQJwJtNR6ZTJEgJv6
/3vdIxuprc0S/Aq9YpvZ5AJitQ1Xt6CoHqERzTzW6RYmQhfSnmR6CYykMpuVbbM6Cr8HcjS44Lml
KxecmeZuZuh9R+OcRzNfTvfZmpwV2agF+3MYYD1uS1zUB1+YN+zQ/5OO5b2aoKvgOxac628Llnn0
Pu+uKGwb5Ao3pjOOEI5uR92z4L1TD5TqOMGrqAsYtAneCPhn5y+HSZ/FxwSpwtQ9j7RXb++Qedi9
HHI+LPiEDdLYunybIpYbq8TDWOKSyqXPg3jrwzYfNGBZ+RZb1kjTLuHxDvSvctTf6HkLJwUgCyjy
eAFkgTejLr8XRw0rnGZIM4tK5uvBTEK+RjCqs3op/LquKEmSRPPBNbWEYvExWwGKYUIJQokW3jFs
QSOCmn7hxzU+YigdQUhPkeFZnI9ZPedkXz4Fw2B17xuFzWPirgTVt6VDav0OZUmk14RqMECcYqmJ
opdhpyVBvhIMm8357KrITLmlcKVdQL8gDEoQmli4PMio529vTia7KCoBS22AdI+3KgJGEcV3/tjv
MN8CcwuA+IypqwSrc+rzrDOF26JxdEgOzEQi/g8pgB43knDHaO25Y9qjoQxv1FdjMP/k4NH/bLfE
nSYYtiWfJFItfTrlYyT6Yb5I/+1nD74bzZQqnZc4MDhZERigkIUUyXNL365KHUBBLn86mEobRHxU
2yCiIABfSQQPnb1WpK1Q0jO4FnHtaAI33M61c6wrNZkP33oXXy2IzfxnRZQ+8xNBOA92znbodn1v
AC0m93CC7EphPhpuXvKOHG9g0nch7kZFPjqR2TDRps1XzVNfxWhTFuyz1fbyiY++drZNd29B6ccs
EKl1gQXDmk5oOACXloAtFRxPS0qeaCkKxOwmC6IaHZJjVS4wtBiL7tql6g3Ne6Fuicm3T9KHOq0w
I2U+Fwt/e3UiiwyFirsR/tLjJk3q3Uygl+ttRa/S46fazgZSiyP+TnekicLa7zR4aJgWnLf+NoIj
CYrOWWSqxfCO6myPn4otRChUUPWhxO++4OkeTNc026J4YiO2CvcgsEpQFfzw3BtEH22TF1xi9sw7
lVkph+jB20pzZAHZUZV+MX54DG6f6g1F8cZUm5+HjklessR4DcysHRTtFH3OIIqF1LDJuwGhL1mc
I7nnkMr0qRyG0bS/0xCBWB6/vwcM+8xHqcPKO6FHPK2g320jy+c82PifErTnvO8fvBr5Zt7M8DIc
SzqLfaSij0GfahM5ngiJ1TSIl20m6ny3KI7G1uDrc9QF+vAeOipCLSKUnv2wHoAqsjZ0RlXVSIf8
i60DPvEjwfRyYUqbcV0T3aQQfLLm7HaGRrjAj/XgVqrMN17iYbJCy7+Cf+dmF5ng36EYOu4eVLzl
fTSSG7b9dWeTNRYmvDNmzoYr18PGShSFPQti2Fm6NfTz7tniIM95ynFVyTMim8ziHmEVKrU2aSXc
9ht5+6vnzR+fxyIYnF//cf+O2Qz5/LHucL3eSka2NIgfOmQOPYedT02J7no+pnj5Vyom0SL9F4ya
YG6Npxf3KatL0AAQuewg6C0g3Ug9yi6BSMuGk7PbnUI1bG0UsiQPaFBSvOOo0bjPvT4UEDyKYxMm
0QNqXQrBGjCJeLyHnoe4Cgu9bQFUKF3M2fbpBjNnNcFKbda+zFAcaEhEbQ/ksNUiA0K1jfu+m4u2
RF3dJu+/+amiEFDNz6ZsGEhPsceVmUXKrUreMjnRVTVQbpRL6jLI1fg90Ff+dgrQ5BvyNOroy24r
tsVCfJu+TYb4fJqUBB5Os3kewULR+iRav7aUMT+7UuJXr7nP1yK1W2Bg+/AhFlY53bAworOBkssu
74e84f5IR9Yq7MUhUczD9kSXVsQqjZeVuCZ8h/pvCyYlB5hV4VoSn5RTvssW1VUZFcG0razJOLf/
XZ6G/VNNJvG6ityaapSxIR1WWSbwkVoP8TYXjINk8SetQRPs8N8a9kVK09txqKr00zjafgrx0YPj
wD7JQjTbpnIaB4PCrtopm+DeOAkudhIyib/4QNaTjWDf4gvzu7iljiUKJT3GxYSi66i5/H/eFaKD
kAFOJB6WKySUpT9J2d8KJs7Hcsv0SKQFoaBlOf7aDQi9J6fsHG69/rS3BzKCNeUif1EKIAVTrJYr
aIAatck1zF1sNe2KNIzgOAvX0PGAPTn8yYlsAlm0sucoYKz1DMQLjtgv5N9R1DTeIM5tF9MPdAX3
gPwZIEre8hT0SjPFCsi/2WUdEz1Dc3dRUmQStUGf3P/XCLpkIhdHGKmuXWgGkU2k+LGfEWPQVBm7
1Z9ByHkxg1DkyLJS+nyo/AwoNZWJTvJHXYv38AMH2j3mAApLf6Yqlzi/3iDK+8JhS0VgrBdYGak1
BUPX184J+YqvTOQmCkEK2luNEOKJ2XyF3wSz6rzrxVdsgFbRFRy6pmq8EyC5vAiDpuX6UTYz2hZ8
M2UQCtbF80aTxAmtyhFTTxQOFauJ1t2WJC3F5bpuB38Q/45sSqoiLc58c+3YHLFS205XI2rAxW55
eLY6i/lYbXFjYNmWCQoFSXqDa1lGc+fTIb93iavlVh3vSDwHa0jOfsOqBHxgakrP8DJWxiwst/IH
hKqOrztP79SKj2Hd2lmzL5//DpxVFB62w80lxa9hSnlkPToWeBJJ3H4AllTkn5TfxBx4+hUapwka
wLXOUAJoJfLpBxFSor6PUbg4WAOkoY6i4ji3bTDQ65Nz6tPPsVCDk5N8P1Ix5HFmIkmt+Od/cKYI
2Qf6uGCfEJ9eyUuZWSrzUApQSxZG3ABR04jEvVFeYs5mPTgSmRkG2ICV6AUThh66EjW8cPEL0acd
cqkPITGtNC1Z6J/jPrA4rX2bG95o2FYvzL9S82wbspJ6T3+0b21km/fmawErpSaJuAUO5H3Q8qAY
vZEbZcKWxWWJy2AAtMRCUpp9DeBpQPCaFImoxlzH9LBKtvJlVP72EusZe2ZAdTsSegR1KBOhgUi/
2he8x6icjdl/T5oQZ4L8lIjq3KWMB02EnyOurUqcZR9QytQpbi1RrDXuK74qgyHydAkKFFylvY21
cDn2UnXD5a97j9b7j+EuyhAeETUFoCyIlAvr/F+qiPIfyOKGOCtgDhLdWENqJf8PhkjPH6AVTUAx
JBvUbtxmfeSaqYBwmRJZzafxGXUqSNoKmN9vBVqxIKf8g4+A1nzQdjuvIDJ4oOhiLlJ0/ffWQ7AN
mU2LfexP67/TJAZrIiSZPIhPnLZHzLaX+9EVZ1ZwuPHPDbSOPCXdLUpf/qx7AkR5aDW32uGEz+lm
7Pc/ClbDWk0Mg9pTy3300sWsWdMcB+PgYMZQGtUrLVUqe5TFXFgnSWhsh9EZQSPSaJXf8ccT73ym
QwmKJok/+uRCNVEgbhH/1QfTlknm2MA55IrutaGyAOorrDRDiigmgilFUkCVIFK+YDcKsDWmu2Ex
tnMbst5C0xQ5YIuWB0GgXquWFgxziOcTxx+FuAV0ci9lhYFDHr67s8j/C5AzrMxUYSpMOzwv0a7c
vvQKXpgv9BozWBQ4MSdCBTqrzKvxjs5bz1U/DvvJTiGt+CLt5lhFufcUJunfU080Z5lfh3Uon4kT
V0ON2e+79NxsluI/LXA4f66SuOR0jA6cyWWjF9pcjtaWRGMZZCJ0hOfVOm7wFTA66ucmjvPAbgOP
VKbuxXGPv162hlg/QGkss9bnmigN7LQsio6N2c7z2AVidlMjeD2kQQzSa50xSvB179LYy7+p5dFp
NFqzuGVOxmbsv65L71wbeWwXwJ9+iS0zEKX+pkNy8B8L87Fvgrz5LifcKFnojjkpm+WgQWEul3Xe
ZRaqjq5zJ5gy185Up29kvp0CWVNVerONApmfk+oXHKjPiuiuMW6/8AFMNN/ozH6qLtHhrTPIU26i
nBdMx5cLduTZlCa6ZYAb8JXsaA9SAYjMjfzU1ioB1wsqqcAIkJ2C0cAYrcZbAE4BPTVDAdzVhWom
bO6Bi32yecJdqoBKBkckaSCm5iJDUaHbmyRPYh7/nEFSUKFJ6eRWmvo0fLS3nWskCRH949+bEGmk
AhUunJqFpoLymrhjKu8jHZ/3vnt8rd2oQvDPu9DxrYv1M40V2Zz+4oMisMvaMxT86cx9oyhOsAcC
oMF9TH8STR0SRS4oZE078xTxV3hsPOQBZFcBonOPaAgBRL6D4yUNEH11k7wPRHBCvZ/W3ZU7NjP6
LyZhRREyGPPhvTXfLwXF5EzApdHJkhK8fAI0pNMqhCt/AMgAtsSqdO/DCoC73YlqNWit04EeNS45
rXhGOhl85IAauKzABZ1VOhOciXEbFEZurvn1NpmDL0MB0kOSfl/1RY2wMvJUT276IULHt/xTCw0U
QHhhouDKRoXQZKTjyXsChYnXZjhW3z5vfa4eXsx50r/DM0LUljUm3f9dWJMrhMmAqyHk/yZzvhhq
1/9D3E5g3srbd8QplBeU4FgamCPxtRSovMnUShduGljfExt7tibGA/nzhaOKSJFM+XUPbRsgOt3f
7MieeZ74Vlxx6jWmn2rNM803KHEyI5OBP8nt34VT9JcLycZtEc4jVe2YLtB6Tb98qu4+KjcLlLFX
GC/BGZPqpFw2998HNnp1vG8cCHnGI474g1mFJzZKAjxcq2HPNC+ILmFEfucNOG5jXdURoc32q+VF
qJdT9nCV3B0Vm6hKRdbJtuA9reEyN3xXHzoZ95FiMk+CYSjRTEjUOe0PvDz+n/fCDw2nbA7tIcJT
M3lY/yVaiifddPHanDRar9RHHThfNNqHijGR2GnONGOIZLvYhQVa0UrUjK5puV2yiKn6hk2KqHpv
cy4su6dHek6Xg3p1w9xvUDHZy0Li/63RBxLVB0tr3QDNH6NMiMwZKIIrtdoyU6pj/dZ92OQormJN
nLJzAlpppsL77SiA5JNrZyz7rFC+tjJ6dQy9rlExcnEiVLZ4G59VAvOTU+xOz/Nm6/hzKr87HDJj
G1PDov7qNkE+wjseld/GBN+dpMjA5fNA0gwNyQRGYTTdrK0T5TmbLL88p6jBN8iegQiP4UdxVUg+
haZqTz7wa/xeOsfiSr/34pxkoULz/uEUiV4Ly+v0GdYpoxNx3rVefAhMCT2X/VQTCxrwT+RNzzNJ
p2FHdpCBbVGeGzB+C75T17Lzez2Iv5xySjlD/2T2RtWfQVIJlqSaMZYzuk30zNrb92mD7dr4Bo8C
q+03i0e4QmuJ3Srhaam2qiL/y9oMcwbecA51np0iudomdQRKudOSZVoUTKvJuKAE+jUmsSEMJVgM
/edZlUO2gYCennGikaWAWTHCWL0buwfJboxxUFDByTIxUCXaj0MQm5BWufXwepUDW6vTVCcHwi5e
F9wE7pu5fagyrgusIH2Vr8K+TlYxwpQmQecaUedx/Ne+yUtbhMPZzgXZ64iSYp5Var06ubCnfT5D
7vnEmY82hdpEGGy2XYsYUFkVDUvnDBZerpZl50AYH1uSbr1Z4SmkJtrvxAs4Xz4HKbPkvAQYeS4G
DlWGVAlCRaYAy3QpoTUBhb2xBqe7rJvXNZN7M+sLDovXE7pr9oXfIZCu2wGe78JKIi++3YSpfRdN
nMGGA7C/hKHLxoabu1mGLUYBgpSq+9Oue6/AqYsHNqJetYVDKkHR5ONpDob/n260B7dZYVv4PxoP
zDtLugVTb/Oxy//J80Z0avdEZFxn5d4Dl3F8OsVXEJJ007fRtmQsiUzB4dTJIdx3gaElK30+A7UN
0UZD+smcSKYzln2mfTR1CkuSGWQugF1dLur798H0NLPcGzhTHIHFUomrGS9FeHuwv0DZ5XGxws0+
JAjYVTRFmEgT/KOGUAxhjZmwdc/e6ONbFGefasiLjBju3BuISHRTL0G8tG4++z21MhBRij+AgLEE
J0GjeLZsZ59w78Jr+9YdM+wES1Jer+CMmfwwbT8633XmFXvpPLD4MIbfX4Az2nYEeRm3/8ah9nkM
R1mKfWCDI4J9oTm8p4Qt8Z9dmMU4UQ8Whf7dXY5Pwd5LzmDK/Ybqjz/cviQc08AGbv84CLyd3H83
ljSIhU6GLQ4RhlUOhHWdwyNJT2MwPXUKSNVy7cGJYB76tDqlmB/xKXJb54WUgujlSnk2PuRzpFOr
ijEOUi1tqk/ce+wOP1rFSATKXdSjILLOmENkVCAT/bc/XVinDaCiqubF+UhTID+BMLEOIY4tSz8m
d2yjOZq6K5Ni5g596oX/jEI48Yx7zt4o9g8cBPu8YNdk+wJV3tu0PmcUcHEtZUqdo7U8z9B/jUzk
nMJ1X9bcgx6IuGOyI5xfuqogKkC2tQyVbQ5MtHD7HGaNEnLzuMFU3Iyj8E2zas6cSR3TVNz3JFwe
NSB9aMKPSFbcpXpt8OorKrwqY2sNN4/eOrOXF40qdfEBB0WZuoxw5n7t2wYUInkD0E7htjA29o4o
6BbE0GrDakfaeE1iacLlhyVtP2I1J8Fswav4h/p6Kw32NY3FuHw4i7otgLdHfcxlpM4Apj2phD8Z
/XeNVkBxD0sx3y6KN0WlekvQCenUx8HacLSdeNxyvCiWB7U4s/P7UciQsxOBkpxUlEgShYHZ3Gp9
3vZ2aANJ2NHDCduCHV+O2wvTrcgxW/az2ItEkBllPKg+vYboPpEeVAxWwz3rCcBGlBcR2i0wOBEL
X6kI45CIyK7J3vxnXUd1pTZteK4umCt7vaDz5eqoq2Hs6L8wAsy9m/HRzqMn/+T2c73Qc8FtuidF
S2lJOcYg/BSXHM/WKKMJp1bpn8O/oi/TOokLICdIwbiLuEePlzNeHWmAvq+2r1HBfOa/JI75NRwU
viwNeXbdHZWGlxUw+rKB0eIVaacvxWZCTS1M/3PrrWKhv3BycvWI/tJficQ8ocTZ8k3XH9mLWC4+
Vljo+YpY+Wsd7SagUtF1kqHjRiDXrL1dOvKt6QOW5VjSF5LOguuxa/p52C8ETTh1KnvFUfVRYRoU
LuE7cvfU1snu5+CE8mX4ogCOtphA+VmQm9zs000SOgIOQDACbYwisCbAsgJeQenIZYANVNiH+SgT
dBVcaempIfebNZLKLB00TaEVQwrl1d+1GB5YK3KVW9336Kvt2NNykx2m6aqpt+I5bRIUvGnL82vX
TFz1cg3hbhL6eLSpeCje9zUbHqTgkoCzRdM/w9VWGfy+fUqKEjjMo1phnQO4xnXHffrn/VZXZjcz
Vv2xyVjlQlFzneO+0nqAFkTKR+0GwL845fyHdmqAoyhZVFLL6TNSp1PWrEf2GfrCtdXVAc1MllFq
65AHkrOLHYDsBkWJAspEHMbwikRaesxM4yoOSnSNA7981drKe/d/MC7Ft1y98x9RE2FRToef33t/
ewEMzJX1ABoaftdyqV5DAbnLiJe9WqMsnwKmvlkZKNgGgC3DEXgBdkdOOORN4t15Glp3fEkFHXhF
VxUrfb4hM+KCLtl8x3RuBF7+SJ65Qfm/XCysYeM3dd/I+wBeofopVV/WUDbGul8N9M0d1mzuJEPw
vANYpL0ZKG+A7lh2SXmGj5OTfg6i4DfI1wPlhbrYIIlOtTMygbNVLCTG6ZcagR9newITyWOCnpWs
/arE/0U9nxORH+ktPG6fkpTC4AOUgmpiU3G9MWEMGuW19KCKE9Xs4lHt4VDLEWrrWVcxg7c8GQo+
0/UoYrv7cW/gbUUjCTvAtP8smhwFCF2iSOIkVRVkLnX6hS4ZEGt0UgxgfO66mRrIOXuULa0Pt+Gv
Klbsl+XkhbherfUULUfQth6Qdluj1h8csKG08tiEHXGZWcbJ7GJQ8Ej/dDrw8+rYwF4aXy7qPOv+
QjMi2cPZp+Q3OG+BQbegESrYKkbaTKpaB/CkruejTQXxV4krCVQOsmxpiAiIwKJTy9+Gx4d8LqrC
pXkwiTMD2ZGjgN9ztrkjttrTK//uobndxmijb/CtlpMTLetli6QSn3ij+NJNTZjxOHhppFoUzaQI
Jo347Ei9deC065E2Xm1vq5+fFEIv4V0LWQ72xcu29j/Vbvw+XLRYzT8+jvzup3rITdWJibzSsEha
1zBGnuZ1JfW5Z6tORRjMPbjedaRGW4yJmV/TWuD9iPxqu+o4FWwonWLDNTpa4GMnhLOUWN7f2K2Q
u40nX0vynu4yAhKL5qQhn3Nj7pbQ+eo1OKZVRS05Gyf6Uof2qJRKO0tYViffpGmfW9Fw5dGUgBj0
w4HO6l2BpPkekJEKkWtNu2Wnsds8rMPgVN4gM8mOjD8W4f5GTTj0UJsOU4Ndc1qqfcAaiU7TXmx3
AbjP4k/0VWBkNO9XfBdd03n5PrTVr5LH2AdEfZiDH5J4aQ1apdvW8TKJbXO3AvIF/cR00FWrCGKz
d1D+lykNMjk+dLuZmTW41lir/8LfZkwvoAJvn+pCU2aiwgp8uz0pkscGzGtVM0PQOtYNjiqzYnjx
0ppYsmG6VpFA+Wv+avppf+gpxOJn+znx1NyDK0qhT6mZ7ddP2fakOnVv7HeNo5yYo5j2criJFluY
CsRpXHfUBt9AcC/KOWD5Fa3njABbwb3UT/N0dckOIdrVdfG8wcxowuj7bWIbTUz3lwvw+9pr8w6v
myRSXmu9n+bizsVuhvpzI5T03rlZ+1WAZwMZJY+TyfJTXkk96yogQ9DwSsOXA+NeECBOOXbeCVoz
BtNQpJ271sPDO3SWdBDSSwLobBDReqtAEhxIGTh88ACvENK5KO4PnJHg2PBgqgcqQyvRolzxfW8A
3egpfSqC94H+QHz71NK9cJ9FHX8DeUeCwtQX5Cgt96Tl5rDOwIKH2z5NpGGcdS6zwOCu8sdr+JyU
9GrFxIYnah0jBwfqLM9BZtUTqdYzJQfRX9BqEfVgJke2c0a1HJat/lGFA3/dj8ZCkQm3XDGw+pH2
ESUUrxQUj39Ir8fyfQ2YUf+GPtYubgLz4UcNOoO7dYbt0oIWNAN8Xk1K0J3uFTtK5ZaSJivtbbpC
/fyV0T+iYzkIQnuUtskxqt9dS6hMkIbrWMbA/10EO0+knD6VraOJ17Pu4Scsp0sx3CYvvlnKxvUL
dzNqoUH2ACP1HvNJEXtTCQRZUfHWyR9X6lIyPtU/AIHB5ohIFGBHBy4fjpSFaMwnGaTnzy64MZC7
20hBx9H9PH/M8cQpi8PG2bA9ezY6ATL611uRxhkmIM4H5vaZRPV8mGxcugjOeb7AJQbNbKeiSCtB
DgJWxR9JwvIrdvB0lnH6AuPi2/BnIm41jEiwT6+oKbbamseXjsz8GtC3FPdxBEZrnN/k0MBYS/cp
csyZlz3VST8uEnBmzu6cLJzWxXUEKmcH06nlUWx5MgopCZf0cypYtZvW4N1bBkbP81Xl2Il/CcKu
yiZBiQnfjkP2r/hDhe+VNbgj2GbkwhCSgG/i7ZQnqZ7Wrf7Tkwv2V37FUa4OXMrEy0Li23ZJHDpS
zD2iMUW4U+ZE36cuJWc9Kdm2QEKNvRO3cY2N0jXZMyWaqXNfghJeTy4FtukKM6GBZ20YNkE+rShB
bon7aHdBYggn5skgo82+vYUq5FwryvYqHhyUEMWda58Mi2rjmFts8r0LoOnM3NUi9ywvt4C6PP3P
8imqcy+29jB0X8H0F2n6QRE6Dbs9t2ajjqCx2dvZlnc2/kQ3wKHNnBAhqZhR8hIlkfS6udU6sXcd
BQk52xnUREQu7EWyV07aZJMIlaNq56PZB7ikCgRK6jwniLIZ6MChhTMX8p7Y21Q5FIpo/fe0OTjU
XUZL0Dc94VxrI/0pM7HjvHkYZE4Nhjnfej5PIUCndkqdQxK1SXNh2VZezp8IM6XVBBjAQPPkJijs
gPwS/iRQakwGoTW8OLRI8TU/esuvKFdo0O9t2WdPaw96hKsHmnphKrR2nNld18fjII50IfFNCAOR
hC0Win2Y4xGc75ntyLXS6lssTwpkAG8v6bed9IVveBsc6VXhuw+xwUh65eiO1C9uidkUdSocTxwP
DIvBOv+ZcLwCBYBmtL1fqquhL4oIBJEXh4tUarfpdwPE9ZRESEBhN7MMo+4fsPNio3+99H99Wsab
G0lFb9S+C1BlNNNuP0wRFcuCEbIoZ3iyVrfGmW1ylOUNipLKgnNywsOx7rpw4anzjT79NtTAMU3T
cEJAj6vxEIUxMG2lNAtA92ekVGX1S5ZoQ989rRohqFnBHjJbVE/2Ys1zjkEzVi3b/xwShdBR65EE
k/7UeQXHNNY6s8VM/jTUhzU6O8qAIBQTa6Om7HpcCKFYwMaWazmcarFlu3WW0i30Gj1jEva9EKjp
WPuXVjT2Pn5gWBJQyS5dCvXC8nyZq+4JaUUZSl93BAGZaCMOBEdhEfwfPmPNre8Q0cygav4v6FbA
iHLyA2egmdglT/AwRQ/jK48P0lbj8bqqkbKyRDHkJHyHHJfG7IZHpMQaTbmCOKccYN+VRSxtbHy1
QeU/p+ZdfYHlXc5uMwQARfAKy5Ik9SfP16L/kCPDq4D7HcTa60gH6qprw8G5Uw6caZNc2SxhKPtz
kvcW4g3LXJmBco4zekGxl51ozQJm5QBgq+h/S7Zu3UtwiHofRO1Mqvsbc7wHIr/I77AR/1kIvN6h
ryJJv60Ap0Tl8QR789kSLZc1haJ1MkArAL/BmQXkL8iOuXmW49+nxtrD4kWHLsBo1hD8eU/ANJpp
ueSN4urZxeQuK4TT92wjiZHF5BWlwueyCX9q/DCGYk4bMwcfEsIRQoHuvq+aTjvbt5xUtNWWZb6I
+z2ErvzVTVcgLyPvpvHVCN9AN5+VkQ8de55bqii3S33UOgkeocDqk9vi3VkJg5Fa9udC9wagMnyW
hsqlFrCRZwei7CnJwkLfpWjGU6/HdE+3ECrtcblMZx/p2OCgnnnP2JDiclTL+PCPQx7fMg8J+/Ty
bqkkWuXo/pswQ625FZGpuD7WdfxUIoOwKSJAYJPBc53NjfWBuvXUHfWQioWWf+CXTAt+mFdvSEav
vlTwgsR5zXY7Yq9Vh8D36+6RAymFUrE/3MI3w9BYe8wCzgBFLbvvo76pNSvopF0P6yxUfmhxgvUM
cyQsD8HZOL7qeLUpz+SOdg+9tz2VgTa7asFiqF2pix0ykBZNC9i5MVcLEFBq7DSkwlSl1LHTi3Oo
gKhx+AXXPBvTZcLKNzbwnr3bXU2o4bSEUCKKr2RPinhQPI7Hc3hWQmtfkT5PQQ760g3hRY3aAAdN
uGfLVonpGgxRm2P1F2KrkmqwVRGt9hoXT5LB6YajNPeJ5rVWLpE+QIfX3IZBoZOLnd+aBoolCujb
/WQnOKXVrazNm976L48mwNcRQv4FRAanglwHa7fD6vJYgSlZDep9dUirHznQiUR4MorlmwYciUoG
1Gvtv9W9G9X8BuWAFSVaEdje/Plh+alT/Xe6Fl7rkxKOHOMxbyfvHSU7F4o9OwfLP2lwMfm+Z6EV
lazb48BckT6jMxhpPu6YJVChj7Uil/i/ggPWp+OcCBMSjhT6wINA+tkYoDkBtrxSquGwlFcf/Zj0
JnOCxsDBwki5DQuAxtdiHIi146WgNZ7jPPlwolinvDmycRD22JNT0bW01OM2f+q6L7cFDMMpBdWJ
ViNkl9hDPAo8dT3zHBXCYwxeVfIMwlXORGNWys/BZ+44Zw+a2W8Mp0ffvaUw9wf7oL4tE39oJ1xy
L1B/OtOKkVDnrMTnmM27o/MBKx0B7VWGoyyEPZHHMS5wBv2M8FWSQqq6bju3BMOT9yZeR1zsRaNB
WRpdWwVwdGJqWCcWN4E2DYTYY2Swof3Mc1AqeuVIwVtU3BNPMnRog8b83miI9sejLKHitzWdLquM
bBSuqelYWq6K0MPLM7zLFlpP6GrNJApLj2+YJY0VX53VldzkKGrX+inl7qiIekI3uNpvMM3sJkbY
tQ5VS9gudvrKrqKOcyRur74ImjYv46atcC0dLJ9hVmXFP/s6FhMpNeGcDbfL3vpFS+XiYacFkHPn
QmtSptEPGT81paaiN/YPdOmGAlMho21xzUDob5oPd+lUK5Rosmw3tqylvEBBY7uBl4F3FFMao739
nuHOeOBoFzomAabU4dzscid2Q5aHivHGXUmRQb/TInMth88o8sOnJ2OeDeTSv34uLFN2BjYUnJeH
lzxKhBR6+gynUHdWSjYqgbGAlABWL172Mpe2SzKh8jjjOXwZpUFHqO0glTEOR/fYha7ghe1cIZtp
/qGgby4cJMatSeXN72c51ridDupHBTA1UslEFaSISxpycOmQ1s8lnBvHDOqEMHW9WQRLUG6cTRm7
xwxXmk8/sE4/T4gN82rUwPIUtNRi6HsevVFCFOa79y8pQCs+ZLy+klWLovC/ofsyMnHtKDGTiqls
8tr8weDhprAbL72OKFEuhb0EJCUTkhQgV6VVhj8fhZz/j8cIO1Lf8Lm7ZoA31wcYysLus9rABZti
qWr3y1+xxQSUOhVlPLRY24RZAEZ3byP0k4XXk01t6mLiCIi5EzjwvEH+3h5BYVmApQEZIxpQJ31j
U8/NbS6+WGjOgDTEZ96VGZBpicDhhnq8kqr7Ui+OlrI93u2KS230IKFhRplvRIrWekiQPhs/+YTR
d6nC1oxUQYIJmRaQecDbKFwFbgAeR+IsFxlU01mFBWpkBzKuxmCCoR3vw+PHfRhM9ElRLNuoZ3CU
zDPGWKhYs+TqHMVIxLH2ucimbR2Fb+LSqb6L37EptPO6xc4qKn/P0x8sZ5SrH8vIwK2yJiPUdrrl
Bp/VM1A/Zp7zFEQ4b4fOmHcAJMN/N6DLqmN6awLGRFxuNvMdfvTOs7p40thkVf0zKx5y6klHRRfx
hpdXg8WxSYnWHMuYN93dKZPmxZeRxaQr9jRtoT4Wp8QbG5VilQ/reQ01FrqP6uns4vmdIDI80vtv
L08V2o1AkRMOzs/nuXmUgXHz940gK3A0eNqzLrFMkXF+h0PTsiQsFDAtQm0QzUPvey0M1PYcHL3V
rRIQa1DTBxQMlPAB12x8HuGL2OUdpZeY1Lx5oUdOWSss3gihh6WNKDyfFM9cVvAVcnOSI6Vh3PB9
et54tVa2DVz2GllEwGbd+uFWdfK1/l4qg3nOvPjUpeLo2lGpEnry415VbeqbG351dMOstI8hOpo0
tnrAfraRxdSPm80VXfb1eTVUKbLtGC019imUd/wUEuBktXTvE48UQAS1S5cSuSK5R/6tovRkQl3y
FBIRMmqC/HDguDK8pzkgq7izSz0M99d/Wt8WITvJtLLMECjV0AjjZHkvKgnKy8eBzzWGaud/oolz
TIAY70lIUsTBrwuzgM8+FPsapMNTAT7+Fl1g7s5iPIeEpv8R/LUdZDHcwMw1fujOxtGHrDrqb2GN
mp4kpzPP9RUmryl+iC17ylJQIYlmadMzC8yBDBWJU4QfC6wI0EIkjENomKjPQt0c0oE3iko0SorW
hlZUrp6D5r+GMcf+ZTWC0cEDNy7UiZMicUd6JzQJgUv0rKXmbs1S6zk1hy+yRsLCSnHmqOvLoLpD
FNoWJvY8lfbeXxj2RKU1FKPTpSSJj7CmGEOmt+cPu1VSk+MsKAzzMPFMsF4eFPVBVNobiPmWn8Af
rq2SWciuBw+6FS/xDQyuNRCuIPYCyo8NderCh1dFDllpwEckaV17TxgXKVymoVFgRhn4OP5A4dnu
O/iYqHqXi3140z1bVEzvPfDStjtl0ymv19lm6BCkUvaKdReuCZj6YGaPRXrRzcf0oTB5/96M+3lP
6lLSrFa50tO4VlijjFPwDCWGnFDr5ZVJ4Kkvu+tmJe2HbqHb7gdfnvTLOaKEl7col4N9KQmHaj4E
KTgK3/tNCvDOK2J+9F78yj1cdlmWbN3yTCv+qq6N3Cv8SNGqOFGWQ78IRYOfs7uonK3fk/vM+BdM
aooAPoSD7TygWk2nHOLaugZMAVRSi8lhBJaxBKGKKOn8Gy/IoBJPmGxVdVmZ5nsuEFTaWb2YDsrm
UymaJyjkYd8XoUxGHZYZUthVxJ+hdKXDMxrNPSBAFfyTExFg4cXO4/ox/z5tdu2PAdHcBGSHs9ff
yNc0f8UcVAcKlBY725dtmhJMs6pfGlsO8p4OldoC4ZZ5bY//RyjfVDTz/mqCKPTon7Lux+PrA5uP
BBBEinPetLVLsaWLrAkKBFLvzqW8wuNm3G/8WrvGX07+xkBCLGMh3fiJkjNtodT213Kzzjxpkivh
aKtLgyC5Boe0QTUO04f35wH0fcmfk+elwf3cqT0fy+uJd9VUfn12tZ7RrWYopyV6xHoyWZy0f5MV
3wI+1xc6w3NDH6FJn/HFfG3ClFzIGdGayyP5Fu8DqV2yawwQ2nud5+yFCA6P8Gv+yGo4ic9MrvFV
IPb7m6f2V/9ZXa89RNE52/nLz/URbH5F26eDfgEBHvbVjIPmS6Q2yR3T1qPe47QLcjr6AC0xhSTG
kDFOx7X5vVOU81/Xp4CSWSUiXHjHQFwfS3PVkaJZncQBicIvETD70Pcu5j9UutkhXb+7yCSdQ9BS
bkw2sPyhWLjT7R9l03p5pV60rap0IDSPbKvRiCmZfeIDJpo1CWZnVw9ImHurHM9+jJFy3nH/Q6YI
9dMZL2Bufs9kAsiJf0K2M8y3l0Q0hx65DQevthm2P8WVzY4Zs9C7mX1TyHn22LYiqwHUIPsNfgzs
tOeYRD62VSg69vJYupEvi8ANo9ZqX/hY89RXkgtHqwqoHsjFvAzDadNNaHARyMnrq/a56mToTTdU
YyIdekFZxFIBjg3NxgkFhzyXxSFSKxcnHLkRsUG24fo7mYgDQOwnziamarx2y36nGFSLBB3iNjWr
eoqFvff59idnIsDEaq74qxrRt5Iq/akPtB70r2NdUZLzRwQbnU7uz24j61dQsyJ2DO1GqyQ6q7OP
zSux+PGaavkolgyqCvSLJQcZkJqkb3tJgt/F+1Fzfv7se9/s0dkL/QErpSdB0YFPLA6hEGqj6+Lv
fYcLHsxPBuJhlycNilStxU+/dG9VB/G7Jk3WxBR1TzC+JgMFBWaXKyky6E2GvEuIMozgaT1QvH8U
rBQr8oC503gqLdt6aJoLBwHqPJHKW9TcGes5x3lXYsa5A1pc2Nc7yR/jXQG+W1ms7mAk/G+TAi3g
WuIKWiDMYtmnZlVO4j3JKzCdCtc86W6DieUcLWsaqjPWZVdkXs7VfT33llT8R0joZ3Kn2+1kJIpX
2DFSJdQFocZzV0qgXPrIBe1wQXb46Qj0bGkk+h4yMQJJVJe9KvcxV6J3jCph1V3zaKNkEF15fSp5
ja+jOsHpv8LyvXMpxuFZd776QvclKEChDvhPlDChvkokmmymEppAmdV9ILnTphTJ1GUHf+iSe969
4GiDk91NoctKUveXZ53faMqaFnTCNgUidGP/Be6Bqn6TMvkGb+ROyTHyUmfT37OL3QxXTMKOdTG7
Lgae6F4hovQgocLqu+K8lqQAMG+8d0VrBA/aXnde2UBKKMUQVraY8hnxZBXkpsnZXR2kUdeqtMfH
zZ0lfZmayKCrYdRCQeNsguDjB43W5yAIY9FAkH4skIrZ68U0Pk8HDWgFNDBNeZHOUeFeVOGH8lHd
DJXCje8GkV04fV6OkfMTnSejTylhdxUgAI5PJyQtr0Sf/HNJDiLSkseIZoQmtevc+unIZ2FErHQl
qLHE5nlznKX17FUiJ7SpiYsroxch2xvGKhJ2buOXXk8QTYzln1+GxgSwlnUhskf0ONoTxWvyICxp
Ba0p2cVn23qSIUOoUfBOGKvbKzhChX5tX9SUjRSaXKWfeeqdK62qBrF4mWph6d4vMXxu4emY6KbD
kwES1dMzr83FeNM4NKfw+vJcw265YZlE/78pHocI47u+qU1TJMgAo6JJiDfly+TdgtUJMVtYqtXh
htb6PwwcEk607kd4EYJESbXjReAOA2cjI0E2iHRCcJOXDI6wOEXlARKNn2/2wK85UHFXD5wUwer+
pr+MAg6no58OqsrRMoQeHtxOuvFRWsNvfAiGkEx4XAv2AX845ITNkSFB5/txTdf89HqykwlOSP5N
2ZVoXakpOA/418iibFui0GDEykLw7fZ9YKfPekcfaPXXXTymg2C7eSHcgkguHG6KOjrtn9ptngG9
vu7woUyDXvbbfGwrJBM8LBWePDmEcR2as7B2oxKm+mtmSPTs0VFxVmlIgjjzNzLiZx/Vpx1X9r47
PHX5hAQpEoisdV/ZpEstQ+F9+cNxW7e6JXXe50lKmDV4QealbUUs9/rKnZibr/4qjN4h1tlEM7kR
+ne9CizZBn19JUl2Hp7noIpZbfA++esWJAlKNBygHD2ruE3HdztG5FWrzWXEv1N0d+bJOE+kLq84
d9Blg1OC0pVp607rEaK/ZD/nZzDxTr+di5ie+qT3KQWtJIx3xxQulKAPHjIfHHOAk2bQJxWvDJm+
VcZI46bIXBkAT2P2VrGn4VpfQvkjqMsKMJqwKbDZVfaYrRX+y4hfLsy4v0ZKswmOhegSDXtX//sa
EPD3v1jy01yBsulWMmNNh07o0h1ZFUmcMfNr7lxZAB062QT3NEZkYeROjj68va7zOiwUXfnjM72V
/i2KUfRT3Oq2W000DHialYIp9ZcSFIThgiqVsc68HFph5mfaCQBIHpvddqNve85Vbj4EQ0W8B3t4
k7T6Wn+aFiHChenvnt028FGfnGxiMVaC/2ZdMKKt2L11+KjcrBO2sP8vuTvF9lnq3DQXB+zEbK/2
8AI20S3OQkKeAr3ozkFHSl3iQYjS5+liCfCg04RKde7V1Jdsjw67h1nQk8VxUQdKZ3WyVFffD3y2
cga6ojH6LHnWoXkNNSuK5yQ91Ep6oXU/7x21rA/MHgynH6IgT/tT9zl2kjTTpAoYBq4C88tIIbrk
Y9SdfG5HHpOloEZX6yIbasxBAbhpqRhn1aP5M36Ox9Aj4yeX0m7u/ccxxSuYJVMAdLlaXPSPDfNR
SBoBnsVOkI+ffoMiZRWh9qtp1KADvChgdNHmUSk5+zTc3eDpSCSwnxftvrJSr+TeYnAvcnmMATdP
WDZQsA1eWpXMZ7aU5FeCofaCCEIxcvRimnMlc21WL+dIGrKsMgZM2dYqeOj4S0Dfb90TK0cRg0hi
pkZoeNM5J03kExUwTiV0dMNbM+tNnBSEKYbGwlMjYd0Um4pkAbognbHWPuJ6NXxsRdY1NEjCnBfM
76ZksDB8V2iItlbqC5Gtm0r9lj07OjTKzZka2Tlm5wg90sZFqYoLXaRsIj6jCpVzsKcGoB3hR314
NBv5utynUp1PQ3VFhYl/N6oHrK8cSYStN7O2Hrmpn0+R98OpLH2SOkXmdaGkJgX23VkOWoIl8UnE
dsZuMPFrxdw0vSNPZ+3pV138U6wHQqpTqNzKn3ZNeBwGQOjM5/ooapNXzYNJLWD8EYE5sQALogiZ
yB3fc6h2CD+oJXNHU20EbxEUNSGsZ+IeQ9mENSqqEf4FD6TfzCNsN+wnpIdkhNCB4zkVzgDVopF7
6mbKf+90oxSMyFnKOOYV+HKW3MB0rPPUjV1MT9aBJf04SF4jw1jpLF1j+k06Kw5zAPYObiP5qduA
Pk5a4pO8m1jDnR+jj2XNt19PnJJd/KVjfFBK1dXMiA1q75YcpsF8+c4IE/YshCaikmy4O6a6yjqJ
4KeX1kfJKtaNcCsa8fzZQPXRaoLbPI864RkX9nSrzx6cuwIAcrDU/b9D12aCzJ66pesIN12CHC4e
ncyCKWhapjwjcz7lXovRaFUykeBURjgjm7E+e0FHMs60tRMnqzo95YMry7Ny+MookSla4quDM4+5
mRWdERf6CpMQ6EHx9vI0HXKO+nG21FK+3I9HD8Ozp3EB/ivkBMbw8+UBgBQHXPe0KDRxLjuWzedY
GCjHfK6azvPLEUP6R7VEwJCuZIIcxreKRSI1f0SpIgmRv4QFrw02o4Pwj+NUKdFkIKUTazU88uDm
pZHO85A3rtjvnuz3bVvNZa5bJxyeb7J1EO4E9AAMMNOxFLXPMPFJSF/8tXbIUN5ZxAlHr56BcIk7
pYnN7JsBIOSuP5KM2Ez38QBO0e9c3KBpOaCCdgIvoECnIxa/fSOxO7mRMrE2JTp9uPsJhkToucoW
DukKFeL2jV/c+VIjBYIOFLwor6LTcSeWsISz1c1SO/eHx7suZdSAyARvtuUg2EJ5ktSueESTLODT
cZYflS6EcMfHA8LDYVg28TM1k+E2QU1deozCh+8Tn5yJCHWyffSkkXx+x/YGNgHMv2GdSjifsYfH
OAkgosSEZneYrzky4B9k0ZMYfR8WGDBeStAqnhxCS3cizI0NyC1A0EC+nJM42o9GlXG47PrD3EJs
U+/DBAgb1sCUe20XHz7hs4apfmlRqs2ijUuST/is5UToU9JKo5Ssdb/DOxHHy+EQzFS4I2zKre2D
3sIGK8IPcjhsdOcVehzmY7Kbhm3fTlbZLH5aYvuUwNHGPvi23aMcrAlvTs+62h89uwRcCgbeNuLg
j3sJHrWeU4rOcnsuP7WuPPiU8Zc0Ol7kw2kIahkrRHhk5aF5rybmi5nJiGAkWFW3gDFPRbD1dqsS
Kb98aSnUt73HwB9IfyzeJIkHjAWhKxaYrBkOsRGOYzVd+0ql1bi95+HOHAhAYuPtz/7odFLef4UJ
tlMdp7PGohljQyC0shhJz39sUMhgYEA9ZkG2eLVxmtNntyrxFwVHa46tAxK5SjJ6T4g8Eb3u3L8G
FKxi5a7U7QfJ/tcA7sfEvWy7J/xASOv/ko2UKzeXVor7NIyBD18NBfqbQ78N4dcpsFUji6LyBd6b
BWM5wZDlScL5u+BFpYMGZmcoS4yrW35PHy5/eO2/EXm6NvoHKNIxNOeIO7f2VwIxSVYjOjis9gnS
GWNJLLbs7hoc6OndMeW8TaD5ryPTedf8N9frYq70RaA8ixaMkGcsDZtgyDE/s9ztgDhvzMsX+1Jp
YtrKgaRlazVILW8oFImvMe6WB2gZp5F14dNGmYLcoh3oCFMxdgTmQljT/QWcTk0N+rc2RJoCRvGk
gErmExdq0qkmbCf7iMQmYP9AmL2TumVXpCNRSNn+3HQozD2h0bC5b6+ZrvUiiz9qKslbg0X8AUXc
L2L0S7/xh1/UKM+TCyoragg1FnKFtu8FXVXu0lQhjY5gFuKrgm9OtAK37r7b7t1i37eZg8EyADJ6
1meTJbLuEuKRUHZvhziQ/wq5iA7ZAJdExHkIYV/lw2BLmmrJDdnBYhXW+jJW8bsAVXIaH7pwdaFJ
Hc0TAy2lrGDIuD8+gRmICD1XzHEdPRZnQW7M5XU5xwDQL7zbmb0GvfJ6v+hdlkb4WeJIYd2xd33e
I/QLNpQTiy/pRW5Qtn1h1GzY7bfRl7u41mgaebPEg24bRajFA6u7DkhsNMbYum23pThs7wTaiqZY
h6DenUsDI0N0BQ7L0yXIZYDKPeeKI5oyNFITB+m+fhYQen5Kfh+IWVxzDD7YCrGa3rFExlZ/hEoT
tPvHLOS6yV92GuNC7xLsc8AWXnfuGaujYyanhoLvX+Ff+0WcK4xkQ+42CeoyiJkAqSAopR5AuI9l
oK98C7x9ZzQu8t2ZCVYpK6rHHXHXBPI1HGEgtpQ15tpbBrogvh6P5DRUBIoBmJ/IlVR1ZUIGX51h
Tb7owgkOGt55i3Fl469D1srzNsv2yQ/kqujDPJbaDlRiQjUlVjNnJVQxzUviXcjEfM9BLxsgKuUm
hsxYOy7jQqrLgNKBI3XpB++vyTfFPcG0aCE1HmwXgZZx36rGK2oizVZ28agto6CiynAxKopVxbqs
kPWod+aMxGS/7brKinMKCc0W674JA+knqmFVV4Pf8V9UmMJbU7yiY39f5gpzIALe9gJzRw0AFIaS
u5jBKhkNNkJuhz53s1NqNmdWDQj/s6uTCkt2xbW4+PuxtYothihxB3OjN/2ZTL2HYLihVZO9cdIG
BvVk+pseZ+7fwDDb89QiB0MkxjCrhF/TP3rNghkk5kCi0dkN+NLGlYBo3bZy7PSo7Mh/W3KTw+0F
Yq9R20M6phr7Q+9HW7HOd4K9pyRkhmrirgmqy8Y2ImuSHFjgtvtdqG/4RRu1GDVC9LO2JWQRuQFu
/qMOmpK2d9OtAOcVV0ALQxU402hQD8TxrvEHffftKCKqbFx3BXhcdvWR1DLulbHmA+ej9W1v025d
90udMDdRJpLSxXThJT/1hxaKTCYqOckY2o81dKcgEcZz0KDEwVP/qLt/P+wEZ6aFuO9jCMxYzoAn
6WecLhHFt8oi08TxZpBhp+SvKwwKFqOwIdpctU5CwxE7v3/pXVsLEVxOgE0BccP26tGI3lXbXXrQ
UHNI1Vd0aq5IGYFjObRwk3yTYw0xZJkriuk+KhwFfhAbd6jZoX1sbkfJv9iSDmNKHB7LstH/Z2te
UeI/kD59msWAN9wA/19CQyfUYilQc+dA3LntE5RwbnA9raieyYlSZZXbT9oCxsYxfYj4kQYVcSXw
VSD3NAr9zbs9qyeZItWkUqoShNy5G5Jr1QnXhWdipuMYX1V3xjbvxf8rfPGbuPU4ZKJATIt/miu/
20B+kkPcGG4ZnjlkkdvbtvrDMB4yHjTe5jb0wCSdeqkCIUq6j9AYfPEp6xdokYV/L7/7ClRnQmje
4dvv2ykcfqbvYAfQtbPz6Gr/4GFmmYvfc/6zq2F+QvWFi+Y3phzUHKWYa7azkNnz2pAsuLRA/Jx9
c0RaTYuN7pE7i4FfPkmiGTpHPY7SQDQM4Q8C62NxMTAh3lbxzoZSmVVIk4ak/U0CNHUAtsj5Hjpk
GOo/j0Ysra68wz0yPstqd7sKPqZoaJr5o1eXXAfwOlgCpzjR3jwLRGVcC190dL/nN94CYqnlCUAO
k3BPwVeVLr57yFAAilCKH1v/U8N/bZejn3vSDyBmiZgk0DND/OnTRIzaLSUlcIScB2wBtP1aV4tW
ppG1dKIO64+1c4LIZUMhYmZrJ54WEFCU9dpeN7iEXd4rdkH65LFsfe0LxARJKlsn3cEmjdkfzlG3
LEymrHLMJIgnrLDs884C1TQtdiabgDpS1M3VhAaAN5PuXlv+X9AhMrnnv40HuoMeCVpmYgLTU4mj
+OWTjogSxqxyQ9YGzObT0vJgSWfDALMV41LVe41XeFvP9aW+tquFe1ELFqC/FggAFaXhiMLPA9c8
juzwwwJhBArjXmnNeptc6cVa/EZU1aIdXjqOOvZCMyAJYOEgMfvzbnLloG2Z+kaIipPoDAT1AycJ
5ktzDN0OwYSLy0EL96Ddp7D6/U1LLHx/gSv/gVD4pJPF7BJkBvn+4hDDjIldgSjS5mcaOO7uKiDs
2iwxbF9zrGjhN/F8nxzurXBqdEG5pg9jSH0BqTlRX7fix7JKaj3mjdlAHSAZC/rV361Pr4nefklR
swGYoTf/zf12zdZeDx9VbnIRb78aZRdOehHyn6dZds/3BXRvkAYDoupAswlaZ/BcE0OxCtHPo446
Ss16bUy8/oARqyMNKohIDjobGjUV6UGZ8ARZsg/6VahXixDuhLU/pCCg4LPoK7vlq5j4dw82sh/6
bwaKoVJkqRxmiH6cs5ydNWYr/SkpW8ikPTOtATxEnvrABL1khYeTzvO31MaZ/RBgw8KHJBXHNlXC
/xU1ECuy9pKB7qebiblpUZwHW0cTC07ZgynQoGXU/K7KkSzbd9mVIH388E7M8WGH/+42Yijs3BTb
0SnnKSA+643Bgy5JolSnZRVdqoIo3S6ccVQEGJi50GnAyPjIDtJ5CWih0HSlfhRtvmiP3CVJRiI1
2Ji/MN6UNjMCPtbGV0Icm1LuRL1MWvN5iWCDSCEXOCOkaxGdggMU+Umj/fq22xspza6Q+J4PDI1j
7coJ7FAu1Yu4VYCxEkTFVO+8xz56ZjhLUydJcVDUQKwADxCQtvycqE3NAOj0au31T1Nh4tJHOiNa
bEMUMT0O8oX7cCBmPm6etFEdRDw/OOe2X5Vm2FQZuMGyD9Incye2bF9N1ShEvp1SJ7ZVc6FhIRH3
CMC+gXKsYuD5xXZ0yAvZgBHBqEVtFhBgD+8fS7rcCpRnyylkJiXs8s/u/zLuOZOC/fQ36pphIi1Y
AGAwkYWF6gMjBMH2//O5zxlQ4xULlHBxc6ngjHc8E/db5hBU4ONcyMRXwP5Rw7c/PXcHIbwbZ70i
11kEKiSIyGHpjxSQeF2R+iEBl4AFUSQJ8d5fdlEtynhheIfxKTiXVTT6bSleAAn2ql1ir5iuKy3n
1hsp7UgYgQVuQl81RoHVn+D/E55Rld7Gp5n02jjm5D/CRs721x/m74wpkTC9TWs8mndhvTMM35xD
lPXZxgAN3vumYcYRMh7ncyEP7QHzksDrVsT949hBiKRcxSxaad8Di6nZxvCBsBJCRqwq19ALTTwd
IjRQGmUEZiEI/OvkHb5pBcyVcFE/fcxPAkgdfRs1rJCXihFw+kFBeYMQS5tIEGu03MvsImpuXXkI
kVI6JW/ExPqnlgi+ALCdcHomqy/BKGAOH/xk8DraDCaRZto74SP9fDmfz+9Datuqgu8Hh61dPg6Z
1OIQtysFS8urF9BTZw/LWK1hEJ48Wl32/hRFFOtXJAxEUVC4bZl/xzxDpGutzrgw4UeuAYk4849R
I/8VEyv+lQYo99lxrri706glHmb59RmSTglfWjZFUH8mA2kdmmj312ZqBYwKeCZY+s5fvFMF4HZ+
uUL3zR6HTPSwmt78+o0deKgvh/uLlB0lMfGyQjnrMt4h6kzhdTublATGohc1hhMVcEpgGoSuBicX
0QrwqS0JEzvs8G4HXlDzFEq/sxnoBX4rFsTVj3zeyT+QHibLaMVXUhCrV5rb3ZYPp4cEMokkpY0l
1CY3BUkFdAU+trZ6bcIUgClZmM4C56pufmC8BGtcewUYiKttsQuUg4uQUIjmAe5qRmzMBXrplJS7
qly81RNHdoWJ0G31ZSJcGe/vLlnohUzhyZN+CS8rPYbL4NljJOif8kpMAIFIW4lw48iwEKc7JBmP
s+U6q0TmzLjWskvQylpEnSzpmoGl+y8cFGlXO2rwWb6wzBL7bl7jTXvEfnwzS45kYcsPXZPHzoDN
0+NmHsh0x4JfiSNtAucA21RxdExy4BD+24WNOJmoTST2jzdTez+1TOSAAwIryZoZGZp3506hBZqf
0f+25lTjKHaVivGihMlC+N/qbR2PGr3fQ3Af8e2KuSNtj43FWoZgINdn1n3yl4Jkk6y226MPNjqs
8SbKYd+vlaS1be6F4Af+JFPzc7jn0/efGeiJD1EnXR0WnWnguiIlftqOzJPkeuA9QBi3AYWCZC5O
IGeD1wk6aaovOHVR2wJYG5ON/lF6Y2FkA7vYhLH7Lc1dZ5ghKbPLS0Kys3+LwjE/au4PBpZWC5B+
jJSccqUGqotp09OIc1Z9kYx1StBSOg31BNAtUlbOPnU8zuZmwKniEw6ah30ux8Dw2+6QX1Q5LKgU
mcRoKbTZc1YeNCX0FbivVolohkwZNTj2N2AlJuCbgNed9uVT/j4asQzSaCJUgYHq1wgdccVipKhQ
/kj0v1bBCkErQREUiEnal/dZEA2WS+8Y5TDsh4Ku+y9kxnLiiClTDwssaufD9mLOF/tD605HRaOi
YS7truEhLQcVjWnOcDdkK8ZcxqJMg071oHjMUU/cO9ek9XZ++zcAQNUMOYpiRetcotAFqN+n8W1H
yjKOI4/tTk4VWOk3qKhRaJI3hCtKULaV1RoCWLhwnDRVZOoHUMpz/OY6ePGjbhdrVQ+Spt3cmNcl
rYPz37IADxeU72OtcjU7a7W2gQfS/Sc+oOA//7u2GUFyhLK7jsqCkVV1M1/U6VTkUiXhNCfplEoG
UprXBXipjyv5zLIyURfN5rsrnQY3chhcs427zqq2vrhatD43UkaJn6Wj3FKp0XniKg70IX+toK1+
LXAHEU7wx9OXQUv78Rl2BgAD2muFHFP40ZsNqDDmOtoLZ42L7g16ATXgUB4F4E+d4lfykSlqLkio
cVKbHHFmru2uE0+fOzO7r++9kDmLv0XzYGVxGovXYRykca+Xfy9U7CxdogoOUx/YCU0hbbgvqiS1
ehh8qZaR331L7kSSO3tJnwEhT16Lyvq4WGR5VUfbvxJDeeRwgEPOKdMqb5GAvPKM2iVQ22Zh4o+J
y0pF0L9PbBqxt9f5xw4cNg418D2j8musD729T42yfzrPl7ukDBiKpLoJASscUfnElPcRFjpI244t
B/F6cQQT2U6AgmXMtXyV2FI3Rbcg1NFZKsNVnxI2tnSYroKiYXjdWy+GGtXr955GjIhqEbhOTGn2
Foe6eZDUo2Dcuf8XfKaIE3NCRhAtBxD95jZ/zANjTr0vDVZVe53bOTFRXLrZ7iZ4GG2m23dTTcOK
G0l2Dr+pTNjc5Gcb1QsGprLCrSdp5nEwJDZ1sFYT76JcCkldjyYr0BNH4yQUs8TJyg3m1nmUSirU
Eax2otGYJQHz4+YgBozz5YuMZ0GchHWDRzK6z7FXNrbSKbbyFGx0RSXzr1PsEya6O2TWwLShdNiy
BSaohlDHFYxPRO6IaEjhrPVHPFdXC4227FY+ADQgKKVrYJtYCTgXAhYYVhpMWCgBmNUO1JAxCCRZ
X3VpDdoT6Yf/CD/HeFukS7ksddObTg2AEG5gR9dOy2hbD0hYQ4yNHDAM8Yk92/Db97+7xpaY9YYv
++lrUWlXcj6EfuPGt5Cuwui902W659uGImgHn4jZ6ADX0nlzOHOk5LILQ3T8n5JNg7lTBTF5vGGh
CVUaGD0xGHWzTMn+PM2uDcNpH38T8KMgCvj97vEQYgdBFG939lZmhgv7sPnCCt5bZPNjlCLVAKv7
8vxGq3u75yA6v355pzRNPM8RjCnPj9GacLQJ6Yepvvf+8p/mFnT+CRow04Py7kEdTWtKUI79q1M5
T1dm60hnAuGhOxOAPgP0ZzhbMHRPNjGL+Lkp6YCLLyaJDcOHg3CYfHzxcV482XVUKYm522wBSteu
4xHP/q+wH79r9tnhoLBBH0kPZ+heEJDSest76+uHnwrEF/a200H6d9q7iSUOjm5NbYVWw3miPwMG
h04Xo96K7dvC9zIurzvwbOzNy2HmYf2HAgDyC+A5qkxpf4e4upTAB2kIEDshIRbJQJOEA16hptkE
so6GioS+yChfna/TE8BX1WnJfdTx5X1SpoTMdxAsqoei6nIYaiON2u0DauGOrTqle2sKQMwBDs3q
D92ml16MuMmmYasmR23yeYQiAuWn8oqlwhr1Vc0/sEhc1h4T3vx4ug+I6wh68S1Br/ocyPTYxRua
mPcTEYyuZsEBxcUouKLW2a9ErB3Nk9AUidjn09mNfWkzvxqdAsvPI0Zcz+RRI4bTOY+n/eFSvIqs
+TAql/npHjztyBVdpCZ/MnBWkHHG2mWviMwy/u+ZLzmKe4eTypPTZALzyChSOFUhbQt/KQwWmWgN
h+5bkULj+W7lxE+6kJBHaF1R9qDkqfnAQVtSgckAX5hpYGCHRr5HyicfenN+4XpIUKowduepqUuY
kPjOdDj0FMhTKJIHcr0PmhP+htS+qrnbx5uUtAEmlwLxEt7I9EIQtGR9oU0e5sxmskJbewcUjHhp
gRdBaUOZjR1zzLzkMfD1bey/QR7j+32tWDdRnm80muFHkgi8eve1hwpBbWpRIV8PJuQ8KQEJ3YT8
yjm30T5/XsKGAM+Ey8myUAyZPK5kF47MiGymOmwD7Fz2jPfq8aQXjh54g1CBhUmhma+8B+Ac6f9K
Rre56xIgyiY/6PN3ZkU5z3Gz4HT+w/8SDWrzxSRSPpLhLZFg6lSFjLsYTnL7D12JvI+q8pmEUWp+
VzrCiy/wyJlfvVkpqUhYHcXpzp2GXmXnGDgEim+OLx6Hu+ycL43iMAbXafg+EYdrkxDbh/KwaeFU
O85xZlFXsQvTrLw9NBBtbAHtRZWkNjkkJZkyxZN86QZnMccgJmL3ETXBoOZeO6cz4k+M5EqaOlRj
u8d2KiOsYYPTie0X3XNpL1i0MFNN9116fizyQ8W74+b3/vdG1ESzDxhdUfCLc0dm9O7fTlQu1S/P
FmCTJvEIx5F+3+QULlarMUT8XcypIn2eFkh/DDDNwIBNninnVDfTCX1wyI6/GKBZ+9/su5NpXUAL
+imCy6KfSn6diAE9I/KEwPtJaqeQzitaVEkSXgU2cDwubsitliFsc+48hqr2jBtu9XwneQfN4E8v
sH5DNiJ40jsi4FGl6DGj+7BD4ZBU1+qeZI9ioYxcSwfWNQtnzGFc+mF4wc/c4A9W6KI+XOTSyOAI
YxcnVaEgudSw7pcX8VqYgR9d6tcNXIXWmYo6p/PzFV+9eHwXynrc3TEAIWBNEKj9rzj/FViNWowS
w5yjJE2YYIGflvt/4kypf/35msWweJfmJA7BtY6fy9KjAmxVyVpr7OxOSFfO0GsRX6FwGUBZ6t/m
QYUXacfaCz37JfzT2MhT03vUtSnWCKz5R68thhoRh0122Db242VeAnDuDW3RLv93yA+CmZIgudiY
ksXVVXV35owsQ9RQ5v8nm8dEFdDWvRjzeCQ0dG+JCNnZh3wCuPHU8vvwIrELU+gYH0XENEQ6T/vw
rB5L6F0ZW7LeAADDW8qv5txPVkQAa/1tnQZxS+yLU5+372PU2Ey6Eg/Oq73OaCKXW74g/JgElCsd
mEm1pFbcruUtX2OrfgEgf7ZKp2F/ArsK5x2nI5VhA1llGxXspF/zIjNlbrTRonKjy6eQykkwjTk1
MAPFAo064opffDrDq1HANlpCIIA4cUeeE3PcvRMsHxU5r1quvLqgdt+T8XVtnZdijRbr7kxkD4tz
GhjE1qeJHlEhKDAByFzb2hI9IXGih+1uM91+Vxs33SYa53hoVZVwFYyazmzumVsvZzyVMV5c2JEx
AeLBB4FqVprarnDKt8oLBmw1fuo8QxhcaNXwFjl+DnfWwV6kC/TyC3XDjKNPLqHPZDM7TzXO1D/r
rFLFxwUR040/cXY1Vcbu+AqzM/qNkddmrENwjFlJ8xbQdi7u6UoILlI979tSUbgVN6s3wQDI4YQX
M44q/pj13fKZ6dggYTHfFmu139mWAsxTWwUjbdWTRHTpKak0K8qpEH/fcUhclyEW9Pl/SXrOf/tf
EhIPl/VR4nXxEIURxzXDcRAFvaHnNzywp/7FzcH/bINR4+QloW5pJKYtJW2YGITRBhMyfxNLKaq5
CKf1iCUY/qOOPyyzM74f4KLTBLzK4nC/Hv59BNbX/4hcSC0rT4xat+q/KuHdtM/GJYK55z97HiY8
zzIVWOA4vavs00m18R7ePl0IadAo+SJfRhP5jJZOLWAXHK/XFB75s2TVE4E5V+GAC5uGHBpU7RVT
+cpHEjLdtLy8DXGMnVrPV79+2I0Tf8RrtP+nIx2/a4/iflbbeU4Xm6g0LaONcj0Gxg6F7bh51/3T
vxduwXtZRBZ1UEAViomPHU1qowMaXAOMyDu2oLZdn0jU/QPa7gLzERTSZ9/F0/6eTpAT571uuDZD
nsjHg/Q9Hd9jspLDCN5vqmf0wQbiD/ozAFwbdDNdzWf1kmtVCQPHMs2BAZkQsLX78nBegOMNd2LV
7IdB91AdDNheHYgWNYpJkj8Kmn62qzLsp1bXJ7KV6Xk32oFCVsECpZgkWYywvLu5MyfARTzE9WUI
r17yHeQgdADV5FmrbNFYyS7AMvC2928dXkVV3JVkhgPwDYCkj7McqG2xMZtqywxThlhf5l5ruqPU
/oovTwUOuJaZ2ytBTErCPMAqrZ8DBYPRkg02fMp63jaOTiO7PCe41wy9JeTwuNLgxUgwLjGwZYEX
GE+ac3R/wUGP+4vjpsuEOLV4K+dx/HqcTODmad2tt0KIY4vY+9yb0c20QPB2t9vbpFrXyQL7+0Lk
EZQAv6YV3gmg1EG727xsADG80yjJVoNORAL0qq2Hn+mRFyHdMMQF+EcUcculrwKfjJq2ufLYvU+k
tzOkOXOQXJQiE6SWETVyofFXvRb425zIAsyxCewA48t/qNF5VaZGmE204nxMf98lRAwFK3Vi7763
v1UTH4M0MoV9hpAggG9ZlT/fYwRSTn4RItUkVcJ4n9fhUxUhuniysuUC8701DrPhoIAnAOiqKSUW
ynYTTbVEt0Hslc7vMb9NY0eyDNXTSeSOhtbB+SEeQvCllFAawPtHTT+A50xzwv5UMwaX5cYKnZJC
3vG0nye2ZoYvZGCTDekgDD5yPT9SSJtHxL560CL/4PYE0UYpWY0mS0lIgeSlHn36iNJ8Vebk56Ry
FVN0iMzj4Dh4CAbX+chKYb95JiUerrYv0JA2QHcE1OEhKcBBX2mvflB842rt9lIna8I8oMK/8O+i
AVbZEV7BdvqQrJSAaqjBwaCZwzxqHJT5ZIYyQyzKspF6zLa857BcOaFMr7ib/1oAq7ArMbTKuq6y
9ihYLAKHJSSjAxbzmdBEz+L+JX+FVcVCZhCYKOrN6pNgnQ1Nr3NdJehZnFuIKNIDhX8IY+h1Qv24
MEJKpd3TGejXgdA6GcbxkoZo9GYbmOaQGdjBAAsGOA7QXf13E1DRPfkeFpPK0kSvqp+9AFl7KhHu
ZMPUA6Gw1kO99YHJK1t+CbWltlD1Rgs8hj8Nm2RywXmY8LCstkIzTW1N1SkfAKsBLMaN7PAgqsA5
yJgeThrb8JpFStyI03mBaM0rRDVq6IlfM2mQClU5WAk17J29Qz4OnYdO6E6QW6CK7jYQQQJIA8Kc
GtRWdoWI/3wQmBp2azgu0+uEL94++8oSJoWTa23Yai3L5kf91i+DPq/k/+qvji4O+642wL7w5Hyy
DAKPXGYFUP9Xzwp/LOh/YLQKB3e1GlqOVmE0/pE6gVZLZXro0BfsaPGO6WBQkvSk3n4KyD6Jgg05
fj2A+eOZW96r0wXTmvXSbJexhZgXQW8uEoUSgCXj9VYOfwHjdg3yK9V+zRZ8eXL2KsBeeBZQ1h71
j6/+Cd3gjLVXqmnyG2xugTk+8bZbHbrEHwRoAb50ClCKR2vt1s+J6klL9qq2dB+IT0tnGVvQHjRs
Q+IZUarUUPkH4TxzvWxm35CZTPlJMki38HRJQl+eBW49rqeUxAfU2pVY7s6bx6Zp2fZteMXidGl1
1pAWNYmgT1HugDVZ97qwM+44WBhdnMWjCYLhizx0ymfLPgHgNpo7ZypuRXcivVTYS6jut1owI/BZ
25EEeSmhkjmHgd43k3ElcYJKguUnTA/e91gFdRWxK+bfPizVGkunJeUBebzbHg5Ago8FCRiDUiSS
RwmhLfcsFC2xSwDwcmdKuebTESc+0Xdp6l2nt3ddsl9hlkDqe2WqreRTucwFRBlWV7arWVIVvSa/
ZUdDXPtUK6NVVLHB8AYwpBs9iVZy8Bq+GaNhuyymNiDmnd/OOjI0LLv6WNuSS7lbUIYjJ6kKf2E1
AdnoSh2hRhhJksfAm7LtbqGH9eFOHq6wKa6dUL/d803F4+LoUp/6yCI0BmCGVw0l7C5LqbCp67ys
15SCbDJX3fOXlPVByk2I0n/kd4Naj45b2ZmyAk/yhX+heNAk6AjmgXpxCDyEp0QWgqAVAHQzxYi+
H8ji6xbqOKJ8rObil/pzqn8424Y+Q1LoVh2xvBEYbbTLinHaLoP+zWOBYFd9Deydi3K0/2samQYE
8fuVkNPkht2mjs49Y5TOY3MNVKajCUkkW+R6OJMvYbA5yqJ5BLsxLp/sLNJxHB8EtHNqjVtDPyxz
b0npYzhGjmA0IuiHQS6oRwK3z2qbreccStrLi+RH8GuX2XBENokWJwiVaXivAY0aJ2oUthlZHNDp
f6gymPIHYz7ILEUHj/E2U6CAmjezOfXj/IwprqhQsOqqdgF/+yCw3/VmXrp4qCNwUPW9ar0GKPIO
/aF/FK3H3RZd9IpXkUyuSn2ty9EOznFxKitXSjvECVWRIQ9jNTVQZHIShSMakocolGazHtfx04et
MqjOY5ufUNsfeGCNN+0SKesshFwXnjUQ/Tpw6vhZ+03AL3TQy0izusC0UsuWB46rqjPPCz9/XHrP
kxDHQiDAyU5jv2GqhXSqlyf9SP3ZsZxEt145D9O5oiwg71xmPyLoWyPsvGS+BwtB6/2+7hxRGOqY
Wt0mVt8VLRN8jFN5HQg41yn/ZU5ln/QS8j1IoAU2qvThulDzpa2JC5BaPsnqLJnUdWeXPURjzSGK
pM4M/FpCuDYcyKqDVEsUqw20Aj7Rm/QAHUQHE+R6oth4gUASgZRBgdTDtB/Myl9nZRvlLW+eK8n+
wJd5nj0oggKBrgfCTEjD3lIkx4m0ODgEvuNVOInGVb3Jcbop4nJubBFV7afVyV4DbOaLyg+uvFhe
ThLiQQURRPOASYRSUWl5NreLu9OEdFdW0/DGChf95SpPG9zzpvT2Rjl2lSoByoMW9WtahO6YOkao
v92rfzqKU2Wercbvm43IikIcHHDUlaAM4ZEU304/SSyDMhh/2gWdV4Y/W4Fz9YgIQd2jm0SQ9zuB
JjO/q+xns7HGYt9U9D2Ujqut8hcdif9FrQLzgZ+TAimsYYKbosK4Kz2EA3YdfbF3341Jf3//sOJl
5HX7hpjOfTEe1OjN8I3KNxfsESmTFnfT+4tQE3rCrIfBIVUAXMKAvGSqES5gk7oy1NOCOoccLqUW
6OoiVnzTxC6AhMDu+12hAP1vfpzq4dwWkPLb9NGB4TGQ58M+tnq3GgeKz8P2h6SuzUOr4kmB6ErH
519EKHDbMaLN5FoEBULFvK8lWzRZGrUgptF37ZAVOKFy8aTICOv2cu/zxEIpbIlY46buE5WEknvh
9Dykb41soHB/Y8SgSSC3N9XLCSDnR4rPsHE1iBoWCVeqoThCOZO/Bo8zqjhS0YLCKlyxLcy+MQNy
xBRwP+xDJ0rd78Sfq2lJe60XISMVm844afI/8VtQOjjmIxMJZAS7uP650H9iAFC0wh9n0h6jeVqZ
sAT1i54AEcy3N1fwuoc/2xkrcBHsmuivJ1GeBfoK9VzgiuALpXXNZMDWnwfqRuwgnSKYYcgJw9TB
1xSRA2XUeJCG8OppbcEXzVlt6OYLzv9F0m72ZOQumCLCG1X3u60RE1d/Pseyfmhsu0+s4ACq1KGO
jblbR6kwPfuu14bmG4kj9S9h1+5XdN9OI9VxbzK39JJgx45x7uJZalOK6C2pOGkjuTTI/MI5BZEO
zts2Hs7P6LoBO3GbhCZUsQfSLy39VV64g1hs4ILFF051uE41i10VqHMU1o4OoLzWZRVjfWR3biAT
iu0hzVEZJ0o/5MrU14evFBkPJ+KU+PKo4AA0HCMbVT04jtB+TIi2pTpaxiZAoxQR84ZWx2tBjtqx
J0V7VD0WLF4/pDD5Rc3jj8dxr8qXGtYdr4nWHYtZhy4+mjAmQlJuvN8ClGDKmvMemeoiTXXpl+uG
kxubZKi9eJlTW9c0nLmS1olXBA08J/Sb7j91KaD9EnsB6v6j7w8NgX3i8yaz74MfQVlLYBPZFBla
LLYvnCU25oIkyqgPLu2nfgrCy6UaH+X/VVVb3GE575wwHQqCzr2mFPj1UOnvAqcKTSgqBPrdU17u
RCXaiRaV4b5XKGPYK17VHbuyHt4CWVNS6xRWo520lLDfmagcAcQs/+krCnHzVbmc1Tvng0L0+qDB
6uWmmxMaEp01f69H+VHHqYvge43TEKpVWXeSfym5NxqlwuuSoq01Hr9r9jPIA5U+fkjAHATQsRdk
6LgjLiS2cy2xL8f9Us8pui5Aaq0YLKbqq4GrnrnhVaSrlEz+2yJazu8dxikyTdn/Ii5givk80aYg
KDOZRFG/0a5qN7nb6T7OEpodru2u6sdtG5RtinJM8wYfKupcvWlgzxxZden+URRjPP/eI14G+oF6
U2ycQ+y74ACOilqdvjnPDAwwzhlZMrAT1mybmayi4h0ws9dRiNTizlSDNwfQ3OmRWPU55MMwOfpe
bnfD2h3wdiO6BNgn5p0FJsdyrcLHozlzZPo2Y63CuItUeWHg92Lmz6N4+QCFqoWnT7SwHYYpUftm
PiNvgECzA7liy97STJLbREoQNKw3IgTgem/xdl9wTE0AlYq0/fc/pQdVfBUU6kTPJWsbaj57NDKJ
EfSwNe2a0eloqB9mJUKQtMFzZ5+OKh5fw3bt/56mrSWyMndUqG1w8LJ1M7Yr+mo0DDQYRez1Cnh4
tdrGxgtLxH+M+lNdowVkBZdt4LRwUHgg7zot4+HlRVhw9+1r151lWpBIT8tLE3qXDPvxPNp74G8J
FMN71kWjjHt50po4dZcMiFlKLocQ1JOqN4hKu7/wlaqlZf5IIP3Ri8CTB5UT71zZs1Ax3p//jhs0
HOxLWZQTxkUYGBi4nDOGz69GXoot8pAq+ycBfKlaG2ZX7gHJoEcP3yCCXkzpWl2rs10L6r4jl2q3
zVMYmW2tfR0LPxbd/YYs+kMZNJmsK2vkeZihQvPVZUKCK8EJUivMuHNqaDMgHdLLaXCQnEsiOvGh
9kQD3c2rRr9A0XnlvxCFrxLFGpy9jyC5TI1dvHCNJn0PEg35OyQCLQN19wHe9hG6P12ZkLCy/DPn
JIXuQdILcLtQTMRUGOpkahm00MpUc0xTC5cBSy+RHjK6vw1p8RGtqvElyh65PnEO1AiNxQKVK3Yl
mAW4AI6eWIw+FG8XzWWuInSOjoexnbdadHV8aqegaFqB9wzRd12PVOpYYbPBoeB7TZxQuRX7WYOE
S7DdXpRkmO/mYSsTRv2gn3x4edGYbfsd/uYK0XtNptREQiar1/Tr7dwgYTjpSSbese0wN6/b7J9d
58irXpWD1crx7/4BlfUMadyRBGPNpB705PYfFmXR9sJ6geNcnPOJOi3U1VN0Qr+BgIN1Nh3T44JO
7Xki/Horprw+dklOyHCAwniy8QV+8q92dNNRmGWCc6E4Z534CAREiAzo1OPhHQEpKj64QMmt1/gK
9MiYL+voVCD2H9ndzmO0xr2Gnk9LJxR5wZqdN0a4F0YmFqFeJXJGuM4bUtT1GPnNeOyXdw+2S+Dr
Kf3B3bKYAyDK864auUhTzzUL2jo0EbiXgHskjB+yWTPbPziVCV5zm/qnzkEZtFViSbY5AgkmQgWi
vny18I+rwyzAH20IDkqDEze8fh+3EO8o0CYYRGfyGH85zbc2sUtnUCGW9FV0SKJannTIn6kB4aVQ
gY3+7lrge1R2Zd1M0IUcJnKVevU58OYTo6p9KMEFNLe9unCKhl+ZbnH5QsP5pANEVhvlWsBV7ORN
/asRpcO2K5vusn6PuIzR/PY6KJepbsYjYfhQTnJbaZUXmc8WGcevWbHfjKMzeem/9N+D81uenT3S
pR6Z8ZeEz565bajz7L/A/XTINClyBTweiqSlqaMcqylLnIYNW/8mW2rCX0aqi9k+sHoVYM8fuYmA
vxMSary0nbWeeX9/Wc316synnYD8vjdAkgB4nZ3V2IWuLjIhm6hbU3zpbdVaLzlEBE8a5NS8gUTP
cIA/EY11s8HtB5YLIF54I9X/VzsLXB7gMyac/AETRXXuYsxzClitW65Kj2TYtWsvYHhEWaGgJiio
0owDUFyCi/Rm8azN9+Fu8uBguOZqFwOBy2JzGN/stpn8n12q8g7SLlrVT6DfmLNia7CDCx6FKv14
kNZlcU9H57V/nZ6yGQ8VORwxWo1WFeUn/JTY5n7FlosLn0+fLwdVAdlQ+yWQPzaO4uj7XUteg+6l
sVNL0RUQsENzgewcSc7JJ1GwpkF7lAIFdesIi9Hu9aYLxCLOIIhLZ7qJIbZGguJNOfL8Aebmrntz
yZ/WUv2e6ZK5s4b9ik1iuaK2ceu4RTB5P1LLXp2K6z5GiVhu94V+tniSa+uuw8ELzutsFqk5rH4S
oaXD5mZarW439zzQBSskalX1xusXDkzBrgL27U9NOXUNWdw/idaFdohdIcoKbYAZVl/QjFG2vMsQ
gyelTGaWI+aqq/cEu9Q7tlJ3imwvuVlLQRXXJdy1HRyo7yfkQ9EcVPOxe4IrPi3KOMCFfn66UddK
LfXfBx1eG6QYik1unSeRzkBqxirCnjH/VTahzj4jQUnmkiTBo1e6emCecONgbJBZgKImG6sYHt9V
N9rh+/8CwFfZ7v0xDHMswPoscL3wSsKO2tN8GcviP/cm3eu9y7jdUu8V2I6nELg8l7z+luDIiRWx
Lq5WEn/59qrTDuO/MTXxJ02OvyZU64T1laO9SdaH28KKSCaPkwjWEPEqnyfMLdNnYGxZIaW/Q3eS
0gW+bI3Espvt/c1TdHTav9YzuQrI2CtRxgEKhmCM2r10gd2hz9kSwhLXStKdJyVBG/0nGJBxs7i5
DLrZhCuPCZK0SAOTXv2S1Ia3lAA1RI3mNKzs3dOSxixvAS+tNXjCI/ewOd7SwrRG3h0hRsWlT28L
t7aG5TW2w3Vf42qqyJaH+9TWKJi06R5pb1RHDwrPlZxnWWPhTRNvQmgdjvmHue2A98QsU0U7sZi9
3p7//Fk5AjVkHe7Pd63s/fFGjDxwU+CYB/aP2Yn2fYOnLcactftskOd3Qro8jERn1eo+DAPUMjy1
mp7W1YLc6oUTzl3o4JNffgLbG9F7o8glzXTG8qQCESWrGoo2OhzT/MExznTQUc6nwwu1hJNGjb78
IUoFPrL+85AI6KJknBTaYS8syrklFc+P8ZeKU5htxgNWq6AVRo1vqBPAP1MRSeJa7ogLSva6Hc2L
FnfWNDd8CThUUnc5hkhuHsIiFesBtX/209gbIGELDTWJFZwp2hidYS+yUBSC2/EvQ2668axBA8wh
AkmOUJ2tlVVWYox80PdthhxE2KbZbADjPi30YPRuZhUgCdPYKMTlXWO9Y+rbCmzcio+oT7md8nGR
OGZy6Yi1TA7K7m1R7BaURe5BJwwi5RpLjsAx9jSMsK9NSinJ1J5jPwRrtow3DYAje6XhscSdYajF
rJaWg6TztRl0wAgTIl+nWCmaDc9LAou9z9/2O93HuZZ4SBXJUjjRU1VuNvFzGDtzEde4KAP0QJgi
53zpE/BV7+hUceU0QkVSucmF/twkoIax7EPDTgNVLajcl75gC+2q2KdgdiL8gaRv0+9yKalH26be
59F5dhMs0ITj6LUWfABjzLBisBBIF3BKbv2shQ6pVD0WQP5U1QwES4HsBV9W2yw7S+z9Vms2nKsL
OefKiGQMShRbgS+qjI78+JqXsK7M4d0Bp/Rf90N3eAbe06QKaQ255XXdwOEGxkXNHDOokJue4r1v
KvZTx5JqDFmg46rN4Tw3f1vJUn0qR/hA7E4TBYfqD0HXcIgrBbm5+RMaxcDr3ahDTbUeo3Bvujhc
PJ8gTZ19q/DDNbkpA+ARs2pgTo7Vn+mdHzzLF03F8GQ/W10Ljr4Tviat2WloJG2Ex+gIQkfovIwv
0ZlyhXpjvawwXQ7lGo8vwpi7BnuFp26fgIAykE/q5hiH7eSMMXagxHcHbTY7+Wt5EmGEvaqD2WVE
9mlrvCHod9Q/ZNL/MvkzAA8fiQyShR4jX6LUmfxcG+ILhJ5qoae5ulPeBhefV4Wr0MBWHt5sGJ3i
rJttkbK//ACEXVomsthzkwU0QVTPHQ9BQtndNniRrRMUu2hHaSi+dxtME8zeAsKKzZUg1Yh3wknX
7UmS78jf1OuGaMTSZJwIiTTRLPig5owCX+ImcIM4G/8dxu3hk2GyzpWuC7EqiR07/uBpeef3xuhq
7UgADx6mXR129R1MdkZWNEsWI29hElwzUuZIwIg53eRJACvENPPLueL8ayyZLgLkZF+rMKv0K6ss
EYsaU6zGRab3QjvNPeYbP9SOL7ZZDV33cbMIVDFdVfY49LvQ/iLABdZm+9gG0wIDqGbbnCFK/bDr
9RXPaMPEXOfxP/i3dmea0OZW1g4OdX/gJz7eKgDKyXP5WE0DP6Xi1zutlAYo72RgDGjusyLKzYT9
TqXkrFdSgSzoRUTGEX/nwe81bhUOYA/ZIl67FY0ec3UW8VFwOfHUmJyB4frciDTBq/slu2tuV2EE
6bfeEk8OdxSJP23Adw9CRbckclrZd+uuIJWh16OuXOjeGZNslGmI3V70+gYzP+F014InpSxisgCH
c6F/bfRYlaP4XRjpfGCQrGEFFP3Vv9eZU/+nG/nwL7CnpiIgkRiOnP1VhsqQD/ftDUH+JZfzW/Ay
2kMSvp7WLAy+8iANBArRbxDhjfRNfpJIIvFv/cptx5nZpFCeTbk9JhhyUX4oVxwCoACxdFahdbA+
LqdwNXTu2QOymwGT8OP/+WV1BC3hwYXyJ5FB2HLHEjr75arX2m+UlZbHclR0jiPngTWLpR+5CMr1
nH0FfwP3RjnteA0ZZ9TTelTia+JyayH6XCRsE3xanjB1+bFCX0zx8SGNed3tjCe5tqT1lvAsHDtc
i0vxDMnVTTfnlfaUNZtnTAbYne5lHyTU/mFnFwz+GgJSCgpmwh4tOkCfFONCnP7IczekXHc7A4Ut
ydftarjqIaxQvL5KAhBRdrnAH6Xa5m1hIEpho81vqWcFZrdDhIls1t6ivl20SLfaFoSkIZhfzNHU
eMh30O5n1PQ6yT1trZyUzuArC90vSi/8AJtxjIUPvvhiNZ0j+qrEGshlDsx6g23d3j5LLTW3aBM3
JliVK0BflVj3jMWeQYhhU5H+CtRxOBJ0pVF1hf/jskRu75iie0bCByiKrMBh6f/MCeLsQY34zHSC
N8828Cl9yr4W29TEb7j71v76r3MUPtfk3wXjCr84JBEV5WxaZdNuNAmrEAdlX/ptkMJhra+R36Yg
DkHgWqFjPfn5XnzvlsF1a+GDaE7tg9+uiue0MnFPCzIGX+cTxFw1EhMJZzx/R6ZjFdx/4u0f/7q2
TSMMnVbFoK/v+Fi+cO407sK5ZB1kyQ162lr+IUao+kHhbJ0I6ceiXZrs21FnbNDC9C5I97pohr14
oXc3q2y0cV/lMLRFUl3p0pU2kdvYNajBKQuJ6nTTE/bQIRDxV2VG3taa9/++RkyL3gUVMuw8EiDi
n/lcfzUGJJ6dxwy1ua0BGQJ+gO4aptn7o7+uyIlR7kzm5qWhnMb1ZXXtBwMjtTCAaaNLuJOhA4WK
4TziUBygvU+d+hl8y0I5j3pDkjfey2mj8zWWbLZpxngEM2oEa3g1cJlVmOjx99gJFT65HW0jth8/
B4tzJuQwudk9b/YEyxKtGQaISpHzXSwNGo2iaij4tjk0B6eIiw6X9iwebMwzeCyWT09svEpU2G2w
6uiZKeje7upe0gL/orSlMeSunNOGGImwhWutFyYpl7TpODKwGo+FZUBH5ZQIb+TL1F/rQrojBPib
3YpG/C74Lq+7W49l6uxq86Nf4YU/c1HYwDa2XpxoROOWpcngQxtgLeLYdNNfYDHjakv8eee7Sm3m
NZjjuBIdRrjsM8fDZP+HwDyGEuhkBvi0CjDVokPoW1+ZHYHm7v330mm/tkhrFa9pnACSOIuMxNfY
FhAtes63hUd3nRiJQGaAxvkPjauRvyxjW1Vo8ELDhDWg+OM+eDevZbjx9NsTptD7Ni7afvKxoaFs
fN+Z54cU4CAPcGjwqd+i2g133mAeSFtRGuQiqBBynmrmtIaD+2UqDVxAzqveMTE6evlxlF2Lv8nA
+ZIJCOErTv7WEMbAYpEFPrwAScvO/lRUt9PiGiZ6/mPl7McgpiEwUiQs+9PNMAYp33JqRqU18ITv
gvyeFSlj2Gh6VjP04AfWxZcO97gTkzSXGSTdQTE7cNWdvzR6/46R/CaF+0spP84zNypDMbwvpefD
kf3uHWiydp0tJsEiqrhetqb5uYy8wWl2AePJjz+BTZGPmrNkpugNUz+/tuauGWVsJEPxBor3w9vD
ivGRR1wZ1Bo1O9TNKAuKtDDU0GyUMHOOpHNzBnK5OqoCQm1/36WQgddi+CFtebeKZwEwHBRL/UYy
iUrmj8rdg0QVoutXDCUnoLW434PqHmYWg9B2xZobg5al4ldyCJYQyG+9q7bjb3VCWBK+Nl0xkgOH
LXnhEa476fM2Ez39xBgYjophfwwl1X40+XfbVWwUBO9vsx4EbaLYyqE6nIdnte2mQGujzNoJLBgj
aDPPSjreU0ksfL/xANnQoYLRxKorHBKs6DsE7BtoYYLfLqT+1nPF2WHpr1JNBVLPaOK1lsdYNIcq
5+VnBArYF5iRLODOZogoz1zrauldXISbPDQO/y6N0YEXk5pDfivAQ7/2B8kxJw+A+JbhQdX23YPy
kReKyZfLOtTjbmiWTWwXqiMPY+QPlk3diMAbJwSy2zm6Hq8+0d7wgm8lVdKGKO0nGOZ2CvEy28fU
QNjIE9wEZDKYzJRx88RaafmaRExaQY2SoyfKyu8IUtQHoB9Rqs8Qfn8yAIH8iRVAomI/HT2jWIK8
z105b7cT4N1MP6WdA3x5Srhl/umG10Eo8WzsjstQBEyB8+8dJpufAmObxz4u6/HNphEQHkVpCt6Q
d4xK8RnZv0OAH7wq/qhsXWpLDlQWRgj2mhWMFnwzi2yjupCIv6Mt5ki/3cp0e7uQ/7txkNlEFdTj
q3TQa5l9RXl+ALjF+YFSsyYECL5E3WgN+3GDQKrMTBZCFXRbiXpNhSltkmh91fcVM3RTE2sjsMc3
Xmi2WAvOZdlks+x192EMuOtYcEantJO+vF/A2nIJO9gMRFxXBd5NZFbuv+mHHNDm3Jt4DZlnzAWt
x1GMdMdlRuMVs496DiVWkGcsjF3D14j/L6Yacg7yx/ZHARqXCD1taYybn18YB9NInds48tWpAD92
3W1dMukB5yXgqc2JTeVJxa8VBMB1kz+KNG+kHaqgLOp0av4OFMvLbviVYY961bnaCvDJPGSke9Gd
rf5MGU3Kxc0SnhT+MxTFljmzYFbsNzeo6zCHPEN634fEfUQZdBHYP22B9tCiz9GuMDVpjgRvMbum
Hd4lIJ6D5Nm2YaS4HYAQSffD97jj62I549z/RE44BTgaTr48flYTmcIj7wesyMOvaffOvY+1Ae2i
oSRN9kguHUkcEpd4fIBsIk6w7d5TkLVm3eyubxC5ysPVKURxIhO0pTRSam5b1JHwK46vz7nw88aN
9wsXjrkaa8Wt38wuu6e3AxvK4a/gLmHMiREC30uoT2teYh3rW4Go5g38+Wlfe7oEbzyImA/cb3US
v/ESulqSSeNDjFyWjy5K1VdMdDizGZy9l3qYglK9rbIfn6o9ldTFlDLwIHbtOhJzAGt4swFfQngn
rdkYUe2JlvoEiydCFhLNNvw3g0HCncTxQWoaBAMTFmehvY2qa9LpGAnHKle68NwsZtJADF4gSDRa
nfnooqU+qgokxEzpbPqMlqW7Pe0/EyPH7nOwXDwjgf4uOZL3YofAJ0k8OMprU1p7j1KIv+tHeRV0
/k73DDRaxIX4wF2rZEhWSDWj0dYjdGHZElZN8tteWYQdFgebgLFyxItfW31xjvC/zOyomIFDaYrR
9/I/l8E2FFC9BbfTtQtgLnz7piCYzEzb7HgKdZ3l/OAWfIX0wE0OQN6k9ZDU5XXMQJbtuiUAXGcw
8E9AQQ/XAQOPYJZ4/oxGWCN5EnU7JxF0npAFjoDj2A7rZe7fUIbXv0PWoMbUztMDrMMnCOdY0n2S
BQJM1ulo/aGAd0THg9Bd7tGP5GldWU3++2TATWOwxLxFQ5gGDK+wJZCH9ii2VqZrXfXaaQQrblwZ
MZfJ6UjVdded+Yla/Yuau5bKVTjLXp8r1oJmerlZQkSMePhBdJJ18Rb5TFV6qVNhjtBuFSut/4lG
735t8rM7VyXJSynIvaLQG9yoI+RHKIl8jaY65759VfaY28KZbqhtalz/wPPiLd4ZMJnJkBRSE568
c/NStTyqKTcMGUzhN8ekihjFj5p9nfI+pCnN4Z016ggrM7VJBLwO+6eV/Lke7HSUCTdbVbg7Av0M
M2f8m0yEJEXpjAp1FMSJl2zzqxWd1diC4zgTtvuJwBLn+9PDWHUZr7sE+nQuNc+iycKrE5WYQ7bw
5N5DChYtEOEvJBgI5ak0gc0gyo/ti6S1Ampz2kUBoG4ls5Pn6taPMfkyRyapoXUEqJXqMDebMXlU
eFH3V1MNTvq4NTX4FR6rqL3gLj6jfFZcsDZVlVBBji7XgBoVOYbGuSZKOt/iK77cz9gflTkHJnkI
wKs0nC6LdFkV6xuJ8FBqOSxBlCQiYgFCbk/HgGarwvOh5aAKPeAigU1JZY3KzZsCAm0nHKwgulmc
3TQTDIRgNv5/LatQGLmW7rzjWiOblqWM+S6VioFUappseTcJGOdgQtYWH0VTGiaI7bEw7QYsGRAP
OGMwrbeZVI8hfmYD9skCnLPE7ZHyWzEyPkH+LS+5Rw7gyfUBAsGBOb54j5A0Zal6hLXStzpxrnrr
SFC/nKkGkA4aYRdpDjXaE8I2C5F7oZnYXO86aK0G5MXUb74vHSHQLFEBKQZquKdd60Ao5eUd65GH
6lenTILv/Clx2QOVxn1aMJg+Z8QMpOffYGH2gNW/KYm72QlId606zhkoeu0H41RQhXQPBuzXNL/R
AVPfb+XPmbarqKO3yONaRjXCSkErLahsCDyOnPK8IcaT3tPs6+Ft1YRsrpiX+o4e7RRuhL97h74V
rA3rvzQMO4kTL3HMlR6rIBgFt4KI60365ODJXVFVJk1gjPB8mKKAUc46oV+4w/VoOAvdTCb1ikbz
OhLKos2HgOD77o+vzL0NXOpmZw6HYghVWLM00/3+fEgXY65qwCguG/9bl8cmsru0wb1qVJ6k6nWG
TKLmGbQu7KZYy27EVLLZSMwc6yLHYcNczyL1+aYngns6xzvqAUhNbXUCH3ydJ5rmyGE4whavV43f
HqY1grAKX8Rf1F885I09TDkpGpA02y2ay9u0LujG9lETmyuhlFzAweBbIw3aAWUyP+JspAtGKy24
ni0fsaTkMrDEiL08vuzn6G1ThS2hKhKVCE5Al0bXRJcykongtAcd43hVNG4dKDFfje/XgTPpHxRr
9HIlZgR/kZnWk79ZlEIl+OaOBHVRrHUqxdLzRijfbMSOGl1JezHhRJxrrnZmu7+fMheDuuCklsdp
NlSYSRErT3jR67vEVtAer28EkzFDz+skRU1Thh8Sml//pKrwytVqNGS72MtkHxn+fo8WR3sr4whf
GbzhM4qB/6154wDopk7hzdfXDmsK/XCrafaj3k6Z+lIbxbVWbWWT4uZIcTz1nfStYBYYEgF7Eq63
19nweFcJGsuW2PfORngfzJQ+nIw/PPE1EArIjDLkTwEzqT7SESjj4luYAy/4uBIqwkdGKpH2H+2o
+0mI8FuV72sDIGfbGF21iYzq7fZWQhwjuL0zhDachXLa5C/ySY8MyRT8qh/cGPulv5tFuj43dekc
t4CM4elTlA5R7yeTQ+K64BHd8PCAyXlwfR3ix+VXhVCY/bYb6oj83apal7scdccOy6+CVCaTZjbM
FdIfiDGNGp/JcMj/K94kC7NJDcJzxX5P5414dZp2apD1FPSPa5vDsWAtf1IZU7yr0JqBXWzDXOpt
2vKVhxhFYzvJr1ruVFbnfnX8mvPJaIhcKdzqjow1wdA8HNHss4ky9qay+YT1BbkSvCTYMEoF1jKD
aKhzmynYlHLY62zc7vJx4vWWlHKKzbd7HJXCkaQ7tFgEKR0CIGHmHYKJZJe0nMyjOezZf/241D4j
pSPByHAzJofkWz9le+WivQlGzeKsGSeCQ1UVlCZTh8DcIZ2Iy/eW6n/p0GxgGh6B9L5e7AqpzUlf
hfd0boGXn7G/36NZc3rN//FWUcHw8A4xulAFOYwDmGCn/L1NvdF8yzAJ3CDrj5ek8ibKA20JUq4F
5rxunreEAyk2vJHJITj606IgdK7Ez5oLM41xobVT9spnKBY+Btu4UeAcB569FCvmE2rn+qGBOke1
Nz+UugkoH/UKf2YT93kF18U1tkT+Rhxdi35FOvyEt5Ze/IFCZ4rCDCXpP/YxU7Fl2CqZDfpg+03m
/CvrKSgidAu2jZh9VueffGsxX/LM24NAP8rK5FhDC1udS/tYd73Wp7WDKVAJLuruEh/DSHLVqg8Y
xwu2vEI7mB1AZAkLWpeWZ8jiDjKfdUAyR4CeYxsG4Sv2/WYMCXtfLEnQnimkTevsPK/7ddWVTbZL
uR89wSQZ+eGuLcoIkKF8AKhNoAb1VZrKpnhdhDaVWK8SorhygqOYztVMFt2IbbR0MdojIeC47KSV
wV47XpfxwL/OFFxDBAj0wGSQB7swINrfrfiPz/fSMGMICKRiR0G5k45XvOnl3TgGoHVdGxdP9jwD
Tl9JVtGeds1StLJvnQpkvzSddi+edA77czoyygrtiN/1u/f6z+Tk88f9XD+pjYwLoYtB2ntLCQ6K
4QqB3FL0YU3OHlL7zT6EKB72m7RN0tNg5Xkr7dbA368RMaC2HL4RPAvknbex1HHAJY00j+p+84ee
hv/UA3hA971aBWtnpQKIeB7cu9NsLnUgsEEt9DHhJfjNESMxZyCsoH1M5mO3uAVD2v/ua6bOytAt
1nRaAc2fv8opMhCTlKBSWCSONe970w3wUFsd9yqiPoHrUSNFrYR4N8F5N6zvRuoEqC4zQ/7ynwMt
0vowC5go5EGtzEZPk2c9urLcUR0ZPFEMK40oSc2a2jGgGhXXxaJnOMqelj4g3qnPz77JXKP6LrE5
/TnEdm+j8ETDhJtIt9vPes2QXbUgm692s4fMSWveZQRhjaDy6JO/Bg9fXl6mOKl9mCE5dslxHPg8
dyT1ip/4bYrlVkaefF21mDZUNHiZ7XieJd8rzSNhpAm9WairYkDXLiZs1OAdk8UZQMWa3nZdWzfx
QoPI7LzHF3jQcMtqADAXAo7bGjc6GWuuy6QC6NHBVKr4pA8AMuImJzlLY4kdxujd41vkQEN044Mq
YsY31o8LZRK9GQ8Mg5UVs4LcJIo5pbw8DNfMKfvPpzNYn1R+vPBd6bUF/wicHETPqf5BNlazcOtl
LIQHjiSEXXxWGCLIC3VZ/2x3etozxZYotn/0etaM7ucI2G7SzWnY4+A+Nf51Te3FKs1ZnZmaQ7aS
P0Ny9GHauDgXamZX2eGSsID7DVJ/rsohJzPFR0CENDDt/V+AmcuU25Y+mcnVKkDpfBbqbeQ332f3
G9BV78O+gaQUKEyAlB4HdVR0OMUpKdrYzP822xeqGu9w8vrPehR45+a7PAD+CBRP54sJjYnC8/8C
WMcp6w8HCGMQLJjiLYEpobpkQ/6ImeVemN44bEgmbi/hR33KgAIdqxISZS0KIr01dYZHyg8Z8ro2
mNp7gfYTJ8BBVyjVGfw5ZEkZm5p+4Iu35xgDDMPIMxA6BaBmy00YORQAxXxr2QcsyV9lfZtzHgkF
stZHjmxLbOx/I4yI7DD36bwUAoItSfsphtZ+dwImux+SUgX9FwbTZ/CTvjQaWiyLxGgBCkPRe58N
XYyY058GcM72vZVctMtuvtntpDNqP5i5KD7ZXTI7U05d5PXNZa72/24Z9uzIb9+JvyczynpBTRYX
xRlIHDlPO7hFjkQu4UB0eeVvBx6uNNwuuBEItYniDvEr9qGtCokAwYM180qZb73zfY4Ifb+sgj1o
oRtrHt4YwG4phlBQpybXKqYk4XlqeNXrnCOiv/dIX407isj7oknEKt2qi7xQ/XFDDjsFaj2JYrwc
UJQy9cb3LAdbmSF9LTYPiwBcF1uKxHqTbEfAnJzQENl8eQH5HiiAolYZIjYjjabJUbDpndLW9YtA
FKsXG8H8X7rYkGspDAD82HDrBxGnjkE8L9AjSAAwILijpA36HjcM/tQVLUgXwvXzUTFZsc/EiLIA
y+Tmg1FJbL4PzlATFGDfBlLmG8HCrBY+2JAGsCBfD7WxxnX1LClOeA8tv0M+1LEcLwPiR46hZ6Wq
SXZYYwXxqnHv66oo0uZG7qrG3P6atTbao2FWKTqd9Ltv9ViniRb3k3UMfW/P1UG0PkkFP02eGa3j
Dc+OPtWk6GfG3PsSIkCNsEr6UZdGNCvSoyfzY9P/YEPc4KI2WUc+AMkS7jUkqpx9YB+suHava8Mk
0GLpUtqDn8VUfw8lAnaIxsbNcJyfI9OQM+He4VlGsLXPCoh4Gh3WwPkKMgkaPRSUtk79peWAbtog
+gbBaw9AfRBRLhAK74wfC/+BmKkqnU08BFCUwrIte1AnSvgdX0O0mQzT1MMOoMkdoVCMRE7zEgAl
atTJ8RchfzFRPgNafWy7xP7oBFI7QXE2ndR0O3JOHzVVKzpMEMfWruGJwTVFkGCmULmA7+lQE698
Kcth3JOzZEsdgXwMJJ/7A5FXBH3IxAhWsBrDlnyL9ifmNZvpgln1G+yt6lBHHuFN54c9aapayIss
FONUIU4vSfrcyIMyARDkBpO0aAfjYeskvnpX0X1Z9iSsAZMFJyQms/cijAnnPN2sTMKdklHZ+/cy
RUyBqyeJRcHK9MgPTqCzBmqOReq1ta8MHACxlWDkT6hKD55uBshXRL7jJEo7KtG1dQ/OHewdJD6g
wuzCLlL11r7f/3OXrs6iFPWdILZYe4IVZkso4flBNaEU095zBrqVthLbKr7JUkYq9jVIIqpqOaZv
bV7cGXQcsiw2Rc4rz6cfiD7hTepESB775jfz7VJrF2VSuQr3L7v/7RzXIeP2R3a4JEWNNrLF7KVc
nSVbd53AijWJ/41M647GZV5PgTNOau497Ly7jHv88MbP+otsCK9mz/yV2sWGYRCKpxTIJo2Ucnyu
jWHNB+2TSuzjIPHoeTjqMKnBDI3caHy54ZEBjmQk0B/oxMmlJTWB7eGORqOVrV2CnbKXfDww0kiX
pTFaTDLM4PN9dcCs/j8t5xn/Pw1hw9P3pgusi4sj4DQo4Rk9pIiM+6TmK+H2BKoJZxD2BLrkzsIU
W7qoq0ezaNPuxoLdsYQY6JsBupW49w7f5LvBrfxuBqezQSHBYxSkk0iku6YJ7I0qqjKpeIVlVlyT
GYglFbUy05KL3UEYz01oFTSvYr20hhGbCMaCYxmU79TcVmldl/fNWih5qB8Z0dw18PWvXbCCTRt7
tqfAk6ltC5IjX0GAw6w/wPs/IFXrkUJDLgGF/P2vamlgJ5BOy11hGqUOPU8P8+9wQNHVw9YZbuNw
I+x70jkdtdta+EfeLfWjCmnFGqr0/j1VqJqk9aVP9RRUjlgCU0/h/x50p6sICJWA/o0gwy8z47KS
QEnorZRsoWePzDmGWVcg5AePQmW1LjpsRWlBVK9UCwzNzmNfnDTJgKUSuHONvRTyzTytOHHTf3xG
z7J51ObKZqARVLgvB4PAxzpo6iubCWO1H52H5PPinArg+BN6qS7nptKyS21XYxg0kkN9+JA296Wr
QisaOm/5HrfypvjkGjY7+SX2e9xXZ3dtUSuZHHHuCZckbsJEMUwan3336itYzyaO0hWl69Yw/Nai
r+NEEGXvIgcliZPxmW7LJVUU+zxJGvEnPlxSNdqx2jthosiN+2yQbzEpdRJ41DbZO+Dsz9O/wH4q
Gs+jr28IvE+dLfflOEjTmrmXskJ1z8EhrPR0XIbBoJCn9XBQoT331RKtENYs6iHQ3KpdP0PgcKSE
JQaaAH46rdKX0ayoNr/g0ezny+k0Eh5qpz2CKVFY+b8fJsyrG8nAUfQkmx4F7NZQ0MKq4QuiclMU
v+3oxRWrqcWgIMX+9uo8hfqbUF5m3UhqIuzMI7eCkpdMZQ4k1NyVUifNqwF+8LYKi+eLkMy7mvpr
YbI1GoiBSzK386Q58fhHkjFyNHPizVsYRSxjvBpDRmPHislIj1g0fmMK+pETFxf9gSO6vyGyrDS5
UI9mWgRtnbMkt/dTpsylYa6lhwkfT0ll0stcQabMyQlPiYXAurB9f1vS1aZHy/yLYTqpXiwpNaJ3
w0H5WqRpwnq+D/BhTSkvcTNdpisHAbgL7hDibly6SfcO7KOZfMUmHxFtbQYDwY5bnm1OwfcI1/9h
ogTglicHGa2OgbkYvH2ol6JEqU24fzV27kHqkXY5ALbBlGkh7C/p0FKO5oBbC5sSer9DH7a7DUYu
GpiLcSc0Pr5d32jUhPvUYt7PHpdVeo/szF4kzOR8ZOt5lKwsebOf59n7mP0J8vVmoWluxv9fxI4b
5Bn95yp/1ZEdNWLYdviYOiss88arTrIjkIdKXUjqab7UT+ov3/NucprmcmJInKvxo3+7qsF8yLvW
8yPrAgsahwTYkhAGk0rzVFNqrLJIArFwWwUpXGhdOxXfzxz8v0TXqDm4sQ2c3XHbAR77U2SDvEbN
6fYkj6EvuS+GX95gaIByOuIpLfeqdE4bwzIC9KC5UqhCtgR6Buhn7BN4PJ6Hn6sUz624UAi2Ptq0
8rumvZ5IvR98zEWv/gXX7EAUnjmZeLAHkEPQIkkhi3emLf5qoxplujcWwVaCJcV4uGX7Nc/KZw5Y
kuKty9cPwaz3ADBATOsf0GSasXkMA3pq3NouMl+lVvGU949eUCNihr5Yn2gN3/blv4GNfnJ+9R6w
HYyR/r5krJ1cIVDPD3RdBxKJG0ZxbeMid4wy/u/6m9AVR4p6ehfYYAd8eQ6/8ln7VJe9qD2ReoQS
Xu0vSCEwHpqQvKBRzwOAA4h9WvVcRrrAaahIwLp8dLUnP+g7kzCaxQLPB/MWWtfAOFhIv/Ww8pcO
DszP1agCjp3hGAZfYySelTi4ptWD3Pq8+bAK4p2inorK8r/TvFNnVMoUW7tnkJ4iuTDZUmKxWvp8
iq8MimyuS0HPV/vh4BwKK2pzkC+J6ppu2AK04FSdwpjzH/dE1fcmrD2WMxRB5zQ1rNtR9H3nnnOt
l+NbO111y9uNPM/k2fN1/Dr/IxEm863tljyq1JkARc/ulkihkvoTnkiKEnjNGBLTNB+TzxAe2AIi
ls/C1o6O9+vIXpjlvsmxxAWcWF+LbTFrNoXOKkQqvi/1iCC+y637fq9PSTRrVpSuPFfRXEu2ln4/
jpLCnLonTuMyLpXng+WlntxgxkI4gVePiZSa7fbkVlcMeOVuLfRcXa41qWarIIX0YsFWoacHiBS9
/9nV/39dNzpDWBDIaNGayHFrD7BBKdEEABlby84gY73KrWvBXX9wzlJns2DtmR7AN+zWCIA1lz/9
h+uV69/oSdx0xqMONs/TZLIQ5IR1TSS96LMs+LXIWKwjkfMZtnMYrgOIG/z12SyTLd1QMhn6jMI/
HkqsS5iDIbCChhSn9t1m+Beq2rZ/SGiLbuKXlZGTwrSDtOqAngVnUWIW0/fz5Do7gO8aw0Jd0GfA
kQbfNAIASxKZIWa/ipNEfHO/BBEGZmW4u9lJHYYkHC7uXgA76RyO91gwjNqBGJxrD201OTpYMjcZ
ftmjysGwnxh18tvLJFWpjXp9J0OyzeEwcdHagEfgdooRl/BBiBpi5+H+oBkT63EtwY0E7KvQVs5O
DD9ujgXlJM2QKr0VO3mLl6YSbNuDIX+JcZT6bD0FwSbz9hZ47Av2m9yEl8EmyeEPYXEp1LASX56b
36bqQ+7QSt1sy6le0fg9h6tJgQ1lxPR/sA02OMBVWRacUZa410zXURMf3tHF9RkWp0pMCD9b9nP3
N6/uCSIkHr4CaiYDgl9o8t/pXUvhdV2l+LG6KHEhOpR5z+Vss81+Rq0eBXZlHLduds/z7iwxb5uP
J4sKi0y74/wbiRsOKXqIFtI5Q7th7ZwfxAQCbJE10WOd6AN/3GB3g6sEUWD0ZRCsI86FoX/rtyv9
jOMcticELk5qKY34KiBiNepViQP99nNk+uBVRNbJ/FbNbLO/FZPuLb6FzJfq8hbdOHwuNIc8K37v
C49AnFn/wgSWTtP08cQd3FdGnQ+FCfN+F51zR33rmGDMyIRmiYCvsCStu86uzRPW5TeFcCekL0IN
bfvCpvi3cTslM6lQ2vhWWCl0Fn697atd3YnQkLLg/TWtWY9C3lLJWETz7t/H6BdUWzpMQZiNSTbb
OekAbNT1Vb/vVn1awosIHslERzH0UzQNy2B+x+R/KWacAibDWdheQbV4V8I+EFEtBfPooiSpjmXd
6p5mS1rhpsHwAtHkaWw3nkfhyn5cD7hStjDBv5GdxNiqDidOrGDyS4yXpnHJdoVP35lwTfOfzEbI
OKOIe2+9GxZfSPB0KcdTewFDTr7+j0B2PcBWwlXgpLCEQjZQm+Xr7Nn9YRj6nP9wxPZbo7rVL59F
yyhoDR9QUqSK/6Yxo/8ieXhsC5UzPeblXt9Nq1v+bI39lRTg2QWrzGnnJ0T5tGHu+gx8tfjauJZC
p+wXn5Gww3w9/25ao7xB2SmDNjMDkR0lCYcY30FqR7NvSXAda4ljugigrap222b4lJLKmlRTWh46
MBVk2GasWMblE3GaRCZ+JQNsA1QfZSGY6fPRKOqYW8u12K9J0YktoJFqVV36rhbFF/2c++tBCZgc
kFUBm3NrEsNqBc6vAF/FZw6Uj5jwkQPHgd6V4rc9aAjwkF0xwllBoMWotpNdHuCZANo3Mw0qyYWh
23zWYWld6g/r34MZ/ePmecYFcTDsycXPWD7IoqLYNSVROJ2n3HGcB4Dnt8xQfr3UBHxfPguNC08r
zAzoebqbjZJv+t3E6DcqqT8FQcr4lwKxYhJ2YTc9NyGrl8njWeqWvbvulCi4jXq1r6/HgvSQPuS3
DwXc5ZZDHUn0anZKcGVFD+Ja1fYEVM+omc6xK0HUIQdpnn/gsWrrakoy+dNsVD7zDpQWJiWoGPnX
YAiv7oxEsDFSLEsGhrn3MOFIkltf1VYdZ5V7ShFdYENgXn6iRpDgN4keQB99kAu8vOYOIlvjiqj8
l0JNnlXrmP1ds6JaJY1ZSYtcncQaq9MsvQtDsFD/olLdJVPM8vK/OS2p5QyleWVoqrpyN7FDWKEB
3/eH8Brkfo++l7kNsN+PNS5luh0bN2giYZQctzEYNNtVPhtFXC8JrGnoPYqhoPmR/S+r5VwHYkmX
IKqaGtcJzgYCKY9UdvsGsHlVW38ISFl2BfJaiGoElT9iEdWtM+uFMrLJENanfrI7Ehm20nzvIbRb
pO7G0UGRIRUbfQlXC1hkmHw2u9IhNsEXYT69rgT8h8BHG2Yir95cK8ZAtfnlob4yYsCHp6WLm1gW
VzGNRWNaUZ1cLGoKr6Sz2FkznDpY8CcT1Nuy8vd7lvxdIPEJ/UNP4lv6IPZVfLzY1PIsPpZavyNh
rt5dNhbkz9ZuAZqMjMLUUTJzWRJsZmRYbHDbP4GoMbzdJE8XmzI7fqGX/eGj8dhJjpn5kXzGuOss
B1fpGrypJvTTuv2RMMAm73G7bPhAw+lCzHfQj6hStGSuQSCS2pDj7lYR5ZjG9XwifXJct6oYjSwX
RDS7Fih5Yi8xUdXAZ/CT2wIBzOn45W2rpYsyuDxR8h0xhssJhZutbg/C39y9VHe79+Feda8+iuKm
aVbazHQpCMft+z/QLmR0xVeUAy99OdyBt9GuWVx/JeUJTbWCrQ1OmF+7G0K55YPvhsGMqdA+xLjv
gUYpM35U77NpOdqtRsCdwlmFQ1AK4jYpNFzpIk34pIJzmX80gjBGs4avXmtGL5VwabewOrd9i0Wj
S32RrB4bocM3Q5EEFV2cIJaHI+i9rAj6znO0hF4QLmSpBcEgEYiL6ZykobfYzB1cjlx9jFWL4CSC
nj+wpl0mGcpQT3/w0aqCBKxnRS2yGKY3WeFh3Zc7nVaYQZKqko9lGaM0FYOQC0R4txhk5bAFUR5S
RjenwTM/Qu1WOnNy5PYWQxA2g9wR08NzBGoBWmXcYM2gVU9xTEgkL+NKBaCgzuESKpX8wCsYd0Mr
f6VwTI5KBeEM7L+eRjVWpVr9+wbPN/iy4qUEzPlpDN/SApQYs2I/gjA6awmhqEdzixpvXtBBkFz+
fcyJxaomQPUAvGfXDBMxdzTjp2Ra43UV1pvZycolrPbgFK6ukEkgp3jNZvy+EJh2eTVF43XM9wqg
xb9wIfsXutg75AQIB0Ehtg58I8TVMdjpr33UsHLBRjOWCL4zAwe6ZjK4rXVB33IchXjabH5MiVTD
cPpCHd6XbSTbEcS58LgZrp8loJNo3iQhTG54wbi9kGY0zHSV3aT9iKxQdUymtQ4l8vVFa9HOM3aY
hU3VpEZBDBA+Fq5NOPihZLIxugw73xxf7qKiw93lN8ry6dj/0z/G70IcAeFDSXpFD6zfhi+3erde
1BQj7oNiP98f+Bq4zjzdl5Mha1Z68dj1Scynf9feyBJudK6i/2goZu4QeDefrlxMsq7fGq11QuMA
y1NEurE1Vf0msvBSFAqdhWxEGvRTGQsv19067gw89R2mXloJXXzcawB/oEnsghVNc4z8/F6n4pkj
hkED1yUB38anJtZFkimd4DSHsKjLhRu001MIs2I05xpMNYW+GOiLsDtoaCqLTTMyM+SawuBnR2B+
lX90UBaR2iHFw4982EZAakut9/EkVkWcrYiBtWl2FiuB+i/kfXHJH4Kj9M6W8NvWHCKWV6kfvna0
rIvJ3NuB9Nze0vc50RYJ5g2U4cXQtpalmXwJYMOTvrEkK/pcCMru1jXsUDc2t3v/2NQdb/cXMNGU
ZyjW93+HN5FeuKUiS8pU3VjIHE3mbr4mXavo/mtytxdgPIdzKXGbB8dBX8iTtakG8284EW2nMicr
4zOU2aJ46RUp5hOykFWld0vJ+e7XzmDiQdQzOS/Aqgky2kmY5xiupQJ20fkZGsz07ucl9hmj76lK
LUJBGECRYPmUfVls2j+E+rsodqEmeDqVRSGty2aPo3lnwX2CiYBpcXnyg67b8HQwVz8YSTNjKHUB
aWBbJz3JSc1K6lL8KWHn4bbHaMijUTlFONyNKAs2QE/BoMkXgoYNCKef3n7UK8gAOD2ZbwJCxEY1
ze8bTi9ETlPZQ4QjSzZ5Z8FnErv00WjIMyybMM4J9qLKo9q5Ui8yTOov33+8eydefmXUsBL5dIVE
aHqq/VqZuclv0fnIfMO4mXn/5jNZLWBnr9nbOwLxM99PrdWc2NfhmrscEO7HaIR4DtmZltNrm0tu
LizSS6xUx6FQFIAWQyzzBYMkONiCvKmUep/bHIinX0EnjzZQc5lj9g7HZQPmJbF+gosSq6P826ST
1M+J7Y2k37j+CKEoa08KNr45cDaWrX750nJubkNqf7r9L7taxlpOhM3QaSmZ6vg/penQe9cuZqwB
9TtV11S9YGsqTS5B0x7PjnEq9PvGNUMT1MMpNJMMZXIOrb3byaqT6oatzg2g1NhY1Xw5BxqUsF1w
J86+CmEli5DpFD9wyPN5sR8TGy/fy0g2OhrYttgjgQLvak00GogKF+OG1Pl92xgwrbBuWYOOF2by
MelfudCfrDlQq25ZedD2r5UpLOSSmgHIUG6SIrSiYDDIpKS+Xxx1N8yCfnMt8LlGkZtqdSathIhY
qmbeUavsWH4MfRBrnU5aDjNRgbMFC6eYSuJOL9awtipTBMMhi6cOsIKhbvYdfQ5nEEwZbsmztx0i
JsW8TONK0b7HfC++8jXFnYyTlcGzVtXrgA8Vbd7UlrqMuuzEB7fXkIk61sLLdDneuTJqvwYpddQT
/6BvDmF6/W2fQ8mAvHWw/xjAs0H1bno8t4iQZUtcH8XOXApgzD/PgX+QC9XvNFzKfya8cnrvRgyV
RJz0UMxxp65yqzEAbBXGzIG0sEtiu5wUKM7y65bama+xxXLk9s5roY2gLRyn+Ph653yARR19nCMB
jk9Awl5VzzpvexxxgI0iC0zq8xxzUR+qhJ5XcBZ0BA8d4+/IG1kLYQTsoWG+AMdofVXvkGekOf4C
7JVE2q7hsO6c8LidWqVivBPo71LDRvNWKodZggypj/2H659Rb1/6OKIMj/E6ZMJKuVt/udBIQ5B5
qwQAeM7yu+jW02hU8QEE/gofBai+MBh0oxwRyRVsmroAaLQgroQd75/9xPaO/1cxDD8g9QiXwdNK
ZdHkaovEDD4I0mmap347Wet4Q5uu/mGis6+udyhItMvo2lolPzYtWcR0zRAD6MLhDkUoNYLNeZKa
k/+63sGAVFjeQBRwpQucjGOiewa5zhl1o1qfp3wmUlUtgL+0F9u7AG6OyinH8XCgg6tFeeW6qDNy
CLvB+Y0Skb/vYrriBYvFDawBCSsQP8akb2pFhW4vWIJGNWWj3qmnqsf7EimYuDDSj/EsnWIL6BCv
hi7/sM/UOoBU3BVV8MRrEufY0s6X4nYogPuOVxsch3nKxSkPRBrmqxotZaIfT3awEZf8qE4kKOdD
eYJm6sTrqoH/B2EQL337N0iJzo7RaMFWrAqePQlKgCgW0Sq1KX4pT5fAm01XfSFcNRnPSdb94q5m
2sijQYYRrl8gmwGiizwLcMwgAfzke5D6znI6gp/Qxr5WyOm3zp6SHPYnRIg19M2LwSAjFvmDupnc
Ds1qQpNdhlNBmYRgW5RimuI+Qug2lkjfQ/FJGlrVkWOONi3dwp/ydGisDJktmcu4G1qL9YMB3n3N
rBHGllZt0ZFEWBWlihKf2L7boR9JMt1eSpa9+kF5Oq06gYQ8AE1/aQw2d2iFmoIf8lYZAjbcYOXi
3Q7+wjaS1JtQAnq2uqq5ZjSa1XgajINl3jMcb0tQMtaMCKCfQ3HstUE0ioM4XzvV/fDl7ehBBnqu
s2IaZnlU+5qY+aKImzIvh76E7z/X1vqniTa8TNpqxCmPwiyFdiups11yIwBOHU1/NzZQo6j4L5kS
GqA1+eDFdDJeYxYJT2m2HnIrP3N7bHD8/ycR+sJ+vMhchaQboUWi3tqZKp+IOHCVlTfnlmZObqQh
1rOcWeXkQoJcqC1JDcq2fyYFItTJTc35WxmZRFWGSUL2sflw6h+TMVebJEKgx43hFRVKUicu3RjH
VtJvN0/oUvs6VODgUF5CXR3UAEZy9CuQrlCGvizWmMBkywAvLqEUPslR01jkW1R2vpdSOc86kgnw
BxJ0s7n4+Bx2Q5gPe5vkvmlcjxxv+hz2ICIaMImblMIXkQyb5p/Vo58EFxUVVLE/DE6hy8iLRyR8
CjPeaAetAWtrO4Nm1aaDv4w956ZNxX+3lnIwC0zJT340aLCyzgbev46G/ieQh4yw/Z8ysrZB8QLm
xJj4Jicx6A4AHntZMsoc+nIarexyoSv5eDolW+M4d6qrZdNmuNrnuimukuNbQlME2Hv1gTMEztJ2
jsewMtgirS12fnMN71gbD/opQWEIF1tlsz10ndG6PvtoLi9Kc+V0ZytzblAzfynXAP98ISRfMZ2t
pGnBrX8efLOwWqJW+eawRWzBQjC4zmF2uRAYdlIFfE/yACBKL7utZgNysRC3w1yh98y6VKrqQ0GY
fi9qAsb9NDIyqF5xzXVbvmyN1n3WQTaPetEpVZdz2+Jq6JyxYu/e+7edZtYJg991zg4wCxWGbqRo
XXIpAK4uxXybiXPhZTW/vu+DV/U8erdfqYaIN6yMsJ1Czq9RFxoE9s8LE87GVNVS92NHvHse0MDd
tyMVBlbgvctV03GUh1QppZ67kp3nWSH5mpfsknf7henWH3qUcutE686iXoQl8QX1dkHfVq93qYbv
b9QLfDbqODo1zL1O7OpeNkulfSod31lDW7akimjCkznMJwIXT7Tdj9lVT98wYwb7049ZxLEg+N85
ZBHnxUBzgOIlVkD73cw791KNa0D9+9CBXb3fP3FCxpVEetkSwD9dUJw7HdVkbOghNd4bj0x07rsx
5s4qjcP+rsDfjqKZuQgkUpmYXD83qHHodmeNS/D5DobukVihhYiN/YRhZoeTy4QUzbirnnTlWabO
XCiSQPNIIVbCu94V423eoxJW6G5m80QKGDdfr2paFzw1DvHXfTgPN1D2vCfK+LmpNslPymKlHgr9
bwPn4wFItU+c9HGKMhtX2h8sY8Uotan4aktle6dQi8taMavHrZn+aPKzBEZ9BMUmunTR2hxUXMGz
iyClagO8XhaJSl77u8FSlKXPhLO9T9yxUZEZ8GutU+MsjG7K27aiT0w92f0O6tYVZjXTEuRN4RAJ
0i6ED/NyKKdw+YTx/87L70c/xetWTICaulX8Amd4yaSPDsdfY1R1r/g48OK5loo39uRh28sieSHs
JM01Ffj6IUf9fKiQPUT3JQQW8ecxlATv5N6Sj7Py1usbLy64kD6sNn6RhXuVbLDjlGd6vkcxaBM+
HFU5zJ+3PuW2dlylckZR0GRpbci6DmympZSq+zutzq9P5sjlCKiSp+q1hMn4U6hDefygpaYRKAcd
CY3qMRxiViknq5gd1R2b9/vgwvLuiLwTCsKGvN7CofS3NU1N46In5Csb6xVbZxDhQAy8jWV7b/OY
KsvOZn7+IfSWz2pXxEBV3R3xB6lURcTRH+E/vX1ti76V8C1+uu0cspw+DMpQs9T5TBTmWiduMWEH
Qm9LtZvaPsRUFlY3l5j33FNIWJbYwcHfXyvHtQBRRGQbi3+qZTL/g1hWu2//uk+HC+RX/aYRVtdx
uORPljcrVyt9pdaofBzhTkCaX90DcRyseZq5ggZotXeLOojyhmwzvQKjNzgGicWnzFCB8v/7GP1U
Ku28qcdXz3MF1BcKiJWzkUykxcn6Q9F791AqPOrakcqtOtovgBLdpVz5uwJvJ/sbm+Vgv2jT/+DM
Q4c5mN0V/VXGnZqOI4CeI6lOSzTXUL9tm+E4LnF1yfS9ZXBLWbgAflL54T6Diyg/x4PJHo9du+xO
S5Ca0zNiJDWEs8UP3dhmRhHPzViyMoYikWd0B1ivqJHzTt2MGD4yI6/Abm5m0fRkhvSRhZwOm6CK
uObwGs808gGFLePZyrYWVkzr0EXeRzBfMZ15z1oyR8dEbQ7cjvNR7zjTN6wCeh/VjXOIG/nMLmSr
vumDqwJOafkNN/FrMyytoMlOPmKuOY+uwie2iV47BG6gYGQeGkpabUV+OflQxpFDzb4gJypDv+hA
/KzxxBTNWq2eYi5Ii2GSekcK7FFOURv4ZvLZU7HnJy+06IrMpggP9IrKDe+/Y1PiH3cNcJFvjRLS
xNn4tdewS9MvJ8L9xHA7gY9pyT/TQdj0pC8CkKV5bQYRb+dfiCXvNjk+kdVZNNZYsvdi99WNBhHH
oQYRDh5luFb4XQVxeQmRNaCEvHTiMtOLPPgnoleTMv6vR/sZQTTB3X/xzjiBEhLoPMl+uBMvJaIe
TaXnfBceoER3YvhrNlV768i05KuQOkXdjrdm7SrqH6lK6bS1IrC6WucjOOi88KzewOAaXC6GrdJD
orOXVsMJ+m0lh18fs0IxmVKRvGRfei+qyV9ZZMQSi1Wug37eWPwdEnJVnmnLqBzdDxCzfizEen7+
MvKWoTJ/z6ZZ+rTz6HNtwB/3lwpi6K3XoBmTlNWvdLypW3haLoiLE8uzZx2eQFxqn6+Z1ISqsfzR
zBQGVDGnrcVjvDWtylca/asi9cb+JnIkvzb9YdJ7Csj0CPzsI6S101kcbGBh9hwTH4iv+itJB5Hp
fghAtnXh61jutXAkA8LTXOeETYrfLH64yvHPjePkUCWUjE77hn26L2zThnn+4M2vvdj84+P8XwOF
+64tlLxDPUmuZGQI1AfEEQStAVjR4rpkQWac8LbPtrFqHyXP6DQOSdEiGsYsxQAswzb/e6iKeW6g
gHTuFkXwdSfIR4epfEODEwyRnsmQDVO9DTzkKOkZWVPE5sFLfEUWHo5XFZcyQ2hEL7D4a4RiTbHa
/R9WZFr7FNGT2X9297mT4vM5aTyl/nSyRzHiL22SQp9bCiv3p9E/H9BYIi/mqieJ/BXAviemnDTs
BOApapCVlHPE5x+vr3plLpSZ/yJaFU55cvIN+ztus+zdALxYAKqdK0bT97InKHL//qALE0kIGzxC
pGekg6vSVAedC7HP0IGIO1VJSrqt/BVwHcvUIjTJkJsSgPD7HdsEkT18GpOOTcQtsDhNa0lSYWlt
w2C2olNEi35iDl3dAtRekkqO/ktr1FMgv6ICisRTtYFddL5wsiWg2Jn5gpuOWBfe8W4Khd73n+YS
aygbFTLkniSyEBxr2eoJgkLEX+0nJLCg7fGiBQ1pykmFcxHjkwAi6LaAGL6ylzpDded8RDIKefi5
kmldE+YBLV2JCYqRKqE5UBcKkW1sP/Q9E3uCxf5J1YBDfxSPXdsWHKsLIXG9K1iJGPYpxZUONPRJ
gCosJIQ78d1e11BgKVnrbD+jLiMaXAKVNeUEQohJw2gvmNdTxzLiUqWW1qmG0vnZRI9x9gGcLPJa
v/Bzzj5dIvR5aAkHI7khzFAF7rl4o0DI2e5s/rbGgH264j4Jm6Aos6sdiiEdNhc7NNah1Lp2TQ4p
SIkUWi92PE0vh68q0V+Be5BWDydfu8reIos8ShmS8ECQiGuYfnLrd+9INRx7/pcv5+GmiRFNK2RY
Te2JxTwbgJn3hkEvhx1XSfrUbBq4I4cmiBPX7Z0OGcdKqNJFn98Qfc1bUN3NSkRJxezix59CAxkE
h7YwofHVCaONwjGgh86E/e77Ew/WTyxGmaJibzGgfPfs8jhsfn5Xv6HC+Gtb4KTO2kXZ8FGTYJVz
e5wJFRz8nlxvTez7uGBD6ZtgESilah0tcH5jHqAySkYKXv7s2kJihaGTQnCZ5ge7S2P/0Z5yIPCV
isS91+JFEuCK0gIPbsg0GQJEOumtlVbbzevAZWLsXrIiSLBtXxMeISmkQJs2mmerIvQ4KeA0EBSX
GhQ9kg+3Sw2d+Z3RnO8TkKRST/gGq91mURY8Hp6qs41mxjHUAyA1YTSZdpbBNZno3KukUT8gu+kT
bx0S74xa8RQgec5hZmX5phrGrGLtdNXsCbWBN16QKP4IM6jVK0AulImi80p5tzcWor1m6eGJPA9U
+vqPAIl1o/FA/llKDtSZ94YqKfKZfpw3gyDx+BDl8OVH70RCeziEnM6PGO0upeg6R8hEKefC7/VO
xHZXnbbThu55StaEPKSjd25l8tQk7P/E7HTDcMH3SA2YWP+KyomFuJ4Up1y3c7mlMmHZsOxI1yhE
ebBZ8rN7mrKWbL7ga+74VsLiAIOAh859bWTCtxfdPnAzFwy84uKJ3o2HPi8WaWnLlIW1PWeYWzVG
drpv/WUP5SdOhUHEg+C5yHTYtdWdQPZM7O0SZNdE6UaI9ILKo+ER9ylX+4NI+hnt5VCEgOggm+A4
Qi/BPdaORBkZKB7zwxc56crESdByyZdoZIVatbuGXW/eT6heipxX/91WCiR5puclif73GuFMXq2u
9rupCJB+0v6demAcE3Hh25SMQ3Ce+imEksdIsKNPMQKw6NtFFEtB+M5zKRnvivsBL6l7Lj8feCdE
Sk0gp1gvd0IIoE3+yD4NM3KMWe6R1HzmGjVuMgCX9VC8Vo8ThoQlkNc8Pokv10cyMj40vpLOnxGC
us44R5LhcAkqRMa6V1sSfxP3XUTmflH196V+C9cigDyskv2b9gKdi+KixDMXFGbbAeGs2eu6VAp9
adXSGELBPf8iiAwZZHBxTKwTHT3lNfeoionpudYgwFpNFDnr0FvSoEUeBj8LZvqRMMiWczgDuChE
I0yO6YNnk4IKuvZdWBwsap/ToO/tIZM5uvE65gkiVvxL32aJGvmFgsnh53sFD2ej9n3w0PCdEoCM
7oK9tfM7lHTtKx1zbaQ5Ctj2du4sAM+OUv2LUnDRwzOtFJNa8FAg0AGl2gBNNpmo4nc/LsSNOQVg
+zMZH6FZGDsN0gs3xq7KQs3A8jE/BwW6wFJmHnk6o5dQEjqIg8gZYGN2ZwWtVMJ6tSoE1Q1RX3EJ
4vN/giCFTtyxKZP75A6DVkxdNzmSp4QKZylA7Z5/SGGOD5pAy6PC2r4Jmn2tLVaoAr3+9Xxxu6IG
w59X7kkSWs5SaeYgEP+akANRBgLJr9FtS56JrBILo0gOWb8fpUoYEf7mts4JOOZFPGj5p469eGUp
rtOv6NfbqtWGSiJyh6Ps4rjPvx45digrTRling27ncUKZGod8aIlegt0N7ZAWam3c0NSFqJvIuEq
A5vjh1kvjKurLsQT4bqPz5G4wzK69aaV+keQCMkO+4HnQ8Nd6oTu+fFsBvtc44kMHk8KbB5xxiAq
mo8YGVl329UN+5bfwzlsC+R7cZ2qEHqelMQHMHlBlMpUJAPfPOoIn/QDVKLLCyj8rHW3tFxZgPQH
lIwRjQ0ypgtGWbXd+0A2Gm/DSAYnftVjLfE77/4Grw9vjJCquulWBI2dSb/UhKGedEfTnWiR6SFe
hqvdpX/yIDeApMI7tSrwAdOdgwdhwupAfgIN32dYc4/N41MTDgf2A86WOnxIZlidWHrIZOz5uEqa
OFArGPIXb1McG41UuKEOdZJWsz+oZly3u7tkCRParcFSqlx9Ebu8Cw4/y2pyvO2lXCTBCc8qXQUt
1Iw2nEjB1fNqLrGHraPg07BEgER/L/4B/lrJjMj0KW7Iu1v9+yHGFhvO0mV0k0EWE/7UJ38g022l
wjEws6nunZgzBqLzVI3tc+KEdmPxT1DvRMJ+68EVQykc/qcsPt1ZqLQCumUgpCPEGXdnmQErwIL0
OQtj8VXBrT0eArpY/kN6yKpOHriKC6ZLYNH4d5zieIX2B+pczDRheHw1S57cQglGpvUCOBO5GRko
gc7H3DBaYc67xm/D7mf4PNLu48YZfJD+cw2lG3Ntg4hNPBYYSCJl9pBrqMb45QlkEMiusmuDqNza
HDhPLZjuDWaZU+1P+P1MqO+1sk4YbMrn4w14EQTGDBMDs2SA3rMpNlXp2fYSGwh9FSx449m8QZAF
m5/xueU3T7lxuKtEPg1Y7csc3KHidUdHldz02ehuWM3aB3/Vos7kWr1D5UrjERkcsGttwMAuLKsj
SVR2f+1NG/9CBUCrIpopBTZoEE8KvQK9dshoNCqSm5VWTzh9f/Jq1bwJLPj333gyVp6nDD8fTPPE
pPCXygesCpbgoLz/U+bzOC9qXXOd4nO/tDIdK7Ys7/ARPgY9kSUPQxlyW58tAVK9nIfNwiVoXSFZ
iXgK0saq/dc/oeUBiXxKSLJDVohrA/TieeT329tFLmp0Nx1RmlPaQoHrGLQyaF4aZuHyXYFnTogw
1MeEDE9Wl4WeJynon8Niz+uL4ocqBKJ5jId2touBTww8/jS/UhXKR47x/5IhCMxIkho6IlyLX+nP
XmBtmtAufhPgE3rLeKKEKzE0LRtHFJiqBVF2SZdFhTxXAbs+wBkrV6BBo24cV6hTeGUSB7t7eNMg
DFTFCr1BUQ1vOGiLGKjo0L8nE1DlYdwixasvsBGNq5Ns14dXZFaCvOcG6pOTrQvyQ2Vn5pEYE2eW
S3KSPv++OKLaQHzRa2IKReVAZT7so1px8qsCCSArchATggDxmZvM8nCkyw13hpR3UDPdrArJn3Qe
Wc9Mdesvc0fq+Lc/axmr6/E2f0QTXi8ITagEyA07h4sbDymM9yUIibbvZnf7YyuOksreJd6QdMQs
8eobBCWVQq82Kw4t4rcFdysaSO6C4k9Pl3JqeZnBpxbnAD24CxagR2Wjeb84DcEyg40Iij26bvbA
2GYXBgOEjwrzqjdTuf6ODbUa9d1FD16Bdrvbajsd4xe59RPdyIZQ5WYUFCBrbCZLKmchgPwaZEvI
Yh+hkgbjMoJs9o3lUdhP+Qgnvxvvysq2xxH9DmAlPP1bwNX6LF8BsfF7tyhLSMJz1rSp88FwbSEE
a1P5D6s0yQvzQzQzGYYB4QkEVD3T2uPF1yHZv2LCCv3OMpb2nlwbdBWqpUZwwQ+ExP1HoiK8WPqq
DjtHYkzV8uiz0RTkx/vP7CK51OnQdeoTCsMTM6cJW3U+2AkYlP7rhOX6CHZFkGpcrsWYVbigpxeK
s624tm5WimdMDE6INZbbZuDWrSPjObn4r/TefVuuwvRrbI4ULMFYP35ZIw5cUVUN4Y0mDQor6oXO
arRQ2MfYM2WpawFm4z6VxhwubwcqjXjDNJGwO/+h6I07p4AZ1STOYDBTv4tqmYUOF4WlU1ttn/SW
PeegQdIMEjk7H6ZYjuCnGaRuUU6qG4YlHB8xSWn7f82AQT9GZkFstUHUGDYEpMYXDOtpcWudfx6G
OuNRoyiTwbBLgB1jafeuSoIJoXDd8wAGXqXax5t9zzCb1MmdWLawCeyB7wTPJPxSRyM4y13YQqCT
DDjHsfjxEYpgc7ds4/xYAp8OUimjAqrpKdbA+2IpmcegGSZwQYkCtAtnFFz5sIVwNjZ/9goEp6U6
EMrCDuKkaLgh2GmCJMvZO+ZflG67Aos5JN41LnFH721ppTdYpQHAjk5FmvGAZLW12AYLJkRw5wiI
AdSCmA5sWj+vLedXS4Q07TlQREJYdl7jrqL7TXZ7PTWGuFawDd11NDSINQbrXqKBsHFJTTdmlsjh
ds13uHnfcYXWE97/yHJUGICVt8yqyMP0wq1y9MxYCWqig7+uEP2elncgzgrpogBsfoLWB0nT1Ulz
RSu4hnbgO/NJvkEsAD5/5AujKar/jnkMj0gX73j4hTsfcn1tvpm6njoiGZ7MrcCQX5aAlRur8DWg
IvIclYMA85tL8D17vcRUBPatBsctoNgFK0a4FpBP6cTNqxebQM08NMJpjAhzKoWd1r5SSnuQBW4V
1C3ErjSslbdmOb7r1XCMeuBG/wnPgn0it+qO1mbYg26zBbz7x5Y8qbrEAg10JwGKTjeHqlxMxlwN
FjFMDubgJXr1xkghfL1Kvjc23EmdDCsmpxSZhN4M8cqcTWiodqC/MKatSCXmaavvpvAs2pVvYY4y
TF8dhqctmza/bNz9523q/t5u3e+IAxABy7OZOyPumMg/6YUEOkKc7PKa/5r7vlTOcBdSmQG5O1E1
fTo6L5OgQQ9cST4+Kfr0X2NE/S7mHErbSzARHry3ZGCCkMrOjCnJV1etAeCMUqgvELbBU+wo7qxt
hrnY4j4cgyEiA5asB6Sl+muqs+BXtWbiQF4FsDv3JpVE27N7w2QKFUjjwR0BOmsdR7RlrkW1z5Y9
cHUUig/bJtwX9LaEH/uNdsOiMgJQ05KMMcU7XEOEufv76GMidd92n2lps+ZZSZ8S8go0ea0xolO7
HzUy0hg9T/0DrMyfiWERaurpp3qyWBZbmtBGeNY+f6w0LFpeIHYOdrBsYCH1DiPYPYC9nTrZLhdd
F1VPinyBtccEuBEg9xIVLmMD0zaKh4ZEpO4YZWWqY9hVrhS2lEO2M47bYD4hcTqri2n8f6fLYv0M
bJdDrcKB+ktvtsTDTc3jUoa4mJ5gStZWlJwBmzsSkx81vDxNZ0hJHgD4Hcl1ohkp9sMLd4VVMjdr
OyBQyH9GWCOldkDr/T32LszXC5Wh6pHBhcIfZ04Tm33TVJQAdnZ4RAJ6XCh/EkrOu8NGMSJfHFQN
65HI7q6DwWoQZMbikbsqly9g8kGAkzhEy642+2im74Vm2Aqis/H4Tt5FOlKxtiywgICOohBTOjAb
n+xIEIfhK0LSMqSDb3XVnynyV9DG7SgwjWG96DlfrUXBOO+tfVctCWipvKK5n0jEJuhVHdS9902y
Y37t9SiR6cPvwMcLGcy/KotNsdklhIfHjTKf/iMUiktA7TqkUzft1PJwVUG8wmihfU7owdIAWKuC
Y6tShtfrrTn3hPnZxkaeX4GgOv+wRE9VaEQCBBNofPbG0X83YkmJrYPadHQq+6hZ6wGcZrY47AEM
6/2bYriZx0K5BjMiUZTmu7GJp+uPWoOYbqUqHnGrkJNJ1XnsqC4U7ibxBKyvDjjR/TQ4TGrCgIol
4XH+tv2Vc1V8pnKVhPzbDL9Ecz2C66ImfVlkL8/YUyT1iZWvFgcAysX5qrDrUFSXBmTeaVgIqkJC
IQfuJ28U5OIoPMXufCB5/5N8O0bRrrY4M0EGIpcjSKENopJrtO6GC7qsBk3+ZQbaxYZ6iRC7dhB8
2oiHRJdtQNLkUBt+LSlb/1SCPeWyRULyEyhQeo8DLs0W5CBrAYmgmJtuKxN7Evpr//B2sAqXaArO
9gPy4TQRrbXxbXf6iLAu042KHYcojUOh5nLJCSuSa4sN9zqMcoUaUbaiCCyiBUM1vZPuRebM7VKo
QrAxPxGIJ2PBNyIq+SARJT4xIsVmfZ+uwyhP/dvkP9YiuXURBn68P3Wi0/35vSYi5v3Yq9/3t6Be
dBGXRS2UWSzy4voDV7yCXQSRJClj7bwOxqNDSeimdE5PRA81TFh0JEPVOyAYh06BB0I4mgiNQM+d
qr7wR9KqdhoGOQ6wniaHf9mWUE49jIEKY2tNXUA6H0F0uqyUVgygxTnZ9nvwx/7/d7+4bYgE/Wn8
dUAirmUwG7Er6u/iapa1j0D5sVjM2EAZ19LEtaC6a7fEYjh6Nlc5yRusKqQ+NttjdpLYNTeE57QV
Wtdn7nnlIsWvWar9IlGEhoz3VSMER/0xME8xHk34qo5CtE6Zn4mSoeeGaodELijmqpCGpjPvFyJu
QTi29oXp6y8HwnUkOqPM2TxnQXv9hE8cGgwAQJkyNM6Josb5GJm+K2ey30hcYRB/rEgpRIOiUpbS
5S2u9AZhhGseApFvXWezkiuP+cqJLw4hM2W7dwFKhqHsfR6nb2FX5gUFXsggR5fU8isHAqjNc+l1
s30BvDVjOgxw/ADRmMX35a38sCMHp07MGIEjzJFWifbgs3XnGeupep37nL5WYJLYAQltNTH+U01g
NfURxyNIu0YFIOx0ekBAO0NOJZzJFugHYrzDBBExM9FwyImlot7+A1qAGfglWfeyEd/ksRR7z8wc
JocwOit7ZxkJuR4eNGXz7pp6bTIs27kzUVehA033L8k0PGBVUYTcT/LoGGO+fX+reC3uDMqdOjbO
pLGrPQwGErwo9kL2BJy/HMmO9hk0T05fN9CZ9j31MqP6I3x2HYmFyiKuqquYpVpRtN+uBAM1EoUL
k4yLUx+gSG5vFPCj3GtY0hi3eZlH0DmPDdU1bGofEnr4HZkBMj48EropDyLqsn7cj+LBI/Tyr8xs
wTyO/xjGNp6Tb4rYT60M/XZDklYsJoX7S9T7MiEHG1+N6cWle4MTxyQJ0JsVRVVMOzmPDjPyi7Ep
30w/yXd0XIHdHtUmCACELySx84Mi2t8Ht/yBzlxLJPNZmtR0931c7HFmnnN5nrbSaTinCuUCOTLJ
Qv2DFNzWpRy6/oFzR2HO2dKL8BJh7JWFWZ41Tmt9QB6BA+oUQ0SkHwxRjh+pk2Afm536i3fmGyjW
3XioEeru7j2FB+RwqTC/hMeS9EtTExrucTs2ZJISfO5LAmZBjYE71/0JJhhRaC1k7KxZueWx0QtG
QDomahmfWiZ0Q38peL5g78cxeOpufxq0SBVgupzWuZ1vjpAqJ2mhpRV/FBIjklhH5nJPSjyieHmB
Gt8EnF8dIaXZZgnTOCtiWTM/Sj1qjgvWvjjNPMlPtlWkLbF35+TWWyq5/dqBHPueaPdYAlUYoQ4Y
DGBzEN1MarW5zxkRszk57LuzRUnSqt0SN/WXq9VDw2xqB1xw/K37F0SAHTSncLwuG/FzWzaukxPK
RuZdFmxVUAkSSP5+V6WKYGpUF74TTtPHfUpSduZnPwZvy6yxWC6ZBcsw7cc9XECcm5Fhrfzn6BIx
bEf/S1uTXsU6KAKGciQflAhKQWPyvrKJuraZs+1K2fq7YAy6f3wUha5+esAB+qYe7iUdgdgoCSEm
AwHwirVAtCQSO0z0M39n4zVYTSybSTU/1hOdiesqaMQbox4jUXVvwqVOLiNDBdxqAjXUiaU2KaKK
LVbwhJUEst8tFSFm9a6nM7TewTUGkpjoIdTCa3KCMoNr7Kvd0Zq1OuXaeqFj1Nr0w2UJLVfJd9S+
YWkDE/fU47YtYj9XwRia5CSx11t6mDVpeyQhsD3li1x6Vh5jIbUlbKT183QjIxW+xkTvemM+nw5W
TJ2xcbViBfGU35B4m9xwEtyBfKJsyGTmwW5Ky/qeKPK7zQE0eCBGEnKrDHGwbau/MGkZByclCaD/
KxBifG0SCLf9BBQM/weKCVqStmXSiplTTEokhQ1Ag8wBUPpCh8HPysWdt+wSXf6jYB4Y+/ThX+Kn
4kYCVzsKIZdmYNFoJJhrMOwSAY0iMjCzeHZWXQN3I3kZZiQlgxBPirME5IGsVnEB8Li4OsQjYzgv
Ld/d5tjdzQZ2s+yZ+yG7ZszVMglRrpRZyoM3XW+3eTqIW7bQ8yltStVUiIV4ydvlKpaT81U6uniq
3FG4zx7IGBlYjt+Iu3w2y/alDUXJPHdcF7rlmNnO9LWtDs6Y6ed1m7wH+MJcC9igltSQ+b3HZtNV
bme5dtYDbhZvBeuEPLJgdnIUd3Qptj6puoYqfUc0NQRT/sriLMg49N2IGxdYNH2AP44eGAaovpHU
L1GoK4dVqq9iLDxRlSrg2z2aCT28Izcr6wWUHRlUaw3kGn+k4YwL8MCKaUI7qmQDTtXvKUAjWvvC
wHOsV0IVNKVqpR0ph4IkrtsWWF1xX+enR/SJqn2Itiau2oQcn4NThCwhhcDnw1VumF2CafzvZNCI
4ftWXuv50ukWTCDlXGfJ4eMlHcIco3bRSjES85eoFkLHa28R2IWb4V8cUxGLEufJZpgS07/fFr60
djVqF6XvgmFaw0C32caqaYZp8/2QA7px5M5BrkQratFbGy46XTU/OF5amPNnK/Lrqmaj5TiOZgO/
bU8JI8ND4eyBDFRP0mwtcQ06UuzdbzgbJhNiKWKhN6YxvLynUXN5Q3N49Cqt+mKOS1yat8N5vi7F
iNO7cKZFJn8bUeiKa27u8sjoJGyjwzU8VRQaKb4VNvruqst2r6+smhswItGWBSpX5iu08TiO0fNO
MAz2UPEHVASn7Di8Qsx4VT8kok2FUHp2pxngovyskQ2oM6AfwO34DXcNUT2sCO9sr3WanrILPhJh
b6gr8prJL+0V/scvedJk4N31MldMAmllLkyoFyL2x5ir4GnBb7eakz4RMUl/fQPsn1u39wLmqzC/
fOamo657hbPiwmQ8PJa5XRnNg6UDbvQclOsIAHa0ILefL8tjmLZIC+gmAbV/wpFPfhMK00mjdkG0
MQPqtN4aiIGgvooymZq+oBQ3R88iTGLl9MZanuCCo21YqzPbGFPZJRv6ayqJPrrWsryOPOCCWAB1
LdGzEVFSfoy5RS2fvnIbjy6ae+RIXBuTeeO/z/YLJW0HcPfjBI2WIMXiGpmCkq5gJeA/enN24hWU
Mepx81X+ahX2pAJOuBgbh3sFSfmMWogpJjjjCGcxJJToBQa9dcfpvAoI0RxaNQcojNZIu78H9rRN
VEciT7REGHxEQx6zaP+AsPUfMNmF+/8MAfn1CDHq6gn7TpuPR4nftriO8Y4j4tJS9o9yvHWlbhRW
CEcSBrSAHjerGnkCPB6IEeoSgtmMgWD4qkgT7CS3RRcarhm88FptnagxLpwMGRlG03oRpwopVURU
BJDE4UEYqPGIyd4idROGIGAuflP9TAkLo8dxUKVmnbzRXG3qae2g+2UdoSXtKc0DeowtqCMm+qYA
diWre/fsLhwPFYsUSPfUTsEBSdJ2tAntfn3SbaOJqHZDBjQPBuwl7qK1pQG8ooiCASx+QoJzm+6+
zeHy6Ke86uWUVqe09G6uz3Kbyt2us5udmS9WISVeG/n2b49WmdK0Pcu3uztQTp1mmkclSQUG8pa5
hyMCTOLiescBs0Hv8lgOFrrbDdN0kLXv2xYImljK4ualQbcEBvT41CRnSELdYsiM00wYSUKHTtYQ
OVWn5SDPipvt74+qlKSq7JJfaqU1qf+n8YczTcj7ybpBX5t4Rqe1qbDpkbJPj1CP06CgX6qarJD7
fx4sI3a5VQs3YAFRRXognkyD1Ge9IftT1JLlyd9KvMVoQNf1lfN1+EHEhQqNzzLOFOcMY7oq67uD
2O93Z3nfMCicPjzH9Y9GRWlpiNM7fpsqI0FdliZpwsA00eKZ1XbZiZYpmRldObw961l0x1kTuTRL
qlSAnk6Cr9dz+C/s1uJvzBwFLBdpGd+92bDY66wh95rnXrKfGrd34qCbTvSNO+Kb3kTz2zh0GiE4
UbjtZpa6iBDIhNXY9KJOkwdCHs0ZHuoK5iXW0zJJB/ux0Gvf7+upUQQYpggjF7pgyCLdPUAEjBfj
iy5FhrR1Y42YWkdpuyGtXcLac1D8/tjeQkV1hyJSsn8wdHZpjt4tT48RwxKb5riLriaTH9nms7Oq
VdqKNx0bOHdqgraYdYRKVRh6GFSgZj/CVBQVYL+RPznGBx+AS7Xx8/cmMOyNwWathwyQb/nJQ9gj
whg9NPmmC/p49s8QSQCKOLd9cyJ+G7K5XBVgebPdZDcZAlaUWwJk6K9SDJ4yZcogYERySHq6Kr9i
jQB0ZQjjHQCQwYFdura5mPhErFc5gXNWjtjSckAEmEysceKOZyNj78TXx2fqzprA2ShOJ2Qcwtxq
iywmxWsqr1OitYMHT4+SqdWtSwzfNqyHtR16fXjBbBDbRV11VmV/c9G+C34cdrbxGbK2x2M10tyw
yC1N1bx/qwxZlj1Xs0CTM7QlobRG9dgSdXKq2iwpI2rLGpaTodIt/Xc97rhHKFclVWbhRRobxDv+
8U7a3PaoaRKXORNxb1X9J9hSR7IqHrcQkncV7jqBtk2rZs0YKGKvAafY8iRS9xHhVJOMqxcnKmZ9
0KV/JS2Z/84tjSmWn02HjEZEaAtcgVSlb6aAFNoYACrQKr6VxKzAVBc3OGabeMSwTtcnx+wsRuon
mUz4fVq+fcsM+JdN2diR1F1IsDuZQSIctGxPvsA+JCkwKG6F0Yk1iC4HiWpjd9Ze1YtEfKZ0mSL7
q6OnFMnxm9zp5WcDAeBKiMDgKTXwHmOVXX2h3X7QhDcsfIBep6pvBVrYh2s3VW5roUIuply8QKAc
aXrSTjibchq+W5VnTeWr21LInqhg9BVu7YzOY1XfWkJerWmtrDrnwW00bMircZH4qa43X04ZUoMR
inhG5+BkhAMTW60gOTP8IypcBxhyJl4/MTiKRKuyUbOs0gvLrOHEVYCG0da70X2kdz18LQj43qoi
ExfLQ5EegkouAFsjjCetHm1QFqEoWX+jXeMXcxuTgotRVkJT7hRdBCN9uJ6bn0NI5PyuVF5vHQ+L
dz61xhvgcQ7MZDQisWKo/qxfheB6SBsWukh/noPsGfHWAHXV6GTtN2CERcJwX3oSf8n++3F3L/1P
dSFIUJ8AnTkH9pF5A8l6CVbUIAXOZ7v0j5uqOnVCncyPyr0hi7jgWiTK2vpjLvIWpRKcXu5Jy3nn
XL10aDGPV8Da4p/uMh5K/1hoDwPkHqXKLQXKFJuzAlJSI/Agcy8a2vh90mUIs5IK+r+X5Bhrn7ut
dgpy4D/uSbSxrjvjcKjEUcSfBooZIG31ktwUJNGWsFk6XPDxy/J5cQthBfQQlLvY8PD1M+hKvVyy
Po/dgrXLzUFj4LFafS6q2MWL3K2FI2TdTy5qs6MbrqsgfhlgPOCwSR/Sz8e//ukU0GvCwj3rIS1Z
CeCgJe/yHb6y0HAXUPmfbfRHGBhLzSUxnxMIKH2IlA7HI0cq83INZ9+e4yhxUlfrYJzUlhV2zg0b
TZPVuZhHbuXksH5qE2rlQKbcuk2WaajZj/mg5Gdxo0trby1j2Yd/ohZyAY1hXfKeb7k5kH+haF6H
auNpkzQ6KOVPa9eKUyxgzr4bXJ40fmEdYUGvq9MvDC6pQnzkCUf/HBeDRqWp7WqriZ+pSZbgbpyY
kLj0q96IqDeZigHhOQg9XULi4X56xmk9qLFxhjzuOgcjFekFzCXSKksAPbHRS5bF1girVhp1PODV
n0YO+MUVfRYqIUIPgp/SeJ7ro2Hxtzm1dEclGzPR4agDSUYmPz2+CLF9Reo26D8/ZVlvQ7rMf/Up
TmwBmzJ88xL7FlRUb4KaQLdM224tTNodzrKsLNOLZDCrzlNpHgaAchMfCJQkvqjxKYCaVAqdePvQ
7vsiJEcjp+9lj/JElQi3YrXbEHq4xGjMZ4yqnG/bKKej867vvOvbgUBOUa3eRT/BAGdr/Pc1v7Be
M7HYJRjWn+hTfOEKKWOlaQ/g4YkTlv0XhfIwcObF7Kiw+cSRXvnV/qI4JH4DlVradRtq8Rrz+dcU
LtrnAoF95nGE44fvY3PszG2E/hnN9ewFzytHZHy4PLJG/haenHbaveUn/uUSwi8X5BljZX1GGqDd
U0PrhfteEIuw9OQkNvXTiMXtVQWaS28kO6db2N3zcNTtXhnStw+9vUOnll54vA8oCp8IAC/TwYF+
Pc+j3H6rb+O95TplfalkMVQQOZikvDDyjNu+For84pMnYd0TdQtC3tsuyvknjIOxDwyJ7xUeETGw
Uj9s+j/fN9idPfz06nPpV3PU8EtcW2VlvyaNK/W9XBSneZ598hGSuIOlILMCErjJfGkdtclnX59d
rkEy/LLscJWB4ZqnMaiIQMYYkAK1TPu4rw3lZbJIjbcXJJh1ueYkU6Ce3koPxrqW3iLsB7J5eKof
lMULoAfKhfzV2Voy2JiJzbYvv+QG4AEYLHhWTGM/p5ERajsFB4ZzP3rItHwqGYXLLgQVUqfqBnrO
qIjy7SHuJIaLzD1VMRNffm6rXvSz59rRJ7a8zi6saU1052eA8xfsXThfa3aB26MUG0k6GW3EZb9d
Pvr6JnQ9xjwg+KqCSv6yej1pV5KFVeh7MMLghAeMgBkKtOTq0fJzEAgr4V249hEjywsLv5VAXxze
eepOR4oJ8zGL9ZOcOfB1ojF2HnjKzW1LNyo+RbGpS791VOASt/8ecA/084v+pd9F9p2l+D4iXCCt
WnY//+6Y0hD8tQr6nSfkeXdHeroIEz8SxbrQ/mKVPKtQveIutwKUY6OW8X0JrEQspcHz8qcttW3s
3DkfJLDLsRsk9s3CyLOpSfAwnxMW0v7/L0JJhHCWv4cRB5jxWVrgE0ooxsWRrj+VAjCxDCVDU/bA
VRR3MU2uLgPJeYY0ft/ISPfdxEDW86snVeZlRnGJ5o+DqUusxP8W1gxWH6Zd30yfZSy0sY9t8B38
Xy4GnZlQy1ef4qpgYQ3312D1t1OsHwaJrW5iWWy2AT6QQzN7BOqq51g949h4vFa3F/9xMTnFF+nk
QeXSJMzLbIeQ8E63Gtxt18v1MHGXhSFrQTzOgoScwCeF/oZpzeA/MKinZcdXQQPrDSs57Jpw97Z5
3HOI7+1pKAXQFmLHw2LjUQJo1tK2SrJjm8ltOeuB1bPIFIDQrW2GrPm3vP2M4GZcDg+E2GkynIHE
DP05H1XALhk1ebl/Q/cc3Y0W1h847YubKbBV7mpJkEpH1jqS71hXp64r3i5mFBV1DHAQ9e0lcqlx
bfrSBv25jcaM8AK6UGGE026CdQ25IBHX8YJBS2ktncL2r9e3mty3WxAcVGQMLxrASsHF1UMEY7FW
wiu7WvBXP8DswLP7Y52uEIs8Zmhq4QuOOc0UboHeq0AmYCnDH6tj2YA/jsf8QGa4ZNqkYLjyQpVm
sXP3JDrze+Fb8gMQF20G7v1CEdGAqiV8cWvIaK/P8EljVgj3ajrG6CH9KNeFzI7Gez7ueOjcW0gz
nyJa/3bCszVaQw4tSspYIqSToANr4k3J85KptFWQPSAI/kPNmp8YAETCDrQiJRjVIm3SGLdgkwud
hS79E2XGxP4yu+tmbLqV9YXy91Tv9eWVuxePzbQsyEzI/0TBoJuJIy88fGiMv18QuBRMySl5QejK
hSZ11GF/hk8IW4IS1hEPIrAby8UQBVJUJKd0NACfPjl519jc2MlFQ0ra9fyFrMZkzh/rxeOYMVFH
QNYR1286AOoHCIpd2AN3OE9K34v8mQG/gcuEehJ+YHBAXAnUFcIdJ3ccHj7qBcQK8RCxbAnwZrFE
inV+olgiz6I5zajr9/j0LzaqoH4YJUe6tT7a+vue0U6Bdn/U3f8Yqf+Z6KtkSmzQrsjlvpK45STd
t9KMj/nL+iVhtdlfe1NFfD8BKJhyM0wdyl1MoF9XZ2FOvTjNB+3avuH2iKu0f+GfYrU7SOvNwAw6
nJQ5RnJ3fGRg8aegw0nFwUeApak1vUTzlmwBAl0GwEpUA/Cfsq0G0ia6wWzd9fD4lMpTDW7FnmGk
hZKPcTpgNuSlmjFFXjXxwM0Wvse0ScE1Zqyb7HmrOs5hGIldrtgKj/h65AoDgZekJ03lpcNozC5A
3iQiT5qlJtHHE9VUqfkMwZ+G+M0clci7R8Mfcro8XNdXgHVLoMkIAb4oHAvdVPykhIM6sEAc6Q7m
qdQthLfu8mk1q5TmvJJ7Dla0B1uLkM6B6Vth8swTMF8HcvsDfkZp5MR5JVvgAwttBWtvzFme4XZD
uVuWHm3uOek2cf7pa5drPuuOxqOZspaY3XDCosgaHiMxKI1ALnxWBkoE69Pgk6iEMyOJzuWIW8Mj
qyB6zc37KqezUSMFCOVumTWaqtO9auDlVIq6hhpxt5RDMgl8YoxNeMwMwvqcb2BRHdLfpCj4wtv9
EmsXAbV/bcNFPVBQ//632Luif+I/EVqF0bq+1azJ0DAEX0Si92X8WHHt5mNxbtVjY/XO58VzoUdg
0GH4cYzLYKWKmsZ3BrfYM/d+75AbKu7BuHq27hvUAB0IYJo6fUjsI5Vzi6/bzIPPzR8g9xkRkLfg
UvzqIhQgWORg/HoHcBwPWt0ACJB1qXvR/a/NPoXQCQUZ8A1og1q1HOs2PREak6J/q8ngAK2KO/Og
Q0XKEQEDNNTM9oGyVspoeWHleTyYjZzJXlxVe26eX1dpdL406AnaNggQvjSkBRB5D7wNBoipm0Sq
h6ipLNY+JufQxHwk9WjbV3Iw6lUJK9rufFZZnGxH+u7eOGJynWparrgKLL3A5mdZjSUfqxvjjRz1
RTiV1njlI1TlaPwJwlfEmcQBeBA4gM81gubdvwzjhOMioPC0gbVfVr0xabwBHxh/QVUmYQZWX16M
G3DNOdjCBC75J3M+hpI81ysBT+xG/ne54aDkEVt8zt0Iq+1CddH7iwVuUW65VgScZjiqMGROn4d/
lflGKdGUWqsxWruKIPeTYkHg8CrpS/r+RW/iLHN1Z6Gct7CiEe9YgJVLhZltFOJMqVggxFU91at5
ix9ebk25dIBlZG6yj1IFz87k2XXmTMF1zUyX/xhBCzj1VJx1rKxpUypf5xs5lzdVAiNy52q6SdeP
KNJFnN0tbhZ28vPSqmg21v1ewL1GcQhm+joi6aWxOAn0GQSCf4GHQPbJAa9xsQ45Qpjae7JtZMv4
usOYwzwK57IvFw8VJoINj3hT0dPKkI2qCw/gSlfdNbi1SyRptmE2SMaGMWEg4BP3rBXIAZrnqIlZ
Z/44Ba5fhLvJBo1QPsdvJvsCZSJ5Skb7NFDBx9NPnvx8sMZJCGBqaZQiCrgnhkyUbLsKfI9e2XkY
oHyar8u4yujvm8oixlZQQdbVzhsEUurSnwP06p/Oaa7Ldx2gmdGQQc2AcEaSW1X42J1jEMLtaTx5
Zmkfzm2OYkU9KuM/cfFCdwnLBZInDumHBhdgIWfE4fql8vCX4id9D/3NUZrgmrs1Zp4dH42CK1ag
2y3r7XBSHp/JPsfWIv5p8neCxbqbiC8paq1lIhXsId92zLTYHe/FCZ3T1FMwLdL4ZQGtEtYU7udN
CqksekN9jZYYd0zv/pzmL4TX0BqoZm97NiTsPKqQaYkCySS4fM1SvxqafmcYIzIKqox0GZDvYX3l
Yr2Yc4pDgEJf6vXwZgodRdZ1y92uvMBFVDV+c95+HAOuFWqw8JyvCKEl3di9mrntVaQslAcQ6H+1
WNGxVezSi/yBYyGFpbvo3SImhRNZ+r1BAbtEZ7v364M2cu91C/JtmlsmzpaOWLL9/6hbUFCf+IM9
WQJv5L16JdTFJf5yTtXSE+CMX/amSMsl7XgXufzRdnfXLwIB1DImd9oboQzF54SYT7DXncf3HLKM
4Y4MnVQkmOZrywgmzAf4LbL++5D13B9p3XKAZKnpXLOM7GH6H0sxGF0xS/VJG+SRSz9aUJX8bhR3
jdbfeSMPFrFb2xeZ4CNzT55w9muRVwYvnXcfa1w2vsT9OeqSqayPnfsurc4niWPhwP2ZiTec/ONi
Hrug0HHfnNX0lb0cht143AlyPidh+swOIUp43/MlCSPBehFFCsMkKLRkkdSFBqLIifDKhLwx4xh7
Gwiv10zcB2BGnm5qvZ1XPh0QRsJ6x9sxBiC73nt5TKwi84hNkBie2vFeqIZjaXh0WVMdjZwFScUq
YtlBa/pouXcNa2IHygL0/Nqti2xNMXkJamNwh0OuEtu4VXPvjQaYyqDNisiZXL2D3Yalr2jM2NiJ
3XmlVhlMxoBpeONGN+r0oR3m8k+Wqr7427HUyMOgMT/ntwgC/iSoGlvIZkR885ZaQ55qLsCU4lwA
zICkxhi5ZSX8FRH1jl3tGuTm1jQjfHrwlD5WlLlBus7vrsVMjGwlDrMpaKWqem7RNJ3Zkhax4AD7
OZU8ynrylqP1iUP8sv+FlslpTaTBV/+kJX2XmIhwL7YhG0HXb1cQJg0EDlfFxNSNYdU30qy9dt2c
6a33AoElFa++wBiwRFJlD9iU+gvpWES/dhFP1dBOUl4hhEgHQrwgE7sBp2DZSd3wuSgQYLSR/D6Z
UpfeRqD4LxeRPrZjI4dp0RaUbbIgTXZw2zE7ZzAeqhif918GLXjxyBWRoIZ5Hp4FZFrNR7OFF+7I
JWbzrN13Wb8giMa92zF4XCk3oQLv4jeuxofWPAppekl8QZxePZsfkyZpd+IJ+DRf9h9t4cLb1Gnq
G1VZPwOZoV7T9FCKXgHA+cJ5qtHe4KBlBtyYf/Wa27r/k+K6Muv4+LmcT1ln4ypLdPVETzV1CcI0
CR5X5Izoj4KSwrRxHHm+/Sy84o5e531aqYWB8GS8EHEeIs1JfRFVR5yxXcy8RcKYBrwHEMMGmM5f
C+et9V6rAl/Fz1Dbro4qeFCQr310ecN8hyH1KkPfjTl0lEN3itJKwbCYHShkmUI7n4USmS1Nj9Tg
Te+4xBVpzJT8TRIo1q0YBDeQo5hehLwOnGTyqOML4EpwPO/IuUmFYsiih2zxQ4V3dvx5iYXhZnHt
hbfsPlnzvzdpUBcZw6DejnWTuadu0VjeVYZjdkez07HnpeplOP+6dS+09fYhjEukLMKDf9ZiQoMF
y2MeskauxDwZVi9+1o5DaIygFYJlYvv21eK4ttfdzLd5/e8lfVq6I+YdOr/girMrvetl8/LKx4/0
9AUcr3VFU3Uvc3uI1kMFkp2nDcP/CSR7gUeAMTMNwdIGNqjFCdRKz7ONVmcuZsEMokz84d2L4OiG
z+PzgT1AfO75euOLMrWHk8FRbwvCXvCwXRcUSdgcDGEZvn3wFjtqDpf8S7mhXf+iomtEtaW2O0Vt
uP/DwFNxQbE9lFfApH9Vj9Lo/iIP+DmoqFs9XHbtr+dk+xM53MDl4a2YxW/+3LftA7vp8QuwjULq
m4Pbu0nDknwygDiPu9HGZCmjyT0nVuRd7ZsEOZFMuM2RJoQVqMi5JpadSOSW9EhDooRfI+VOTzte
U6JPKhohiVqtt7I06RASO7TSQaob2iBU/TYDWvzLfoOaIBVBaG0tVV4vVyDKxQlZ8ZZ7nZEdSaIv
fE4UnFnyC2yv2o+UtyXfWBLAvN3SBPQpLyb0ATv97X8uHR9rs03yyKdXu5fT1m8bcp1ooH7f9AFm
FQ8io9+eDXQJLlqqLd7P87C7oz+d/YBv/IGMq8BCj4F6T4168a81Jr3MOFZyPT4rzRSVjZh26jLi
zE39jHuGNCRsOpWzXJ1r6yHNzRmgEVFvCWVTLc4M/GNnfDsLDwnyOUm8MnsbocQMxQUdQ0PSazL3
jbvlHRJjQQJ4/59GjKcLBVVfFj4itDEQOQEZTEFhf3C3p4HecP4Nb8ExfUwp8CguL++f33kjb+ft
9eaQpFevQitysnLOLiLYaoQ0+zYg+V5gCb50S7zc+Qe6yiK077pAkJ6InUquXyua4atH5r9j3oCt
U9BQEwPpooniorZn99CQFdTY1uuXrqWEbs4v0WOfqRoirRSNfZqNdNi5kl0fj5uQoADYvhy31LcV
ZAqENSrB4igH906ck1lPiQCFJwz3Wv0CRF1HaPV3ziRtssTyQHtifOb33yUfNYfQbezI1gq/l+bV
ZjW5iSRDY40oVKDeaBN/Y9pOltoN5LqG99w6Q3jL2VjgOZ6JLuBhoyXrrGSPEyoHFSusjSQCiSs2
t10Klc3hyfJALUGyjT9UEtiSWKc01vSsFk9fiLojI3taDynXKXr8OHrsT/yLmS7RAVrIua8sdg+6
VrrVPYizWogCaogqbhFvOpty0BgWxOnzYQsdYme7l9tnAgTmhHd2N5GA6dSbrhDSYW2JPbGmoCrP
Sr/Xpe3XqmYAqKbT30MPuTJDAt6p8a3eVItcqZcBQkPjaE51nKWJPFx8wl8m0D0IucR2Q/gESmq/
rzPzP18rYOQV85wHcVn3kuEBR3wiopOB0PuHd0qndMLS9spZgJnk57q9oD1tkYoq4INSyVleSygo
TkCysCcIrA5BXqJO9AVhQ3J74KnY13cLN+b9ENkUadhn3LK0u33rb0hPAz5zkQYVZVYO0NtEW2LZ
2Q/RsSN+kEqmlQLzZ+m7EwbArD59q8ox+XfNrqv8sVZnOTTWIlIn+OfbnyL0nAId9b/A6SlB6vxU
rQrJYZaa3gQsrp+/3+a+sqiwiduBfsgnV8Kn25RZpnuae5E8e1I+KKBsPuSI1djhho0r0qQ1A0Ln
BWEEuavmU8AQMuwGB/+mEv8pQqmRU2QpzdrWYHh1itTpMeMR5JHg7I9dc/fC6z8vST8UUt+5Spfs
TgQvOo5AMVdQ4u1ChkCt7VdWZ4Uz1FO/x/zOTA37jvOWJFRBMfstExcVH5l+B8Gy3i6me00lEqSi
XzuMM1RXq2LmFq58UGgLtgxKLMwHG3HYss8TNuMr/kTJ8QLqAPhzrnPFQgfIoHbYPd/Zusy5Z6CP
OdmqE9gGh8C6K2ado3QhGzSrepkA1kU847H+6rvoX9C7WX5UQqZS8v12jkQ0mwexpuqY7Gw7djaR
GhT063kPGU96mgloqt8ahcI89H91/7JllyE1AYTmTg9OjqzpJfXhn4dd3rtMPy82O82SEXHZ6xsF
Hk0vKv3ZHm1Lbvmt3NjulPcKA0cnWeaDLR+LN4JvyeSbtawU9Qhz54tf4/mpAcajJj2L4UFFca+A
wSjendL9HYG5QDZBzeEqWgXgR1codYUzJ9Ff9Q8unLDu7oDaskRm3k+U/uNAgS2/WCCXLdF2L6jb
k7YH7zzNDyt1cyUHtw54Dko1v8WFWy1UuTpnPh+fCv5CbhXO/jOARe8NRuqh5d3JULcVG9OAPxbG
wbfN3F7s+sJfeW+DF8hVzOZNATBX4pbzFyfVZ/U0qb+rL68yt77OADH3erwAMENeyKGatkHRiBdv
qMruzLZNfgKFtfWvuWARsCApAd6bKFnA4fCemyExjQQmbWNgyAK8v4qNgfyJJWO0WdL6u4+2krAl
iKEv8+XRGgpmgdQCJp0xhmP31MeX56aTKD9j96fFyH6zmCSQJaBjDNUWAn/FM4d/EnoSMLG3WQrq
3WjIzDXKM+VvV04MB4ZuBqFHbq4ermIUlQOqj6e237wcJMzyWfilM0ND2VnVEA55LM22d9TII3Py
Au5FoNUdUXo53Jv5CSyTZmL5qvnEjX1CFOnkOipOsIUZyEwdgyS2eKTBD386DMO3PEgZX+ELN8Bn
VhqeHWfzgFiPX4KL6Xubjb5M+y4plp+YgadzDvkJuX4vG7f/dzJsb5vpx6ibBZb66Iml4EpkCtoS
qToG6pFRfHNwGHGeiNpbJfFjaSEDzdIlXU0LGUTnCoO4wyEU3vKcAy6bbFrOPtvFsunC5f0/OKeh
snxCs1jrQ4TpHdpegOC4BRR9bGJtR0OrrNHVd9j2Ul1W76+ecXh3omal/lpe0fqKB6cSKzvbmbZX
65sclYhAixdx+X8KqlH+NShDtp8967QQoqJSIap72RnAUiyL7f7R5e/nm/RU7SNAN03URMFDRdtP
TKRVxLMGi6ss0ZFaMH1JavAeXa30IykVMdpXIWU5TvulvKQGa4fmq2xWO+7meupGZOROTP5dzI1S
SiRXXtq5n9Z5WG1FMt0ayVCKxM9EUjp+/Pc2A/WKPDrgdK7QCGONBlgrRccDgjy3L8jx8GNo+MYB
WI421w5vm8fcUL1W6mv7b336fhHZifSaIaouIKQeF38408hngqdg8wFMgkBy7g53L6zVfQBkRhv+
LQjUeesyEMkyNkLpYIAmAMYxrMHSDsqvry4HNY3PgW+ArhlmiPeMep9Hn6ZL4l9IpUVWYf9358qt
YH+nJiTH1spqztwx8hOAAzYz3ThgK/NaECBiw/L1SSs4znyU1NZUtJh5xN4WljfjkcsMFkaSpJzN
i+yAffPTFxmua8MEj9KCxLYG4wu9lbY8i2gJYb/GHMxpXneIEkp/GWbS8HAvx4tD4ODRCkziH9BG
p0qfHD3H65ZyUVJaBYVH76nmXFDnT6yDwW8keMge1pFFI4Ud3G1kvhOPdRPCMsO0nwES3p+hTL2v
gbS71NlHEJeCl3EK1MT1ebBTr1pUcn9JF+ee4BYSzlk5rJJNNJksjS2B54NDAndjYISkyurgLpO9
hY1+WOpzwpKWOeOS2oOM1sCW4+Tn3GmvrG/xahyHNb43Q/jDCXaiC8+oXPAfjttMUFpAgK4Ps/wX
kpa/ujL6YRR+Of3SF9CqtT0zeFevHH47SqUGl/7yDx+WUswlXtTEBWSW5xf0eBSqV489W+z1RRU4
2uGnWG4XLHysJooXvL4DZHG9sYYxe1DM+EGH0QPylocEc/XohUCYu37jJGMMdQgKPYz7UxuCDZ2X
AHm24zaw3jfk4h03MPXkeyEchVRRYOTdPTdrfOYoHtl68vtNytDnQ+iRHBv+iprYIlcOpK9eQ+jx
XnxmmxIaCdHIVwaMn+Cyt5Y6gtUsP5KyuYgDqRDq2HfyK1NcQnJrZL1L3Qo6/sFkVw5W8H3VfQm3
Evp6dVgfZV+zxOBFSUe4X/Tehe8/NUVq15pBo+AB/CtXND4QoO9RjvUSRLDCK5P6df9hjcOB8Nwk
OHYq39BUraJ8jc/IfmrCdBPyjOu5900M6rSgj/ykM3io9ruG3r33LKeqAdwptCmALqld/2RUoXO1
RAMVfma0F1WlPkNu4iSyqRDzvgHxSdQAV6CpJJcp+Rg33sFyKx6JG7fBT0dfl9ksXW/Ut3FJqbct
im1lpIUwcvHuk6065pDqS/bCN7+cL1VVmj5E9u/RGTYN0vnxP5DL8mX9KEMKh1l0FF3/t3ADqP/A
nwDvIC893hRbAzk16AA1LohFbIgqIe9NWMUEy/wrHYv7mLhUl+DE1wAQFUMgiPWpd9elVS0LiXIo
mGYlUVkw+A6JHOZw0+TjWrwOUIjKcHZXbGM77ANMwkoPSkcJJFTEWc4vb+XxpZANmxFech/odReR
er12u5P5uDjO0lG3Y/MiA8AL5AcwfcEMNU+rGCszs82JoJYnpM5XszaTZ/eHL5WSn1Y9Zmt9dGn1
fmsc9P1xBzCRSQxz2pCAMtqgZZUuLkT7pKfHIT07dnK8pgkSgVssjHGr+OWlS5reJZSZJPqsoUWX
G4CKUpNZslOmrKN8B87HLYQM53H0SbhOjiBQPGwes93+X3y3i2kZOypBSJJHk8wLZ2gxTTb9JQaq
d2q3t6CCwnCa3bWIGmcGxFPNo6by4cyY4CD9HIZNvoJXkf+bzzGMJFM5MZFjMZlo8MnqvjZcm4Pd
C+rVPjGb5+Ru54FyGTd8Nk2PE+0NESyKPKrDd1rOsY03z1QUEhhyUq6IIBMo844Hq6nk+7tNOLws
LgzzRV1X1xOVGhHKChh/HyT3o+Pa9hNS403jQTpwM5vyXlKzbuUQKD3E2MF93VR+rChnlEBOz94v
DVxmdQ5MPwotJcmAps6InegKDDLeNHH+fTBS6/H0fFVYN1bNfnL6Z+xXSHAhnSpjwrAR3Ov5g8AZ
SyMds8ZzYcLxDxu085wkKuOd3tPNnvXwOaSkPzh/oAoITYDnzqm06OrsROH81yEtWE68GXyYtpwR
bONNnuIDjntc1PJunNuhEg96MC8QJjSfUTgvu6mxrNect0vGLc+Nx431CoOh5kzIJvlpC39Uj/WZ
pDozr1lmcAgK2J+pxK+ISU1eOfhtHwbS3HVSqGAizfVlbjO31bhnh+SVV7uUcZOhJNzdXg9Jp8s1
RyfP2qW4sekvGLdV6p1R8oFueGaU4yCWkQZ8eiY3XWXM4ZZcedn8WoZGF8PSFvnLHOcQXgdoKNOH
1Lu+J+DMfptjLqvwU2/JUSqlcoOnAIEkPZimPOXc1uuKKk748DqR7KTQcCDtsZDibHTRYwaZKgom
PkH/c32Pglkwb2jq8il5T+gG/hKidom98B3fkAgYSsAoTfI6dPIv1nCqXe98WRQ0DmyMgrxuuORt
AUj6SHJUsfPIhG+u647VKy6IfwFZ+s1Jl1GZpfGOOFbDbW4GQFe7yG8psBI49HZibfvXa+oRCVeL
txVUGxFnuC2diaGsgpdFTIkojJa3YZPRKYFJ9FsJSjCgIFG6MD7UQuyyVlN+p4mR1pCg/KinZluu
G8hvc8jjIGT3VEGGsuzo/5rIS7MMvdxOLKgh7V/kL2RjDLGfnMKdPV3GCP6zMRTvswZZh4sR5N32
ao3P3QoMMpTJh3zZEEru/mejsIvnyLOrrCb4q+dMOLK55kLuMjUig/eKKFqVkqaPEohSwSEqX8MV
bjojA63cxNU9jhKhUWl8bQ8wkgC9MLvFJnRIJg1WxIrupfphshKod1Wy1BwQNvEH+hBF10Z0ULej
4wdL418UtwZmTR62UzkMmg82utiHoCQAoHTgy73isQdcphASWUbI1HEMvHR7567itkEtLIUf1s3k
TJ380ruWC1ROWiS6VTG2UeWsOh8669v37kofmlPYIbh1Lc8QGbSMAEuB1pI7eeWspfXy8AICdmbt
HckLQPxP22+Xx4AfuSL5DwmjsvrnZkAQGOvLqd49p6o4NIeZOb+S1u7Fo//4u+2vtxyIGataa5Ei
G0bY1u1iFAgh3+NgYOhAQV2AeuY7wPMqcHTv/8zsPV+cNzKd4sb9zFgEM4n8v3ma29JE8wqIgEXf
pZd5EG+w1uS6XaKXgBFgF33kkE4SzpBzWEDL28pfj8DHq1mbP5srBSB5MFXEt15bypMP+xNmqlMk
OLJUvwOkQfewYXzYY6dv4vQTsmP4LZshP63JW0RoHLJ9obhgMXT4mCnJlge8iEYfb0+O+MLzN0RX
+eDFFjHumxt5a3eoosi9/mL70nnU4lSKhao7cKsT64uoCV4oAYvEPqSJOraDrDxj/L6cfjNT2gQQ
XxEyYTTyBGiCJ36acQ0Y21XfO5L9ATWyR1ggeyrZdWvvCwGy/nhYpGrKCgrjsHTrQtXlw71fPPHq
ojwuBCRmInadhilubDOLeJ+xTH7HF/dtPUC75SYtli1T9C4IruWqXqezscunOXB8wQvA3XQBOOSD
X2+PmqQb7l5rxMCsAVgJOW47evyjKocR6HxMTs0LW5cWeG3nWBr68a/d0vggRz1pFK+CWlKDTKHG
2OveMSno2xW0J3S8YLpCrnArS2VdaLTo/Khk+2CH1Yag7NLF6YT6pHoBtxwFzqO3L/vshzvt5CLz
aEriIZX8wcHrSwnac0JZYhaF05skrDEYDLhreO26SGCDXWI2UfIWkw5CchkO4wjXiQbleGYxiJ+6
lVwqmiVBB/3YMSss4kIlgHectviI9oWGxw0E+YEE60s1xovVfRBrQ6fomv0x03JEBNVYxyYHKfP5
kuL1vb0FS0yuNYC875trFxwx+7aRFg1mW+C/14XQg1IU5hmQ9IHglhGrooQ8xTWurDtYN0ETB2nn
dahtK/DiyhuEsEaTvNIYxumu4lMoOphHHewC9GXU9sLDE/DyATMtJYZ/+PTLJ8Fmcr2pEKyqT3ZL
Wt2+MxvG2UX3KX17fJFBagBd6c9Ks6d6GEy6RqMDO+ZrgZHshUIJHDd28cP6oeq35TzrSaHv/lvP
BjhmoV964zV1+GJiKpGnymN1EQMmWnR42B2NsKroUvHk3Z3oYrvCGfKJ8aHn4271huJC3LZhWOF5
TmZPVIhCyJS2pdWm+7pAqqeu120ar+3o4yijjfhJnuwteCCffTqiUnr9pyPVC+eWg8C4T6z+1+HP
cpDKLsY7FZjHqzThwwgmQ1h256YAEg2HUv4WQVloCPDzVNHMSq5urx/WxgB8SE3/+gOzGCMivsTz
NBijO6Wa+7tUk9aKvuhSJlJBahD/9VUK783apDzKtHvDj8HuscNPAsCBPszcJsbmSYYA7od1K1Bk
NFvaqq1ShxR72E+gCc46afDUIY9lC+fuELX0FrQTKbFUj2aC7JtFGQmsOvTcn33QCNDjGyqRB3oN
NwzEQILTLpfHIVe1LBbBwdCeQklPD7UXdSld2GPWnzkPzBD/c+oJJWoAiVI+klYe+3MuLTsAj5Dj
X3q+oIK0xyt+DPHFnI/jlKfAwTYxH7Gf2wLL9p9cXuA1YB12Hjd1mquj4/9mNOOsULWb+74gW0s6
hKB6zm0Wlh0GnRxjjOSANrIVecvx9c42mEmJkW8bF6hypURz15Sh3s15f5nTdNJc61j+qG0J3FgJ
v18L8C2RIOyLGS3BK63FFxGGR9/nnhUArmwp10/+zKBb+uixDRlUM7ndNJ5wi7Jg7f6kjdcCJ+6E
mRLQoadEAch9LS7RG+yY/cqbo4rFS61ui9ZyXbv7yRf2/UVi5xB0rjIJQMe1gfUQBlI1XPysKno0
VSs+04/ujYrSAOCLArWF3G5cToBjnA7ozsEEzJ0Fp9GnlpOwCppfUIy8X6L9sJEkifdSJiAb/h+P
3s+bj82fe9OC86J2MGEg6nONUdpLXukEUPJ3D0UfGXiqThxVEotjB7iKuBDbzJkclxjELNWz0PnW
3pRX3TOGb+f+kYzvffoooeANP0528ALbhxVYgzTikAH1tKJRDZruVaTjhn31Zesiwy+LkawoktqY
O3Vqj6omJfFQ84Ibuhy8PoRlRZKX4lSHTah8h5zMHW3Mktd0wi5ZvsThMUWNqvk8RJcxn6DqqkDN
dv5WrNPj0bIuQYD4/nqaciYHa6QqDTXmPMBVGsSIhPru8lpbNWPvVbnKqLYI0iqVmHpiPUNDLR1z
bekt+rM/h19bOSEfxMYT3i29H7kJMHvtJ5OPSo8kRc1PB39H3CXhQWjQAyq8gJNe2wPywJmqZTD7
JuDrmyYkM0ULX0D2qCkC81elco92KpNEVihPjY+UMIXaZsiup15P1ItZ+u7npc3p4YnY9DF6xg46
nqUbqlWCDZflMkMgX88ViYZ4MN62AAmJHtLgMOmPfTCfuKOrbYxCqZVY3fge+Z9ZjCUJf+OcEZDH
x/6oAXR7uuLOg53NgBsxk+2mWNdzlzzF+k1x4RsgkwyPlafXNgGgGxtBkc/jDxv0u1pMLurNjQ5U
VIfkJacVkvYAIDynRFuwAkyRZSa0631QW3njWyoS+oxDNAfNeo8o9L7IarT/jHMMuH5mkQe9y+Y0
gwJq2fUxHJIJ3amYndi0jcP5RUNcGcI/SNKG1nixcYDCkq5jpwS5y/BpBWuYgseOTMywZya3DSr4
dxuuhmp73nc8K+6iEMZz/vA83lJoDU5S8JUMh1TskTZ5g3u0Jyxi4z1cM5XixbB7qQjHdKHwHS36
EJeQoemnBo12ep7X5iGg311GjdQ9FxWG5wRnaROpqEGM9mOOlhPyohjglUnlZEvfrf11+uKc/8En
gKz0JDB3tai2qme1YA8C37fsrG3dr4L04jzUKdGOjw/D0lMH4Zo8n5qvka+imODhUbQP+O0eteJR
OSCWfENHXuVBWHQnYkoDhIg7wLZpncIrjjeaI1MMJ6DOjQzJr422cVXf6XuvLaThBCU8duBi6F1a
iGnuVN4Cu7lENW2ce6KDB4s4GXel/p+sXHCM0RDKikA3Np1U+ilrm5tbiSfV66y3piPmZ+Yl76Yl
BfVTxwL4JDFz1+BtN7u97xqmynhVhdpXzNzfkwD8XPRCmGrr92n5qAYN2nodp0OJYMZLCCpKOPDW
vQx3GXcBViPOOOUA82JHVeEip4HkoYOEihagGKwM5GWd9wHerJEtl3finBql+YieSVIa6qwzBORx
T/IRqOVmQy25NLyMI/QpqhTGJvYP/EFcFRryu6FQWizjNQdEH/VwB9zSerDsSJJGdMg8086+QJvA
nXc3S5jDkWUeb6KKjwS82Hp8Mc8xmW1PhcrZWqb0uAue1UJtHk6IKRH0+81yylp01gpugzDbm63G
O168moNN66xSvzK+9Wit4G0OoqDtoGZUvOcD+PCgFbdkhr5esa1HzOI6nKwPAIy+OQgYX4LJxs6/
DeO9F1Q7jTbFkzMol3pZp/zaBiOBINKyU8/kVqgoqHLi0lKJH5xvitQygw6y5G4V5xrLM84LtHnt
o0Xt8QzSk0oVyKQrI7kKdVGiBtJJaLCWjXUQKwVk+EpO3JRhnyjx69SwCabYlcXc/FUvguvYhU8c
+TmYA+PTaBAOzzMAYf2gAId13142DaXhKugo5uI88cmqLO7vEFBDFP+ZgPqb2MMkr3VQnJ7NIGE7
gK8azszgoX+gbbwzpQcai1BioypjiR8YRHKFPeoSYNRTXk6bTPIT8r84ue56QO2LHCGwUgaq03kz
Iul8R4zi+tUvfBOMqYnBcJsLM5e0HqSysYavErkX2yAa98OXuRuEBvEeImCambFSOZCJhyDugkpF
Hr8JHFCAakjKARLIDZ7ukvkAJym8ZTFbR4IEtlc6crdAAYF0/yC4g84IXhOz8dE9+JNQ4j2ySxNZ
jOKO3QC57r1pW4pqSU6fzGfaqmMit3jcYV0MCOpIGPFfASnRfph/h72KNO0YU+UXLgQkKIPEl69H
A4igveoSGfM685sd9gGVXbzC2J0EeByKh4+G0ldHvBpnnBRbXow8RA1eLwq0iHXOjp5UTIdZFt/s
xx70s0xXphlL9/kdguVhpeogP+Ow1t/rB2xLvtvdi9JOhwNGeLu/4VXSolBNBn6Pj+whQWFIIkSp
7Bvh+cXEMJccxdq9YeakVLMvfE1yfwBz9VPwnLU16gDTgGpFB2gPlWiHlF6uDKIwBgzrIIMrmrlG
uRf1c6eEqeb6GzLuH6aVHyNy/gFcTNdS0k7L1WH3OcOEbKDdykhVjCIyjvbI0LAsSUB+2+LD17Ha
VzpPlekW42Cts0z586uPRLSLaxzrG2hVZPQhaHiNlrivNeFdQDno5DrDuPq9LGPeOGH7SBr/S8pE
ilvA9UbCea8M9jYRpU4EsUhRJjx0skNFbWoS0ADiIovnQavfL6jWxMi63ogNXVQYl3ss//LOqTCP
SwuyvXVZWd/sS4tsY95K/OsWd9CAnum729jiPQ87SmAvLkvAsAu2xxh1qo3upHIsbuJYOCfRaDA4
OZmcHD+D2LG7il3AWzgf7cghZLR/vnHqVS7MkssUK1GsyF8Qe1Gps847rIiF52fQxdejxys5Ut8i
VTv63EA0DOKNm77urgCjHEXB5pXqJVqRdWOvwXtbhyzmFDFC4ywJzwz3qrHBGfMUgnXRTBLiStns
GiJLlHrPseLA4iZ1a1x/vV7SEdf32DS++yFj4zO8ZADIaVDyRdngvdxLt9imaHT7NM5g7v193Ava
630rpdy0aAgN6w5uBKxkDOP7jzuyvwHGr++UB7GNQg5rkOXqdmjCMqAgmv7Q0tbF7zGV6CTZ55AX
iUcAToBkaQJGcxQJKox9u3yA5GNJJ6YKGiEhg4/R2ADfCZEqPG4zwmM5LZPG7M3aGq5V8gH7moqi
f6zxuPmmG4kBmI6IyiOO+mKfXoFugvCNgqsBQ4RWyK3pzKLV/H3p4BOeaF2nIVYPAB7S+qrk1Zkp
eaqHaSFJNVn0MaqS5CCAbrl6xVJSY4mnoIuheMq3Ta67olMKFDXTkbfu1CHhwBOOFWZYg13aJOx4
4OVXVtZdbhJdlpWSLSaUbN2cpIJ6joES1a0fFrUUlA8VtifypZgDdEg7QtcpmPR84OkYSU1L8svC
K80V4uJ7cMf+xZzBDVU9Z7EW/Q/EphyeFykirRF67Fa+dmE5y//BSIUU6eoW9jhE0ZEf6LSE4/YU
KLPE7AjGOygD0lTeHFalCrURTbFncmMsxRmI1ZekFihu6+JU/bwUggOUSrMo4hGJSyZk+mRsNzUz
juNlosGv7brDCqaiCpp5S2JQC6WmOPbTWqc2wKCZZogty9eSqFS3PrpA6qD5nnY3+f9fjUVQsueb
wVH9uIBoVcV5ivpTrTRI7jZ7/7kOYiXXUkTKXHD99oYNspIpuHcuO4bg1RepW24oaJc4ynF2T256
Akf8H72o7BU8eiKgz8Rce+EnREF9EJcl3Pb2mRe6GSMbwMLhJU1oBbggjRKTsLpcMvOiZUNqqVIT
EkdAwy2MOyeVcyu55v7279H6hTvbDNWG4g4hlBWkOublaL0J9nYcfLqye1d/fsAURedSaazG78kx
abXaHYeY//OR5I46eFOhCFSkcJYIkX5zwv7nk8RKHSqWXKjWn4EeUGdbgJ3EkWAdsB/Oi1kma3gx
PIcdiu8qk5X9hTedGZnAjyRE5x2Ir5A9zb+ga6We2LHGE1pWDuH2hhQ8gsDQJ7u5Y+qTAhjM480l
az7PM+fq8lhUxazWt6Hyo7jCylgbKliz8APcMLqK4QnVnsnfV8mrSfi6rwq1wrYYQI92jpUMXFEc
UVr/akdMqqsC4Juo0/2FIJ7U4UTTSfoTMtVLRucJjkW4oUq4eFvHenLBxy6XradI+QN/CzDCgu95
ErX1IXoSXUwNYDCcV6lSvJFWVasXMOMg/QYTeGOMzAv4EKEfPEjRydfXzphhvyV2jQkdv8hZUO4r
+7ZUgTD32fr9YWkkBeN++j22ppbpxjfRsdR9lGExR9AW9GdhBRFq1kpy83fsnSQZrQ1DM0FBNehe
Jn7mE51RtZZX3bNanFLZv0p34M6SXEHkPq7pPE9m7mILKNrPp13kXLABb7W/D2WQnevp8evgn5v3
N34uRsJbb6Haqsfb9/d4vF7OVKF1l2+6jbXUC7jO3AW+NL/OV3xOl9BuXTnRnBgW1OhH7x22QklV
3LWBidMecdRUztJk3dQz6/USQ6duQE4LBVAZM753hvfCXOOfYhcvkqIBZyrXgKZ+Rzzo+zWoEWtL
m4KWab8qeM20bQIxW4J1SEg567WvNuGnXVPxEHXRW2+iFH/Mi0RnsuQFIFPJg/xjk7yeNMHs87ak
/2n1E6Ej41tOadqa7DLvX2DdO66xB1zNSA2949fDb2GgZCMP+hEShM3vvowOX0AfCD6uNteGL5mw
RkB5eHZvvCelwNL2c/HPx+eaEZDxIShidwKr9AKmqgk0IehPURwag5spm76fk0HVJgrqwGnGCAlQ
sX9SfSPg2lkTWQTdeK3z/1bcEDn3yg1rNF+ZFph2VJ/krSx0weR9WYmksX0M8KrNZUuKzIX9gsmN
M6U5FqkHT5YQvb47jCYvnrz946FDPjNvvFJjChkOwDaTeUrY/A3D9DRaiyfOwNqUIK1trLvdMYNB
NAkj8fLqK49Fg0282aN0FIuX5f4BoB30tnbkv0b8d3NxgKUqQOAzjVgzTwvzDJMiyD+skurysuRa
S+HXUY3LmX9LbPHout1QzIS8IRnUpXU2oRflsI9SlcI4RfQ3DvLGJ4zts1ku4Mrd+EvsoEq/UG3b
dDiQi/9kqBe3p+EU3cA1ut7M1wGk2V1UUKMR1bwcof9PeXvFhaHr6x3/JLkBU7oBIznk2Zioxovq
UNBRSQLCGXLkYCvfejvDdhO04Pe2aeqAFvR6Lc7fCgIijSQUMBt90Ofm4do6/t0urRdLyuyU/49c
gI4MHBMrqXPxozl1S17P4vWmEOjXa+cQHEtDDzl6i7KY83sdfTNIF+pQCx5gA997PHqybXEgXE2q
rCCO5vpX1mUQGG9HEqS953AYljsddPwoRik4KU+mFMNnhRd0iMpMxX7km8EZjhXJ32ICKz7wltOt
dB3ao6G1KOmJgD4Yzr069oA5eVpoxwmjUPZMI9fx0d9OL9+OeP8GjxLcZor88SJsVREayCouyU2c
GRjZIXmzOqCkS29wzvfHaTP4jHyXwEektNEmy5DOzKD6J4S60QeC1UcUgyGEFcMaNdwG4569015q
1yIt84Ral4by9j0EWAalHcxrEzgIdoZg/HhTFEU1ynrMPjRUXBe8wrW25wu2C0lTlCJm55FhuBhP
IKFPu6lsBOK5d2NMEl3H11Br43b1kfES0biK8r0QCowRZVes9uwmFSq58VyjARV1YROL+1eiUOPG
fBQH5fsfTBeeK4fnSniEc/qQwM4AW7X7YL0MBBdmKXkq8bGaSrGi2vWj6PsqcnNBeQ+GPL+N2MHV
5NEBRWOc/wFN7XAklDjEJOj9rwZcUG7qZNuHT/+z8tInTp0pO5tsYUwoaUC0t+H3PtN3mcfuuGbZ
+Ez1DTcrdKUK+tRuVjipG3Yi/gsyzSrb+ofeUOr71MNJzbOKpL8SH5OwwUkwH0LabO36xzVz3c+q
45oxz1S3aiRBL6vtgNIE/4keLbdoXYAgO6Jb67Yu5uGZXnOuqdNLYZ+vDAs969WsiHA8KYHk9gHz
KqEM8CostELH2qaGdMQ+4ilUdyMEeEQ5+2kjgdzrZBjZLtFPgHw272tXRy4FDfC6WyCmvkJjgUvw
Hh+IocyrsNnCr+j/xoWfR/UQ61T9i4UGUUy/Oa2gUd+RYZbdC/1qsqqpO2motQfDUYwz38Afh3oN
KwJKOUarq5r4vKs7SrgL4+kIC1h4sh/ga7pwrRj75SZCaIWXDBUe3LO0+w5zZ8snIlW5vK+BqY8v
brC6E6ILKUuEsK9mbME7YmGZD4V8n/N+GjG4KYexvnxAIuUfz7ntYS8ZgIcZQgT5CMKscmWRdQAU
BRQunL6VYQNbHpyN3XVTFcKJcdkJG7t+YvTn9Akzf07/FErpaRJHHcDX7fdk6tMII8++AtLc+4MO
HoOp0el0pHxn8vMkxHF1SHkURyXP4nZHHeh89BFaRzMe06fWy50jq3cXc6a5Td1ECvR/f7O1o/Ah
M0A/i/ggTIGhbNoKbI2SnmFERDPONNXoBqFQGIcC6fabfzwN4jbp5UlX06xKlm7KhNUU6XaRAErH
A6M2k5GjomyJoxsA+w1eC0/Dzm127hrBrmYwPkp9IBIXMMica3g9dcizhneww5Owl/QYOK7+jMV5
wch1q7WraIKYAQcssXHqDsPO1CW5Crguryu/2QCtqIU3oVnqeT0eZd67yhpLbi/hZYiRXfnHoRkX
Pz5MDrzy9xkv5DFBMCie78IsvHGempYseBiVKKQJ3zalVEi2DIEVrkI8PRZ0d3l6ckCb394ViLtA
+RYKRNhzuVwpjHhRTmxrHi+nPgad3e6MtM5aNrqiSZsOOrBev9wB7XRIAYhSqQuSIbJeH/8mo7mi
q4tFnQJ25ZAUKiaenikvpCDfFesps4yDX1pTDkVWK8u76wIlbOk0HYW9TBJCkUwFdKqpseMTvYUY
pU6N82VU16XSMcQGb2y2Z1HlTe/q0zQNBbPweXmwp2gR3BBHAUuuJTcuxmISXOTcJ/8BmiZ9Shz6
JN254HpFG7IhVQ49U1BtLrFl16x4WWxtQxekXTF+bpkNTHrypBYNIBFMS9ytYvJPkGxVMjHh4Sws
qh3sTO0Qmu9qK1lNEBKYluiWHs19oL7m/Jbtyc9EIJgxC3wws372rTsZiidRU+o2ZO3HGMAYBtpH
iBELTvZPlMb/GhNsDNSSnLCKnj5NQmzOrreYQYCmXLSyFmK83Jcyy7emPeR4cQwAd/hlJl50pKEQ
6y4Bc5qB1j3fRhE9m9f8wcyBpwfiqSndGu3XbpSVGJK+Ib484JEcgJ2pw43x1oXv8MAyCOUn6ghz
8ZjDUIMqXb7AzHvuJf0oFXwszbbKa52salATZFN7wE/E3ke4vYMf0P1wO6nZFfL5RAaXRFNiwFpI
U4GkgxM5ChpdxlR8Y098o3sCBIQt5X04Iyv+F4EherlORCTRc5ZlT7Ilo/8+UltKCiO1aqyrHMG7
lUql4885tVdbcx1QIONsi+sPaFLsN1AWNptorBSIJguMWcsQjFgbtjGvSN+dNoAbUtPk5i2/PElB
xap04BUmEn+LnHXQ6tYtOeOORMQ1FBp391LASCLoPEZQpJYaOJk27AoELEvvMrul+Y+OQi9YWds3
mrp+VjMqFq6eQMztzv7LrEo2AZQfUm7NYufpsHUxMBXK2tMyML7rzU/Lhw6ZkiRx0jTrkqb+h2aw
EzURW0HL7ZhNya4lVcvN/S9gmtS64kEV/BPCBbjjbpPISvANaLoaEB75woyUW4SgsbxUPAg6hYCF
2deFfC9QHiAOnaldL8/VI1+OcZcPW0aZNcwE3cVfrQDQ7elMhubwBh1Zn7STTqC3RFtQDxanrO6e
Rs+qNFLziZsj6LFbxreMSHwk1lQZkLICoz20hd7JRVbNaPQrYyzmGi2JXdBZAhvN3FjlmgZuD83C
gc8J8EFbJMqptEJahQAl2fLNJ34l9ZcuRmwqhDApluC6wr6neDm2Lp95w3UFbBJJFP8Joa5HBU2R
VSRnwTh2NvUPAeSxq9nh2KgT31AepvYGtHBFDB4ja7XxzRDvgoNO8GJyOP3g1LM5Im14JSJBw0XR
qIT0zsEyaaCKgxHvUFSH0dr6FQRyLiK+M1tKd6lYOoAxkYxy2obdaq2B2cJv86tKqpON+6fBFoA6
UL8Nn6RdFhmXbfoNd6vzjDHrrsd8MjiIOEeIWNhVh2xxJmOQVl3ZXRyCVgnH2VnxtVABSduruVTF
J5EkLMYTtjXHOp15CNAZHbR0YsgxxEFgO+Drp/a+yKoO5kQ/TWJS1MJ6mOZSuiF/HhRUXqcIPklZ
qH68XGpsf5FyvseSl2Irb4Wth4m8kvq9ILB89onhX70XtwgKRyUEHEtlTiLps08Dvz6E9aMiLnoq
jL7KoAtplvzteKB4yYhlDY5TlCPVUxn1bo6JZxbWNt0GFTQW1sn9ZOrmKmGfrPU+uDLqfNrvztN/
8JtNMQ8IeNnZ9+Nc50w8u7X9oJSZ1m/rq3OvTFGnG5/FDawMzmDpYGgnGxBFx3DciK6uTplJ55rt
bDFeMw+odvrxCKTDggskmXaPRq6pN6OZBpWdCRxe8zIR3oeweEHOKu5jHm+MhbMhIxhwt6AP1vei
Pd1EHY2B1H+aFLPMTKkbPo/xWb86RsuKww3YKD0DHiMx/SkIYR/4gg5tMivm//2rhkFmST+naxC7
R+6Fg3jj7e/ydzXD3KxfKkyqcV11m5z9iLbe14QXigyaaV+dI4IZqV27obIa6LrpeQ7vJcAsovVz
Q0ARtJYeVENsUB2GivkJZWz+qXFNsm9O4v0uqMUMB/5Y2xVz4kCpwyCszRMdUYCOuPKMgJqdaxxG
hRmCwVMVpF3nJDg3v6I9v8Q59o/KvwDX6T5DWqhlLN2W2kfa+XnzUU1X/os1jGw++FnKCEXiKgDN
RIg45kxsMdsOiM2+HVXbOZ+YFPVAUMBh/vpqLpjgqV++KDv6f7REzKvAzphBX2swi3lwwC3KeTfn
bd4Kp8f1ZONObfNWm0OqwicoI3RV1neAAvCBjEZz82cQ2D7JvaSQHK1NCm+iMli1JYrs/HGibijo
4Hj9UzUwgcsC45nrqrSOmwWSxDyxi1CLZRB7ySQFE0vmAvYv4H1qiGWjHHa8S1m79Vd3blM9C9Eu
COnx75tQAqsLTwZhkhQ48kRanp3h+7qcl6VGQJd5MqS9zvdDObW6oAgzioTcOvyiDELkz3uh9RBW
lcgrxF28zemjO0ANzTBLqz1GWvHpeUBW88UvG3nOLyhZlHaF8kgg6aEUSo6pg8qjRVdABOWJyQzG
DVSbzxywA9PP/W49qE6tRmFLszA9w0rWyI7NmOyNI6HdpnIY8oUAxJva7vW3J5GnornwCZeKqD/5
i8RWyipUa0tgE7pK5n4eV0Pf9a01DXcWZgUwTyZtG0cUUT4RglkX0vZL1PM/TM6F3G488CsUE2BT
N7HL3CWgdUmdC9oscGtEkzrnGzxqaX3Gg2sG9M3qe5e3H/oxmCYPyjKzcuywBCFhPw7QOOHncD9V
B6FneCkeDbPdn2YKliOgxOUjzXyKm2IrB03HhGXFPqREJMepYG8G9NJhnjFOZ5vlppKMUHfBF+Va
yJGYAQbPxFGG0Cgi+toRt0KXTQU9+nMj42uzCnxdV2ipVGXMJ5dNdLktvPKqwm83qrfuLYU6XugT
uh0ppPz4IYzfUA6nTtfUQPSWAGpQasRLO3btwIZ+Ag5X1Hy0mid4MFoSdt39+XR0tZEIe3uM5k1d
n5JRn7YwPY2c0ekETarLZA2w8gtiHAWGACjo0QkGLgHzDR1DQ5ZVqcd1xjB3e+7n5nLboVDWWB8F
z+UGEPPx+lSkbn0vo23sGRjGhzOQqZaeEAbJIK0z+uv8NTJzDOm52M7/gnKV7gWnWL9qIERGsI2v
GfsuvsK6IrUrc3W5U6H/gucsf5haSTlMQA3MCO7S+J3l8e/SSgU3I5VmLjY8bHMWBKHL3sATyH/H
+fFfQ6rx049zJX0DaqCPpsROU4USd5QDfWxxTlCSVD4S8KJMTwFYH298A+FMXfnW28/gxpVbOfeB
yJqrb5ZEfxYy28ucKmRaa/jlbNykineLOp+SHNNv8wt9zkHTheYaKwXyWhFM0vKjLU9dijBC8mCa
KlIrskQIJr+rNUvFfArJgk8RWlLJb749Jf5PF6bfDMwZhMwihCfNrO1c+APjRK64yX1xACKXhL5B
zt41KMX0ZqxagO3Xr3smwTNOrpgDWLrUtCXL3IfohjWCUu5AORB/rYgWefJQcjTIuL8ElLovbJba
oq7ouJMIoYpxyQ6HtnMwNWYyeA7CnKfTNXctDAPLZLlgPtTyedeRyrQb0uCwjXFbAW8Ov3vfJvFS
Nx5R+IrZh5eFJ0GfdjsbsJl+kFdBRpnTdemRcggidyvjzevdZ6cjJpImevHlOnqhRJveTKm+7vwh
gTFlXspEQxdnRQ3+hg7UuvcftSoUgYDFuvyOO7Q0pROHMQ7jyzr8pGJ5Yk5/08vmYKHorLPzYe4b
hHb1cJEa6yvuJT85FweORBeU/+Jjo5p4aIGFHVkbaW0eHCyckm/pBn1eFZ5/dnWAZquewWq1JhDA
Eok+/9f27Eyq1YRJAnodh0uzRsENK/CLtr5NyrtFw7DFWUbdURu4wjhnWScqvOB4teUUu15jAAtf
6mg5QjKmNP4immtvL4BIdc5c1V0xSHIiWBfH9nYhV/IDglTf4Q2YvIoA41NmgT4sDxii9O/aUGIC
l/HFlZwOP8Ow1F/ihogD5PuBKnPxuTX9uIxa+BQD2pCSbWV5sntdwD43DK6EJySIpXTmZgCTGynu
bDtOEPR78NUawpu24Udhc3sKzqsKbLivrTd9DkaYpvm7rSy9r0WVIKOpmHnPXpfDNs+Xv3xMY8U/
2zsGGejN79se6cg7Tk13ZkXErZDzam1YHCCKylKCSfNCVFLqigewUoP/OCEyrsBECap+Y6xh8EOn
00vLmD7EcaRbbdu1HQ2IhDCaSugf8X3LKkkaCQCFEdq/a+YV24vsjAbuLPipbrpkY/NpYAJTr+ox
L9isA5YUfmf2Dpj2mDdD0RvBVHNVHoMB4WNxMv/BbmXUY75KhSzIVEZih5K+bCUCstEKNHZQbtFX
StaGJa+XUd0xgmluLrQrkIncY5SCUDyTfhJGUdWZKfyRdibWdqH5SKxU39AwDr44xsLzQaaZ2Wj5
lGQKLczK/Aetb053Q9ejkh8QXkHF/0cN22TAo4Sy9D643S2wHvuMVer7wYBixSX4/yJmjVngkuei
dP+NpJYSwaRY0bjhbd/YToE9gRpUCPXXfpSo8xtGbobxMwSMVTtnkiPzeymbqgFgu0TdVxRyfMV+
2tfmIge+DZ9ipUSwMnZiYNuCwHP/6ldiYh2sJIgsz/DBiaRNZOmDSQrCJlhoKzSTHHElRzUnNlBY
/y7cMainBsjRvI000mm88Vj8DVf37SXO7z4jexy5RUm8XYXO2aQGb6OBgbxk8FvrFEUx/5dlQzyg
GTrji3cptrvQW9lrSdUvUVuGzZasOPDp/Y3d4MAk0iivNiLSE5ZgxPsT2ZyMkh20IhwImol4sd/L
gw/drpv/CldEj1xdcSDHuqx+l5i+69JWRlPHmvITZcc1TE1eBYh1xmghK2z778FWB7t5pRkgJN0x
YtKYqKAzOMnS0VRzJpE0TxT/tovueL4AUaKVnsuyJktL0iI08qz7vbMqf3UbZGV4gVgZtomWNptd
S40vv/ePZZ44ijceDdNuzVUWNVJ1BeMcGdVKc5nCwMqR4EkmaKVUJVYwpBm2+O5fL+1S1SUhvMAm
VcAeschwLqj29StmzQhGwPt9OA4vYQqmm/gjTrP0eowKmat31aVWemPSSHlK+QPixOfENFb+yrJY
kl2S4J8iYfBnmDVzJiqPC62kS3/yt4/YhEJ2uK+iR0oXSoKTPMFFWHTgarEtq/zdCP2S3FYvXwVf
0XudYHQOk4tmBFpVsOa0A2/TQp5VpuOYcVEOsxMgY+gJnNZtEMVbOyGkeKfcmfGdyDt321sfnVnd
ERsb19pGkTibQmdErn52aM+QfGDlFzEafihwl9dFitZRd2Y8zFhO3K5sA1Hy7TQCf/qeIPTbGM2y
opep7WB61ZhKQwBrAKicJ9cRu0kkV2DhjxQqhRiAGEWVRqYOgGThdPjZPhfjIbGb1/tU00s/aC1a
cK/ZbmD28UaWcV4VZi9Askzopnkfws3l0sxbpiww2QTH56ifMqR/3XZUZpvSAlPWdjpWvQP4IONt
/GgjvUatP83T20bJbaTr+kz74vbAE8Z1Q7GEkmd13iAem03Q6CQbsqcM9XAFaCD+3vgjkrjCf7Po
amP3JgcQmGU3ugEEMQ4ygN0cvI7dwIvW7hmnZkfcqg0sfmjiUYA9YQRE6yY/8rzHfIGo1Jep/Uew
ltCawtKFbRwVvdORINl1v7p5heAZW9YO2yY/FKdxMTAivLjL/3kUBcqED9ALpR9NFNFSwl5zxnU9
kgobSNR9go9/RsgXhsV9oluio9Gk0uQXV6s5H3MQMycvOt3XDfDQwSugSbADyEGaqdgkK+JY8pQ2
nVlNt3Ca6rPsjYNl/D1FvDcjeWaU+br4yca8HUxRM+B64wRZu8mtB4W9pvmGoSnwnkWu9TqCzWWv
k0m8CgHfxqmXh5+96uXqMszvkT2zXE20nj0+iq9JTw4Zg5ozrxuAOpzGAP4/Glj4gvP8AsIIiYx5
XVcnaf6c9AQkd1PSZ3ftNtwEiBKydMuXQuDJGq9kudXCYPTCg4Elir5Ib8ZCGiFLISh0+cuP1838
NXVie/85yuSKpgWcNZmkKQU2nEvqCik3IyHjIqB730rB/Gxt/t4M/RUrL00bUkqtQpf47oJ0G8FG
k6XwnpRNUF81vqn499v+/aRG6huoXXAHDcx5+4iLfQ1JYVpBEQZFnbVZfm5KMcGhLEG1hPvyLDpb
6WJbYdL5cV+epQi5zueFMb3vOOWobi+SRDv1V/MHdDvUyMmAxc4Vt0z3h0VjCtYqU5kVJ+07jzwt
GTc9MgWluK5I6LNumPdU0Ku7l2TkFxd1N/D1RvLh0MLIdtLSz6tq2S3+KwD8ipHeJLUoy/1ULiaF
abD8SKL0RYBHYyIEuPQLaHAhw5RfyzTvIaJ+oIjqLopknvySmfi0BJuhZ/74o63rHPLBXgXXPOkV
8Gx1rqBlhyGjKHkKiE8DX+vP64/YVtxfDTkrLwBcYFaaJhsCjlad42tyqGl+QC4Y278LnJmazf8z
AA7kQMyUP5wNUzeAuqhEORdKQTgNl4HC0rZ34oQs4dVZCx6HHU112aXlQR2+//SCC76Gty2D+i1+
YqHa5x+rWBaCK5JkNuCseFpq5TMDRal6j7DrFn73hidxE6csMK7my1M96C4PU6aif3vSEFplijqf
VwstnQXBb0JdIZxDysXNRdi16KirLAQVZhdOE/piR9laLks7AmwejUfcTJbgtz5t7NKt9Z0qxfBr
4JHO/oi2gjzFq3VEuV9ULy9pfRqnW9qH51TTxvjXywUxd2XJiX2fBWZ5RNONUrSCAYvCLi4pkeSb
7HhkuxyoyBooHO5ztpVZeODd180ScLM6Ip6ntjCKarHQy82uv7tRE6QLUylPOiX338j+BYuOQ+xM
9GtxPIs+l6G2O16mt3097RfMzhkkHeFUKVaH3If1ELGzOntjUn2255NcBgNUFgN+MTwlrxMi2kA2
U0hqcUEm2p+w3DTUyvQvSyKWGoD4FeWpFnKFQ1bkXrXt/ea6jnloSG8nRCtQnzNvNi7ZO/W2Ii93
j8g+pDDqpMmz9l1bx9ToNE0TUVhnDGVgj1y1sWiocF2X95RFJQ0hM8GnMrSMuTCffKT5uK9du9zq
u+aBRdJdfYRrAJw/ajqYG8wVzKVogIYnO0+CgvTZT1pP7WrJaTKTeUgpAIoWRvTlTyVrqCQEOb4z
qLTVoeA6vFEoOkU5FBRcQToLxVFeA7eGYmDihl3MXO+jPvTcL79uAJs3ryVsyB8uDRYBk0fsqOHM
WJlaI3BAAzCN5uiTyLFLXFqcl9RgQb0TyJ37SANPTp8ddoWLHDNFUpHgf/Ojkf9VD/QXOloLA3p7
TjzB63SNTvm2XHJCAAar3DJFWuYtaAIXl3L9jpAYLjpkihA4hAPAnKRy1UaqQfvNHhm+MS27J4pE
rXmH6njROF0hZYheO7t0Xesws51fFKw7DDzbaBPOswdBRVibQMGAlb65kaKSI4q8zkhtU01D0rh3
X4FR4OMvDP5CMizmkqfm0DGzhFIW3nnq73Zsx8sryXaQOb/L7Kv96WSRpxjyUKDb+rlU4X019QLs
aElucQGVT6p9mZrveqEkdDXqzSu1v9gQGzbxvX+J1DnRUhNUB+oxuAoilUUV1hSHiXGFXMurCG4T
wi2gV7MTzn1JNQLu3qmNdqgVO09DF9G9ycOpY+D6EP/7f4Dnm6vE9nUMSfA/TmzXg1fP6Nlv0q9L
3f4NmCU/9iIp2/QskZNR10RhM6wqdCtVJhP8deumjFVYFvt0CAqqR0yRRBc1lDwwYfoa+IX33A8S
RigD0dAV7BxM0/X+5Hd3FuOK4a14/2tw/5YopqtVI+IF36QZSAAN+vv600YVoLhGAeJay44+SHfn
qmZzy3qPjUZKj6GcCi8Q4VyDOI3PTPc65c4tZbdOX7Mpv3b3aLL6CLOte2ln52RVU0a48zXDywPR
42AlnssdDYKj9KWqLukIRs6lZM8C/lXvjd3CnyQW1FimhkJocptYbvvr2zMxFzpRFoI1hLPOO9dT
UyoZF9SZCQ9FMJP5SDXpAIm5dYryZrwOJkJ/gTvXHFARHbx+/pSRsZsq29HvsCtEpcZB1crMdnG9
6MFlarubSBKdtakmD3J8q2B0AKZ4AdWMXnw3NQzYnX49HblEzqNvKWL+zj7uACIH/XGhCXcDmc/X
V8821E8UvSgQ6WJKpnzj2igD5UlLJ1RmAXgMC5C/X/B74na/kOeGNo206glPf0lMlas8tLyLCrSf
nRHCBze1nFuCgJ5IAdBEoAhgkuFqYTQtQzkdlq4NlfBF6vhmdIx8p7S9DYMZxAO0RBVcJvjLnS99
BvlSszfXzf0K3Sb288AU5AjTaj9y9VOZq4JbLmmG462gseQRJXBrBd8AACBGRRA20bOmu58ZKj1R
AGM9gZYQ+OkxpOmP26CdnYbMnWGUtcrvAmkCOm0cNPCU2yUhthMEE+XRKJJtQuViccqiYahEJ/wF
Oo6cBiWPeY1IVpB0nXikKzNqmzyAZqjx1NYD7YO73EOKXpc2oWztlYQf9b4O7BsMfZqAS12voiRK
tciAgzDcuSKNYMKk2B9P2ttVIh/XaOtUZymMXswVOWkSUDpU1Yq8IV6OTZYDc17peMEEi86+LmQf
k4xCZL9JM28ZQ9mZrk1CVXXK0pKL1+n/T1Y/u43biHQ8PTkQEmxxWBh7mylF7owlkt0xdBr3kODX
yMPuaz1IhZiRl8Po8nQShivEeIgLqTFR8p1349sqlE9cbbqxr0zTw61MEL1lwojaZquFpS+tDX43
VITA8i9s73V7aJDBwN13DvIRusR6agiRr66Z7UA81E0gaKStuHOmC5NQU055H3wJGQhXiTXvzFB/
XV3oDVtK3rYtfZzn2xTAJzS3ekl/dQ3gbO+YP93LitiINXsA/qDRGOx6WB+GCwbkx4UpOCdfGm2b
Rz2IzeWsOikYEnitmQJbByYRdieW5uQfTqI82/Q8SpJDEo2bg35GuaynCn/Jq+dk0ILBrFyEqbEI
GekCD4ZwaZOyAF/8ohRMD/+VgUJERoW9XD/Ke6R52s+jsxbkGe4OTPS+E85PfWEsqSiDPotYxx33
+CA2r8swa0Wmzc9ZwAYEV0ndC1R0B6gmi/Njp00vzDnjZQi2qo+wl0DYUBZS7fYE6/kib3zTbiUK
QsBM6QjMD/0EDMr/KYYndQx8fkyRADoAulCrBRL7GEJ8dgH4D3XxitwSLtrAZbWEt2QE9VxKuAac
YC6h7BDol8G7hQ8cJUjEijEYvlwDmFmOVfdcuH/iZ9ewm+CMbnlJq9AHBFW/SPUIBHEwXcnpFPYz
+Pj2Vg22FZaGaiaPq9FhoxL1aEM8tDzgbCxQBNomq9GwmFFU2xQoA04Q2KfNOgsCNxMho0w91u5H
Qm1fF3WXr7UqeznRSNwEBTM96gXBp8HE80JkFjOHwiw5OPZ7rW1m3UiemQ9hUTZok+yrq7kv9Efb
SEzAzHKdhj66DxvsBH3+SWwUcd3HfyjoBuPT8lUKibEhnHL35fshM8xvZXuGoGptcK8Iq3T/9/iX
vCcjS8XUmmB5r5QcSQjKhgEqib6npm01XwLEI9FhEfdCsOEDtnvEOPSAsYgO+ul2Vs7X3xgAF81e
wLVDEBFyD+Zr2eqHlBK8+sWQVlyWRH+AueNDZN6KOmZzqg33AlcFRMKE65qMIognhdINFje+YH+D
2GVP7F230/f0GwmO4aq7TZns5SMUrhBxse2qbFmsWojGLgYS3cvRQ+bXW3Qj1ChdxHt2rin1EoxR
t7yG4keKBb1N9uVWy//rgkX/ZEktdHDv9jLStYwf2gVpM2JiDqkIagEagyuAeFieeGc8av+BatZJ
aAGKKbW6lsBEVH1Sk5DMQkGx+BSpSPo9vPbvFpPTVzReoK96v0+0viO2cUFt9qEp1ydcrZi8bHzD
DnLJWB96ndHuy0Z76Q3NGxvbpLtcebH2Bn/6u6SmLEJTGfKu+ltcfILHPUdoUNJKgBtlTnt+f3By
vB9LDLQNulWXxsrlm0c2L1qBMPcyHaI9laZbSKCx1dHtcE14o0P+DYRv0yus79ElXmVJIT8IA81S
Su04+ZLvpF5u/R1s/7wBc31nIHso6wj0S0njvWAfjyEf/Kl5MgCKvCK0CzvUCy+w2eA1rdB6Yrbp
EJscH1uBAOikoholsr83dHHN7WYMqs7RbS/yBQAevT2kmWCrCrXNYpGMU/QfBpTt/rKAC6zZrlsy
LTm80Y+xAQmu5CTuPcjXx/tAh/U43o37YD5i5XdXmAM9xpIQoZECRZHhWZUlCecP6/vYkkwMWPDh
N0WMGhGc05I30rAq+LaYxnjvI/UWpWIVI/egBcEMEvPQy7SmKAfRx8xZfnSfqHKJouZ/B1UBqHqc
QphIkuL0zQhauCU9fY9tQ4fG16YrCGFcsmF32jYXtlRZN8OzbdmYsOtW1cKNCcYP6nyxBH6DiAoZ
zz57msZR0nUMXNmVXYdY22gDl6CYatGf+FRCnx90aASKYwF8YkYIXCfvZDMiu9PdGoLx21UyTPDa
MP1MsMsMyFEynwtQ5K2E365VVa8b+mIxEZcH942+GbGjXD6jD5SBJ3/FcNI/c1aOmBpzf1nKVID8
jAXkR6qS0qLzxdFh3wgIAlFk9INF1s/gErGNoNG0iMtGswgegZYn7IY9mDGbEX5z13YxlfFfwF6t
cBDUIEyr85veDooxobOC8/Vx19pwU33OWO1QYj+rByRntNdrjDA1fDsxp2uTs7OrMKudrGnQc4q6
y2ZPzED2bzVPMZfxhX5fJUnOQSVwHdPJiEwMEetmUEsYNYX0T+vEGjsH3RHmnEH4u06upeMGxPhA
QMkbHWtSErZYOk6/A7USiok0QDgB8mnNtjPfR27M2fbBK4LvALkXDSlJdrk23cZw4wmYsUNqrhPy
TWwDytID3XBi78bOaLAGPNSeprFmlKrwuR0QIJf6Bf67CJhhzqgnubmU8/fJuL99ScMouyhZHXyt
qlYsJGkQ4xCqORYd716AZ2xcgQvG9oBda3vpWYz7Aty17r33N4UJ93Wx+MLL3ZNTcubrrL/GRSrU
1BM0udXKcRbJtM6Svb1X5Rdzkv8kHggbqfUEJc/whDoy+t1OAb2QNB4hlVHIvFtmJG1g/hFnYpFj
d+S3BlN9PBXGLcQ/vRsRsbVfl3B6JE9AE+FWH5a7MY83eYs9beCasNsGIWgk9ZfCCFRMHttC7TdT
6/LztaiyzPn9sqA9iXhe31AJm/jt2OqF/LWi+sHKc/Rl5/ce5U0AOxPM2WOFMdFXggNiQYmukCgo
AQAez9I5jkjfgpYCdCbEwFznAafTtTTVJwuiPlvsCxt2sDwmt+8kQtALS04VSt6tDR7Q5qahWQIs
MKIfoIdPn13rX5YIVyPzO9oWoSmLblaLxT+IS1gUUL0Ur/LqM0+nn3kCp8QUOCju7hUnZK84BH8f
eGoqSkQvNF9ShQ8W/l7yPNTiMYYStD9bMpM2wDj6El/SstRBGf1S8WfjewGNJw0V4klN+PlT3OyB
y8nAo1rl/LXGUu2iYpPC1rzWvZ09BtUaqUK+QmB5seXgE0+EZSL0KnLnJU6F+NiI44X+kAJNxICV
Oen0j7rP4B/29gwJhYZ/LAQ7WPjiqGN0sAyBQZ6utmreXUcFflkiXzpDd+lznd9lMyqZ38gpo4AS
TKVo3p+WuottzXkbqaO/q0AM5qKW2j8Tu19ST50pWYTySRMhgNLG0FjAQveenxrNjBGUQsS8i3r4
2nNLTmObVE5B1y92z8scCDqiYNPxPHwAMUchv7ZCDz50+DT4WzfLYoISHCg+vkANYiGlhwVvsOg0
M+3TNygTDt4rdYe/7NYpcJmF7vKt2ojuZj6/klYoQPdsPip/h17C9NZdSDPZKIDRTJiF6tHtshtF
jHpmtj/G1QXNDBcdnyUojxcVhQ4mojU9iAHWUOCqJO4O2n6ngm5Zq/gEy3Syyf4jWQHMiIo07sAD
pZeiIrm+7viiCcffVDEvyjsQqqRtonj59skqUlOVNvCR8fzZVdke09a6dvIs4KlAWtY2E4Qjed3b
ag1SydikEhnmNNOIZRgkizrwtYQGr4rT94oxPu+NQIkZ4TAG5QT/nhlzx0iWr3dJGdnTbdzKHz6l
oa2LxrDrwu3S3jIsrXc5tFE01cJOlr0/1VIwO+gdmnboZQ3HUQJrwuS6B/YQnDWYTJvh/B8bJsTb
p9qyIgVbw7x115PQi07XAwDdK8IQxqwBmtH1vCGDwpJ1tr0A8XibGBgntYIPdZeZFKGz6u2ieiMg
6BnKLSXm3lE86wlz3qFwSDn9kwhJnjxBVjK9CiNPN+O8LfMdseI8fnjJJVFbbVV+65coVh3Vpipx
nQpJ8rWovo79FcGxZNArEEQQPdp1dNqs9Gjb3WGbnc1mglBHX3q4pLTyhUy+lylk+igfj1It6GJ1
U3ntkSl/TGEfWciETQsfwdyTsIfrOdYZsoWnfTLeWAHJ2QCAtMmnN8iGqgKzhvnXW0wqyziwj0T4
+ownTYUVCpVrEs+1XukSQSOdIwYyT4cnOiTrG91j71+793X7NWrss9bQdSKv/gu7R5vkirwLZZ+O
QruKybnPtcHjMz/DkTrdZJmQd1FBC18gVtHLHOW3sj3plTZvdwxapb8j4Z22PmNPUVsvjzn3Lsyo
LYnwdHnFTqfXb6PO7Dgg997UJ7jyIoVW6HkQd5y3p49QWiYP+qp59n3/PE+oruXmkJ7noylL4Dqy
UuR44R6j0ETHGOQ2w1v4I92gR/RF3s1pk845NEy3BmdC4lEB/6gMrmsFC7EZqqR3xn+kr3fW+QYy
pMOPUeWeE34oOZdg47AwWAcFpmt12WRnrvIGf/9p3ZTGzRcYulBu8LX7FX3AnfzR9yJYhTqey+if
HgrmRNm5BLLVK98LB8asBXdAezN32t0/6fan0vLAAICdcqrBtcZOcuN2iko2owD2+ztNPqxMK7PZ
ZTVCXJmtt5zHOZtdGRG5A5K9ts0quOC6iI046t1YkKTAgD8GhKORA5OewmqGHIdYjsxtvr4q6PbG
LaeMn6Od13+/PIM1m0+FodYVSaWQfxuixbXyftGocImIJosbOChodCulHRIIRUNwJZhWPIgkhrav
ZKRHv6pTYY27C5sZOX7mPbv0FHRs/g0qCigPGLUShcZRiB7uUqZ9SO5sV5XKEb3kA7lUkQkYVkls
JVXRIj/iwEcE/YptCDHIPUWQGtMittJn9eD7odO8t2ioHGLaPleGb3SLtCzaBemn/TGSTng4rm40
x5VkS85xDI8z+rrB4zNlokk0xI0rFCmU6+WJhTRHWbc2Z46N/rdSv0hs/wCv2gEdz4lPCs9TJ5z5
ITG6rSlZ9Db2jEKziDjRjT1QtdJVUTvCPRDD46gHSJnd7b6tYksDFJv9xcV7w/D5XKAXthOywM80
cFzf42upay/DEI8GEjtY/Rbh9dTP+VawKlNb834SO5XAZbD/u+QmGKm4C0uPX8x1PXBkcpW2T0fj
SPwHHdHPFn9h4kKiLXAie/xifOg8reS7r8fgmZcQvmhDM8H87ghlpOlzlWu1wttzEvJJstzC8QUG
TF8+WZQUYb5hWYiJkh//fO/fF5YFft4F3DGsbDaZVVj8MAcZL8hjaOfzfAlZLfwW7OjputTvPgLG
3z83kSIk8EPjMK6qKeJtmg8MP7u2XXE9scw7O5Is82F7eDkwq0QBUatdnIIcX3gWu5vkAREugAYT
lLWgLWHzlS0DqHU60iwNOKTcINLcmJ3UNpivXiTMBGqeFeCnL84K2AHyDSKWj8RK/xGpLyuQDQij
yS3q6sBfcCHV32HvYHOaE2A9hhbUpA6DI6m7hbZ2QmPrhG4W3UgaVwcb/cXkw22gYIMIKmMK6zyO
TcFInG4Y54UCrlwS7pfA2LkNWKoWbC381zsKT/QF68+zb4y3Ehd3TQ/W+Mnod0UQWml76hDnXL9D
8f1eZoe8jq+4LRqF3/MGK+LULgtIAecvMSGwEE5KVxZNTlzaMPZ2s66I+g96P/uyDk8XqMP/5WPr
G1e2bb84DBJpGLDqKCcbhINfpIBD/tEswrazXdBbN5uvOa0rXEBrMSKKGLIWhdxDKhEUNM9o/wAO
XMuj4DdYDSgui9ssl3DGlCaMq5n1snVOx8jDOzXHlD8dAbXIAbXHj7/p9XAnFCvvQJpj9Pwkk0FC
xhALGWGcLJ3t/2DUMOZUtW3QqISUeQFwB8pbKvpLxE6RbKflpQALtHODgMjQXhblZtez8AwMxelW
Unu3MYPX2+406sdRtJ4IQCZmdVjF/vqwSLxTKKbSNHgR5edj0E8ec6CgM21NXX5qA4McTjhhOK5D
xpT2v/CAN/Mi53PWvjWzZKYFmvM/GNxvbsqC38hUAwFrDSoArP/lkyFquj9Em0EXSBCuJQ3F+oF8
PF4mIE9z9j5K36fJ2tQlj0m0RErWksz57PpFDidHEnvs4ROXLG6gD72SktRnZ32TaHtPJlvupikW
3c6sZdUuWQQsk28GqNGoaLUg4XJoOE4tbaKu+h5H1eM+wiKDxBel7clSs+lkMfdF7/6Pb2i/wJoY
S+ND7T8HzTistzt+YrU0+h2cUEQN8fFOB4T/WXmFoYTHWUupzH8MuYyZr2YHfTNP+8fMgAuwz61U
/Anj2SlqHEluG761ry40MNA7EYv7Z2I5v13Zj19+4Cr4rax5xOgIqBLMPsiKyGRBNBkupxvnP21+
KZSKZ/7Rua/aSrNw+RlMUBj4pZJW06UddEofxFZaXvzdhNbgewMyKDK7HSx1MxMDFiBiq7p/Avqd
GB1VywOUO0aBzhPphaBJFvvMUPf3JvQ+xlhjUBx9mcBfpvcc8B3WlZR3NFv4AX9c7knCxUd4njAe
U7kqd8ImeNvpcckrzb2nlI9fewpxwuoPrFYP22uRxaZCDJv/D+LeBnIQlFkEo+hT/sjmALiB1EBQ
wak6QoVjPbPL1qU/xfo1VvlIztrnEqp7PhrgYpcfnFI7AKTyvgx+8mBOPJBZPMvkdGRfhd8a55oC
FqotpQCAl82c0PliaoHwMMwhJNVbkysFGaP2eliTVtxj2QlR4QK+jvmTfazqyr1fs9TCzZ882Tee
qdf2fcZR3zTa8ZGY0YHtwSaFiL3H/kCff/xtrU/Cg+RwBC/gLcbd7DUXhwd9Fsm8/KX0oE9LH/jM
DYflxWDeOo/t1a5SPtyWLSaZY/xuHZg5pK2FiKuj8KfL0AURkV3x+d5LgPIu+LCMLbREBbpq+ZTc
HIMyd1FiKvZaDMc4cTRReRt1rVv6qPxSz6mYG+uJe3BzMDLNH/r7zmv9xQ4gb7goW+Gt6AN5nZuZ
WQtiyPWhhXztRL3tjkRpRTTtLN9CubHtCND8NCe/jZoifhIWfrMfoarbtRJNs5Ls9/TeUc4Iuoj0
Gql7S73Gni3ZtoflOlRoorYCOq/gRBdF0KlkhsKaaFSkEgw3QEKK9jMUPGxDc3PnSNIWIfFRrbBh
vasHhXILOtoolNvC2M30OJ9GkDtAOQvie5h2ngCueVVrLAGBPsytZ5F+EW1x/oo5QFk/HM80xaIY
utmbHDuFGzRrMfD0piplFopoR8inJWREH0m6TStcVzB04cgftLDB0ghOwhGfD02sLhEQP506RnVO
TrHlkMYnxPe7mEJ672+Xo03gCD91kpdqTeJ9k9FkDWcNrJnJ9SssisVYPtQfke7Z20H+QpO6HzUF
axwpKuPUTzCmKqKm0lK5n2CWGsC66j88Rc3rdctyxx7vSAeA3LNtB8gfhiTL/Tepg7AIH8J8Ess+
0v+G2A4cwMhrwB+KVCmffSGFyRgLCSri7llmlHeKTxLk6+M5etkr467gvSNUzpsLrn7LrXWhae1J
9krP0vbLil/pV52vOmL3c9HSg2bwf4uxsDKdjlr6dayPrY5vTsfNHBNIX0oEPzfJvuESh3bn7sfN
+8kP9gYMk5SaFbl/ZFlNCUTaEt5HCxAq7qxUWai6359lznBovRoOsxrAQGpPxcokH4LzQ5iqOEYS
JQ0elKOfuaUf15m1oH438gE3Msj3Ad1Uu/pAyJm9+h7Hhye99NrG23Lo6qo+NiHLWdj5zuc/uO4v
OmGCnj5CASeI2S+Q/QkTfJOc+tjoz2DJXkItjFxYNiAfMpieXuKeRX3ywvyv1cN/GLcNiKjUw5mk
bZAwT1cmsy7dG6lCMZT1vhkn6t7Q5Q7Wj9RifSI9oOOq+8RbVS6YB/yc9qPZJ5qBptEwMo+0k3wV
bOikd9pmycgz5lHREFH6eZO6sC9qA6YgFDknKgAPdbwKiSsorGoHCjnqGLiA3IqwqMLVE6lajkkq
xhdKMRVMPpMTxs1VSg1+9LngUKJOqAEnw3TExP2/T6hk0+nR3YwAXmjdVibyac0Lc6887oafQMAD
2zhPoMhaoSQiFjmZu7t/XykTUVzs73uNXgEZ3y0M8un1hHhs3l6w/Mjy4DMMBPX9mot0Um0jy3sK
3YXUSixMM3N9MowM5lWDZDTNrznC7DCOxcT2/3RIZi5clclPHExLNphzfnG3ztVV0LZNitJY8yj9
NwmzTxeDrEk+S80rXlCK0xuxYvTQMSiOQmcOC2Fdl6A6HdOz8zi1Ro1IB04ePkKfb18rjT55kTEe
auB/PkMN/jVUBm+ua9PrO+SdYNlf0MC+CRnnNINJYSvUtbbvbQ5nUM00FyKP7i3bYEtdzgcpjlDX
sKTfYyDQJgJu7bJVctrflk2gfHLB2g02x0Is7gB6x6DifZRiMqRef9P5U9GRupmOjS2epHJY7JeB
uVV5pcdOf0rDUEXDU+rmKqp74R0NgrWXGvwdJh9A4aaziU9y0MHOQAz9XpNHe9aS7mcGCkeX5aDj
YzRitCZTUl78dCIvO5yqumGX0rilXJKwoQRK1+Ja8Oogq9qDb1wFMGLhNBrS++HtkUExhAwmd/sj
iLQfO2LzWwwSQb8nqphpE2x9pkXcwBDZHxXO/LJM/FeGjcQcdJ3Pz2H5MJtvGQi9Qr9A1LG1IcEB
V3lWXNkOPAyxNhA/XIIfIt0iFRTOU6cRPZXidMawAkkhYIaZYYZSUPLMjBf/X36HpCe4QzBE2Rtw
5O3F1gkXiD4qQke7UBjLNY+0cR/ZKx7nbzKS6umBE1C/DLsqsa96XFxr2x6VmnWE+pBgLx0v5gnb
UkNllcKxRR+K3+CCl5SPOFf/QRqpii8cYvtoX8+A8IM8igoF1gyyKDuNl59AOMdIPjlKTg8IV/8F
88PcNsJjPAcxfEChFHaMITf54NhYTTG9fxyrEATslZgTJdpiyeeWWKd3KfbWp+Xy4tYUdUXVW0GZ
KLIqiYJk41TrnDrSSeuS0nVpWOg1o6wpo8rEyvDnaCR5hlafhe2lm5DEfJA+bt18QKDad6jBOJak
XBXXv96IfD3ecjVSALXTjvj8X/AgVGnPX+AxA+2mPlTTLY3K99cwMqG62ugfLASNvuQgoIbAOEeJ
2eqfm/S5HMDbteKgidwV5c3DhRJz8B23EOdBh/CZkRjFzu6VOvQQuTKHEYAo2I9oh1q4X7jHlShR
EedMK9ykgn0xdKXxzvPVpHQXDILjj7uWGKK5Nk8yHRNvzrzlv+lqF479+xMuaCyYCAZfR1YRl2Ln
gfkiPhgW8Y5tbIdbiWYTO3u4MakZ6vM8Dfp6fXlsoDpdtV0OYV3WaN6dUn/TGajgVdlYVzSgaPmW
u9EMMsESwBitfFF+hje52qOiHNaYWEbYma+V5PZlnzp+nNGOJizxgrcY9WSspLWLR7CaeYr10DUj
lzhn5Wtdie4OOoNK6SDYSnCKN95wFHAGdfFjKePn0VGQgkVZotSoQDtQzFqRWgK7VzqmroX126qx
ZGHNAIn0LcU4eKf13osrN/2+6Uv+KMSfJJkghSZTsLJoWxA6Se8IUSRN09SL5p79DHODbMHHK9gY
QtUCOOnvSizYv5M/5ggw8H/NjcM4rSmfE6b8XuNmC8A1N1sU71fpzUMn7AqkPc7fFIssLy9py6g7
kQZjtLtXD717A1RraPZ5Wife7adXLM5TQ2glBHD1ljw3CyrRvJVfmZo0Jhl5y5DLJvzC1nseoUJh
AmdPbDB89jYFbNVf5K33avgW8rHFKzkgoOAtryOe3zc8flRV18MqgVrxW3Rv3vK7rW/9SzLTAt2v
Fr73o7jDvFw8D+seG1GZD9vRxYGsWvs7M6w6dO53rkaD4jY325JqSM9ehjDOB5lGv988Zr710H3q
+bFOe2diuDUB3rt/GW9s9x8RwwgFHAEZIi7+AX6tr/A0sva9wjL+ge547NfzHZK2qJ8QdtnluyVA
7OnpYxNoR5l7oJjmGhjVW/2uQC5XClEHxXFqibaS6RPiGSJOXckZSD7D0GZrsBzidzseFgtL4QDH
0Yh9XqoyjB9ROD8cbDPWQuncJkXxkmxZB10KbzXfvTSNac4i83YXJo3cSJbXMEbys9q9brbvZe3X
eBTfx5orKBedc8CGpH8elz3EXuQawD4AirLEV/+9auloEKyoRhc5Clj6c1492Y/sRfb1xxLjgj2B
5DjtSSEzjCyHac4LN5tQg6cUHl99lk04+QbEY1o4kkRCTbdnGSliVC9fxcZVgCINFfQ0OywCmOnd
BPpVIlNFhVRO3ddEmOrHItD7t+Zj3dUFNmrSYQZhVzPAIm4psfDC6D0AkjiqnhKii4IJwyzANmMy
nfmiFs3bRddpef3cSeFONOa/dFKo/tao3XC9MCRJd7lMv98PjZDPpBcABhce6pc2W6UZ0Jza+EvG
kcLPvozw62ayx5pHgYJXiOH3YpGPPdPcmMbFqQu2C3hL63DjDuYyN/aYaGzMm433T0M+hpbbuPxk
/6aNE1F5VrZFRtHaowJKq3DM0Sz4316mmcazD5Y28/TShEYWWwTJFruyAo9grcnGx9nCzLIhwo/G
AYYGi6fLDmytwDLPyE8+2ET49LPTyIGAxPCLIfGDbngvw6gUsIOEv8ti/QN6wRb872uM0fVdlLsq
a2iCD8DL4tLrtzGZO9Sbeb7d1Vv84vur/qARrdL7F9St6EccdJP/qigN9Pl6coS7Gx8L/++S62uT
UvO5KZDjF25yIrpLQM4kxRXfWF/Aw7l/qMwR6o7r5+qv3zUFw+zy+iEiICjjs8pMenHKcNNqFhI7
wzmA5xvkHEgSRnEXwp98dnuWs9h0+ZF+z3dWbZ8Hhd6Z0Y0Sbfw5NlKYUGFK9NrGZIvhlLvTPgA/
PID6xM6fL9ppdulH7Qqak4bPJ37JxC7RQRSCZoDlcan67IW2mMarAye1NSFgJYzIIkSyXXQZaO09
d9bWhsx9ThwTCwZqJu955qW/CmMzevMlOMKnPlNfMfmGbgsDODKj5nb+FahAIeSAQKlROMojjWe8
Le9rgF6dErGwLGDHC/3kIBHkEB+g+AEx96amw6z3/y/ZV0UzKDsbXlXhgiFx2osLQmbGApFAgB/Y
rtb3EDS6sr8TlurnUpAB2ybnM9fcX8aR2MEwaqhofEAqSnO128PQ7+IdV+FkK/pTNrIxLsfb51gc
kHWbk0R9Vo9iCRwJ7OZOF1x/ptPUzp0E1OrZuR124Y9EGgY0OuF58rnNdt8HfkCHyh/F+850nkzJ
xhuMN0RL7TG25g5LmOeD38q/xggZ1oYctIcyCWkP2J7pajuo8hLIRAwIti+pTUBGt+sAzYzQ8Nlw
6ZvIPeJWi/urBuaiaVvl6xIKQ2qeIIShXRYRnesnj/9iMjgm7iVBG6bC/st8vpHCzcArqmTRBBiU
Kt7/mFyoaX7s8O7yOHZKaw+hUecY3CLVMoFtH94ulhOJp0qj5OcV+s5S9idMZjkm3kfdxLf4QmfW
tJNdMNhb/AXI60HrF1kH35FdFNa2t0go/CGlnF+wSaT3ra5mygSUDDfx62eTIRA1Ls3GHrqzN75I
6MXlYikNGaMTpXNFqz7lHW7t+6Q3JBSvL0tDfqvTTrh4XOFStnMWKGUj4twaTTrQjiAM63IHFi7j
q5zbHPBF995eSrGuy3CdTZ7HZ1qbR7sSMjmZfiDfj5J5/lr9n1s5+Ug6YnVv7KeiGHNViUSwywAJ
fYk5n/Sf+7b+ILucFTFQd2DUBg9wQZzvtdzgivbFTLUAdfWljjpDBJHGF0QMVV/7TnwoW0n3Rp0R
k6Qa9wdmLjuiijyOxAuMv3stQYXTUEx1+5nnaKn8uiy5MZM9zSwKsNrzXtYRzlhQoLONVm0VKd8C
UzS6tVIaiCwlTimxnriPh54pPC0D79teTNzzu/HSHbWbucloz8kUNdYBE6fScBtZ8tEZQo9IvGa5
E8FLRrOooMgwLGo6MP0sMqUFkIlc690+4luo+RrsvP6TQIAZF9RXucvWD4oTkeVy/tqmT0X1FxxW
/jR506m5lXe+csfqsXxfbKJ0zoSP5m46MpG867O9lp4NcduYQJxsaA5nCvSI5MkoFlrX0tl/Kv0K
NMlORkI/oV71nbGzUF0NNrAsDP2jUNSUaX9rTuyg5CYhxo6ae4hnWxOeXNgouk7U8RZjdUYKjFGO
4cvdy09/nGb6QXY9FMvZVCx6D4ykiMNy40xKDCEjIpQ+veDAuyxQ22ikwtou0pz/T/ASbhRsshNV
yF9L38FHqALP73VUzZDgelGtrXJV5VoXk1RK0od9PT92xVfrokPQMa4kcvB2pI/c4o2qHLpQwoLR
Ny9Sds/oagD9c6a+1mp60U6FyalaWCI7FxDLOWH+pyDvwyg9oHsfbjyWLnTMnffzRe1YzfPpTcPW
kgrpi+vCW69xTN2vkjy8IOKO8IS5hzAom0GmAYC15hXKTG7nd/jmbhtaw/Lq44/pQcGpEqOL2M3Z
JsY36nNp80ht9upw+ebJejJfXGqoB2d4kWUjWm4oatfyLB2yjfiBmd++fAF9BP/2ExiJ8JKmMEgJ
ewcpS91Bel672bkT/WG17sOoQ2DZXP1QK986xrwMZHhL4D93iU3ANxLteQbiBiM1dq3Dy/nllrGR
Vrp4SbxziQbjGYpn+nsHb+AgFmpdezBuzuad2J/PDR6j4UvzZT2DurCQU7dh5XRq/Hefuk2sjwk0
iZ1cKjEccU/ARbRS/35NvdXP4M8CdDKEkk8pRbD+AJGzeLDz8Bd30TCTvapQagjfQL5XNOFdY9UM
yeHjdL0YHDVtQ+IQR9vf2RbJCiMq7JHoZYjueG/4EH+eQphXMRwABP8908SmAandu0mui/6dLRcB
5wf0IPP7aJq/n3EABEreTcNkE3zGr0PwfW5uMm8OMlG4HIFucnuTBY91/ro5YD+2/KMsJa99ZxpB
9gFvrZchfKgVHJ+MvDjUPd2LtPQLo1VLQssSivfBgnuRmCupXyyL6cBSC8oX343eWbiFLvU67U9/
1FgBEeawtURIs+VLJidmiXQiauxcRciugwDaGCQlvqPnQW50h0oXWYm+evTVPDjfu5uLV/nHAjZ+
/IeAbLeX/kCH8xf0W6rAREr6LD4/vHrEDPoeSJcil/wCvh9hckh6fyNguN3W6clE1KyT3+AEdfrv
O0/p99nT26v8q/CP4X8PskVd+IergyR9dsWEV75Nt+nxBv7HAAN+acTALT+F78RUQqYUyjfO3mf7
zg2NJ9kbsq2Ms0v/v8zo8/pyz0ZMTxocCUxSqX5bz4qRNAkoHomAz/6Ng5yAuhFahNkOLRl5XOre
t0Tjed0ZnoaFfJDUm5fNbV5Mrbk+XM0MIJxUwyWRuHbVi80JdE61Jt9S0VHv4YegCT0FEx5PxTtp
sXPZA9kt+M+uWZQNeLoWSpQkh/sXN1sQIsWq0TuZ62667941mILVwACXkm9LZSBqXbjkr+nR3oZt
PQIiopHttqcDJPSUA3QPFbwfSYcGNJBpZeHEpaXRj895E088ux6LwWdA8iR2JsgWwShK8o0ywVVi
qLnCXQfltnxQJ/6r9mCRBt/fjLe4pVgOpNogkKqZCHz3dpRjX5p4anHAcWFPf20/hMsGbgm4M+sD
yCYkpMnxnH9o0haMnaTQp1si2AoE5wAcA6iQ8kxhO9xA9ejJfL4GobhQNOUDwXhkw4M6JXyPiZA2
clAFUx2wYcHmX0dx409MhzA1e1vom3jbLZ5O+0zLYUhujeWmijuM5xdzCFFEKi8RyjKVzR9UBbm+
BkAneCzH3g7E10O428g8bSCP4W6baLJayX/HJ3KVV7/ssVuJI5eq9FeB1bojMjBGBvFi6VUBVldD
kT2HxK91Rl4F1vafTeYzujKwhpNXIBbFVMiiKo/GrEfBlgZZBsqcCuTw4WUmAlNmwjA8HA+vpyKw
hFHQFFZfPhr2UiZW/3bIPL/iQEeXXHsyj3RmHOkfCJYsfhWf7RhJrivKvf8q1b9Ph5IbzVvZNJTz
aCt1Co/OiStHOBnGEaIbDyeYtEJPWW7UtvMRKU8lUz5fL3hNlb4zqmiQXMm7ZaP7pgm8q2tOCXLi
2YGgW3O7UzOpuhuiHhd0qdZhFn/LnHwlmaI5brbg+XuPKoZmbBDOX+Kmpw4X4AaNB1jg7VNwroRN
wu5SLb7UFTyQemIHxfxOvZ/q/p19y8E5H3MV2vlAABJdGGT+fwBTFtpkrC9NighY8JdNxz82BMvU
DxiJqDMNlFJmkBhCWOmSCXbA7q/5a1bK7a2c0G9GlGWHrLE2khrgKJk7MywQLJ1lfp25Dll2t5me
vn5kyWaMrLO6/gQYqwuOtQYCnZLFD8JsKXEc8OdCXF2cHhtJLEYsuBEdAwNXVRCUoCGRE7/FHTT0
OFLCZscYozbGiA50kioyuUuVlgq9G4mwCyvWZYgoYrMY717y2If69+nbdmcjYLnbfsLpQWzG+qO7
jRphYYnrebxmZ7TIzpYbdUHG++lApwaJTFIlZ+Y73Hp9nFAW1AjVlagKgt69UFZ02k4Ska1ctlo5
X26HX6sEs5HNS8PaDF5on8b3sVLsIO/jTLgDt4PZwe04Ns/UX7lzU1rXX8/TaP5+MpC+T1Drnt7p
SEIJHXBatCA9X32aIMfP/Mkqnv6piNx6/NODAsmp38rgADGIdcZz9HfRTkkvNLcxyqiKMfxDYAte
o+M1hqdrwwAECPtljY6zZN94h2ZcYRuk7mBAFNs9CemhAPB8Tw5yI6WaaR/6CC5Pwt24aXRFygi1
6UljTTJU6A2oFT6QuLCXK3cI7IEKDuIRQKKEWqb7Qt+p6URlmfclN4TKo7oc0CgabOSjyWwDnhit
hxzjJ9BuOWDUGHMOHaMi9gNofN6DV23f18ckKRv1k22m7xed/Ev3uBUQXaeVdYXE/pacuGCbKy3H
UevIA/rXxtjxsDFSiHX0zQpcTCaArYwNaFlqwuNbKHh3+q85j8hJCo8g0dKO8BZlERlKojPol0nG
CBBjzxyHS69Zm/Zmi9er70MeBMqINoP2+O95w3syoU/dXXXHT8eX3YyZ2UIkfLYX3Ow83tOeHvxf
B7q9UVc+sXCgyjQBTql1905Wpxpj991noCqFEyBVX4JwhTmFVYk5I2Ehviz3lhOheXV83kUDDOR3
X7vmrMBx/IzTvNckN3hcX6Jq5jNM4w62NzewdDWiJdiKfufBSj+BlojwIN5LmQshuaHpkA7EsoAu
FgerQu3M7wfAdJZp+ZnaWsJcgXvjmoKHRpZ86+X2yXzXccbS+wREm2RYK6TIKZ0FohN7GxmjnAOa
drhsIOwnhF/h6Vq18N7filrPUHEwMPmyYKNrT4HvqpaoF25CuOMXaFpvpBgGsbwjdhR8xzze94sB
Kp+FKAZGKdeBB9pCWiwzAWughJEBL/xflJz2a5l3MtKl8sz7rUKYq5FJNaLh/4M9aR7y95sDDcj5
jSnrdtS1NqFBCaZfhKs6murEnY91zMS7odeP2hrunfJeZMTB1FnOIZHkAK473EHXv+N4AOsiNG5a
S9tIVQ6E2RWzrUBkcq5RtJzxg58Zmb0XpW8owqOoVvjQsExG71oxNBEaSrNiHUzUlSbcjbBqHQev
4zj67rwbTxvqHYxj8VNI8VJ6dHBxnjF77iuYg1VlRoCFO6/59NoX/XrfucPAiysDXji4vB8X8A/j
3TQYnh5D35GhwQYz/QTvLQz0X+FL6kLzG9xuXTLYhmCkC7gUjCW0+tltvUSkWaBBfg80fTnE29Fo
gGygAsUaNVxe2u9atYN9Lv0+I4ikzdW8uOk9mWUxzx1fUFqxqqEHtnC9zmBfbAH63lnGDB/zqm0Q
I8GR7iv7R7/eNS3v56pDd3xTJhBn2H6LPygEJe3YedlxAbOo3NzN4X4zM1AyvUhlkR460U2lZb8Q
baQWL/jgOETQ0SayejyQNRFNf9tvfDrSlP1wrgV9rwjkNaN1zBqk/txR62aZYYYsJT7+r9gWLSh7
Li6WaqnpGnnyfvetd9sdfSnKcWYUiXTNwb+dixPRK6TdGz7C/o5L+URkNOB44xbHVpzhNNfNz4F4
fuX8ZegQKIV49MBSPIKI20aLvOoY1BQkO9kNkWoX+Gir8OWsRtMmF58rLzN+955vQpjIIb46k/Ps
UiHIPB6FtuzX5j93YF3Tw7NPv17t/UE7RX4F6aztyYtQfVwwv/1Q+gOWjEaYMwkETuW+dpylIzbZ
YgPJ6gFTR69s5H1JXwffelIMEMsSJNMkGCCJCXt7nI5opmGvhAxz8KGcjjdYdVW/svgEcZhRF8dv
41B6nK+SSAElymmMaP+XrqInFg6mptMCSqjMlJMJsNO8RAqotfWaNGW7VLuct/XvG6IIlSKUVXcg
PinM0hsFEAvMptCIfx92SR+OEM8NloHTFEJzRgj5Q/W+tdD8AAgm6mQBjEgksd/icymo8FrDDnAK
s74yJ1AbXr+aDLpeoM5LLsgRyg0OUuGspJJi0JUwlDE3x8EsKsjIqIZxW4jdjNj149I4G8C9d29R
/oNTxHZ0Tq+vj1qxvj9bkRr5G2QVa/AVx8aBS/UVtBFsYsaKs6Esa/jLLtbLLxMmNzkl3TSHJoYg
1F91t+neR5dtRymdYsGXR0laLG2r1faaPB/JAu7iazHQyupEA8VuPYgKjR0son/g86jnxcl/PDOc
P5WpnKe8Z6T1bVbFKMg9BMeInlO13DT/vIus9ZHPSxACQOXkk/lowzwm+Km+h32RNRSIUtwxy6Gd
oCAybtoSVZ+/qN5GNZ2KlAqbhAy+hucpi7MO7qzcR0SMiBy66JKdL+XIPgE0eeS6GM/R/wM/R/fx
DMtDqC9v20cBAAl0z3rrgzmArftLiHt49EIW6KT1JHFHwOKAOF42GxCK3fGKADDOdJwr4xY5mrd2
x7Dh2F52j4eFyVtX/sB6ZmUWBDI1lYAU2uAqi/aFlgHPr8y3q01qnOtlnRY/P0OeHIxhcM5GogXE
+WRrzIRdW3CVifStjIXoQ+YkrACuSFeCRtyP6zWFNlr4QRv6+MJ8kZNn7qj81+tFnmBhWHCHinAT
/mzxS06EYNHVEaO8OOJehOCL4imuTKAtysZAI9hRm0bD71aWQH7ZQ9TY69VOGbJgCBKXYDqJAATo
iw2OM4dJ2vPuR1Pj4o559NMGcdqLslu9p363kbz44pXNt+gBxtor97bnoN1mW/eJvNhzY3Iv2J6C
UjWXntuzqoDwOBreOe7y7TQEV0wPL1qO2Tp5aKnWlBa5517A0A7XVrApO6qTDr31Cw6X0eP4TeT+
BA0GT8hBZPAFOz1LQNrn+Io2a1FuaLYRKtpfBs3CKqxwDWrflDkKbhZkRvkpvxhepVmooVG8KPVo
a6V1gL7HTJE/QDdDG0FpC85hF4RQ6enqKNu7Fqf+PibU0SD5fYOmWARGOmHycuujdHlmSTiIQkda
Bz0R/+eZrVjxgxjNN92hCOdvdKHHqCgPLftOJ31KcDeggYdpcNuhZfWW6Dw9PRQZNF2rPwa4w2kZ
EVfPvAEHzG7UUeyewnpixRyZjD4yee0O5D0GYyufNgArj8/BAt1izfjPfiv50Ab0UvgHQ1znXfvn
Ce04nWmR/4s4nrZchFQwJDbgQ9gwB04TqBed2SvA28ej8LTd9hXMyvMYMaL3UYLy/OPIRcbpbao8
Xwu7ushAhNrdEXPVVUrw5Ra9MDHmn///TxviaHvkXi4fCiIYQcyAkrsRlYjC8ZzXqoEdKfDrOYWV
NKbmW7O4WtaQYE/h5+Zhzw08zJwop55CiUw7NF8LQHi5gYA+xaw6Kn8LdQxqkb9dnWFi7jCR/rrW
0Vzj47B3vKiDVDAoLzUXdWX7ujNawqSuAcA/aNYx8Uer17iKjmFZLAtsE0gz+l29m+B1wHiVzKXa
GvW+83KuZ6QHf3dyMe1eiqZrlzQWW3fh+JtfyiWL8l/os1OoI4hbIVkeJ0hD3TK1mKbtGl16zv6U
RJZwZwNQLKaiyCi57MneQP+YqTWo0m3Win1wPIC7ngQCkhK4mgNtXIO5T8bzy0eTodQeYCq0vG8/
SdX1HYXAlieypIc+CGeX1gVQmXDqF/RFiYRid3dyCZ3rQnwhCvEDygevFQI+y+M9cOV14bEhRIs3
8xH/XhxX3xgUhKy3H58PXdicnVRelUVZUZ3b0wbMqsk+oxyah0b5/P2NuY88858qCHYOvSrckn7K
NEf6KyWT5oDs+iSa1kxOppKlKfGkPe7tD4UEe+RIH0ok9yV5UBd1XZvOd+kNueJqv47LFnojsCYg
UoDJsodPpiyx8MX9nF2ssJB1WPCL+PbbHzxrtZsb5f69PQFejY9EmO63liovbKMQ1SoFmrbd96gF
207aPPwNyRgG/xkcpxrj+BrrabuASlorenAQwMnhwoFssJWsF6wsDIzV2LpsTQDlBxHQyg2M7gMh
wLQ3YGmp1sXY52gvviPnZnuSL4bdD8L1H5/nhtBMjGVbOGn5XkkDTOmcKiKyP/hUZghFmayZawY6
ePHJ+WPEs3ff0xRf97j4T+S/g3cS+ldCg12d1rfTz6cn8f/3jrlNFwE/AClSRMwGjKs9X43OATPa
5XEBFdJvdVexesktLxxRwV86H/f77wFL4R0UZAg3EtJFfYI2ACiMhxDr/Hf0zCbrKpRezVtCYkpN
qnRjxZsdO6a5sP2Xn8JFpJQTfe9XiYQjrJaUYEvnxuvk7o6eOff2cxqCtxjUAwJBXV0gOwIBrrAm
Y+RIk/gR8oZPl5WAikPvFOH9NUwBitUaAbCrtnWGaN62+lmn1e00FvVYgoU86Fkuhl6uxm0fIGqF
iVzvJCYu0Dgmtlx0c9ft9LIjOZnb/QUKZKj7Db/ZGsQCyvZBSZ892gAoDqIOu0ybf16sWn8/WKfS
hJta7lkQbsIK0JZMG47FnqdndNGf+GjQ+Gr78igoXo9h7CIz0RLigJ7hmaSuGkZpS4I8M3cyMcJ1
1eVnXFIM1wzybcrtVj4PxxBeRy9ILPB5Olcbw/0pW18QNK/nHlS/g/dc63zNMLQsO6Fy4Yrlgt1h
vUomuyIFzKaCKOVO6xynBpebapJajKk//aPIk4Kzo3GA6rIUXxAUZOnbhseEj19neCCJaOinjWYm
UXvHJZUE9y5scXIM3fOJ8dt6n0+R/IlM7u3LNc3xZm+ERiifybjDeGEI8uh634KsUJzL6H75wLs6
a2z+gyD4OUMVNkQbpgrLwye+7ttLlFh/8nyeHq6GADnSvaPBKuvWSBCpUNCHOZua27xFp14YMm+h
zsp8fWw2NujHG1YQQ3RvpjsnSouWPxMd+0G72A1iOo6zvkT3R1G4iDZNRvHNWNIJVp++QHvY9kA+
crlpdTfmRdot03UoRv8nREgcqm65fgYDRdhIIQVbhkGQuye1f6ZjG4x2RNxiskrbC6k7cuwlMCt6
SPepFhkUfHydoM20jQia2MvtcUWH9GBY+meczEJpiQOMOyQnvU8In/YROgiOcTqq5PJnxlstj/GV
aryPHTy/ehVWLqmxtiqZpF7fxFq1M5YlMBAJfX23fM6fSYFVjWVp8U4fNuf71gzVnMOIG0mpIMlT
Z4PdBY6hSnLM6UOpHmbWa5K2lnDYZxJlDvMUemHb3IGSsWO0iXM8Qr66CPXkLbYJsPM/CvpNUa2a
GIDGVFAEsP33IbpNsYZinq3O7tYz77SZhadO0JZ/1viBjHFT4iOQN5Hx1Kc8Jvqex8s8nIpFVHs7
6YVYyOg+wf5QreCVgpBMWvwFMrjW28TXEOLxRJ8LU2wdHg5IeYVJ9JSEBdqkmz6XW2ilTOHVA2Rd
3IlDEVF93waI+cxsrLhoLRe5WDAmwTXKNjwTccgMzmQbOfxny+JEiS1Cp1zNByMjYtRWxHsNvhqC
8fYG3nfc0vVfzrUO/7bFnztbfxmk9aU1+xbmlMNpKCQ77IN2mzR93Prk/juXWKsRIfcVhYLiMM1i
BHHMa18VtmA4r3YwyHaCnDGOI2jPkqCVfFDmW51m7mCs7tK/2RW2qccZd3IHyKAN1JVqy4k2TL12
8I9M/sI7t9DBb4cQ/+c8ZhqXY82E6ugGa+cfPGp1hHkkO9qCsiD2fMu+BxvvL2ZANguNIhxeFP9o
/FfiqJnC2SLHnVoBCwkW9Lrp3cuYrcpPzO/jO8jnAQtXZpuRi4DkGo3eTwRD9qRI22HqDaXqEsFQ
Fsqjms1tK52RyFPFazHt2xWLvLBcq9DXydGqNFlgfL+dlV6QH6ldJFnsgkdAZqq7Y8gz/vzhE1BR
5stXdBLDELvWmXFaltjBp7mnAvG9ABwjQlwHmGUhZYNDWBu34PagYwuUT0cgC54eg6RpKZI+mTJm
Z7ofnj16tpNV/11vv7s6u+jLKUAAfPM9XU/UbfohalHd9JBdiZ768RKZ2h6/gtewZ9gzxz+scmLP
aPiCCQxRtNUbUiWHbeWium37Gx9ljAUwwv1uZP+AnQbijE4A6D9U0D+ZZd6gqbJk2+nnenCuKsPB
1FehMoaCt+kSB2CywfER60rk04u4nGfldr2R9Fxmo1p2ptcoMFq1tgVZyQkJ4ovPdvTqABOhxmc0
dYIAu7jgX8Lmdm0oSPWL9Jjmxq/ENqjv8Q4nz8P+g/eOWWuCWxuS2fmm0VjJ7VZ8sKUIC+tLIVmx
Z3egTmSpEft+RZmdFVFvDQwnwOr/rywesbmZJeJIAPudzjqJynVl0oVFi+ogX2oeqkTGeSjenamY
Db/Y6/GuIlH7s46vjcXd8EK4wxK7rJjqZuWtNIM4dQLAfreA1hN0qu01hs/rnRDJj3ReeXi29SWp
O/ziRT0lnApyN1euoaIO8skQMOBryhzqCA/sk31VD5CbXZJ8KTCVf+VBoXoKYFOZ1Osjv9FVwBFR
U1tuwx6gWTc/Qy7loMsmywZC8W9EgzaGx27wW5sZDvhZUMN6f2CaQ7MwrxpqfHi+ZjvD28hNxlZu
bNQmzrUmfJXE4IX4rPD2cRn2D2bMK24JrHwJEkJK6Kflzvb0AMlk/brXXXdTXJKp6SCUJNMkXylA
JMy/rCXE6j3G1eYVcO1K5rLjiU9eCz0XeYrr8wHmyjfBq1ihkRQJlHbs8Lc+rWPfDa81oEeIQ4K7
x8EIkdXtOEobl1xWZPpEzGsythC+FvLpVEYBT4740UTP0fmZhx9MZy2yp7o0h2PGbapcvxSH1wpS
RUBRFSqG8uGePeQsNSk1y5lct4TlRu3O/yNZcapAUGnxx8ArKuLiLmqSjWOSyjIkljX164fRMOEg
4qK+cHmPOxJLQt/oXn0aXQwmOJpk2OoWpu9VhZw7aNJYHBVMhjQyHLjAK4a6/3iCtAtccPcEuWKd
KlKZGTDmt5gclBg857sTAdAwHfT9Ck/4mxaniE+2zk0Q8DIiomEsJIIm13nFQhQsGc3oaNs2lIg3
bPikT4F2wby41XLjSkfHui7t0P4kzhKSaqWbBSZVf7RaEwqxlds/OZMHt67M7r4StftebDwhIuCA
NxmlAQlh+Xn+uqaheM/4HI6bA/zSvjT1xl4NiqJf6V+e8ELEQRDAB2xyI7vlHAsRN9P66bCT5KWP
aV/oORw5Wj7v2n+Zg969oR2OTv77pR792eTE8uHwNkwckrs9RAS+5d6zf7yVCDl0HFgzlVgoE6wA
nCeKlNcVwgfwCD8mCF/yGsZ2JJPJvqVwfgqD/RHCb+kqEKfl6v3qZRl1WlWckpXJ2D7iyIwTfVXA
fYzJd+Gd9FvQWJr3PTwjqCHTvmHUnY2jJMehNJDQWjLe9FgI3XH9MkdWypzYTvtssivM44lHwZlI
PF8hjlVEKxzHlpGtBSzyF2LpCgSOhybOuBUZk/Kv6JFsjF1/kEIxKCwuVUUcVCvVq13KNH2Rfmnw
gsLEU2YrHn0zEHdjrpxvqrFpq1p/V/B9mw5dWHH1nkFuyET9EYnbtZF2gJ61J0MlL18bI82pBuLQ
zskj/hJnxdoOSh/xgFiTmUt8mHzxRcPE+zDIMHZmPfpvPvCgj7DlDUDFZDBCwM0Fck7KN7dXcWKn
u0oXL0SFPcHNDn+JL8MHuDwC5fICHeX2EMq2DzFxQJ7IBheT1EORktNJBcof/ndJESwgKqXq9HD2
QtOZQQcryV+SPFqpSl5eYJoOKBjlByJq5zjywXD0xBJavRt/wuIugiT4jJuS5vnLUL2Arttpl9j0
RcMjKwGjF7zRxRNwqbNThgFBUOD3bn+ULL99CoRI3Hkr3VlQSLuKlGiCpLY0nS62H5FxBW/hZGNB
nY3J5xmSRsWi6TBd1Rmv3H5p7QYnNOXEkxCYFM4pnue5I2xnzn1SK2xTZbUP9f7nT4bA5TjqWlyZ
OxCEvbWtB6BtLYqiQwIhhfAqATkXpEFKYtH7yRrafugkXzi3hdU1FO1eFgAMeEc/+ck7lAePYhLa
5vbs3c/360EY/vyB9RjPyiiMFbTuOP9KNVI4d3tlmHJotWyyhS4nbruamegmIikBrTGGwYG6mQzj
+yaNEElJD4iFIGJxuoaJ3AmXPw2SoCEjv26YjBpJ++joyaStttafZQCZUxq2qa8lyp4r+YJGKWNR
IrEVFPCbhSxV0kwobE+RaKta2r4YHxM2jXR2fUd9pRoLLDxDuCpsVGHILTkNMW326smNUQeyb2Rc
VlQ3W+rku411mDIX1YrXvbm8nuuCNT++LF3AhMWQ1TOn4wAQlnx2W0UN3+2IBbgXloHsn1Yc1aAr
lKr9JeRKvJ0I3ujCrRW4r3QRtFbhs8IKvYX+j6hxrZ0U9k9liXdyPxy630BQERvZEpQezp2+g9V2
O7pMCmbkfj4MLeSQGbfaxHoZaJomIgprLIuXxZ5ZuqTnNSYlIA9k8NR+Upu6y+vFwpbBA6De3u1y
VBsgLUkav2TDmFfnOF0QNxXl+pFt2MnWpPVSOuLikQ/YaYXIg1sgpMAB9HmNBDkPrG7z2vcjxWqV
km0g6y8UxcuM3RIFHncHVyHbNDhXFKLoQ+6r0F3WGc4j6dZoKwQ8hNXY0wmotUijHOzVi3gVm5UE
Ss1QkrYdguFP2EK9WSZveq4fbJD+HYLneqVlxouyz0yQkYcoS+Zo5mdheUmuS8UP0qkGq7iDtbki
E6wVtqPtd06mVs210kbAjYSILo19iEE1Hn+FODee8zvyLXtW2//xjCL+sH+2Luu4iv0bEV4ncB6R
RWTldMLsd8AScFsrPIkSt23yg5WgFDvKFxvnwWI26cre9EXTWJXhbcPnALIzN30dg9HlLo759SSI
l0jzNJBwlL6yoOfl4796blZILwubkRS99RNw6+3x11mcXpBCixWVJ6U7zymDwh51sJJoUHbpyFsR
MEAZEA7r6qhdQHLLxdxBclj3AVE0QXDgLFZ9UGVJmUbDbUze7TwLYfg2jEpZZH4fB2quLFR425it
TtUPJUbweEgoprgbWKKNdoy3X4pJzJKSoATj/JHoKscMf0MgsU3ie4n7M19D0JgZ1Ahy+ymBX/YR
6eorEPYAp8petoTMrsXjYkq3VNda3rvwj+Uh58FNBQorL+ArMreYx22LohzpvERQqTsjkSVrzk+W
Kz2LJJ+URuSOEm+cqCpVKDjhvInDwiiSoMH0pqfvod/7rs5FsJ3dop5M32OgJ2NFikGXZAbaqVqp
CjC2p/IAcN5/8S9EYN6NG4i6w4JYyOyKhoiTbaD0zSiEYyIOSdgWye4Hi8Qnkpoke+9lu5ssp2ao
kTaIIHRCd3zpXDlslN3YBJh5d8DFuy2OWuFOQw2L/hteU0H8Nlz35r7MvKLxh23URPgx1mpZXHKb
HVppcWP9Q8hWeiwLagMYcrEgNptIkulJAG6Ofq2EK/bcycRi4eVEy/nifi5vcKDVsInLkN1po4n8
77md4ltcxbssIjUcYbVg7tX4Es9M3cYzjFv5vRsxIHPsiC6b0opFsmcGYlWpOfDMTyvHepO8Qp9j
IBlNgmMbX5KG6qEkz5TcZA5YLTrr/5S/juj7LpG7PW11mMKxfsDM94SutHQull2gfiAp/Pi5tcTY
RfnytEUN6cQg8YNg5hazOoO09MdHZUPeGAS7c2/W9cBdLXRISmKftBF6x+8cDCWifnPICjjxVCqY
OOw0elqfB9vcrOA0nuxRK9pjkTlnkoH9X0iqfwvNaNtk394kBvWmp5stJy/EpDCf3uDhkUvJBH9T
dSPNAXRbb6rLlRx6XkBfRhBd2BUfNOFicfCxumGLo9R+X8m8hEAwmzNjDnWqvnTWtbhzR+AvyHhT
knc+XcpxKnskF1X+XLzLopALSUsiAtodPawtllqCsoqQN9mETM2BWTC0MUe+yhVvQedRjmYAh+1g
y3S2y1V+Bju2x666CPpI5/jqsJ7gGroEvbtBpvEhXqPMyIAlDBT7vbWMQFfN/40GCvZlachN87Yz
24y+uROjFNYYgAZyycbesGXyT2jhdBIhAGz+J+qKGgpIahs+VfkZbY1ojOD9mmb0dAtE/ZiG7kAC
jI8UGpR0JlTJ7h68wSq+OVIXs+Qyx4TtZx1j5HDhYAe3gmKEsM2b7XwFqvqOKLf6d3/TCdAXvAXF
OcyfU7D/w1wIy+czUGttwO7auYg9PfqLExwfPsnDOVQhCxXXhepsfrNErFllH+UHNMhd4nrVmepM
9iNI4sZIZy4xscZhJVYubqe4Mp3/7ozPhN+lL3G6fJ8gVYHrcKmnZMh0S50u0y4Gsf7uQOXuAaVn
17wh1zNtfnVGJboWFWHPEwwqOm7vom4Jpzyif1tNfskTAzRpkSlmSPlsSK/4AOGq9OjuTaGC8Z2/
u5JY9/O1mtR2L28e5674B25OY8KQKqt9Ed4QH1MQohRk+TEhOuWbSAa8oXWMyEPITwrJefbeFthc
LsbVH3KOo18kO0uT+b3TDSjscOh5bChgbBUHKrOaxkjITPP3WDdIAc0BmLO7xP9gHRHUFbxE6MgQ
8RKG81Mc581nIr8Eo95ARU8uqhW89xHcrZTmNZROlHvPfotIqkHHgLQZKpnR2+KeCV2mGGx/KKTF
n1zaxLpkh2yMnGLFE1NsQRKi4ee1VjGNoafsNbT1BCzkZNCT9x/Vxd/L9FmAOSY57giYbmbI+i8D
Ny++sDh9/offWlCm1mVwFu4t9O6A/m7FXQJgtGHTaAHgcCHs5jbSUFHWvxpnKicynIQgeeYQ+YCd
tesZ3OL742Mcjo4h/HPZqd6KnQLtbgDyXcDJYpdvHE7UV9DScJgm7Oi4OU/D2SnZD9H8qPl5Q0/F
HThQzZP6T30lH0x4JIOdTbsxcSrBqW0QXxSyZloaZIlMsre0PZ/JaXLgz6OHqfqGATZria8vjgqx
CUWChaQxRjs1WBztkpxHFaGm1Vw5JfEdtmGaF7DcZia39YUyL0vL2J6txvbPr7O7oOjAYBlzROPi
rCKAv4x6zs10zPZL7a4x/OglPyy2wo176vcuVtGkEcy+vm3rtrftBHXa0DUxwASGzWr8lRFCahpH
ah0mPWPlIE3CTBz+UnunCX3Up8eJAjJPV5qB9p6sgYPNrqnLEuGOAZxYoUatbitSxQfBF4KhCUiW
mofx769sdOnT5mXtUaD6xrL1Gs7VmyhZDdwbGpGvYam/u3oeJnQbDtjrBCcVG4ZGV/oMWxIEqnLm
hfQWPgsmVSeDwrCjINy0UZk5Dbqo3X0rck31HLSdRhjmatqq2KLYK0O9dJY2/1XAW3fdR9BU4/0T
7M7N0gHMApCoFmoZ9bqknqLMUAiGRr8WnCpFgRpDcYyBPtf8Jd6eyEmuftEnfXwu7V2tcDqRIcAj
ENTqnjELUyhK61ETKWeRF5YfjMV3pIEe057rbN1pmmji1EyXWAIVr5TBq5YoBpRDCmOmEuPLyuXW
AGM2HfbAwGbJxLuT8jUC9cnC/WEQLkaIEOU+tLMpPQi0+UaucDi81gZEJ/IlcQVQmPlBTdRbA4B4
h42b6XQQ3i+L8rISkpyNFvBEwNOJJayGTKJqsbQaggByaybx3RPCDYD7N4fhzyD3vjVmn5u9A4NO
TFncQqj8Ykm8bRVAiBf5JBcjCmne5rV8fYpOFgM0u68UNtujZlT+QQd/E+sQVq994wpfhpeuGukD
gKIhWHRaws+Rdabn7JeqhEBzeCwiHF9HIJmwzGnsAq/bROJe9oFK/MwPRvii0h4164ArKo0TDVu8
VQZyyemwtbSZg6fUA3N2I70KVQDUSAyxMgsKoxj582aLjQhWjmVT+g3vuoGKaaFpLzW0kdoOQO+E
8EREpvloChPKxRuLuywPekfAWlF1EtxcbGuaq8UoMmX1n4t6/lhtNPYJDZrrGN2eFAYwMV+Bc/yv
CU9XxNGd0TLr8q+etAZekdywXY0KxkkU+yPlNQK2gLgaezb4j+9PwahBm6MwIRXKOAh6P7DMGo/t
dZ4zSW2QqsITIYOL4mVUQbdBaq98yaSwr63i/tscRsZ9QbHwhcFapa6qw1sn4KIiO9E6rYfpfxeG
LdjXoEr2fWzh+I/dbJAEgWuUmB4hB2dq3N1b5j2SPZA3lXA1E+QnGxrljPB3Zpam65pbidz8FsjQ
ws4v+juXj+z49a+H4U+JelXdmik4eAd3GOvFK2CFUo3GVaCVLCctwV5tLGoohZ0P9k+Xqn8D0dq/
X5zh74XjvwwwrtaXlphaQtw7iWWgSOdRUyrSIIYxF5F836qw8LBv/ru8nZs6QH0GWbwdl3Pp5guz
4JLwYqF9zRUY06mNQ6JzRf2I8DNbKzUdGOoMZennlKKuz+bZzBXlLXThX+gu5Kmnc7cV36JBanxM
y8NOIYIsW6TvtR1RcWUnFSqsbwUYCfjXU9qL9FWxoaZtQsdh24OkUq+IYj88a0xK0u4GgPRb1Eo0
ny6R78zIhUmoncaJYwRaZyfEenliaSKWXcZ7VaRyQbLL2fMXXJmdyrLcUnGkv5Zsly2ejQviEOhQ
8ybKbQosIC8UqbZ0p6lFstxfi+OqusZeItN8ZQAk+uH1aNMoOl03SOARHkdA9mp9chfIwkD6p0xY
F+nt74vra6KeIDi4jIJLKU4EMeq/ujDGLLgqs95S78dQHnQV2xsMtNTU1yPVJHEGErNV5QSQNYd0
E+OJbV9xxSNxEI4Rq/7I66JYK+5X9R5EZ9MbgKTqsRc7GkZZKY3CLsOAZ7yJg22IkaofRfhcAkEa
7OoUuC8XWMdX6uJN/jzN3O69R9AbIW7a5QigXakYEmIJKLvIAKLISZFQ70VWQjjF49u8I5vMzDFr
lfMGLa5HRwB5KzxA1cnYnM1FIOYsYeSedMwjYha3jxe16nEataVS+BdrRilonVRVnDwhBXU7lnhG
fG3x0SEzPYbPSLJMVagFuwRmx3Vqmc5Jxbap+2M8jlaH0GRolNebTnVZ3gydbrqA0Djanr4HEz5c
a8iujmKO82DbL53yYQuXFoe29HjsaqpnVgQ+oVqQk2Qala8IRJS+PszoAzjzgvBn85Z07wlOWRIz
BQlLK2tCtPubZ1TrG0L6nC2aFzkNRopxG8+Zv91VgW6yXyTT63y8YMy0qbP6CDwpXH0DBabsvUsJ
R++vw/4QebjRwGsTv6Tfz/bBinmCvYbiqzl1aqPfgvLa0XTnDyu7Aoy5zFUNCjGTJjawLa2xwfoC
OjLSUkEDPc7Xhfd3ZEnGM9L0eCT3kov0huhUMJgbMuptY+aivsoYHSGsx9YzRR2cyS0zdAeYUNgu
3vD7zC2T6rd56CLAxObg+/YEDRENVzzagCYfwbFAhICReufwbNxYWDl0Pm7YUUOOarSozMa+Xh1M
jeqwGzCO4IlR5aAJzlrxCqct8XnG09+WQ2Hv2zv6fYw9IAmjy6R5nnChP3xQVHfLDNBGdB3VLQ3I
CKCvZmeuPPfFNONyxlmaRRoW48ufhdZetmzyM/ChH6VjuPLxIhWOig4nnVAXZ3GnhF9SelvoCxmy
5NMXRiXocNhB4x5afUr6Dy1U4qe0wxPiYgAfJhrevmj14jGoRwBl9iGDb5T1QRxymKtJIN7gQVvM
pFdoqQMIDcCHG8twUkiVmFu+7qLP/sm16c0lvs84+tx4lx8VwyCTc+jVukEwQ7dwcgYm9DCEltix
FyyEy9i4ApzSv5hFwMKR3WSy7TX3Z9qQzgyGfPbvBIQr2w/EQTIztu6PzasJHQZxqMXelyxxTQEx
qgsyvCaO2binxNOiWgG/XE7e4IBEUireqrkBbdCllBme8ifHosXSsUlW/6Z5bbmdzi1LetiyT1+4
lLqYoCg9kY7bBbEp7kz0TQosYs9ulJhMVthVjleLPfLZJnNPf5fLaSi3NaNoh/u8Hxyj7ByYLkOp
00X7KstR0ZVwT/GBYNvWpfiwxxv9nKFnaKFhwLbYWaZD+y6d3rkiATtmW8+x6a1CBt30ZJZg0SZu
9BVpzE/josRZ2DwrnejHnQLmesEjsonSArAXn8FnkM/9cx3gp1usI1imoFtUQOCwqwsx3HM+UvjX
n8xCUL3WT3R6QOCSIMxWLXmfT3YAUyxukWdlSBUk0vZ/xxAxzEjxxbwJYxGjNZii/nIqkLW30TBb
swP0jVe98B/EQweFMGqDf+AhCfjxLJQhkh5TQimcx8ARvA7CFRFWjFSK02vFCrF2IuDNWPdHzmmn
aHC+axSQbmax9y/brFB1Y9AWXr7G2NQUeRtQrV3LRDaGvNiGO8SBiew5HXFHssfOwc771r1m1Bna
fJNpIT034PIwxBVL0uWOslb0U8iiitS+ntZ3nnYLMxsgmUe6dQbl20yQV4wYRGHovmBwl7BbuGvK
ctdjHyEVtmNjPlzV46duEmkWKr/z4jOj2qxTl5oMUDdthm1fypsJgnTNu2iLGQrEAA190unbRnCj
BKgfklyjX+B2vcu9ReNm1qH4vBf+EnMZJLVZFMTI19w6ALK3t8Kq0JNYEgx2OZpmKC3ns/MT63FX
6AlRa2RKMbtwemlSQJb+NngLitAnY+Ug44iBcX0FNMrQpNqBqorpHmVdWSgwh4KP1SY/qDMFndpm
4Ycgv9TDp8pBdVdLwnqTwQ0arG3VMXpo2mtZZXj0hkiopTdAa3uxhmkuJBMV9yIZUPdrF7pzmPrG
6qM5Aa7ztIMgzR5+Mo7PbAIGFnUl77tmRCx+UYuyPcsDeKy6QBF8RkQ3iQw6R2Ug8UG3Af2Crr2I
tYGUjDELbnvTj0UShoM5T3CpvbIhzt6GZTfAyNByX/+i+sMD8ydtODNDEvV2YIREpw3+29UfJrd7
KVzTZP7QIpt+HLJdlNp3mCfaXa+rb4JD8fovEJg+Dx1dUk3eajonebikDcuSxI4zc7FrMxDFpwWB
SSVkem4wi/8RXISpFJLHTTN5ny2PZGiFT+fcDewg7IqQVHS/ibVwgqcaXSn7GK90IlgMWHvt8PUj
/uZ+YRFk2nJSZjcwVSlW+kAJFkiVvguuXBF0MptmtrKZkVRPazBwJ/4Mr0VhhVoUiX1c3vZ4UtWD
m81iGv2GZ5hwmdnEmX+4aNrDXvG/ZQY9oayajFBUObvBNY58QuB0qp4+iR0Mf06e/Ch4NR+Rtryz
sIXmfJ5t2jhqQooiXlE7RGpAmOKuiyFZbkS7SdPu96MACC0etz1KZOH1EuJdc1OfBEitTIdKs6rL
JVnRpNbQ5PE8VfcWNYokg9J+B3iOX/oPNzggq07OiFawC3+NE8nylEVknWy5PNaf9M7yTqWZQhw3
w0x2D6eARJKNIly3YfEFbV2vol4TQ3ZiU51idhxt0BYzSRiTT3nuzHvfu3+5/3p2sC8h3L8EGlUJ
nAN/ylut+XA734y4lCMpJbHQYx49SY021TiDrToOZm8p5mbpQLceqNSOGtv/Kn5T6O/CAM/UBeCR
Uu3khq8w0BVmzrTMBK1ckwTy1pXOFCE1H7wSUyH9kORLUatnM+2gxuyP7Q//xIp8tvKib1wvPj4z
hzNuj1amK1eK9vOzZEv9saUoMD9N41A7dfUiG8u/LhC75iVlEJCw+JqL3dQVtnPexTPZ8v3lOMWg
KSblzVs1jzXht7wiZ8Qz+MSv3RdrtxCkzV5agPUcIfSCrhlFFmsMZPdfV8ivDsexfLjdRIw0qlo3
ZwMJyNQrLiFPg3GcgkNWPX+kszWNULiGqfbDl72HEx9BUVASoOAtD/NRnBFbOISXnUhMWX6IjWYU
DxH9JI2orPwNTdT9ss8Lq1VWHKGKUjIIy/MgCf4xF9oz1Kcje0Z6GCG7covWk2ZrSRYFdHKl6eQq
zzLItQPRODVjmuDjAOS+uMLPD4Zzth/qptEWdM+7rFN5tlKb/RNEDf0lxZg18F+9E590demcq3n/
WLbXBeVl2iog+omsTsZP3Qa6KtcN5/Aw844rypVx4c9ay92b1FMjXbtdbDfRtJUGI7OTMpRbGlOU
McVnwoVGNKIcP8ZBDvvohENUuwi5sdGncYSUzYJaTmBlOWAT/wjgZPYRyka/BWyiXA5LEcwbA50Q
VkPVr8XKaVXnv5n/WHCEXViyuGP0OGeJoLSUACsHYxpvxsMi2LAXafS6Ta1qTu3pUxddl8fDYoqN
//RZYaaBqbenn/D75XLxRxc4PSIhzYXsftbDgMg8A6FTHwDNthPYTHM6B3S5B3O4iCllL7j5uMXg
OPbr2h/rqtBIfhq3uvs7jKIyNW9c+2JkPOcIXJ0A3HzXakMV07cwtCBIZytxoBD2qHy4aFe4/VSb
VC3UK2QwsW6UZymY3tyhsqv21ViRBotNkvySDP/i5sYFM0/JqIDwyWPOy5EUZYmidWVGi8aX9Xqo
AabqzznTysXq/+B9mAXiAtkqE3uReSa16m2BdwXfqoD+2FJfLZAjK2ZHBctpwXZJTNDpiQ3DXCHc
mC/yWi2jO9vNHXZS/7dhAMD6Ocz5odlF6Hqde8uomLNjgzIP5+0i1OaWLHZDhlLFaw7kCehCCW+l
1UpF1D33x6SnDi0IZ67DTdIAxeNG9qc+QdLvvq/MaCVBaLHrdepQyUAUI40W7M2MdgwRJ/w8fWkc
2ngn1HKwsP9vLLYfw/CKo/IDvwBH2+Fwq4TcNlbFLyY8XbbhZCBeUFggZomykdUlG+i4HS4BQTOu
ejh77e81fqyTgVkqFxu9CZgEvnh66eDu2vZ+StkGDPj/gsYmsy4VnRekFb45e0Ybkf68gFF4SiI4
0T0oc/UqXdrgN93CC2G47yYkNsB41cvByhY737+I8nRLXGLCDWRpjBi+XfNIqhPFytdtyVoFZuBy
KTM/yFJTTtdsHmQ1t/ukstUdLZgUFF9YZEspyoRegMusv5Gk5t4mzt0ECp1i+aP8U9BX3+Uj8zrN
Ott0XslV7P7B47qAZCht6FcYBWwcDUawDoZnruB7qyxxSbLJ9rMNHM5iTNpjALjPx0KVshQ4vWF2
aG09Kfo2Ue77gIEhnkxNgYcYfk8A2oUbpXBRq7Ozbj09hjXdl04e+dcU1dxuuDwcmB+DLUD/NMgA
M9tx+MrhgtSIPgJQYnyoYgdip7rHrYGr8HrP0l7KeVrTe6WdT7Jv0vZ3nmZI1v8B+5bKqWwV+M4d
j7mp1LWW+BOKs8GcN06TrIBZ25q8HUMgkdmD2y9bJ77rznmIzrpVjyLxBlhmnGeZLkxXJ4rUKDnA
rLMO2OavWouHx0BExh43FwY/M8GtB3zkoytsnU+RW0v9EsvjrLO7lTfGTQrqHu9alPHHPDSGa5Vj
37XtNT1jOOg/+D16udZ5SSLNF0kodO4DBcAUD85LqPHrArE1erQ62XZeMODw2HIh+NKFzpo9qAtf
cMPYAxgiOEBpmrRJbBaYjmhC5iwCz1x8M4ZLYvTjeLQBA/NtlrSZs9JA5H2xk7vRPga7tSkQRN9Z
TsHRGmbejXpP4Lm/uGYzQEcbsjpbAAlUgFX7dPq5B1IgOyPYVIZH8NA/FcXSoSk5RdnKmtCjRgpP
mbyiuw5YmDnFlXXemUlYMcuYHqwuapADvh8Gj/zPQurB4Fe04iGYPsmXe8Fs2HTJFvqpmQEXE6xE
a+TOGw5LM+aAQTwccEyCr65lhBCU6rqr1nOZq3EVmENRX23Z5yenQyGWu0kWVjVhTTdkKsguZoJN
F9umCOt1ZT1GZZP30HunPqtWiIcaBCdy2lO/xxpCYjoEyGEH8pK4VFamnhJ1YNkRdUTSqbdcHfF/
PdtenQUMNROj6Miomp+YcQpYmEtjyVbi5lrbvKhtXRhbiT1S6pp8s6cbETqqVp6QTEHn7Vk/cxt9
2txVgyEVVEDdxoRo8SiRnJHslw2O7o/F8O0DftfDaz62vnFxNHHpahU2epK0MBy+K7rti5Ucgeh9
0Dloaq7w+MWUa+uCZL/s8I8sukkVe6gYdVjUNtThg/KdCo3FUO+ZxBZu/HOsl2ecF8MdT3DvKok8
Zg4SCu2wTPGVBMdxySB9bJsIvW7nCOaDOmFIk9lr7TX/vyxobqME2HVQD8UqqZdbZhOP2rTDyWWI
AwvI9JoCEq1u7XD3lN6OjJMUImKPr8ihJK2vvTn4iriNPOQZDeDIEsJxtysrDxQINmIS4ahkWcer
doeN4IH0SylfcK8wZOX0Bh0dxIoiHPDX9c8mXk3OjLQS03D34UpjyOZFpu61IqoBq+wociveHiDG
sOE8asASBD7MrmEuSF9sElbNXrKMAR4uN4ihdr5PdbDHe8Xy6lRVzA9vjh/3ebnz6MDiMWwIaM7Z
9xDBCYEWVp7Wm463Mgrp2EeXuRBEWhuVdUGm7AIjDNQMUGKDLr/FZ4YSogs41xt4Ok0JGH+xYiUT
QP4ySvOE1RSipkyrMF9W7gGt55oOzGhjQKe0iAwk2/6vbRIoibde8eepsayefHpaK+WTuVnSRJVJ
mXSwSsw72qRGM7Eo7rVzuI55i5L7STWU8qY0Hgyd2XrKKlotwygg7/xmXT4EfJ8vQ2lwVN5eSpqA
FUyjEbNHgtZ5oNMmqojXkYkbogPkWTqfwaycS4unANytMXKoK8EeUF+a5lX11JlXnbVmmPq+oe0z
c8ktt3exP3CuY4LnCkaP9f5JxR6oVpri2CCkn8c4SuxXIgdwvQFJbhculWQkFsl6ksilAexdSUjM
Uc5wPu3kTRLAVsVAhHlt6mjERbup9fkTAaHX3kVdaQXmCmrFM8d2/WP7D8hRi0CQP7YjFSdztV1X
EB374eG2udv4LtqJ4KhqfgKav/IvWjTqtRjJasLO9YOoXGlfDo6SVIvKKDvhAbZY8qEKMoXokXGn
vaG/GF/1u/knFfq501RDrjGlDBUBMsx1rGAncxRcFQjs390XykBgASxYRvAMmUUPl+ltbyFnxBLG
/zPyqNTukvaI37jOz/OjGlyukMtZ4U8tihAjwJulitBXOszUY6N00DwPxS7PKfFez6Wkmtwf7eu1
kaXfMXUGA66fITxxu0/daYQFuXsIGNCKHYevohDD0Fy4A7ZX28YKE+97VaOBxIzS4p0iimSmEFBm
olBphD+YNnf6M5J8VTWRcctsfeMACNnUZC38XjVQxGsO0EVzrzXuCjTlnsMhxiNWY7a279ZGx03p
HIMdXduPtMcNOXUbY1RmLqkirjkV84kneN6On68QTzGP1sYihBxqaASh4MBR4ERaoAmBYujZ7Mdc
KuQKjr3pYc+BaN6bzc9KfLtQfKy1oQaoX7b/sJ7QXbKJlBJ1CvflW4QT9DpUtY64vg8w7mwlQpLi
fYgouTjbsI7zRou1KSJvbk5U4OqidjyEos1hgENBIDMbH+m2KzLIEfZCm94kkv/kr7IrW+pW7oGC
XWRN0VBidJkDD0fKogJRBxLJK+ZmAn1TxeKcX0YQf4Qytt8eEaGa0ZhnniKEY0aff3QM18AS7xoq
j1QtALJ+xRIXa6D90swbdxcP494lrR/I0nulnP4Cet/UTygnmmIHFG8QyD8RnDZkRULs9RFbyP2e
LTFupfiAuLL1/dnL/8ht/0QnfQSdnTbS/saDWhGwK1OGcX1lHnQwx4OC1H6dJa/yZhjSU522mz/7
a68ex45Nl5YaBXjid3/hnZ/tWqZuyfqCYrNuc1jaRzw41YqKd2nOV83JdW/HJjnr3xsxiyoSqfw3
tsa9Gl6Jt67mBBOwU0bYgPFTQUA4xMyeQgTl+rWS1WTtnmTIj2ULLC1TALKqvLYo3qNX4FbqMFpH
y+WVPYJeyT9HtZNAnvDJhMvEEfx9d9z9dW4VqayeTKT/czq+XsOWBpxeKnPljkbKb9LIXJiHcsEi
dkhqCW4rdtV1zsMoMT3hjOU2x49WX/COfsPaTZHnt8bdb5umRA65ZfTOEFV8AW2LI1bAWv/2J6I1
EgBSg1BaqN9XnLyhM6ieZPrqmbibpaxbzkWsqLANh3URTihNiWjIM4yN+BgC4OyWyR41j0tRlzzI
m5fGAEClLeMC/ixc9ASoPCIxnU6u0Uy0ow23CICXh6x52Kydqa7wa9r/OFpP1/K00xH5z/kpWdMp
Sc1NTcRws6L9JoQnedmHkHldMJJ0Mqhv4XEIhP9nroLymVFnqcMBqCq4jhsMiqSVVYCnZjq4CnP/
9XgRszh0OCRCwGBUpsiOoRk8LiblQx6xHHfBlQodju2zKFTiHo3MVNRqu1/2f4XoTLb5Cn3pOU8W
gFUVTvD6qo8D6X2nZhWHodVCpLHvRI5Qryvx6R3fhCoHkp5w8Cy2iBCmAN3idByibYFVDAMU10qO
dwCtmMq6G8xvWj0/ovLGDlr75VVu/QiGSRmm8f6Xr+a6qnWKgnWXVBYiaAh8QnOoYkUrmiXjLGYU
KCa4KwYPCFx13PIdKZmgVv5JIH0Qei+/WTNv6r+mOTAnAAlgXvpeUxew3dyCZqKHYWHG+XU77cbm
NxOxDQrgsuAhzujIWkMwjRx3XDVM86BvIXquZLnOqgrT9yDGvqWO26t2QVAmfEE1A64hvpky+91T
Z08CMbXirJPvsw0lD4AvM7pMAjPHV6hY9xlBXJtiyKg+AZ+cPrf9+mteJi47sriymSLmevCECTYx
hHXLzX0GsnsucgQgTZhS163CIH55L4IlbDAb+yFhbDPSjIspbq1Nl4+ILNLLdLW9SE63sFnazPSE
JUyz+aG5M0IBN5/jNGF/5sgOc42fIYXiZ8sMlqNLZmArFH7bGst9KTtLFK3TvnM6OAE2wv4czePo
DU/v044RtBbrIJYpvAEL26pjpKXSzis22QUOCeFOwqw6AlSAEibq8Upwk7HCHFaxHTjhsAukUbZ6
ACggKTmMwMLqazDcHTysVjvoTEz/yeI4MBjZ376Ay7luOCLUYf+T7NcL/t7DnhhSIu/YHYxzLH5r
Fsbf8kfrJiJGXYmcl6GfyIuDkrhdtaHRHm9y8yUGh+pD9mJKH0KcgT9oVvM8GP/iulw7ADxw5TDZ
ea3Y+5KRWbsitRZCYF8cJZlvlhVXum0qnd9njNNGsQU2ZpXP5XMYGvk9so2SOYBQy/DRXSwd/bE9
qMEJDo58CHygdfZc2Haj8V3BbkvCBtmEwcC1zqj9zHUvWEftxsBoU97du9Ckn6+n22R6DjDSJdWo
9TMLXEQeAHw2Na7VnY+Zt9p84++v/o4eGMUzkqGwbvJ4mdEa2la/HuAIpVMiAF8edFQvLDWN275J
QsAXm+UBydAs6/Z+gbJQcAoWA5/U1WJAmsHXqImmT/ELF1dEw2DrX6Jkw5mEfaBY5JcCxmRulGFm
LeWPpSb2OaIekR1RJJDkmg7idQ6h321IaY/YUEl7REhCQ3hL84pM/4PSIuVhc1RjhZ3rk2eOkHfD
3mh+sImoIfB1yWgpRxBauJbH3iXOKM9D6tCMD7vmPgsJ5lVDphNwn/9/sovvHI41A4EOdqtpQOtY
fXoqAGDruAsT33/pva9CnEANgLHEThEQjBHJ+6aF30OMRrawI478cuSPUCDBZSsfbaAmmoS9APEn
X1RrPiDL+G7sxyFhWVwIjJ2Ne8YVsqAvSyuCVUSQpywA/+hGutskIxJjx+ChHkKhZFkOWfbTlsGn
TQzNvk5Oi1Wk4shFsOMJB+wyH64FOOpkxWvqJTvTKAoHb5pNq8hehAtVERQGo/2wPRDq3cGsfU2H
QpY5smM+a+nNkc1XcMIrtG19jtlGd1QmWp2B6yXz7kHtFO0iNb6Gh5d1JwGT/DsR0Hh1NXSquzTA
saWq9JQpY07LTHSjNKUBsqJWQLJGniOWzKceZZ5LIiTC3DvfAI5aBz3+/+lTwC4RGnsDlIqIY8iu
UTjodj9OnUbZDTqFjqAavEZIJu2KRR5ZUHIRB4pkiYoQGVdZlDVqZh8shC6/3g/3VzCzjBPh2kSz
SjFGnNmqRTCI7hjys6uHnblOXpEQfNN9XCsWgU3GwdBXMR0u5YCJ8c9KzPrO23SpkuqJpu4JywxC
rE0ShJ1Gnz0Ss1MhHOX8aG29FnlRNG3trSGFMdaFJZ6gT1xb7V5ER84P42og1INoYxESE4wALoJ3
WSSVQw5Av57DivTbnPOdxWoifAaKNraehmsjl1tcAKGrirPIxL1AGBXIGiJszPIKrXvq3EYl3i+h
RNvvsl6kugBbRT29iSqQ3UjE7nB3Q4bPwNlj7V5graynaUoPoZwp9x0aOZ/R4H95EE6nq8IzlWe2
VJjTcfXsYfqcAg7AQrlTO9N0rOVvWeCcZ/ozJr8YFm5uyh1C3FPiMI0jUHs1ZV/My4JwH8NlH60j
f24REukSVsWN/qQLT3+N7iH2kbQK+uqtaq5Y7fyKuAqRxWSSmY17jEgKsfP3VE8jxdbxg7Re+K0W
MIzRDnm0+wpYpo7U4wZoRwVJUTepX8oPYlmAlBQc/ss5sLWTYxo/jjDCCLiBAgLql8kJok4ANse5
QITbXnfHmly56dar30dGhEJyswtK7HU/Sei5gpnjQ0Rn0jY6NDFHqiCexsmAt0sFjeWf1v4IOnB1
uL7zOEwvbZYpvYUOmZ0ljpFZKe8MBAn88FklmAnbqgs/8fGnqr/4o/tr5B0ptjbCoh9a1rR2XFMb
rlYbMqZa1SysSXv95oiKpTdfn4/F/Qhsw8FyOYIFaGTh6cmfprsBIRMnvzbTlH9x3Y8qgbmQ2Uqp
u/c1lgPGuGD77JZURfO+zFLiV/A9Y93vebnGMiYXo/oCug/A6XvstYwK/IQJiXDTiC1wXUjSBCIQ
ChHysBmGgrvTu3XISFVPrWoCi5UiXAgUW8C8KyzaVQpWMpDmLYb8kvZPmQhIi97QvgIntuwGsPEa
XjjxUrKLb8Jxg+ETt7Wkncm2A+PHeYKc0C7AsNwrvpYZntJEp0ib4CXvZAcHCUm31u06L0Al4mQR
xDhk3fKqGvVRrJg13y0fDmZ86rTK4H/ZfmMB7oHW5AOcerZoNQgT+3yxJ96QrBfejdnrW6yn4/vt
iKoQ3JuTXPu8A2aXB65MIsixt/vBXnMWrbAikdhb5MAv6s5p/5ZuYNa5QuM8h+2veSMpfghqqmN9
7pg4V0K2Tx+rzO3NHaO3y6OvLia+zoJ8XOrXB8cSPOTQER0f/QbA0bFCmoElkpLTsVrZEhHz3ueB
BIPesXKxkSKMrnHoFtMiodyMxCDF2K+YO8kIALm9nZPFfPwWN/GZHZ4akUfDXMtqSnBnSUDnmFSl
YX59GrdnR/oU8tq67Vffropq3Ur8Kx8UUY5GWS9UimcG+BS4BEXSF1gTsKIvswTcT60heWJt7yG7
8KPjb/VpXUC6EazjuDPSQZmJZ4Ij8DbrGibxyuvHqrZFgu790ZlaikC6hMcNGPodSXh2aSwFjt1h
5Kgzo7PH3ik/3ppspS3IoGhaUsxAMEds0HDelqefSkrmehB6LfAhcpBiS+z5SqlWcVEszifWDWIX
6BEVtMWxApDiETk6Cn3u9Sny9LA/v67vINX13iqn8qIIEslJYJ5iAv1/HJSDKAp90+EKrdEEckDD
7JHXz3VnRlLGuyBksu2Wjoadq7ErBh0wXxUZn7BDAUluY4UaLdn60R1HudsPLa2sBzDSXKBv4sF7
XZbWMwiIEqck1EyFiSROWb087MdlGUrcFWoW1ticKpbPm73bhLGQIPt08TOcndoAvGy4uS3L+1cV
e0UKO2tjxTML4K2tMdszGBnXPF9922zhYniGrt05NMA2cnaK898yVFTo+woWmKMFiWNmKFrBvTNf
BN6PhF7o8Uu5PxPkRJElx8XrBhzBIcMcKo+eMF2Vo1zCvvkH6BntQZk/C9YKEkWtxAZVmy1hQJbW
ezEjmx1Lcs4zl6I/HnHnNbIWF6LX7y5dJ85EdaYvgGu4EFijIwfIxrIZ/ziQxNwD+Yjr46QeJe3s
EgCsPmoJPYezmiOnwWtnDA5oAN+Q7VR1BCsfDT6KEpcJ+eI01zdcjCuh31d4jioRl1Ilo9jOoCuJ
Ob43xfES+Dug6JUvj1mJxf0mrM0vsLCZPeJJDUIGjoUy+nVDN2NekxWsTWete7aIBq4zYmIO99tT
VzCVRHo+pMJDH1dlPXjiWImVCU+dwVpJRuMeRcw4c+5JFY1pz6UV3K9orAtnlAbgIx4WTzNHLpjE
oacQ+ThZSJswQS9PlODaClFNR1WZlkJp35PIgGJWBx9EfbMidESgHk+a6Y7kWRLGemjgCHjFXovO
3F1iPF6Bt5CMBrVtOcZ3BkCYxAGGL/ANr5R4sqj/9LpqCHXJl0bcgj+SupyZX/di0KCfkyiipZRi
DTAN3Glq196IDqM85424xENmCNFU/ziFpWUL8CwhHX2PmtrCyUxbxnFXkFQBqcvoD/QtRsTep2/H
i18zvN97Lfd8rvVFhmnACgZWE4LHldpfb6yuED43GiRx3ops+nc3YlG1/2G506pSHxUEvT5DzV4t
Aj/Q51uCNiaYmXi8/comPsD8H6Y83rHLE5uIIokw5hpI2X/QGWbp9a07SPYZWBudmdgnR3Ww0olH
djzG0rA582oZ1GePhLiqc70IyM0QGvF5NxDaOlDXCEyV+HANBSkfu/FB89EhZCrYwuK6he05t/hz
LkVBzZAgcxhL2gQlJ0FqsaZjbY1ikubphYaP7YGJG+kjr+RuPMh4RQMPUg8T+R5y0n23o+qymJoB
ALVHBTmw8HUs9JR8haeHphlgHbMPO2Szf0B3HnIGNzXmRbnYT+l/Dx+0veLviYlJtq0GvK6hiwRM
U9TpLIDUeDiLnQS4ZlyHZGN2G2rsrX696EtHOshnW4IYOJ6Pzlhi7u3f4LJWlXB+eAv+fD0wnvPY
VfvoRYSMPK7JJQWylD8Tbpfzz1L99GwkuylavkbvfjkukBdk4D4ymZ4hx8Asw+a2o4VMY9qZ7WJN
Xuft4aWveQHHlZR4nhwfFgGBMITbAt3c6FCV3A8F/vOTF/ILAC5k/nI+rh0FYXrnfBuBMniWEQ7v
JM3APilZ3xu7Wk9Xdv6/glFzsIIDIrq4juqb4FRL913sWZoIC92v8ENrNzLXbxsDbJnflYd5xTkO
4m+36j+PqRJJ17Rlrm53aiOF4DqRVRnyAij3NUjotDxbT4zc+2WCooDXgkpnRs3jqGUlAb0wFJr7
H4CZXUY/74kdzbMjbZrGl+BC+/rx+VNuQIi1hDNOb3FJUvgnJ/XxUquKzECvEiYb+BOFe/p3jGIB
9uyYJi3bjqPOqtxbnVjDIzJPELWJVs9cJFVtaozunGwA+YZrGHm+FkMn9B7juep02dx0jQ6pDvP5
NMD3nrR6hjyf4TSybOuExhsi6ZRkenXbg86SYJRTEK9fysUnzDCmiRvZI2WV2y5mB6Fd94YS1W7Q
J1sUqfnCLZMXJRzD86X/hALDzV4sDWn9ZpX0sUkHNaq82PJ/cLp0pDTlZhM9ugtqe4kIpdpxuSqp
JQ+eSGesJuIuEH78+rppADUtDgBV8FgBQlOXr0YsZZ30RbewdmPMzWYdTQFqBDHqGe0x3Mgj473B
gS5pkec0Ui2mn7aYZvtY8rDYPvkLUzIrRXa3Afp51ISuKvpgkiHu4DaDNop6rFrjOa7hZOyt3ZDK
oy+9r6BzJK43ljxmd1kF0bBbaLV7dpFRLAqbRhR96vlaPMyd1UeFuntNLSly9Sid0YQ78Mqb+cZ1
79ByP8i3Wfu3JNjOHfT2mlBY8UIcGkfNU09k8w+nYsr62z3vd/rMfyNJMW2/AZc7alES0w2J4Otx
K1lfkLfvLH/CsxkSOSxicTpA+fx/vnK5U3gm9YfSr51aLSlY1fO2QeOfjlwr/u6/4vQ5enS5lrMc
iWuqoqmXp0ILARIdmsgCA7ysBETZsrEiDokKqrwjPCzfbL+7scJxkvceMmlJCoO0CdkPkhPigaB5
J0OVYHi7p5Y18uV6HH8UyCsSMbyuuOJ+GI+LG5Q1ZBw59hAC/EIyIbXzocqog8FSw/52qFHnixuZ
MfonGKLNCzFJJvLNuxvOc1wuxUWaOM1grXmUJSmKVLPsEqPkgwWGmkjiygnkg+bIAp06whK4Ckdq
V4P2xlxGC4/Q2QE4GusOs9VlStdbilYFkA6QUmvLZXUIWIYTVIIEsBJ8aIBaBeuM5J9QEjDGuqyp
7KjwgKAy0uSDNhwNWVipJHluqdxaouV98t2PSBIQaqnNA70Dwo1P91xsV/FMVLKeSySr6F/fAja/
uE9eXMm3ClQupTstwIKgNcHrhbLKRoW6eNoSjOBwKdn+tqJ60I2uiM9qMtXrNd6ZftNa0ziDBlUd
Maja7iEzC8UhfLskzTqG+09POmxSnlObeV7h4j4IuD0iWoNbUSf4QGWgTpd7+qST3z78tfRBIPaj
nqWgw+PB0+ZQHSwbyYwAgTDVsrz2SjpUthtFdskJJofHZKPJJmuwg9wg01lolXACr9HigqGH8caI
qdpiBD2Xy9MIV9dXxDaqseJJUf0yVEtYlV4JEjgc6Dvi7Ki21B+6TUNrIDENVDytgJEot33K797F
PGEsUUUBUxLr6xK++qplPmTmKmceKPKGtLmJ54eeQaoHIauQ1VuAI/vQoOb4PqjeFl+tl3CaDcA3
hgIlKOa1dkinaa1PG5hf0k1b4UZQ/PFXnBzzOlPJy7UQJvWux1htG8/0RjEU65AgAdKDk7wt8LFq
CznxjiCboc8PEopw3pLWlLIyT0p71cr28d7OC4lQy9nMCVc9D39AbrSWiYN5HVFtYhCwl3plifdJ
calSaI/F2bR/WMIl0QUULq7gkr/Ecr+zZLSFLgLkPJPcX+tbtmTUpaq7UOtvn7AMN2H2O0IfUXM6
njr2wgbdskzrHIZ9IsVi27oPNve3XTI8od3fHU241Hb7IyRnjlk0WqZTV+SvduO97oCK1NopDOtm
ABnyd6l+601cX5AdDjIbija5hOZwN7X5Nv2hmteluefNSK3EM4UqVy2+JMIM49Hh/ENdSpHQ86vo
/K3fy1xCizoi504nC3D9da04zN4y1L9ffTnbRKgZlSYT16vcVvpG2nB5THyV2iEDCTj2Vo1t2P2o
SOwxL1XiPE0jE3nYg4++4iNwAEPOWYuG7bZN6t/qdjTiBMXXoiJkFK7nzrPLKexpSUKqtBgoWnIz
m8qqXgx84fVZPeT5e1zu9VBkWWReJEgy1Qz29MH+EWnwfMimmDnE5DXH+zeuw6vTkLZLqQgg4pWI
lkOzMx9BDwhNSjIpS2xRs1l9z3Sk+SiSkjSONz/+GjP3QrF8z/IGaouBg0pg9tQH2NJnhJR4qzRF
l1ichvLQy5rgEbQc2Bs16LkLZlsDeRgk0o38VK+kW+QVtKDMzSxl2548iGGN2MUVMjexTVLpZB33
+tGpZXyq0Owji99SbPxsy2Hpms4BcofxixHx5mactkmSab6XcfprEFTaVmUR9Y/wa7MqQ7eqJOaD
HGzoeznx5uaQP/KqqafE8um5kT9bMnGZbaoXnctUjHwa1i6a9OvQArdgzVzcW380PS8QR4eWhUzD
9p+kMyuy4JhYrP/nE6pPYZru8Uhv8mofhaOsGLgwBJDdSaCJkvtjIHpnSVq/nUBvnvTCcUcXOO+d
YlJhPFSKhY3/iJjvViIDzzrz4pv8fAhF6qaZkgLCKzxhkDeXhwIaAhqD6f8F9WWRtZeDb0Z201ZI
DUd9VaiBQmo7PdnRKs1Q7imzP8+vr6wKJkSRThJSKpPFrIxlOcPQ4HKn7ocG9FMhsntVG0mj/3lz
ISzJmqtMZfNwJA+cbVzD6ch5YfX9V/fvhLYwHxMRjk5WsoikVsFg9gl9W4VmxFWmDnajOyrPh/OA
zHTc1Mas0wJTtkY8wGMy386cs0PJaqiFZORBQIpkJpDOLAUGuLM+cH8Uk7PmeGLmraCKrzzPTzuj
kW2JbZGALDm0MB0w33jIdIa7vLrz5Lr8qvcRwShj5XFZ49NnOt4QH2zxbyrRnyDWFN42xMbFem28
FDGH8qGJZBct1cVVpSXdi7DAJbkWqnGDbpEQu9naseywEDE6CN4KeNoe+04UaXwDowPmKEYzJ8UP
8RGskl01Lxanj+o6kZ9ySbS/cXFAoPch2XnSZwvIOU9XKsPzk53coj/itTrzmn6Gv3IgGA+kbEkp
8DrXMisSeRouaQGuF3YArO49vqsY4FHwQVAejYzknStSGqWWFkqqJa1EzIdMVYeftflXvtKR7a5x
kC8A45K9/tzkfrXMNonF25QO8Zw3vL9eLgjqUcC0u546gtpNSpzTTiv6g+d+qzUl25P92HSMGwqD
NVhGLdzzyHCUmpXFg+8IAJZE6fbUypE9mk3SLvJH2L/sgO9Qg2E8rBWVSc/a3vUBwvc32XdFDFlN
WHtLog48yEbKK9gTHLsL2RxAiiEwVXVbg/qapWd2YtlYTizK6/FCMFGBZ5UOj71Nywps3BPCNfxd
bSNLbGsCY9kz4stMWycYc5rSx809Pa9g5JgWYetAWaGBpaBWgcgw6hPOVgZaW+1Al6nV8fpRqDCL
6s++fhWT7iJ6ttVTym6tJVY7RAlZeOryDTbWSeuZLZZCdb1U6GSmVYmRQTzrKSdRa96u4kBNfG0w
qHT54jpfqh6Ih6rRbPvoL9gclpUVqdiYdTyqthgX6CLhvO1ZZ/Vv7YRVwCItUb154shAWKvmICQR
kWvzQ8WP49ssi0tL/kALJhw1b+/AER/n9uFz7kNRQkcMPABh06dlk7d0iD5Q+lSA1D27t+LDKk43
5um7j49mqF8BRPmEiyypydfBM9FXMMZfF7PO8Pc426S9CtUEyDGTya8IuFmMBlNGGrnhm9WJ3e9J
QmI9Ei456RKDaGm858PQLS0H0pPBpE/frhlV8rBXbdcGrn8oHWDlkdlnMOPtXKKdyrFBUELHgbKg
7jnxDOvop20h56unLk3oAa7ViGLkrgjWZmh8GIKW25xLZnf0k12eRGxz6EtZ7orptBzpdod8G8kO
dmX47cVYJXvWxeQuazX+WB5bXdm314L58mAU8YmwKFh5ccOOjYO+Epfy9KqRROpgyeaQLlWjpgp6
FTXw44pHhESwzk5hBkn7YvO0RKyLfYadoZySAKdvXkWxkrzWKv3FnKqtajtjghMRhSTgvn57YTty
IUslJ97XvwDQrmjbQ/5TXehehUT65U75D4+jLz3/i5si76IQr6o4fiRXGnOLlpc8eQCvB57BoMtd
CB0ccw4O6PWzHKtB+JCumxbWQ7hlTctqElP/XivyjXYIs/edoe4ptfKKu/KUjt/Ah465D+idDnDl
+pmauwDalSLF/eZn0cc4cZcQ4TWajxeA9zom3xZSPC8i3u+zI+02/dMyU3GoR+ImNYvQQFYpgLJQ
rWw+6jKwNSLn7MdJL5zYHqCAr5f/esN1VRXfkDXNXzGiPM+I4k16CJAs5V8HY8lYpl6gv9rdnl8J
fPABDC5IPLhan3iu4Pm34kvC5ETLJGezYh4x3ERyymazw+NIXU9LCTx53230pkyl5kerD8WqPCYE
BAEeezKLqtbXyRv26Q3/U8Zr/+sZZqkoG5skjqWFjuuidwdtnx2WmFMRjjc6p1so87PnSMsIH6E3
AjPTiFP6X7ZfMR3LudrBBRg2bnVWfDiCfwBbWHhk7haRGsrc0cwB92o+CzJDQ3HuMeFupXKRIvGm
5C7pdx1LwJIUlu764AKCpnd30dy80YG44u7J7HosjedrXVfHqzkcRAR0OUI7DCwxqtVsbPAWZgoh
UJ0t3+7B6xUKYVZLrLLRPuDUdXximgTTn0SWRhhqr/RY0mrO59Z07F2MnbOnNpKv+kBtYjLc1AOH
JKz8E7Crskf78gk2mc6Gq/Qymsw6YWl5KnzwTfV4ekm1FnyzCe1XH3MmF/2P8hmiMNM6GAkzULrn
3v6VfNbrAtv60sODUCG6KeEX6sBBpy1om7yyn0+BK9wYmCujMAEcCv7dxqsSo4JoPsTV40qbekfh
lYZIUwb28upcmzGu9ITg60N8542Z9ayhaYt3rmmmluHjeMr1Egpl6n0dBrhRy6/GifN8Jz3C/PJj
A8mQeliWDapfHZuNvZ3T9RoJpT6yxsgTGrDkNFR0sutnSvY835aETgmKusxUIjBM5JW9jjgT4dUW
Mu5I08HUXB5x7rSUv/S+MnlkQjnhMDDsyGF7qPvAUll5UkX6NSpLZhsTa8PJQX7xuMEC0Dr/3kUG
O38qZFwIDlcjeqgebZnnqTxO4S+keq7nrCJ5uT094QJatw6fNVlE53nLOHRoH6nq1cWMi4Yd3Pst
jG7JcPiEvu91SM+sKiPIbV8p9HKVC95X+uFsSVpbWhaVxgR4YvpAwwIA3D9JNFCN8CvowTxEnJHx
pmY/+ggqmG1YoMF/uRKuMRFYHaa5WyDxoz67/VEq4b0THGiVoapETCbawGTEtOtWwkrdJP2cFtgs
sf0rInZviRHDrW0iCbipfm8zYLz7GBTzFfflKfD7KUa4lEsvlGmBq5PikqYNuB0oqPFFMJ3pjCY0
jKXh+vhnpaTcJHmFybz09i7ZcKbZ+ysC4wLHC/QE6CPfTHBDpM+xgGAn/U9rSX83o5WbPkZeDJNr
FFsdXcW8/7YgRtHkmHf2Nx7fDTlvK0CcO9XSZ0EFI8NQ4OaumCZSYQeQtiRnoYne/NZjUXWp4/pJ
O7YozuzfGP8a7nSKudjt+OhZuIqludIe+C94oCUn2uDc67fjxnaf5bDml5TzFWpiHbyQgEDp2OgW
i2Ai+dlbO+SFWP11+LxxtQ/3jXiZEW2ZMYekYcFqf33tcOVHOj2tbywuSS5WRg24mHLUHvsBQRhT
ImGd7ED5qdrsdrkUsCHYA+zMIS+cXoraNPOJVOZ7mEsp+17VRtRDD0rl1ljZ6tVnqcd5P/pnZArr
372gm6Q8TgqOD+uThfcPWhcfgbJBjVXgqhhdjbz2KP9oFmR3+kOVtxsEqYx6ZKLxleRNRrDUkPC6
35+q3bqr/xX8jDt2fBVBzrl1CFlHloiEoWOJId1dYW2Wo0iDsIBSWhHtmINzWE13AvcbIiTlfy2L
0mQEU2p6JIk6x4Vk5En0NsQGEYH7QPcOBENwbztf41Bvn4w6Cn+4GSbXqZHa5JwBwfGN/V70XViL
TGVSr5p1T8CGgDV7ZAlJpN1mg8UjBxM69JCje8Ij2qGXKMt5TnvtSZnyEe0l78KgpVHjqLwUnFJR
xPE2Tm4OOfTnjUp8GAHJv6UrQMG3VSl8sn74vwPRWlS3r4r1FH2Zvoyp1VXw4yfhjYTmQGFuYT9m
ByWizkCUnmVRe2gMr9a5eMGQ1cDoKYk5jz5qcWbmomF/ndu/O6ZvlI8GurDoIvZ8UVVL+zcAiWCt
HTip1zK6NM+iqTmW/np65xG4xueqS+QFgnRBEckfKDMWR1MnKg57B03e3md6Hb7E+rIjk6M6WyA/
z+LZGTkrY3MINMxQLxLc8WnZH9fU5NsdX9QH2d46dF8Vlh8hNe5q+tNJHEHibDVl/vkM+1Jd4pMZ
ArNLzQPPBfH/8YVNoneqNmiQyewyD4vejBWX6mHFsjdsJKfpymoSj1bs9IxCpICYYYfBDIz/X2Pp
hwydYmqtna3fSeylOlhhdEHFSUm8zJmG/DN4IZgzffglXLlZVYi0T+S+2ZPTX0aW6l3LZl4lwuGJ
DMg8E3hA4ISeBq8vtSsKNLto0TNAOcWj4gYm6y7qx99woVV3pnKrVQLYZ4uwWhVFYyY5B2Tf/Drx
Nl/k2/0yRdQqJMZkyEdwKCKXzg79lluufYjp/2JS8osAQ3g0UKzwydGSiAD/IoEU5H4qc+hJnPtG
FTuHM2Zr2AlHHzp1VSGZ01iIR69n+2ErgI/ZyM10p79d9cYxiWWPxYtzRM3JvNBM06U5A4KO0fqJ
iGmC7yyEWo260m7rmTePhPqr9CmS53vQRF2ZLXFz8nBOZ7vq1in87siFqvMsZLBlKGYJeUAeCJok
j6K5sFNZJ5S8Tbn2aygq5WgNE7FXYUwuZ6krKtR5WUrERRd0hGJxhFsdhCerkOdVyv24ClDu4RmW
PiFuTJSaaCd/nFz3UjE74vNJw8IWfJCIDoGEsycxljsup9UPS7zdhGL0Al8Y0bo7hp+R5T2E2Tkq
S2tUPuTi7psRuc6fds3flyXfOphEgxDWEem6drIKXJVBWG1w4Zn0i0H6D1kVtgXXgfYwwdK3/scc
Wfnso+302lsqEN5ghqB25c6jqroR9U8wlyInTnhV3ImJJLeKvcQ1bhGS7LGOYZLDLF+WMfIlQMox
Noi6r4N3YoahencA0SctqKAIS/M3cGbuYnIBEX5cnCJyCtG6RhJ5lUnvSHKwq/60KviPioc70USf
0CAYbfKxXJQ21ahMtsMNgNIdVfqzT8ETkP6j11Kfvutnf0/Bsvnc8PEl2XKLJwdLU6hOcFO9wKUm
NNWWIxVpR91JQxzZNnLxsTxf/ihY1bNHvU06ZH8lTgMXQHOoVTFX9zsxtP0PjeRJEWbmgz0z55sJ
0J76Q0HpXoHESAYPVC5p+OkvCEJjwmu1fdzrUNbMaxQPsYohT4qD0q756Ytv6ioIGnHxJ4VdVt8t
v4R305XNDg2k3dF5t030Kgzl+jChnTfSCWqQ7XirDjfiqCRs/ogKxP8P5GhCZpTaIiEJnlKCF18p
eQDwhTDpOsEaEJXPeGVayhZkeGCy1rnV8nqI7rHEjPbStGQHIyy30P0J9Fk2QcVseFSWlXTSWpHp
vHopHSDvLdaO3bXvMkrOEuHXBfWDZf97SANdXuq+XEoACCcE1wtJ3+d3l24suIcVkBNolFah2AqK
eIbucjFUcyePkH8KqSV/u8TQgXjIjYE2+yrPE8aUirGusCAbPg0QtkbfBgiZv/tj3Oivus0Ro8fW
Tgk4pxxi2vYV/P31Hfc1KVzfncK4mcPE+5u32UHJwfTWB4RtG9aqrbjaYruRmvJdKoOx7G0/CMI9
W3Dfmpyo5rtAynoL24YxRs7EMEUeL0oy1bdZjHzbZOrF/NTl/ZQLkU1oXhUF2AEQq9UTdbsbh436
YGAu8SJIPAxJjoOHKa84j/rZY9dp0CJTabpnxq1h7+vQp30gNtwMPOcMTPNvOopcxtxL8QbIuXcw
1eJyFX50HYzYQGFPd2YhjrwuVw6bH17iuW2keE6uadfNmS8GWdnyBasZaDK5S15+s5FbumU2JycX
xXUjtnLKw4MUVrbOVRsQoSaoZcmyoS2nnJrzP/i4xxz9XGuUtpxLpaoVkZ2NTBTHMYY5A2u1WDmg
zZKNlvgmEqdMbOiV
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
a5LVJChknZ2qDp4FunDvjdZ7uD8lgYSeX6iK/L3r1HnAW+Ae5QmoFND/l6Sfc2NNkYWlUslKm7LN
cZcu1eVX+RFQIAMwOafqPG3SUNI4Cs+EucGLFpGYcB7Gvc/3iKdcoUxUvbU3SE3pj6/CCMiASlfX
lV37CXT8Fk9YX/tx/rXqltuJ9q8PSKrcqGtSBQ58N4+mZJORcPDRJxQ10lfCILyFGOKN2Hg3+Xzt
JAOE53VAgOFwsQhg9UWPN3zGaSg4bnV3MTSVI1rM3CBg0ezcnOiAOrGSJ8vIGgUr84t0hB5szyGu
CC2JtsVtLNKd4DDVwL1DCOZnS2fjQXww+a7xSQ==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
o9b3JF7j1LBj4xigDwINKSjGavpRU2Z97O2Y+VELKKLV/ZnKIFvvSNrKYvtx1CVBtniuAYdxKbcv
Ub+QTOTBUDmH0MqPw693hINKJOjnz6bGbLLavmTVIZKLAS9TR2HyekilD3I1etrQcbg8mjV4oJJV
wWsfl15fTQeHY/lEMB3yNcWHNx2HVFLE4pHu5rtGe3MaBrsIXFbn4AfKKrpOpyWBAGeCyW1/ZByi
a9+Iu0b4CyW6GZBQXqG2H6Qnze4g7lHz7dWzL3AVNbWBzHme1OPskB2VclDYQPzfHDyHrb30+wfc
43bke+OTZfnMkgDIZPIB4rMYi+uxqCXxkfy42Q==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 8512)
`pragma protect data_block
wQBMSU5YAABwDpwaAAAAAC6qHzh1pffr2RuLUlIAF2cM/Vc6lr7zrZc8bxSo3MM/UHts3lXgaeqQ
Zk9pjdT0R/basSl9uvFZmnnGzBt0spLASo/S3V/6ijAGYlyNtaVOIag5U4zd/x1cJnWnn4dxnVCq
mkS233s0J9nhE8gQXiXHbVg2PtKFeHNKc1bU4leGHywPj+X03UHyPIlLNOKR4nMj93e191G7xuOO
SdMqY43wIPv3jxXxC8Fzd1JKbkZEQwPFJR28wchcjskUEBbav1WBV/A8GYVftmd+qRNA0GMwzl3/
Dw0zLqVXe3uuC5k3EoTrDloL2yNUXVs7j/XSbq7cKPfTLxrbuLm5y105vLIkL4gtAYuEiBsDOhb0
gCbdCh0jv/UvyAZYRk7cs//aB+CyLob2S2f/A+8Sg8XhkYeAVSEayCL2zm1TuJnzESASMW5ijslX
/FsdPrNXROX6GYTmEFHFIN3QZPjYFHxw/oqIULqUC79Qj0KVEFf8dk0jE6X5Z94qSNZjMGoaLWLI
E1kibQExu/skXUPC4ly3dzVXCxEDnx7//Wl2fm2d/FbCvrdiR7KbDN2cpdn3bTdwgOdi1L1LDVX0
zoFAZw0fJaMx/bByHZu+FVlFCPwH6QRUoNxsl+i8/MukIOP4eDSL2XWpL3sbVHjkn962vqZJT8lt
f8X97Kl5Z90/2LztqQZUUpBKIOV48pbV/yLx/LF35HSYHR1UKyFw7Lt9o4DRDLHMhH16b2BhvX/U
kJN2QVnwDL5tlMPE2wjzXpfeW60nv0mLs9u6AphB/Z3yqiT6z5bLvoRXDd7CXveXVAdOgIXQQIE+
mYcM7Mv9vwL2Kaa+wglGPLPu5/IIjI5SncN2mV9nCUNicNK0VBQVhoYhW3gBhFvy926SFyYGxiHh
M/eqJGq306RtAqAzwvCcVLeEp+5QAnNh71aX72NossecFIrG7d/ITl39f2bYlfM71P+dMLotfDY7
mJ2f+IWvNMyIILoIJ2C6PgxWcT8t18Wt1jUiqosweOOdPueMYIMkcAFun3egAz4L2FgFxkKWN+46
CM5b2nhi2WPHfWKxbFruN/Becgn7YW8EhBgW+Pgn7+cGC1n6cDjnDPU0mk1HpUi5dkrVAuP75Oza
UlMqGeV7k2al+V/VxJ0Kv3pNjmogBwY4kGuMf7Ll4YDF7MT3rhzcAL+kVSSPt7RlSuTli0WEF9Dn
4+SPAPiIfLsV+VgitpgErC9IjQXfsh9v5CdVmtU1x5sOC+PBDPNK6x7kNqgDimMslXXnZ+Mf81yZ
rDaZlO77obIkzQT0GmdnvyqXua8SdoqWkoVarjcBQwknuOSvRmwSKAxxqM/SX2LS7+MY8QijTx8f
KEgaeQ97rbc6fl0EIJRoNF/GsGu5CUzB7L4DVp8U22gVR2YsGa7n0z0QdFsjDwnT5ucl/m5xDn8w
YkZP7GXPfgLt66nPgROTWsQ9vBk0m9J7uDTja31Yz1oPSYEr+vvrnkpz+ysemC6imH9gkCFn7Ww5
mUyRTXcIYiVblqcCPqLhxn9/9UgZ1nZzpf+qKx0SfmpEbOnyKYdnnzLzy+cRKVuGJWmdEgZpyMjj
xQCNmPk6asOSp3NyJW10J2j8DHDBlqx8nJcDiacjbGxPY/uJyXZM3pKwt9DvEJUgvAZEfeYvJzzV
18Ev8FDtn0ly718ML31BmEyyPLYAQhxvnxb7XoASsWeQu+IhcnsscPILpIihrSc6mdMOXBQqZt5U
fShAVVYcjUPwn7MYgE92nhWb6405un/zPEBdN1hTQm0LOIs25wouCGGhqe7u2l3wQFGlF1VKzuLI
4MmB+1v3KCLxqSWi9dswhbEbivvLeDic7ZF0KIscjyS6DZe54mPkYfyfE19kDlj9WHr+7jDLZmY7
+b5F3ZnaI1yAec821o55Vd7uJZUxDKTsFqw3u9UqDfbTS4dBD4tEr9Cq95yAWMKTxCQPtrYrgzx+
iszQJc/MUw6p/re+LFCLZIc8KmzFNbm/xAhjuUoJiztNkqyJntGy6J55GtnKHEGLyaGYbrXJB26O
FtngJpXCEz2pG9wyCI7iqevAHQjpYVdTufEUwNI72LT/fMIvE8KykdprGJ9SN4ZIeLUVHq/yXxk/
luZNtKQXmrjfOx+9CwHd1yDmDCEzYgcQZ3eCfO/QjX/5iZomSWV5cQ6Q+1HaeM+TTPBFiRCpEjbu
StQK5YiUHwjCGTdrkUgp50iKX9KbxnXQknc0a0dnOQgO+iZuo8iksxAgWd/vQdqP0krKolLA3m9p
dEq8uaX03I/foyI3Dl49KqXlvT4U9KDWmZG0WU/do925amXPDdcoMEkhgtn4b38cneDjCUhu4WHB
wsikupBFS1KAf/EcrDFeDZN6Y/W1ZeqIbi9QURTdw345hU4UnAN9JyrtrSBh4ocIvDUbW3VSAEu7
GbPwLLppjDV45d/CQXcc7J20Fa4/lzIgMbpFCdJcDVIPewh0v3yyjnixYQbvq+gill2tneu2ypiG
kST8vhIA4l0osjKH1oU0S1XJexlPD23wPG8e9xjT/ljJqRrNGYWljy9D57JJqec80Bm6FGHO8b8m
+DnWdqZS9I6b33gGOgFpCT8wX7wj3k5mCWspWvl8TJcFf5z2YNMmZFdVsrTUjO/5dW5gYmWaXk/1
9muLa5v7tpddjTnTXD1YKp7hQR344tXzyoDFxXRoHgoOzhz7JDC5ui8qnHpYrXhLsJK2f/Bdk4Ev
MhaZmnUTrJBcHln/90abTtE89vNf1MB67KrY6/Mah5l7VQVqaQW1O2AdfKSDVL+LreYhuHKpA/PW
JjT6NoMTPnsr8Nghkli49paScFejwDYKmDbAX23SmLzF9Rq1dXSctLClB6+ufyI2shBQ/VfrXvVc
9v172qPHG6Z/s4hldSw8oT9PbHm8+/mipwm//HXwjlota3smqR+oJ+arY6tlvlnRcp6nB8n6XNze
Nm5QdzzUULqCcJfm94Fwtl5yeNZhbmaLlNNBPHUw4ZTCz+MePJaEOJtn3VC7T2/8LrggyiX+TBwO
pqGVe0GXzxns0jFks9GAPaBzEpEBRgMKxtxGZPdKwY0Atc9Q5cCs+/Lg/w4t36jzp60zVt2WUAUm
xL/RtBFkQ7rtDyOKzNV+kBLRDb7+Jnft07sw0/Pg90rIQpUo9XKAtFY8bAl+b0W7b7H0sHetZr0r
T/ThzQx6fziUixm/ZQjKRGxBB0qdoIRrj9a188XW1ybKm2g/uk0YdSyZkHwNPvWwNlXd4M2sXiwC
nb/oDhYTE0FYzHWX81/7yis2OY6BOtuRrhqcQKeLopihh4Ou/5t3ZqWIg+ptBvx/u1JAIjopV/9o
k+/r8n+btmo6QZjH2txaSazSCKUDr43frPOnpm+nFo4Dg/Uodo4vzycSr6q4+xUOiChvq1YTT9/Q
1oW+piFCKsI7z6P7R3lg14YbWjOJ34h4uaWSf4lIPWgV2MBDvZTlz12PHDos3cRxOyXiEfvNCSq4
k7lQ+FoREnOIkLd/kzYAlcdM/ZSAc7l72kuTv1HclZ2nvSKFwUzkhqpDNejPOmgl/u/6OnjHQkgr
SLvXNKaNNHIvIv1hujCe7jwcbYYWcIfTnPPkpCr/HM4W0ZeNGiKkC+blQIV2JMjDCSZC7J00nfPN
OLRDFQwJJ4jRMeAF7mqI05IGjOQFKJDxcNrpF+86dVlgBXBNUQO9Wo/CQ5QESKSYdbICJQc/D/E0
MPZfhKyJpk13PdqxvwwDQKZ7M963oQYPjRq89/IN3Zd//C6ngDJM8YJv8ba9EApIWcz9tJDyTXxy
ev+VOpnXjuywcDH4o/5+qBPrXG2hl7MsOpvFPQrzBVRLQIi/fBKkg36sM7MQGEtUts2e5bxVZu5x
4A/DdLlIJ1CEtMfAb9C7zrdedi7IGp8sx6C1SDpRZCjM53wPSObCGBrpN5r1NzLlQRrjh6XIS/NZ
cun8c8oS4ySxTwyoDVEX+E/ovzmYtcYVrglRXWujoR3sF5qdljISCE4jAxRX905CFSJb0Gc7uOan
LAiLmEHtz/jaHUK4xBRD6I2IYkt5B1rLTK1Q77+7UgX5cSqk9cQ+E7aOzNkmgngeKPhpg9RYopYG
Or0qgzsGEMy3wyHy/lb3NnD9Y8GAlsexxihxexdlcMIbx6lbYOaDXcupHEdvlSYTDsvstWWAdMzN
qTN8aBaPzSfbcERNNHCW2HfuM6yDIkG4RKcNCcNg5vjCZIaiFQsb3X4g0XTQxvGvwg6qUQ/j+UrC
v3SVG7eUPmEDmjZq/HaMHK03EXWvDxFLr17N5c+3MMDeucrxiCH06EPGuP1HsZ5XGXrdL4iJj7HN
7NZhBtJZGXEp15W1aO+axynheD8DrZw4NjGjen6svH8hakJezor1+xtzXdtiv6duJBhgz+hEu+qJ
8twxVidZzlY6sBvwsy3+bxlb9dhW6/aqVf5Mneh5v+Whj/hGgpFc2D2u1Y6/dxiA3Fi6adNbIbXX
z4Y6ULUz1tq6lXK3SNqA/5FUHy24vi0xK3VvnveGI0JoTXukOabh6CDL6yVw4Auv9Oj+y+d9ujej
bH/u3u0I5Qo5dZijGdjeOkS7Z3ZYBcCaou98kzgh1IdqGxiH7ZWsFoJCTmkb52SnhXOm6LaEG5pE
d0WfqUOMFDw3cA9owPG4qu7DWqL4Q479qT3dO7vm6189LMEd0ZYvfRPqk6Vk7Ukr40gAyidm7SuD
wq4HreObac8cQEDg63mipGgYri7GSKR1hHNPS2HxRM2GCwD6i4c9CCX+0i0F2mgMzpocmhMOwSUt
F33tVL66COTA4aljamdeGVLRr4aei24QzbqRJB9DCq1LjrAdEch9u79pD/jGKm4NFBEVNvUF0lcz
ZmAKakA0qkNCwgoD1Nei3rXFargYO3uvYlyz9ptp29gKfX3PSZcrHMRIwBQHUGJmXileAzn2aiAv
b4WNyCQimJeqXJwbU7Hqwmm1TDX1GSANC1rjJaBArhM9t3UQqHGCJkym7Git+h6lM+v3yQ3Dw0ZM
5Os2VFJE5XZTE2gIGCzlZgWECevYRzjpClLCdP0H0ifqF5oTKsxHrdvXoFcetCdmLoZUi58sMHCX
ZMGZvzq7qf/fTxSzCrQq65W4P5jW2g4fvYsTbQgrKPkTdRgG0BiRRWV3MQ9phhVCYh4BAIICPLjk
T+KJ1BvWHVA9R8IgoaZ5LtEKZEaYugLNc/SEOyxMffhq+Dp/Hm6VF4qHygtQwkC+T22kMN0eWMD9
0eASzIp6Z/FuQgViCaVT2QxQBCBCyGpbm934lGqsMv/rzI8Tay3MSYlvWKev/WGxQ+N1+ExkdTwd
n+W5KCXnVSn8yHfO7CAz4FXumZz+UwP8BiRo35VYZsCquFtD4kgQ3pB74ceBSERhbUvuWAKkeC0C
6NGw1vHdO0fwNOy1vFNdbU+fLaL7fJphqLQt/YopX34juRx8PzG8+czh4znUVlf6L2Asyp7BxEpF
KZQwMy/eSS4W9bG713JEkG5S4xPt/S3lWd9DOk7INrhVFVgeb+6OPtUJ0nVu4vDmKEkl2UuW9T1W
0PFOQH0Dx7uYKhiMoxTuRENhJrWNeW1+82WpGNLrcWtFHjGEg4riO1NlXp+VyKrW0a/HBCk3wMjL
njdl2hlfupB+yGXsfNDcytsNHL6Om+cCBcBcEW6cyujoxyTQ6I+xf2aAeJkq9BX0KkZoVZ56xsHt
AVLP4S2EFQaaKuINj1epII0NGa6FpwqRChRgZu1j1sG+/y8Y+t/AV8lcczkzRM+5fThEfcBDKuby
bjpOhmE70DIE1l2bfauVvZHcwvK8wx5WYjesctNIBs//rvgk9Mfs9ntyRe9Jui+0HuYa18MyPTyo
+ZVzFlcEnlnI3KidFsA8h666SRbYfdm/Mzwpcx9IDBJrok/o+wzUBlwQA9V19Nz2jHp4qWG0GfAy
A1kO3nrsylMZIQeaC5K/X/M91QmYH+LC6V3oaxh7zU1SqhwIoHeO2jTsN+hcfhcJ2tvMUIYKJBHt
xaxF/FW3Vb18q9QeG1uvruAixPdeG/LphjeadZ8uz95P9PsDJpRmMfbW3iZECSCsFdf9FtYzKPXa
+L/bvYoDTOb0o63TPvv5jIPADwDLrScbeKQVuGQrdwVMu7hFXynkn4gIbGVoFAf/kn8+bga4+KQb
YPGPEasghHF1q69JCBvGJk//3c/23sOcKAjmIAMIb3D8ka9s4narmdaduTLffe0+GkHfX4Yd2otA
c+Lv/6uhjSaJAxBJcs8/7e2Jz1ETHJxRFUYPUq50McFgGYovvspsr0u8jNsknv1KpTtD5Fi9LaQK
aMYRmQseShzaXkQZ5rnEiMjpgqGp3HiUKQjPPmiZpV+IYKu5eJXmkL1v2JTHxoezt4Qm4CcN0s4V
byj+V6FHKFmSEeUxxwFY5SYPkRna9p1WrbBCDlMnwyBPy9q7SfN44rck4EiJjG8n54S9O9GWKo5u
q9/kcDSazqDNLC6iuNzOsdXS/xFGrZieCRlELV4i6uy/M+vmBzokt+ewXXHpqiykhlbzuXi8Zdhn
qL9oYo90XkPH4EqNeZGKW2PaV+M6QFRRI54ryirV7XOLF35fcbETFLJATcPo2Oouojxy1BCUa27n
YzVda8jVnZNkW4qjOu49gaAiv4CHzFrA2exfSktaY69KGhSWPgVNRr9T2nnMiQWlXRH0Un4LDBZI
841g+aLTATep3hiZYbB/6cxj/BdrhbrM5kp5CXZKAOKm+d9RXFwCWN9Y07dq8DD7PiIwA01S4hQ2
CsE0LyWra18Xwebi2eh5lnej41npCEQGDXHOjqTO977tepaq3VnQUwA8D7syXm4fTOl0JIK0aw/O
bJfzTQnMj+2McVIGHISTVF8UEoEK8MjmesmPr0cm6BH0O5k/JNNRs5aBXDrSKzORBkNXSaBDq32Q
I5y0lD66D1SIGyTLv4RyRjuZ8vS82PzNaLy7zygVp12vZkb2v3ef6ck1QjKc6myzg5WCllqB1SWe
In2w/ZnRqO+6t2D8P2dr6z0AqHL4cSwGQEUrPPiy/hzSvJB99GHuhRVH7gBpvW+vAnzCzmXszub7
t8SbsDStrvpzZouwABwDarVQseE8IxKvV10MsfNIj+oS5hUOpeRkWlienemzcTCwNDWCXRMEysic
AFSfcMG05TUX9waJLVI5FXi98X042mhcxtv6W6UDaK5ozqTEqru3d5tcqVoPUwP20faN/1r0qQrl
2AD6gXQUQ9iXCqcuFVuVbqWTnXFj8tR1kadx6jC8EBpO4QhUEYxqKAkAssq8DQZ/0B705pJ4GTDo
pvOPEezguxGvw8GfJrRnj2j9MuxgGXwWROJgWPW3T9Bm8XdsYsXLFziEp35A76LmFWfGJ6WnIAnR
WSmh86jG5BIipgfPqzpTnZjPmjh79hz6HXEdHk7u24v8WSTF+UbhKfEytN22f3Z0PbT5JGjUUMl+
5arD6Wq2ei2TMdoXIAgTSshEM889hdEBK7s6tZSRHGj7OnZaSscgnbux6MK3zt4oyuvzyvNqcmDq
tCRGJWQtsIvvLJOu47P35b2dvjXWaQ8fn5HmUyX4hrwP50kjuvw8Rf6UlP3dl01RDF49cQkELvRC
Jl/ARrpaCJ2udZaYhFVQQTFXFxN8K9uiwCswBZGjplKQm9YnaamcMeLrbywAF0Okw7jjGYKizDwN
3f9xA2QGLStNO+gjDxxvhXaxCt+s86FPqZGWmr8/AhW0Mfa3d6CHVw1Mf7C9G4LdlQ7iPntzv/DE
lWGAAMpB0DAJteT8jaeQE6C4jpLDs28i0r41ExDGB3krbploBwqXhFwhucw2gYdLG+ik84WTqMw7
JMPmXbsMwn1JvUT7TAiwYxztI/nnjZ4ZArRC28Hq8Zv0mvY0D+ChtDwhCIMw8hY3z/GPcti/xMLg
+XrB8y1D7I4Y1N2J3swhGooH7iX35XcTKu+xpnMv1yCV0xTH9mq8uGYTaETkVnYBKg5iZextKbwr
+6tQDD2va+2HHro2e3M1MtiP8gpvMPyjPmdFh/mfFnncp0ySyA8IOPjiTN2qEXUWRROqLuq8+2oO
vpB5PFCzLuHZ4NwerO7EEE/yG/586s07sHDhdLpG2+TJyE/a9v3siKHSW4TYzcQL77WVLDNaiylB
+LWSN1WOCHwxB9Y12OH+FrmOJE6QnStL1K4wK/vzrGLh2CsQ6rWlIxA+aHLzB/MWNJddJRN7jcth
1LC/+6Ubzf6y93Z37u9XDlNT4hRzd8npB1iC429RsSDH/lotDq1qnaDzCUynGr9jN9GoKWPEZa1D
NXCmE8p++o5Q30cbKKJ/bA/IoPLZgWAW6B8/Q/xmWL/ahnBCK03uy6CMdAtSSrHlLf+e/P3HNKfh
hMfZGR9+y43EKb5K1SFh/NKtEookJyvH2RafR+ylkky8inrcIdAMDuBvP9ftxULfHwBm6KfiBr7h
eNt3rVqOJR8SnQpfZlqKyNhrQ59ZxWeMEuI8GE976xONnGAcT7GTzrko+JnNHC4Z6cHLXkKJKHrj
1BAyHcSYrXbDDRvpISxhznMPKTXp13FO15tR3ANkGl+ZVA6uqXImExIxINFy2egpO4Ki5VI/ZwJY
l/tsBgawvdmLGW1q8bFUiVIfFJlmYmROmYXvJzYmI/7oFaDGfKTz33frGjmOBWqSlTeQRPlH0oMf
70YWcVjKywfjz6ZIGei+ZGCdKhtxOW3nzdO1ZjCz7Ca8REGGqd0BnCU+iheNXduvTMZect+wYbvO
5Q1hIO1S1I6zEKYU2KYZM5CFEilM7FhUOoDdA36V3iWhFFeTAZpPjPdcQTren5RmZicZjwRq5S8N
B6NHBi4ZX5LXZsolKQPCMBBTz5NyCniwR0Daz1QRfW5dQnC6rrA6H3J1ypGrP3vFYak6RCXVd/zs
uoY9z1FWayeIVWD0AtgVZXMLEujQ9zkPeiUwqKtPLVp8GeV4FIibLq1xNvjem71y4iSXGFb/rhFS
jwwB7j0MBqkIJ9sAIsTmxi/5cTl5kRCDtIn77/cb2dJg/e5v/EIOC2N6iUowKWeDMW3lCr2baKBJ
giFZT4o7DCeUJz8MVaY2OAzZ3leBK4ChQkaT+Os+0jzvjPQQXmpP0zpQLjV597GCo4I9NCb59xI5
7wOoWKsEP8Br5bMys2XtkY1+W/n4bQx2R6Ri2J/moU/i/1xIY845Pa6x81lsJKTWFKzn4uL5UZwl
UfySqTdfP3z5T8+6ehYiRSY9UmsT2mnNfXwwY9yKproMVbJ2dPmrfp2R6InrP3YskA/Va5J80dmf
imdSsRawN3Owmc9vr2eXeWanMt9mOBaL8Uq5RPwCSw82BznXHytHeEURzzBO3pg6M4C6DR5Xj0u7
0pW/c//+VXSkF82Z3AnZ4jyY8QK2go5A2q9WQlc6d/N28Tmzn7F6VdkkA2tG02Fv53b861bLzIp/
UJ78cftXnMPk00LNKaBeHRrlde+GhuMTbTq0m6+d3T+zbOBsum3MBbfpuZJf4eTxNCqcnK05aK/T
4RBfPUCEYNwKQW6YQTQHaRF4JFBs5m0pZL3NG+PAJ5TwUBPJyD73tzeu42x1lgSXYUOENlIa1gGb
GFva8m+oiyz1qFdLJE5mdVg24zgF1KtqJqNGYL9oYNPNgqOE9MK4Ux2m3JqwDClCzZ5M4oRoJwfR
EHfLjIYeNiOc+dj66TiqgTcTNEjAib6v/hltzuTF+ADT1XTigtg96zx9NaxPbJCqZuZD1VbeUkgW
Ow9yAEwMYDda6D2qrC2esYpMqM7On2cc3b/MDL0Y4+wu7G1DqC3/kDMPWFvrP2XIqqkUYQkptMM8
Y7etfUP7RpPDuPjfhTsMEIJy2PDN0/CZ72AeO6jRrgU/XdPlO3B0wtuMGwGPj9r0jhGnO4TcT89h
pdLe7Nl1w+Cb1+gTWUxcN8738mFVj7Uv1vHSQ1A/vLZBz9LvEpogIdX7UOaHqHoX245wUSsQYqef
nDbYzpJG0KiIHihhx/CFEmCrx2wReGK5s6Oj51yh7+dMxXxh5ThIRKfrxQ5hJ1kuZDHlieqJ27u1
RkBo1vvlUD530WebpF0MIw0q82MuWm/RBcWaYVxlL4mLxh7A9vXL160t9wU94umL5zqcAMyujYm3
3qKF44KQjduRElgtWihY6/gr8ExbhBSaeuHKZkvZyMOxCx4qAaNTd2vy9HGfEmPMO2A9E6bZYySx
3EYagmCB7Q6fl7gMW5Q9pbxyAn3TWExXsAL+7tr/5O9OZhYEL9JYE0r+5TOv5bM2DL8CFx7MCn8R
LKvOc2zIUFqHL3KbwcWF7gNxeM9J6aMssP9YGyIu2EEi2zZe9NeD4EzklTsxZbyQq18axPTrZdq2
McseU7LDCwoZrdC2yDvlNNED/ir6ZfbM9mKoydlEsojYra9SlBY9KGVbDGeNVIt+XSrDcRX6HOoK
ubc6ZS2BKOrypRkmabDLF45fPUftkIzzK7U9aUaBsYdSuCZNnfZ+rZ5K297qXPMIZY4ixE9aCDVz
gM5CplVBK7M1HKtpJDF5xC0D5jMpInSr0LZ9AKGMAS/ghuntD9X2ZO+8+XMaib8lt7IDtphK+iaE
39gUerIEibxLLP0vFgEBP690oWi8t61C7ThW/6VlUgFotY4HWV9IehEaSl0uwRGxp/9+wSp47cS/
L/2/2d3dap5eofwjtsbUfVECc3PT5Oe407Hg+nQGuXcu0Lcv0zStcTjVxSUE8ixksNknuukBgsHY
YtzV5KAML+qDRghQk4I1cnNM2IjVF3wGWVevuKQBj2PGDHLdT5vczx3L7r+8Lyrs8mdfYRB/NR9Z
brdbWsU/f2nEIAuVW0mvHnKe8zIHbUfeK27gfRBttgYh3tS+9Nza9MwpRl7Uoooboz3tYPZvtDq9
LEnOf1rlUFo+dtgBleMYJ7V48f+brM72qAPsIQVV17vgy3YrweP4QQGLeV1zgx+fhLRAWFs7rcq5
98PDoIOBHAlqpUn4blbPQFVdf2cB9i+3ARD4s7hESFOJ8yz4TX70rkDFV9Pd0bkJ3yQ+3IsOYwXc
UjttThCI71IHAgZG/MQmL2ToQo79qu7TDy6Fb+BQwGX0WU1LklRVXMlhoOs2W3JfaJljh7fLN2oU
9uXO64s5QYIvAEDQpn6qcFotIeeg/2BLmTQFrPITy8+f+npDfU/xX5KeDTNabQYh/ym3xG2oZBbc
2UuS+AQVKOAtjMO/6i03NZnlOz/Aia/6coSzH0NtKtL79Oha29DRAHwrLf4bXldvt9eJL3zJ7hrX
PzuzIYDadphX3TWVZm+6xN4dxdlrRSmeC1Q9MTMwpsunbUm6Z0YYB6VIs9kzo4xEgCvlewoKMOtT
DLZa+Uh+wPcL8Pwj2S2nkghivQ==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
a5LVJChknZ2qDp4FunDvjdZ7uD8lgYSeX6iK/L3r1HnAW+Ae5QmoFND/l6Sfc2NNkYWlUslKm7LN
cZcu1eVX+RFQIAMwOafqPG3SUNI4Cs+EucGLFpGYcB7Gvc/3iKdcoUxUvbU3SE3pj6/CCMiASlfX
lV37CXT8Fk9YX/tx/rXqltuJ9q8PSKrcqGtSBQ58N4+mZJORcPDRJxQ10lfCILyFGOKN2Hg3+Xzt
JAOE53VAgOFwsQhg9UWPN3zGaSg4bnV3MTSVI1rM3CBg0ezcnOiAOrGSJ8vIGgUr84t0hB5szyGu
CC2JtsVtLNKd4DDVwL1DCOZnS2fjQXww+a7xSQ==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
o9b3JF7j1LBj4xigDwINKSjGavpRU2Z97O2Y+VELKKLV/ZnKIFvvSNrKYvtx1CVBtniuAYdxKbcv
Ub+QTOTBUDmH0MqPw693hINKJOjnz6bGbLLavmTVIZKLAS9TR2HyekilD3I1etrQcbg8mjV4oJJV
wWsfl15fTQeHY/lEMB3yNcWHNx2HVFLE4pHu5rtGe3MaBrsIXFbn4AfKKrpOpyWBAGeCyW1/ZByi
a9+Iu0b4CyW6GZBQXqG2H6Qnze4g7lHz7dWzL3AVNbWBzHme1OPskB2VclDYQPzfHDyHrb30+wfc
43bke+OTZfnMkgDIZPIB4rMYi+uxqCXxkfy42Q==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16768)
`pragma protect data_block
wQBMSU5YAACwfxQdAAAAAMOdfhudSouW98vs8/oat1Ck726BARWEMDMlS8DG7wo5mYJ3uY/lL0gw
L+bGyISJv/WSVoPNXgYAbISTbnSMgAlbflllvaUqMhAORcI454rUn3y0J+hSir9C5TMLqj3u4BKc
sAlnjaHdlAGTN+VopqP/IAO3M/G278sFSa/MjxO7PMyj8ZMFUTSx16e3p7yGG4PwR+rfW5iMwL+/
f1yk6RMUjfpG2bEg/qK0Vbk5s+y/mNa6eEVwiN/GsfvGZosmu9QI1XPkDa26VmCGkd9wiJVKryl7
oTUb40VrpmUa7YCJRJB/y7jtMtLmrDO8Tsjsxo06wD6699aSMk9jzaP2OIfPKNEQiwZspEW0BEfg
zznwVn6Llozv77dICNA17AsbJ4GBA/haHHa6gdWuwSVb3d0gx5VMuDw0fpHy+EQl0z45w7G1ncbX
TvzKzhAheEcSEcp/TAYRA471eeytyGdmYJULneQoo0Exha5GvqDCDxzNTjFEzZHqZCpi9gW8p1t7
J7rqXHlLaMrH3bM7S6iKzgfl3UPgYciSiYs4658lF8PkBiZ5hsfZupsthj1ELqA7eUpl3t6gCdyl
QKJA3jS1cgD91JiqfEK5FAF5sI+W4ThAGCvCP5Kvrg6b4ntFtAVhyVGnfDIpSnutekytbtmvffzH
2lf73kiZOQsWUG9WMIJHzc+vDGWizmS5aEqSpthJ0R/7PWYsVM4zSSrhJgikVwF/6PlXtqeyU/nh
UnfPjFuWK5IenzqvBiHd3L5XK3LlCnw6tg4e90afP0aKdsokciw6UIQAmUoHk6JgWAScIGBXa3nL
/LNpsi877UnAqGCJNXy9PzNAbUfF+gti99MqY/QNk7UMDAkfCZrRSniM9nYFfaMd/NPr0GKJCklH
c/EpBPWQrrjYEXtsNuWv7NI36z0nCJCuOe/65wc6LijDQICmQvpb+3yKdwSP7X9FEMBNK3L+vVeq
tueMA9NAAovh9/KoivM0rC1bkTROfFwYdyU9S00NvxSSi8BjxHZO9zlqlJmondja7x8s/iFjpYLf
3yslxM5EYVKDLalV8jnc11R4zQWpHJoZRpr4WCX5geXx5s8YyO/FxcuWJtuUHsdEsXQJ2/iOU0Hz
xJahjAyWtp02LJz9ovnl1GDHSlHs1Jq657pW4WM9rLqU2XPr1nThSTZ9/2R6dizKK/g/maHl0px7
K1d6gFhojpwmhUQB4rjzBIgfX+6YUZIMBTc+M39Itn+PPDR1rv3rQ8ua6n8eIp/mohkXR832fW4b
VHcq0i72wx+zTrVkJYiyE+JwIVTPOu9awWDsREdqc2dbS5c9QSnzLYBeGZ26Hj6HfvnLCL73fR5y
CXhFEZK8p1FZk/lQfsWobGNGx3AhE0L+bFPVMTLcyqko2cq2G1Zl2gZUgLWIqz/g88HQXfPzfV92
cDm8VBjFMcDqCIKVPHjqHOKl/+yrWUBM/kuAXF57ctyv3YNaICWiJXylV8V5QoYKLJ+icFVHQ6Ff
VQ3J2RD5flvs9L+XoWTsikv+sOEjA5W1INv9MV+44RVZlaZbwmP1yTMiQ7hkcnUo5s6eFJRXLMYm
R0L64fJLgZyJPaTcAX36GrxeymNgtjN9R/j0cR+tDt5gnm6ZyCbyT7u7xBoZcKaalGT8iroY1qUU
PNDEempf8LfiMxkZL7s90bK/sWu1h/WbxxdX6ppq8c7Uk+NIGGXzS7Wn+cKb0s7lU1ynblvihvYI
ab6ZbLWdm8ltpTX91c9TYRQ/04PHIbng6FMkVPNnB1aWYFi30ikUEN8PiFL19f/Yl/s189CO9e1+
hb8qHFgv2TCGvNFAnT1L44hfelkOJ/J5UzOSoAEGsqH4kh8VQ1xv6Rj+Cyb7VJbDbIMOrQ/fwotG
RmG/eb2SBHGPODAN0tOoEH0nTT4bXHBIg9nPUxjc3FJG9Ykjp6qQyoJ7PjLoIpJo+jRYtSxGteBC
zCKSuTHCVRxwsKLoSAC8Wn5GgAFT4yNfYSHII3/w8qZeKWXpo+SYYRRcrGPoq+jZ0wN1fSykh+yu
3418G6jFKZsL6QYdczppp/gCNsjx3OggHT/F4PNjJ7yPd7xNIEVWEvGREX8yMU7pLC7NitxLX6fR
49tDLbe/hnad5y1usjtHxVzy4SvnI9p3i6ypLOTQShN/EZyrJz+faIXpPhGpwlznbKoWrKRaaFvB
3Sd1qq4vn9CG0d0dEiGWRxjjPS+qv/1lOGk0HaTZHQ8AxRce4btoE7u9AIGJ2Ykc1bYiU2UXfpoQ
mhSjF90tH6inGpCqei/rQX2QoG0p6Wj0Oj4CtFcJ/yvYfohKMb3W13I7LmiEwz7pwLmLnXtc9jSi
OcGy6AGbsBJ48bbOQDSsxqgV7tLiFTnzR7yVlRgpGwjLgHT7h9w5bh84uP/UMYUEETrTCmMbeBMI
1YnMAVPLUGTiZZ6R5Ol838Yn5X13k9f8LRG6wsWsU2CZ0kcZBQO0bpDCJfc5WmTnxJJUGElJNo+h
Ef1XO+TODDksiQPB0/0GMvroUVs1Pzds0/ezW7iveKymQoqLaIMB+4rKfgMm0y6KF2FQQ+VEYs9R
oWx0AdenTW2MrTt9NJgGxlDLM2XGdThP9kSD2vyMY94Vp58zMdL69ezjv55AeaLEVOKrm8IIGVup
alCuS1D8tkLdYaJLxkp9CxzzLtjYDzIvXctAUzfM8lY3pviaM+s3tRM+2neAL9AkOdsDKC3BA9H6
Kbw2Vhnny8+qVp5kSLwDXN8+behDtXyC9RYEIYziBHFplAfXHLUFVnItq3WZRtsWPvTUxp+02rQo
WjLDRXQvsnwZKeUgbtU1F4bkFWEd+L8OTFOfYg2JNod+IB2bZB7ZohpnJYH3J4RAMIfDsNd/GRVS
WBmpuTqiUXZg1HsEF5B95A+s3sF1zf/sDnl3HX+gbCERIOnt7k5xerFnp1kbIv4nGvyfYO44cYaP
ztzVXFjZ+GQPoHCsfZz2YLnuz8jnXqzma4eQvxCG6GF/rz0U4JFT1Op1DrZ9AOq7sgATxbIh89Nz
Gb5sVTSbfLDEf5zUuDYWTeWydst2J5F2DfM6v9A2aqMiP9jrxfgiqgDmbIhE0NCFueq2Hw8cCxN9
VqYIJZUsgwx7fFrA8aeDot3lmxZm9oPcNWfkYcUUSEmdhkmi10lFtp/j4SWp2aKAQpLfZvyiuyTS
+2Tc44V5hxh6HdmNy+tkTgUm8yRVd1Fxy/dUVdQwRAsoM4Is52WcndMVCP0y5SJv8ybe6d5X3wdl
sVVgUiQmXBaEOuKOT7sxRDixgMtny7YwoozAHnUv0JwKOEH3OBECRwcnAp1HKq6M4L7dX5pdFmdf
Sdigysvgb7qbD8L5wydmzMIgqFeCXUdt9g/cbBFgvijdt0njXBX7XolTiAJoAjblCo+MssbtqZp5
LWOydjvrfVTjHifTvm7yKyIuuaTpx5tXEGJgITRWA0WtZRJAv1dUST87fMLiPtqsb7PKivNuSduQ
dYWEyrE47rGYdvrMgbh5WU7S7uNSv6/1jt50arcQQFEP7R10dqNIT5AmQekIACaMft96STe+1M/D
Fj5hnMmmTE4OGnniyJduOGKlFC3FdNLaI9SuZRO+59N9/pnSavuogADSxUbvHwEoUf9IjQtYqClX
M3vXzuOY0tMbvp1WsbGTleJW44t2v/CDQdADb1q4iF5VO4QSKm5EJZ3rFUcaXpW+ctQPAQVU+t2v
Ae2jW8qY1bda+7SdJxtNg3lgpGiK6gTlz5DkfI+i2OjqW9O3iElu+To/4ZZJD05OK/5hf3c3ZKR2
RBBk1eVAZd+TXt9ji2FVysk+hOIMCSL/dSKoRdq2HE0e8JD2Mbw82gbDYyFTU8IUd4uWvQDbxn1C
6kgwEoxD3eYae7x9eciCsXuaEfdNwrIz1EBvRjJcbHHAEQb5aj9eYw7ASOKY10XNAaqCxdVXODWf
XoHOrx1piPkP9tVxs+/R9z644I5A30l9ZEtnV3MMp/K9OTRlK6xcj0gLZX+APx7fXWcAQuySKS1W
v6iVlHu1oKb3m0BwzdIDE/hS2RHsb19h6+QaDkveBWsQSzF/wwvMoAfvzmugAPGiQKMFJrobX6/e
iCUHyBzjh1OLgNL1I43687GnQooOgEeNVfmAr/nEC3SNGm7O6ljFQ9pZ1gPoKs6nlKd9O+fa7mOo
o5mRKQ17pNcEghHt7xa3NaQK9Z9CUGbfbiBIUEHyxJJdSHlvjrr0+eCa5XTT29jcE2YSC2y8Y53P
8xaP+l8ezd2Zaf9najMRy2BSPyHVF9mJ9Y0UeobS0oddxnqCQ60qQBySk0c+C6OX1Q28KWoO6rWQ
iWgulLRhzPWCX3E8qqmDqHARg3tFH8WGV1BPAaVxIP57CSCJrdr6FWa/ELjtQEyceXhu4/SGpJEg
efgtMIeXjHQ/USXk7IbnaoyNCC8bgIUyuaUUYohA31HSfdJQcY7plP9qxGiB5rWjW8vXIJMpqxhT
WhQkpe2rGZrOa5hCgsDoBdfMfICxpS1QmDRa1B+dFaihx2aBkxFCH0uGsGAmQxa5WBGCX7QdNWDW
4uiPsJtBnFy0ZCPrrsU1rUtHEzLLfuMYoMMT0LxdIl2Eil9RShnlaoTZ/OKDjcQE2DiQoqHpeRr7
jRWj4yt4zRBLh0Bh2vlhobVJ7WhBCcNiKAHUjqD0I/h0RT4HpAhfYqtTtC7pEO23X78z6fvr4SQR
NAjSr6mp3R3SWGYDpdYSLsLBrr1jQ7zAyp9tmXeZ7ybbcBUHrd7JMVUG/2yFSNwYpNieOkrFGqzs
xSHjIvXTIx+9t3paBbeWOo09+Is3/6DgOnHmyrqF10lygGmSPn9yF5qfW8cMDqnHt4tQ51rmstkP
d6J5ea4CmFTqoi8B/LYDmn47fecILM0DpitcFvKLGPa/ukZYTnbevn9d+ICxiMevcrJ5dlE048qA
iQgM1MV7/bUK6fWcbpq765uSyJG5zXv7iNmeH8bndDFLtT35SR1Fc3U/iz/2vLoZlCIgMZuxOcj/
6U1vL6c2J44CPf84/Jl6J1tNUaUdcW+iD6EfJ4fOVYPc6jdPwB+xMJS5LrLeCgx3R7ppxiFjGXem
B2dzqjfvXMBJqPyU8CiOU9+Dt1PS4WN/ejnceHwDTLQb+1ZGyPycGOmAkfoXWTTXXUt5UKJeKLM/
Lr5kmJ/4RwmKaghpvxR5onMCwPCD5yz1OS3ve4BSRXOD2h5BqPylj9vaWJ84P5fpwrju06dWwc9K
hzD/DLVPfWiez6IGszhWIcbwSWwEtkTjKlRHjjWncQdM1x1TL7kJvZw6xEJQ0jSF7QEv7d3hpnOp
RWUyFjcQ6vwBS8CNRJDlODh2k2x98OfPP3RnhjySrg9Dt/ymEbF1hf4CcyRdwmQxvuFMsT9sRg47
hPPtZ4H9u75HBS+Qw0sFRMRPsRjhsXbKpsZoCOcnlp0bbXUzHQMpDnQve1wdNJJZqVEHA0Q2C7Tw
K7c62LxvovH9sBHASTyP6uNBLaL0W1CDGH7Oz/BQJGIPdQCeH/xej2vBbr7jXjLa/9CSUc5/iilK
459h2TVxR7XADOA3jjSGtiH3NLiQH4CyzSK3meEtFUV7fnWfTZ1UsD+5RC6DHJDWtVaSxA4kA7if
/vlYbI9j46KYWMbAnh1pA+o163SX45ASbpdciqASt9TV/JS2Xk4X5uIWpBZEH4h9wpNXvt3Y6TbA
k9xZIB2ONtlehpZ/d/lnvHetkliaT4ZFBjJrJj8Ob6lBenKLgqJEl7qrYGxJJoPqhBExF3SVyy79
2A61lCcpEWoqkrRe5+6oU0DE1joK8Dvjc2z2p1JMj7j4LwM8hquO4cgXJbURh+CmkpOBoo4/qTvU
T2WR6yqtEEz5QkjAz17ZjBlrH5xdtFCLhlIXD1xp0XEZHNI201MRrKDaT9LqReArkCiobrhFJ6AM
JzfsgKAuj4v5pN2b/Ui022XVXs1SbyLnaZaqL7eHfTyTZEqTLgwVQxjS0faIycsDLTp5afheQiP2
ORCFFt7Qz16snWA/20Rn1FEP7PoGarSqVEqsELAlTg/xYeEmrKhVXwie4yJzZEyRWkmlHlscAYON
k81Pb/stbIIaery60gv7CTHL9pXjjBSY4203iQyeQjO3mvGRqP1kvcK9lndubshF/LcWGJVSFcGE
WoaGhj4w3t5Zzha2Zf3DKTiwnBX+i3+v1UzqXY5JTPMIL/5XqpMMedMBcefBV4cNEMfIdPcOAbDV
0g2y6rYwRDbz4Hy/GkikKok0545lprn1Ytxu5PM9byKIYUR0YBp4J9gE2o/xgV2X9Tm+6uIVIUVY
KtofeOsm/An9qMlGCeq+A8JhibLzE7T667wTwcHwxxFaQPYIPQwJGrm1PIhvUmDErp2J72j1OBuU
VVktiUFKAgWYB8Naf/udSfPmSjyPOick3qMigbawMiFqIW5ftmIlJmqOqagAM5YIPFGgmiXZLHh5
w9Rasfv0HHMY/WsgJnpbBpL1vD23PVlekDDMekSXblslVkFcCqTBBNfx9WjP4p6er4CiORwfLdPf
e7fBZ0Cagp3cL380rM7gHdEwegEZvtJsrbhlYVA1nFbSujIbdhdjQpWjh/RJv5iNVYaJ/pSAmPb6
Nxsn7mJbbjgCL5lzKqCdOuMYUP4L8abryLuntK3bMNVcFF/RFPp/YxA4FJLauayBZ4mUNCpb9DFX
PoOYtHn1yYN5hvX5hUEaWqSE7lNxKYMewv6uIQaZ6LglQ0VLGpdc7yzH0TEjkTmq7+qp/wROHlGn
n/h4TiRJ3z48PEhaDVTH6mwA06LYzJTSWh6hm56nYizJO/1lrNhp60mxeDYaGqhrdKHZcACjZFXq
X/7V5/4a5dySYjpC2qhWVFJYui1JrB+u0TVZxusUWVdhMPkedhcmgCLOdVrBc13p6diBjJpFdrzZ
xWbEMRfjqryMyB8DoLnqq93C0fby6vCn2t+o0yoAdBnVBaFdlEwi2qhtvUyTYsp8Xv9ztTDoyni8
tepCXrfM2yhxOZ096qndHmM97Q2B2oepJy3pkgDWFy7uvf9A0Blorri+N4WJgQiAQbkoLyAW/qF+
ucu7fKIdJEPxT20kYp3aVGk5n4Nf1op0PtJtyCZn7nnBCQrI6zjw3/MGQfTJQl6Z+VJEH7YZcM42
DfoSS2UPUK80vD7DFter2sZspSBevrzwSib3fKMlKOdSNtis/OgwPP1zgtkdwd4cjPQZEt++YiUj
7E35FfQRWpaJuzZpkqDcL+Rs6Lui9Cp8b1Z++UPpRQ4Xei427RgnkrlznlUFE5BoDKOG8eCvAzZQ
oePOiWv+fyfD0mp37tLjsR/SvHEQzF9qFTwkoMfrBMrhKqU5Ks99prqHAfm7mUQo9V8XvZiplI3M
3BPJgc3prPzj4qLJaXE0XQpKa3JQmypuCu1CuPKQ8yZCgUYjHffZnAcOCHMd9jm/PM7ks1fImSLF
CtB/C0ZPtmBszSDq4JQ2Sc5yyvLnjclX4m1UU9N4EmDnlJ2Eqxgeda9g7EPTGGCWr4e0Wolcu24z
Pg2m2ZXGfNcGH441mFoI7cpn5VcNg1rYiWhfVdxs8CMbYT/v28e9GBxCL4P6mtcGjHGkaTktJphq
0hN0OgIDvuPyn2lyBSf2bI8tRoL1KQdvd4cV4Tu6cWDNmzsjtXabeh4Wqh1IZMD5rS3jqbi6gB6O
+TiQzazvzbCQGSr9JZZ4VvPjrCc23zdGM7z/Euh3FJ3eqPGKnCiRZguHFLhvJ9mWEiDtW9n3BBpD
cDCNym78vVT7Fpc66eAHggNuQ4Rh0dFfpDuQCx/x345Ejmqt1vSgto740Dhx05SB8bVQZJ/KCuqp
5gbDWbF3dCMFXO4VMnwLjMteljFt1bDdQgZ2tnaoufDKkOceBLNFca+cn59V0JiEXP/gDlrTvbsD
KBL2oPI++JnPgIY1NaUrzWoQ48hdn/USmsIC9QaVWhNApTcbKF2yi1KG4PTQfSfnYFaR+mz2Wm1+
VVfG6NsLXpKnIsp8BzrEJrjBnQQIsCkZ36Gn2B3zzDk54Z8lx7BqWd9kJvYe5HfH7b2GLHkdz+Oj
mR6DNRtZ9p3aXGe7CQcbkkLA6o5Sl4mwM4pG/jq+JWmAmYeXR38pnMZN7z6+13EPg3heSysNL3pI
X5awQitq9ThvMS1bbM16LYSUYec9En0tMggarxQD6bn3UYT/3srTAZBlVrVagOKdqkxn8Rve24st
w8kF8XkyiGN7//RmamfBfLLMYt8oUFhq4g0ZfWamODt+D84LW1T7zNssR+TBy4Wec451wK38OmJ1
ySiH9bclUxiTQ2j9BecugAdYym3dsDOqrKQPJrbU5BjLugwPNSdMPwA/hwz65NTLKnnNt6gl/ce3
9vexGR7oi2l6p9YoZVK2o4Jz5q0CPHrb/6b3Ot4vkizFWVj9Hdil0crBf3wIHfDBVIK6dZl/h/iR
WFAnYBZNHWWjFnR0d38xjVEslJsHogMVvu0d9w8LPy/mpxXy0OU4XAesQ4kyQCwvb2ZwTkbJlcG7
RDwrDVdgHStHkrrd+GpmfrisYuzSDLs7mcVnGvmLK/uXWaRXdxHi55ZlyK9KmijRGhvgFdpVHoeP
HVEt+RhkOx8oZfo7NGtGP7SSwRj5Oj2+ZxKNMbC0etFYwmF1M06Jpvmz63rJbOZO4HDVocy4F+9t
dfSqSmuat8T4IfWMnSO6jCJTcSh9iPrZJuVE6vJrderXUtz96djZfDFb7RXN85oeBZQFkxLDdgV9
b+LBRAq+5DpWyxSd1z+bDRa7PrHe7r/p8JaFLyi7Z2IUZ9BMpZTRFBUJL/nESq5Fgcty7Q9LroXi
08YoENxKeHAhybL6KTxRenXTs2juYbBEyJ8kqY9wff2MXqccFjn/0Li8aCn31D/G04J82ACNhpbe
gSw2IIkZZHGY8xmqqD4CcZmGBisZkBniimJ/zPSaBuxQGtsonIb7aZ4sq4gyBD30ybc+hhAQyCY6
DJdYXT77yRTjdibo87k24dsBU2kUbFgb8oSpYO2XEzuResAr+Uu6dEfXIYfoOJr8oWc9VQYptEcK
JJ6TQv0Si0wBQYcS4lBCHmImEhVyFaEizo+j5Hq/Ot1Y9weQII6+RSFLvZNiEZtUZp1gCQmBQV0X
nkYLcnY2zkXgMvXYLhnmzwsTWOZdT3nhG/iY3ere9ACuA857kZUzoDdKAfqKZXTNYXREp/MuHIoy
/s+bM8orAbowhDjwPeurQmUAgdtyh/4N9Cp++CSL1eQjBGcIHkLioYdzd/Kh/MPxXa5JcvHm+59V
/HS8SuBy/UN/ujofHEsfT7cDN7ZhxKN66jGYY3OPr3gwhL92YUtoeYs/yce2gaJqdpD/H/Kt92Ek
nNc1K6spv2lZcQod6Uv87X0ywN7I2r95NRGknzJFgEOLAe5u1CnERodJTXMkdYOeT/15Eiu5yR6H
IfPvCyVrD4/NT635MyNYMS6lVkcUZaog3ZrfcFD7LKxG5qKeD0znKqkGszWBq3CBj3ITgwlY0SQF
gvuVLck8chGPtavJ1hNPb7FyUjvx7+IGmqBK10HErZToM4QI5udxE79b6K3Qg55Jrn5IS2NSOdDu
rnt1+ckgPOrTtjweotZLXvqO4KckZ923wAKzv+POVNux3dtsop2hiS3dC00rUyR3SXEelhbQL/eb
nWi4xjN8zGzn1ZM2u4Ccawy+PpR3TqYtlChoYgZcqJJXTSOtXNg070xFkZ92rJ9tWqJUt1u0U598
3MQLrS8UyM+Xl13QbmSAlWKyZFomaGu01VrEf2c2tgof8Kru970/j4XXLM7FvUEN5Wsbaces1Qet
JpHm72u2U/bFil1xctxgCCZTNHr6mRREyH9oWzyLLN+kFWcAlP43pDkpz7TR0jbVHL22zVhxFXHT
ODSV/tIBxqblhtC0zrOUXMLIzuiUL7SYK3ozzSat7kxQO+qlzHab7DBBiUy8Q2DLFw7oZvzm7Rnx
bq4ueOeR3XTjQwR7ihj7U/d9xRFR2mgJjwrTSjshzP0G09jVfa5WuEABnJ6LlYXFfnY7L+VHorOy
4wL5/zqUvzr/adIX9P3IZXHeppUuezqAcEzuWOwmRTj3ZIBdg4nQAAyec3UalmYzIHeKbkLuCx1W
L1dM6vwPVxUgcNpMh2Yo06iRoY/3y+UEfEZo0q5sOHAkN7nmkK3RF5bcuMuiq58doeRoDlgGFvxU
jz3Phr399PC4Y6559DXThy3wrT88ZAHPpElss6Ni2t73ZfnpAd78bGc1f1q/6vdRvxd9urbjtFsq
ETC6zpbcf0QTKn4FEJTokpdo4yQ5F/UEamtngpBvEKVHIoLAJKmm2k02G54H5du86brebLxl36pP
cZTbWUmAetKbXc0QxuWvOnbC+9nBrbKG+fEp+ha1QT2EeuSmi0xZhxEh3UOg3AZdRaq/T+aEQoif
iHPp2mNbvzg6VxANfoPXG1o8LUvaJRLpMl5uqtloGQElPLglLuBwLTbuxUcrhmhKnw1VqmZO+u87
FHSQwidCYTnozjg3m1E4e2rDgWfmFhQnLc7X4Q59/ZK9kIo1SVGW7ylyDJw8wM3N9fGBHaTmyqHK
vUqKoSXI25fApx/ymFP/mtLfvGmIzK3uXGSHBEiVWoW8Usz4nczPWCAR2cQc4R9/0adfu2cSmRYS
ai/vDZ4iwrkWLRkBrNnz57VIGDm+LgFVgQYxsPVs1DFGT19l6MI4AMrThtFBSxgC0fzKSWAWz4Nk
KQjdjy2L3IbO7+tuDl2qvb7lJbIEFy0jEyRTmFxDYtj9yNZGP7AdkLr6zlL8Fzxase486o+S5cyY
/0HRMb3qCU8Qj49pf5NZjkJWecWvdT6iBbb1HiMg3xSSRflcvfH/h18hrZXPRGWlbp2bbLxueujH
jZZfBZpHChJh1FA5FV26dTyT4mt60hVFpg4ZF+Yp4My8Mr/ma09jJWLNMd1wbntyVHYcz2euHA0u
OMEv+vGxMn1UUfWCTisICL+h/sr41OWN3CLFpGaDf5MsFVsfc9aHZshC0Of8TIznIMASquZEJlcr
ed/bIA6qaoPKh5Ewbxw9Xr0XEpCprkNkPRhc2xOMkWJzGnRY5pLTUsMZfI/niRoJ+Gc9fK06LiIl
FtVgiccKjWWt8DcBz+IMFXS5YEG7FnYXIgjWHN3wr99TapqzWMKHhMIkS/zcT9tuQAaX4exVEsI8
bdZSXd9zNBit4ByYQJ6a/o2arpeT/RGFz0+GA/LzbN8uSt3rB7Mtvhn1tUZYXVcDprCu/zXkqEDo
zVlQx3tyrRPfmMMUWOtaZvYTEUSykP8GFYcZ8oKPkysUPwHA4avPLo34smdx6gw/eFvU4P4Ly+s9
t9/AN08OISE+UOLZUM/UsqeSPtcpabj1UpHlshvaSrntprk5e4VPa5e0oGdrWdZVYYdiNUG4uIe0
7zesq4WJE2wxGPwDVO7Rdaojckot4Eu52vAjTKU2i597xEyaGEYgfvz7+yXQGSzOcrL/d9PuuEBY
lCjYr7/gw0/bzPYvIyrO1PqMlAsK9D06o93+n/P5KUBxzcDmGvKA3oCj3/XfrCIDhMFR7UD471db
Uz/OCMs0StAXrTaL1GdAmRqkQDX8OIfc33xX0w4UOq7fv324ZDZ/0b+/FKP7gNoWNkJtSVP5AjFB
yh3+d2COOiBCJhsIN2Q3d8/jjueHmEbh4HfAdBqJbeUzcDVM8g7Q4fyIQPTMdpfZbdyQX6z6ozYJ
pieoMzSZP4jT+oGvO68uesXJci+1Or4yxVjrpwWXghz++D4Kc8bSzEXmj+EtWdCTqxU1wgAV6svr
k7VvhcGUeC1+a0qd8MrruJE4keTqiGtDKu/RKet9p/Dknl0Qj4aFGkwwYR94JnY/p+pKUIJmTjJZ
04YMQbAn8r24LHKzwdXDBJEaWPQGmglPCocVQujEELMXcyf/5o/CQU7NPuqANB3Qwn1Yul2NVxRg
495AiBT/7pz1sstqzfBUNTFGnoeqitKejZByQGzVApNu9yeVMXPl685XkT4AGqSbNVkN2e0yKneW
FOOHNJ3uwvecWaiJ8egYZaoP+ra6KOOOrsVDepGhCAya6FtF5yCM/i7nphNbc5O7FIKjACkshq0E
Bc4tUjsRcCialiwKlpJqlcrFfatLwvJilOESQJ+hby4WtrMnhMhtoNOQXUIj2RxQafk9zE0okdIZ
P2sRRz/yMgvCxWHVFFx0TToTdf54FyScNUIQ6SQEpPakLRRzK24pHwvc4b1grWNOSuunL13R4zGT
mMgH9Cpn2C1OadPidlD/GZPHNsDP9T/CtaN0SF/5FkO+r8/iApSIP4N1PxYF1FW+Vf0pXAlgHAop
9uXLp8cEEK69KnyUSCAx3NKXs5xM+e1tlV2EhKLaEAnlDCCsBdgp04rXIUwB5D2tGdMPmCGo1xVV
sdS8w0z++LehpvW5E3/+li/HRNifzC+GXOQ/IS8Xd+pa2sT4rBrx6KOsghymtXQCGVGN9aTA1AYc
rWtnRoAr4YOxfBHgFLvMfGYKt2D40G+kNGqflTBF/FowzlotSvDn1o0cB5c2tcYwqt9lKiBrWOUO
Xx74a/qVrBD19q7/7TN6LDYNo0w2hM1vtm+yh9rmxVAdjil+NARlSKXzGaoi5grNONs58X0fE4Q+
CAlTxKCwfjkLiPAGZSewOBdKbvhOa1tTJoYguJTBQzJ0W1s0K1MtesLzwktYKWeplmpYnm9al/KG
875/4mdBbzOftnkTjDYj4stznjq6pzpUQtOO2Cv7/cDGLMNzJq9fJpinxAqpT9wAzD0+XsxbDE66
QD1tIjgHX/OQlk786Yo+Yj6plFHGWFQHDOs7VhRkT88Gbv2pvmUHXUaOJ9S6PkHiWzZkeSOwAJXq
5igT+sk5pzLOFCCGP/uzxrDNstzjJDggBAd+wxdNfHo2D1JoOPff0Ry2T0A7RiVGmVEYcD1tAga2
bLZbTgwQxWrDB+R0lbXi5k9zUtkBYHISapw/JVwsL/goqEEbIk9Rl8jjLRHTiXU2S6EhScRTufGa
sqAg/dwjcU4kUyBHogw0NEFIkDTPF3vf1t+h2se2bKeGM1XZZvZcB5SG5dfvZSi+8i5a+Uz7L4EU
NyfkujNUIhF3EK5amUZ1OuGYarxtfOGm0d2335RGk6dnLCjjwiSbFKHHzdAIt93NgordbV67IOmA
R0kA32Vnm8nEIiKrUZQz1uokRTlmNS7zjs8d9PwH1Z6ep0MT1dvZdiFzrRqY9NH84ut39HBxyhKm
Xu3EKSBA0gq/hL+mNrSU9JOW9vy7U6qKuk+ioQHKbkdcgamiYBt0xNqT2VedxI85yrFp6WZ5tK+U
LxOIn9CtWQdDA0CBTIUbtEhGsaNC3JI3bAM+vKDPg/QIjC6CTMP1nK9VSkAnhTPKHVDQgfTJfB6D
lTFT2mx271y7vTN8jv7QaKdh/O7BUkluc/UghtEVZ3kVSMH8ktOjA5m42evhUM1bhdOJfxct+raQ
OK0gSM7+cD7PlCyxGQMFJGLbnfVsDJcnRVBYWOMMbsbNLEpE9/i6jbOVWZX+Vd9t8wo6yyyJkZn0
enx0kXygHhN6igP/NzfWQDBMgEMqlb9NNGHBA58sJDAWkqiRRssahE9mtIa9y0ukm6Q2B9yBb1c1
blajNRmmvw2MeIrYF8pGdFWooBD8lADqDGAS7m8+L9bM4k6WoLfV8DJ50BWonIF8Z/whTAdNCi7i
HTKUk1s/dOpmKxacFY6wA7+oYOcqxW90za7UFpSSHU/rG+Ahui0Ys3o2EHjRmgfopfQ83KM9QAHx
nLo222FSwYKN7IOkInCRSO1q8Fzt7VwhACP26bZ4FZTL8MR9seceulX1wtZ5o0k4D7IArp5k5VT2
+P/RBcvhHNZfjj79D7RprelZfXwsnUQylZqQa/TOTLr58rf+vGub1Z6h7LFeVrHkkjLs6oyZsV1f
+b4S62hmnYeX9wZR7HunYsMJO49Q+0oEte6fdtSO4Sq5Ppm+eFblL0Q301kUhtiYQbN2Gecb1gL7
VZCXnSM+Gsk1UKbzxxA+L/p92VVGhqtVPn20AX5/eSEdVG7rWtFroelH/JbyC8O5M4LtYaMT5XwO
LNZAYAA25jXyTlRfQbbBhcanIaTuaufmkTdAG+V+auPhxpBLkUpolj3p+fx6JBRlQo8WpAoIgXNu
qn7KNWdOqGTbHLEWlHVZ+Nny1yNVvrJcmU3ZaKov7sjom3wjYWIwkm2RBen+DQdUrRSp3sxFJYfs
uPIP+wY2KjGzTR9GYoeuZq2ojdR+MXwE/jT7aFVvDj39MAf2lPScq1BzfCyaKS3l2XazZrYUbOIV
hbMdzhK1MZp6VQAWqlVOeC+D4pJ+1lSyMNGOShAuuAMbixhkegYWmCY/esYSWM1uimqA8G6Jj9IG
lefoxRPX0ZRjbFfWW+YTEUWs50Wik4gqFlO4I1VQ7HwaXTs1U9Fw3/Lfi4MtJOmIKDnca7xmEYs2
eiCoU93sMmjL6Z5hMJtGNTkSzJLls0Jl4gAFulr+syxyaql0puc0Rcw28kOEmJlnzos4nP1u5+kI
k1nzLlUsX/5SxVIxpwrn9IbAVsR0qQvtKDNvLKBY1UeBs6Ssr7mqsldkMZQr8UxKNMky4OdIshfe
C4wSi7QuiMC+tF/BLaxpd/9CbVrdSeYMybTOm5NL9gVTyNgkD/2tHuZ6qHYR7+kiKQ2lUbNk1ba7
pwpYve3qC0eRFaNKxCPJribKXS0nwT3FKB3gwxQUGJ6Wz5XUtb38EgmFViHmcSMEw5udsnVa+c74
kbnLRQgQ2xvu99Lc5CpWSGDGhsnba1ztDKbRn3hydgQSEJqc1tHI2cA3+TcMKAnaGvbm1TSU3367
/SGTupNg6L3KhvuL1rbp/yzWmj8AhRcSNJg1vPIicYC7bd0+rqvoN7I0DYg6yOBUBoxo4JeM5g0i
sS68UnYIKfw0N9ShY2VNNu0kxjRROl3h1BITbYpVJ+2crfPSXD67KZpmKlKh//UiXzNOXJhXNY1p
fYF6lBGaAbTvvEozJq8qHJCaAIMbo63VXT+fsvivdZ09BPHRJiUSgMP7XT2zVuxBHWXnOm9YUR3q
4p2TtdYuWcOhS7jNMkVC+Jq+RC+qWIWg5FLm6Hh+asAnvoW/wSGv+XiXDs9UCdyIbGfbgthW/8Z7
cBepWAwygoM87T90HbY1pz63LdmpDv1JBsSRq73mwoscr9m9iTXqxj+0pGMi8lBdTbJnn2uRkz7y
PzQBVkmqctuGJH3gDFYgFJ162+XYNZB5RLFGo5EBIz4GckFXK578xZ0MxxwWqHZy4PLnnNZcwQLU
/DZo9ZX0uLKpTN2MSzR/BOhZm1xp1Dwsaeihzb9bY0wmP82P34srRdpEWN5t9XkSQ1NfXimMF/Zw
teTE/D9uamh76Kv9H9byZPnjr+zHER8GHRxFgpr4gkGgaH8jgJgfY00fRzDUOjvHH+YNgRkKlFyW
bO+bUtKMuKW/dl5baohLLUQTV3P0w6A09kr4s95PTzkzIro085b6YxgRESYxyCHRxlF8Xkm3epGU
iouZ46kv+yC+VQA/t7VGDZ0x/sNhDBgn6PzHV0ZKBe3JW48XuQP5Pd/E9KJhcUimGO/t2xeHEfBQ
qmRWghJFPl3GoesHaI4V7satbMHRHmL5vNt+DnP+xDaaiEE8cEK9V3hed+QRfaKak5igT8L2skBo
cA6ZJQQRFboVA+vKgBuUKQo4pgj8L/QEZFmKfunEfp6eYNJYPzyCMHpZSRka4Wmrx5SW5fdnoL2H
C8ZpIGcoWP+/Jro1EMIyZqYra+c+XM2Z5lrJTNH4215K03KnfZe+MIs8yhxPV718mNp9XE/XRSiA
QTei413v4dyiSAjCBxhVZNQqWENA5t8Eddz4bqzitM8Nvo74PhRZ84d71eFvN8+mAUNiP/0AAJ8n
6BmxKKgT/CPQxOcS3r6U9YJ431d+vfugWX0i/EfCdRa4jblvMed9gsVNigrL/JEpDyzFRCv/vGUy
FZDz7mlNjo3xORHAR0NtEG0ULpUfew8yc2CgbHhsOElF12qoep/XETmrfhykqh5/BJcYzi4h/fCG
cvFg6CnGd55lpbV43/DKDGuAib/IbmtS/pHY8BY/p0510rZgLdAneRExlgP7zeDWP8VqwfDM8giQ
iBPTokijlTrEPriD3xwSWQ5B9h9H8XI3ZbFCsuZc0GWklDG7gfzu35h/cbJMCITvUQYKV1f0mqLg
kbr/5N/lfOBthmcFWt3KpD9XG/rYgljq1HwyyQzc6yHNOdKgCO+C0X8k5hOvybZQ7ioX53obHEHM
OygTsitK0ObGaIy+Q6lrdw8iN6sTnF76Wou6cRuF0Fbq7+PtQwy7iTxzuXaiOYb5CTEiKahwEPKU
1yaEhvSK2e0fRrpJ8X8ZqSDre3Rn5HWuZ0y+xRmxi7rrvjhUiD10cu9vZnsDWBBNr4m4TfZbLE2l
s/1zEc6v21EWGh9T+ol+xX6iWglkdUxqg6RVK2Glt/ZywJH7N477mqQfdqOMugRgRy6Bmg0gox2B
rdogxdMiOirKK6QInHibOld9Oj34sQ9vG515Ykd8uIaaNTzKqq30xEa2B+xockd0gyQkB93sRPEr
BXc0fW667R/K9pabsiy19jCrHEelkDdT3kTa0gQi3WTi95zZFsijCAlkeVfhYDP06eu1DBDgDtyV
w0i2O5Quzmkekh3CAjG5tkkzVHebHNQd8Np9KXAojJO1rIxoYpQ6kLW7hZLNTBKv/7hDlioUkyZU
bmpO9fJG6MaLgkle6j+kNol3/9hhh3L2cwPSWxM55WL+YBedqfjjI2rXIAR1i5d08yFD3ynC3s3g
/sOdmd+BA9j2tmn/AYwnQqyOBbTU/wE4TqOzDDmJpIp8fIjfWTv0YFauI7nrHJdlLBVybB3+Uxow
ab6AjCzkG534GNa1JtvMy1SS7xtPCpjfGf11Kxgacqt6ZnrpqhMYDFXzZDYIR8n2+nXGG9fkMt8N
WsM+a3bN19YHeFS5/JzQGKaFzr+bmIe55NR/4/VjK/A4mmqHs+QS2m5jC5u4/zrx2yb/uHGNi76u
02pwaLzRoW+uxK5/L9mJMuU7sPotPAmmeNz7d9P82TElyiF5zO+sC5UimLOA5hWpdxcGuCmZPAZ/
kddJYa/SSepHdpKkvjwYdkhBjOiLbTdaS7MRsIPkDvJwGh0Lv7EF54xQ4FPAvb8njXVOns/Rfv+Z
7kzQtMBskDtwDtESgps+N2SVrL+hxT0gwEryBXsUVEObi4oPiebbtvMRJ0vj8l3Gml3ssmYgHvYO
R/FN1godhrJcqmvmGRIS8f0oF8nKaSGiVVyVnB8Ai7vQutHxQ6wpqG5QHxiCCc30M3Srd2QOmozS
aHHLJLkbcrBokfxvtufy08UixuKzYL9OBadVgXI/xTdp6XMf6B1AYeSNg9IrZSNYrVOq29q3zWZt
F9vwnc6gZSnyR2wMe7so5wt9/8PAQimn79b4kWMypSK/4AZoK5kHWf2LnrNbo4dDwb8sCpVsHmBO
JBY+cF+Si2GfLnMuFCKp4Vjr46jyIdpMJi3KsX882wHEKbY3MiN7uzgQ7olarRzs74GT5s81BGoC
A7Xw+7wPD7MCplZ1+Pe8pV2I/oAoYxSg7e1WTRu+hNpK/X7ITMykaepPHEfDVHoUh6WDjjR5DyIt
ctwkRzWZYvGCnBGwbQMyEiZKKWWX/uSCfzAaA/r1ue+Q2APpWkG3+22EaBIDU5daSkTPyKF1+w9/
sGDQL3jsh+fcSeuZo/GVarpz6NekiLyyxgRqCzRIYzbb9zd1u/KY1njywML6mNxH70rjlJVo26DJ
q9o/kFQguMUF1s8572V6I8ly+dX8aCArlL5thgvVZ+cLpg+UIwtaVphfN07oSA1luXF9BwUosS3e
JwBd+5xQ11Dn2YYzGD0ooTmLxBmM6r95iMZ74UrYvGfB2KBqAebxbQTdetVpBUnMTniylqXZNYxg
szNozo9KdmhCvef6DsypMCDh0VPL70gyEO/4o3GeuIWxn9HvC3xHD551j/Te5IeiB42l8EgD6Vrz
wd0lW6axWzFmpDzjb56RI1XwB6oQMva6Cu4FmMK7UO0C4O+LmwDlDHBHr+x6XfkFDEWfySn8cWV4
6RZDVWD6i9UCGEYsKh6dJ5DJCIK8eRt32e37sb0zvZ/aw/9N3VmH+yRx1g4xAKUKsl0U0FxHp4Nx
p/owq4udg8pgYB5WRWLwZ865PwEajWcQX/QR0iVKQfR6WY+4Y4s+DR8R8B+83XEyd2BTB/x8pf/Q
5e/PLy3V7TtP1MS+iHMqihKtv0shvkm2yHUvNqfV5hfYwajTNtgEyK0B7uLRsulMLU7aiP0NHIYi
0qe7c1xtIfNYxIynoxij5ykFvxkpVjV5wzNHEx4aNv8dBchanuRBYLRMrk+hpoDEkSVkL6h6LrYr
74mKiZe/ewRTnS8gdPG7Zn/wnRaEHV/w3q/Pa3AoeWZrDyi5YMxY1AIcMpTwsp7GRed7kdGRB+nQ
LRCOdIwx7xjd/orPdQ/sORTWLQys8nOiLSyBqD4TerBUcdOwSSw7x48gpd19Rrpd7ueX6WGw9ZXC
bvkxeoATjXg6+WFis8skyGmn67MBvsGEcR4mE4rDDw6slnbWZDOJmrMPBzGspfFnceiUfrpmuRyi
ClV9aJtrBWLbScIUvjlzPRaBmKp2FEbTTFkNRGXJ32E7WIBByazUk6sPhcsNDXKSUxJOrW8xUnyl
+p9zQvTQUfms/eXYAdSpAmfJxMCoZ7JzjMcmePulrnQ3uSJlIoOCwsE6rCgVubzuG8C6OXeHWYv5
/bYkg85qC1yebznOkKzaAuoX0t4GWH7zkBO72PA/eMWQPnsoFBUvQj+z7g0vXq738bO1ycV4VURs
QbqiJaKTS0oTswu/voiBmMklo5yPf2h3sR1OdGctu4MrtVCK0g6KaCJaa5vlAoizWUQlJDMi6zVL
ul5gy5pDTuGgIb1zFWGAFfuXlOxszT/nJsBzaOG1R5g/aeSOZoHK5YIWYEm7dRk6iIBcFqrovMkz
gL8a42P+e7zEXa9Xg4/jRJ/HwVSh9Gsj4z7ab41u7eQ8sxS2ACNwMzGaA8NKPkkwYIRsGH+TbWvJ
wcTL4oDog2dAzEoJ9CpkjF09qTT3nSAXmln50juKOUjqvB0+yOzq56aeceVq5iU86JTumVH0if37
LoeLfQYmrvMGuSzkGyXaQKVgo9mFSSg2SFcJrXwuapCUb5XOcz6oH0cLCn0i/9INLQNIBQeUwePt
hRkgBTEhN2ZY+Fc1T46ixXOnrdO/rb40NsJbHkrUvRHTJ/U6CsKvUC0fU7kd08kUu26Uw+kfsyAw
DVgCnzyN9umVmb9QKFKhcIc1R4uZ0edfJJkkLvLQhXTFi0b8wioXjeibUXV9jhEmqtTZbNozWJRD
XEH5lN96/yBGHNYdiAzyg+DyC2QDwSX+d63U48Pa66i+tDLhW6NvyvnMvTKXmJEO+ZwYpfWFWpdg
yfiIylTz9jK/BazVJTuBl24FPypXW8f1rdqYJ+MvFlwT+64Hwgop8t9ydSA42id+oB9aOZ4W9/n2
THA5tW8+HZmGjI05lMCam55MqSP/tor9iGqJy5srcp8rB7vIsnsljCRkfMOQEU6az7OOdiRcroCc
mZPrTCL4SnNNmTeqaaYjjK0ebOKOPfTjAHjYsrjeja49D2Nx9bjV3Qcw2EXq8WbE3WXg3pcF7cdP
FSMzCxZliGQVjREtstY45AzfEQoYNnuOKVRtTlj2TMPIZmqUcfP1ZXJDs52NAApwEvyR8jPlrnt1
Ow70YqnNebXIxQgpdlbOxp4FTK4l6dJPoekEJchype/kKpsCnqu6RES0Yohyo+T/opj59mIKZJ+Z
ecSGdwsxBHFrZoyWR31w+ri4eqKolqwgH3CTv3M4sy20zsQAtT0AvHJNp3vPI+Y+kovqmSZ+wVDK
5BogpBCMLPYAbVkfI3KE5CUL3GHrMfBW/E15ha0urZLyIxXiwOcW/6qAXdcfeGFCfGOE+COy/0Xy
UPqo+K4MBnJJqo7quYJEoezhhv/8z5BZ/kyVneJ4hkfaIqFxx6VvwVhBIcgFBq/TZEL/J8Az3hxm
jO2J58m4vCcUk8g9FmSEghGMty30jR45cAz9FQAg3ptT6i/XQPQFnQAneTkzUuVUCUYgaMYCYsnD
h4bl2AHqIxebx3d7FGsBTzBWRyVZrvlHDhxkR2iznypsGKUPSl21vgeIHWCzcv/LnyqrVAeT2The
oxMxw4mO76Dnq1/h5EnvS8kM3jUAvepDCh9Q6CYZn67DiCjHgtUNV3rP5rxZzbRtdWZLrqE0Xu1C
RW/37P+aaVnlsOXMJuUQRWzIZfBmjQh0ubX/zvuPmzU2DJ05fFq2YNKLJLACRz7PMGwtrJhU8vaK
jaL8aj4dex67Fhw4eM0a8XHLApZFDlTFyBGLDR4r/UrIB4iQdrhoKbmw0qa2cUO+BRPIYsfHhWld
nUQ3RD+fD3GcTLSkJvroeHTbzaBNVb76dWgDTTF2p5bSZCdpuyTeSExgjPO64SNtgAe715G/RH5Y
3Gdky5ZPPmdJxK54epkDir+eVSz4xluq8Zl6afJ1Hz0pTrG6coSLHT3WKxFaE4gFoNTqne97hbv5
W+b+9uq/iZ3BjMTLU+sVB1mScpCUNHp/QWuSg3xuGE+ZU31LtKC2f55pG/g5Y8kcoAxl2hmyrrH8
2JLEOsvqlFgQ5COUXuty35ob9fc33Mlb2danjc8vIN9oTktojyys2erRwJcHJLWklqnqtZPNDL/o
WEpLgpRhAjrn4y2Ak5UFJAHHfwuwdDnIeI/lQMU/FGInz3gc7dn19f570TbauGTImKkiUL9gvzXy
FTgFKZfN7MMLCYZCj0sf3YtqMm9+cdEY7KyjrDpgZ295C9+p55SBZ4/o2qtoXWrjs5XmxbwioYKl
QPsETQmCUqpVfT5N/hEHe72kD6XoHe1FjEOtRfh5cW3F9EmiUyJ4U3VsdmuUi9JEu31C3ICMIDPB
KbIU+/eUfSx9yCIQ9oqVqBk7nJEBsiwkrwzqStNXdg/XYU7EKWStoW3XfQy3j4HiLThFdzDHH1rD
VcWY1pQWGofPqsuz7T8lKPTwSvUCbSvoWTjz10OH6poAV1G5rTW1ueGhpS/0qyQmqRwIf0Er1NJD
Wpmf3LrH2uXWZnzXgq0fHT3rIH5kymIL1ca9Srfe4NbP3N2blQPWGXwxpQU/7Aj1jr8Q1JrWHn8U
9FaJoud4UNuB6HQahy9/QfJ+ONnTWrhfHslkFSeOsBl1VvH0DWlWqpVDA6rSCn4UF4dpnjzj3I7L
Ax8w6sHFDCWJlERig48JlPVpIB/tC3wxrq2uRiYBwYcoEAyyKy4u9IcA4wxwXGzrY8LHU3BFNTiA
E4/E1iMA/LiNxFt/JAnsCHLYKmHVmvBHI5xON/TztnabJSsVwOZebQADFooDlEHxh1yvnZkLgVdG
/1+hwRPQ4VLc+T73q6nXDjWtlgDCJTW6AQwp1aVTHxzcrsGf3AkLwg14zFM73R+zJT/AOuPhAxf1
xYWl9YSP9skVqqTnfppMhKt6BNuJtyjINfTXMx42othrSGTtcDKj7UC8rxa4WRQUYlIGirtMCM8s
ovflUayXihdpknYW39Gyr3jY1oYpywAf0OhIoseIZvEcPZt5uJAC5hOHjAtEP4WdctpKhZh9gpma
rlR0QWyGw98qLm9zAXJWJAtqowXzmcmLfWoUpeztEHpqhJxMakqedbd6+5f6XRlZ8yi2JSrOMzbS
xbVl54WKcq+7yL+ddRjtmJp6udL0aL7Yk1b751JnATI3Lb34GqdgZBnJcKZo96/PxdxHtyZnDw5O
T1ymVzzYcPKulWRoVJCQITBZEyuWPA6qOD3HUvhQNwPVbrl5YqdG3EKVnCwCDSXKTwUxt9yyzrng
TOfAb7NsBfasUs7X0+L50TbDYZn+jvKp44wxe3KTUL2vxrP973gdZxyfe2WR8m0J1zv9lSGArWXH
0jWPcLBY7oIhLL5bM+QNEOygh4js/97R/pdhBkeKSddD5gCfOYIoX/Pvr/FtvX8sl0H6g2ax4ESE
P1wNmf0FJZp3fchdJsPVn5ZO2T+/eAj+DzsKOaifa5wEVyFB8N2B44eQIPRYqW/oEFt/jzCjkHsG
RXV8ZzNF/mv9Z1yAh215o2XMxKQ0fO0nrByIcq8jnUR5GPOowGwUUIio41shgFX7UYuKlAMkWDR0
RoOBx3Cz8Ep1MHMHv88uo0LhOIh47vBh8FOQJS95i6s/a+3QvmuISX+ob2a/mDMZUhlIU3fv10wF
QYdOd7D5oQ2PmSZJHV8fwWc30Enz9Z0Lao+bMnKYjBe8wMioZOUl6OSPv2mLsCKeeKLk6GlkIRTW
DKJf93MlnptTfg==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
a5LVJChknZ2qDp4FunDvjdZ7uD8lgYSeX6iK/L3r1HnAW+Ae5QmoFND/l6Sfc2NNkYWlUslKm7LN
cZcu1eVX+RFQIAMwOafqPG3SUNI4Cs+EucGLFpGYcB7Gvc/3iKdcoUxUvbU3SE3pj6/CCMiASlfX
lV37CXT8Fk9YX/tx/rXqltuJ9q8PSKrcqGtSBQ58N4+mZJORcPDRJxQ10lfCILyFGOKN2Hg3+Xzt
JAOE53VAgOFwsQhg9UWPN3zGaSg4bnV3MTSVI1rM3CBg0ezcnOiAOrGSJ8vIGgUr84t0hB5szyGu
CC2JtsVtLNKd4DDVwL1DCOZnS2fjQXww+a7xSQ==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
o9b3JF7j1LBj4xigDwINKSjGavpRU2Z97O2Y+VELKKLV/ZnKIFvvSNrKYvtx1CVBtniuAYdxKbcv
Ub+QTOTBUDmH0MqPw693hINKJOjnz6bGbLLavmTVIZKLAS9TR2HyekilD3I1etrQcbg8mjV4oJJV
wWsfl15fTQeHY/lEMB3yNcWHNx2HVFLE4pHu5rtGe3MaBrsIXFbn4AfKKrpOpyWBAGeCyW1/ZByi
a9+Iu0b4CyW6GZBQXqG2H6Qnze4g7lHz7dWzL3AVNbWBzHme1OPskB2VclDYQPzfHDyHrb30+wfc
43bke+OTZfnMkgDIZPIB4rMYi+uxqCXxkfy42Q==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30368)
`pragma protect data_block
wQBMSU5YAAAAr8IKAAAAANo78dFYJW6F9LTTRboBVXccuPXoPEP8WatEd27io7THmJrA+fMoPfGt
I+swSRGwJXA+F2VrZZ2qRSoVP8wcuXppUty22PF5hTSFvBSj0Jc+9EBINsu/YCOdMF21jPhvW2W7
MdqWdfMwCdrj8m3AAReIrMkSj+y37WWVyVnMazZZDAx0GIDTlAREFQrhA17i0DTnEe+jeLfpNxD0
shyHK8tAvKQUCCDdHJeMh9qEg69kfsnqfk00kmb/BkkLWadXwP2xuUIP6et728NxwRlIx4ySpZq0
LvN40wxhVyloTU33XEWl25FgG/zVygSSS2sGl+OT64FxDRSaImWYNgbmhb0EhdS9w+79cH0shMKz
nq/3dY5D7EuMkCgc0Kc7DqJFgnnJzMqo4q0tS2Izx6PeXrOEVVdcR+2HUhs94uWtVj3wRGY6HnJz
QoJBVESdMshVifpje8Mq4F4pb2wUiX06ltJeG6uU3xnai3nsDhBV2YeAAN/7dlh3eBdwExJb2iXY
I6E9dO6lx6mTzWttNQaaXimJMbxXy17USGDufVqhL7ZW4Zhiz/kbtTPc079mOa6vjya2TBRNI8ED
V2E9rs6BAr6t/JPgZrSCMIfzADliVAcC7vyuP4mQdcwo4nk+dHh5tDhnNPMzm0oSzvVWS6RDElxs
eT/6g9SmqrYx30BI2Ta2+QKnWt/b1iTkCseXEvb+vvuU99hlwaEDXwJR/vvUWbinuEO1DbCdJzGq
c5BW8z4BtpenGrAOoEC2hKJfwifW2H5Ua1kF9ZzmwlvgVvR1NwQvLKdZcVfQbWzQI17bcTFjDaiO
eqVJkgfg8k/dZbbt4nCKZg9OMu8XZf2ssydglUc+nWjsJivw6J6HkPCePtZ3YLIl0xdAFiFZ9XeK
OUNj4mfiPXu0ts/ZLkkIJj37aPP1Al88QDd4qUxeBqM+L3MA0b51HVIEsRkRgGCyIWFgxWPzXMul
Nq8JUPJhIj/5QByCT60sr8Wnr65kRcaQaWRQYraZ3mMhgHmqUBRwYrgz63Dan96SFt+TI0OMxIhb
NFr1FnbXpTrEyJ4Ymp4BO2KkN+4dm388y84gKCdurcvgMTE33jyWFCXlrf4mjHZTigYVdtWnPDgJ
aA+SWm6rZmQKQo8ZlDL4ez4AEh85hb1+PGb5VZsJU3LAsL3gbz8N9oVGRiZitfTACjJgEff9HTYr
Lonhx945dlBMBR3i+D/Rg4X3QQSdjHOfghfcLFO14HW+M5461JUm4/5Rsw1nhulTH+QuNjVE5vWQ
agmZ8OiNw+nuovbJtZm0F9/XwPOdSrORPDVrGN9+WP8VzyaLxTht4KsGDAq2APauXetJTqsYEVLn
0IZXsf4Oh+hDgzqyBN1HNhCM7sGyGcK8PnW9w7wS/Fz0MQBMxKLFFWdavEcH4kEJS3RcklrkNfN4
+hBmUVUHJth6/H7tVIZJtEZhCiKtesGT2Z4AFe1RO+qRq29I7Ye0EV/M9LCmZ7731pt618q/FKa5
SimkKRGOhyxCs12eakf+XWEGm94n+T4g61/AuM7WsZCkZJX2oEa2s9c7HvnJturXp6v7RrkF2biM
jtufXx3RE9/QnAA2KrP1XbSBN93T82IIoaEP7uftgtDoY4rko+auGsZoAbRWtNfz8AP61XK1yGZo
bYCeY9knzuypF6K1ylWgLyQqjMZy/Ew8zDNlT0UKELPkoLjbSxAKTFn5igKsV403iISoGJRP8Dca
ael0wGQ47v9MveF2nEFrVM+zOZwoahYyoMJxPzg/MUzMRRO9lwatjJ1+y/NFo3qTz2cvSMQAIWBp
uEP0g++Qq6x/1GykRB45PGR6HnfDD0YnnekWKBPIymLxB0Wa5Bcp9/O7ShUiV4isM2l2u6JQIC14
aDTYfbqQ8RGoTVLdDcuruazHBpfKazj2JevfjPArI5urrzvBwwtkbNEI/P7ffGbQPnNJZqvrovJU
/gmwcAUYzZAzpAZIuKNJxkdSvSVaddjPHRtFxclQmXWUbMjyUZqcVFSjmYDrSih9Kxx7KxbWn2Ex
3X5kPyRrrt2vzQaR4gHoepIifjT4MqUJaWjytWXbHqRRBFpxe6oDTimxeisPC6Z2QNW/V/JF+P+6
0PjHj29EVG7maSFobqhkuyPwKb44JTJxpAHcKamCAr/9SMqomy5gvBuXTWoLij/6V8y7iEn7X3W6
oHRvaVTHUI+YC3+N1Oy6I21DPLUACmV7HFAPGHu2DG5LSGHtZnH7M0joIRKIof54aG5C9IEtPqgQ
BH5FB6nJm2drwZZYO39sY5+ObSFQu4T39VDaH7kUfkMTTCFVuba6jo5pG27nNYHH033AUOu3Uvxk
mMOXTDQyAYBxowbJQizVByjXxNCQ5Z8dO+xAE3uTPp6kJuUjEmXG0x/OG3NvspaC3jQkjym9ONGr
AbONIaoJqr5Py5GSxTq5I9AfiXUVFe1KpqoGHrsrV7AFSPteWRDDCLRA4LHxI2+wEOuz0F+lZ+5Q
7ik9h23oiuQx/VYPE69kgRHh7Dab2DkedQoNyTQC4p8+Tzuu2rmR+9FAWDhAdHU8TC42ULuh3+ro
VVHvBwtqPJHYkgNMwBEPesS2N9pWeODaurDlH6eNqadE+iYHQoMyo88xD5weFjB7Ysp/rZvYPo+w
NBX2cVVBJku8PmhiPVmIfPo8HOUT5Bmr9p/w0J1xY1XrifpyQhBO/Kqeq24BdCrLLflKB+iUb7am
L6+lzHd7TUK9yzKzrao89ERq9UBQWL2Av5Lh4tQNxvGqiBxbThVcTR4JhK4/kOD4g1i1MKsHAQvJ
eQyYP9OgxS99ApgudPa8uURWFVV2xrCBbhcl9BHj3emMNvRXAQglYzj6dFnQwRsFJ1A2zeSwQdrY
n6nS87lbYEv6lwntbknXpsRCesWNTTXDbfL0pQBbPYBkMYeRMe1cFTol9wbaCB3Ya+Xupab+dbbZ
sWtSAPEU9EhbJQpxB7e/rHK0+KGahpzw1/t8KXWk3SDWp2nsjLCM8eb7DWlvioSeJ+H28LS3fvQ+
8Wk0UhS4RNYlObUdS7n/3K+BEnntrA2kO3mOy5whwgmD8/ahfJv44g92VewYZi0ZMGr31rxd1+BJ
znobRTHwQhm40QxOO2bSaHBzJacGIk3XdxFWJa4NL1qldGBwpiNJRR1zFUQJsvImEdydy7p1nfuY
2FOQJ88CC1tP/SUnMhSsSwtnOecHLUT4sCsvtVkqSHVRx3t9ODvrPoDX8Vx10rMITskXAU61lW/y
UE2Sw7kmktJ1gaTkxmAHJSJftwFWm/YVclqRZ0qWPaSGx9JNFHuGXqvU4z1VCooJNKukweIvZioy
oTwTpvAxcQ0C1F3X6mE5nSW/wewOJbWW07kQxQjBMPeYOOtDc/wduow+VGRYJ6x372iwwo17+q/P
Gl+WA7mDn+zyQ7TVqka2jPbW0kEUHp/jPfH5np4Anbl4pDt01Bhyi0h4dH8n3uzKXRXDc6HpDiNh
C6aLnTKZL8n9+SWvKbUEUmcGI/PZ1URWX22y7Y6jyBFKQcA048geZV2EoouhknmYK7p9OJmqpt8t
7nVVauaCddWULEYokBXfR1Vjty2kA3H2DCd4IVUqOxoEtWzAfJXHx24GA2TMlDCBzvu7SBlsAg46
v6j9i5VP4+XRfQyvZ44uiOiHzgN1WUGC6GNYwUyOe/Q5Ynb/P0Ureb4ASKeqf8JQboXWFIZdK0KC
jgLM6arXQ+sXxhnUdoaieZ84MQfnZqAYbmAykrWH1SUGhiqjh/xs6oqk9cXgqAQmlLCImcwxfcxi
LpMItTt2ZYHFXN1aIX6O+4yXSZNRO1dg5+kHb8Dsup4s+z5JOIDnF0MS4oSTKnuvOFifgqoOkTRO
8/37hw4/FWZeY1BcBqe5RVVPMLESq/l3kMMcv6aNNkULvalDtfHqPU9OSYYUqxvYn1KOTAd8+42L
Jbd6YX0H2Qy9jaz8WJVPqtwG8fvXL9ZOYtJw2HKQVwpqcHcl8vILPANgm5EYtbQXfoNlgPWEEG//
czUlYK6XLCtnOBxshk47gUWomVYQKXoZ2sSChNdm/mpJGMezlAjLG67qMJ8DZOLouUrNLpnpbaSM
kK8QjV0ua9+2loPB9lE0FoCKReZToFgZ50KyIVp0dzDhcU5KBVYF2cmr6hRbbK6mRmu5MdDu8cmY
l6IkD+LBgrQnsWOxEn5+bCa/jQ/xe2Sk6ZHN0S6NW5ayIvD7i+2HP7s2iXcp0itWOe+W088fsRn5
Va6Q+a+lNTnmtND7Q+OBIs2qsfqni7n2HdMJ3Vr5IVYT78GhBf3JC6c3bAUbbpF3wK33ZLhSrJYs
nnV8M8LebDa5/WtqOuwtMSOujmjTq/mN+iLOW7DkQplLleKW9euXlnpcf5RmotEzI4zRzLN6BjGB
g/iwoUGaWe6qHUpEixkqgz9v+dm7SGF7XETMqZovgedSd/vKvc2Bfycr6HuNRgFOyYoeXWBJ3Q/v
x+5XriU716NkjdtSmHFrHXuA6qV8sikPGlUfjRrhL08mPf84vtcIpvJLkmEp3gecw87K6blxy3xe
N3pyB2bB05wTbwe0BsDGKIxzYfTftmWc6rJ3boHlr7Q9Xp/gJD8st7v7P1VUbFTs/2EHjjsdwKlP
lA/xZ/cdVviJKe0BTOc4qZP3PCB4cxhRcoe+KDt6ifZ25AsD2j87JeWQneImYLwjpFHlNO1Y8yDw
u+KUmUyPwMvfbMWv1VSn9CsX+pF12B0cKGK3OCvxzuLOQ1WJC6f5O47fYFIm7buXbKAtK6APf4mx
ZloTZEBQw22GnSYm/XjGi7YjSMEryzEwtjOoyD+tERGxahP1Ibxxo5fBen8wze0b/2hFLVlQBB6L
AlG9W/8VXdY+LljDclTXdZ2/gJVrJEI7IjCj0iPbYenwKbQqC6kLk1fCMFnCc5Cjgg/esUe/YwCO
AYTKXb7wmnF1+jUu483YF+YiW+pgmPzExh5ejQ7iwxe85SDrGABlnMPYndLlr/rE9xIzk8iyC3E+
1Zr1BztV7SPA1XtlSuJh8JKXEFttehPc9n1wBTvMBZHHrjORxEcm/9/yXYZRAsUcLokx0CO4AKD8
k9mI44sEHTLlU24D4PhOeysH5IFBIXDhW6+hsga8C191ISFJ/goXrQQh+Cd3foCvKBTVg4csq2TI
JOP5m2/uSeZ6WAhHVT7+ZL5ItW0gFqYFFcMPVds7xhjY8FAYNgT+K8KUVG30nVSDwUuZZK8JPcA+
tNZonUo73YBe3pWuXGyXH45FBa5fdm9OFKWfpytU6kxl70fVLqpi+SlbXQxbeXODicfLbwd8MWaL
ruZBmCe0e1PxS6wpVL6nNkMcTktYkb6pA3kw/2cBZMx85gYqUNR0ikhUiHTNprUTwl9dvdgvf/ak
K5rKZiLhrAGZ/Trh3PBOcDx8Q3u93LYggldwovuCDjcrWvp7MRfuQzuBLdcXAzJSYhMDWd24tBzE
mgxbrgnd009ykwxXjisKjsbFYmJbYZxZwZ3u37KjjuEcliyIew/ZR4tjIPwc8Tqq1EC7T0AwIPQk
dWmEAcpmTEE60zfR6zEuUZPsA9dHXNtvNT2DbKHVstKUxAXioyV3TrrkY+6HWCIUyUVMnLffpGAy
80PJQmQ7OK1ImumDu/+ALUcUu2YvFpMNxLAGvBpwgNLhN3aaU/+3nTof7x1vaX4fu/eq2REGM0lg
yFl8cO/Mocl7CDFHxnMyYqroexWR7Yd9tmhj/zUwODPlm6/A4F8FDSYECc2zJbym8LYWH5xqGO+B
54goyZBGFNJM1OOenXmZ0GCBbg2p2sonmUE0l1Z49hV/X/L/qtWUEGlWMtmoj2Iffjm96vn551oS
28rxTdhuyR8naqXYo7xwFX1/VB29NHhwpK8gZDUlo8AuUszN1ZkiK5417gvCK+UeSlfkdZdhoh+c
tYfZvDg2n7JMYnUzY2XfJWR0JiLM0JqXQV45DniV484nDIw4SO5yZLm9PH/qA4+0Wnq2JD9QuQe3
jhiSVCX/9G6Cie5sKF3OCwx37heAbBW4O0UCcvNdKW8yN6bn4JpuikUUNtHrXV/o+/xBRXAewah2
jYuN38cu6fBNlToUVEaWaI3eASo7f3wBzs4Rh8YawJsv7eHNMWHGC7KVTRNwB0tudiBuBb5+iq3s
2zI9/HXgArejmU6vRR4/y4S2+Fd8R4GoCQIRenf0qZVIpebd3jnEZepZ/u7q8I25D/6pVmfHR/oP
hiRIB01qJSEXxFgOS+FYEobTu/xqCCWbn54zzJuf6okpAvoh4xP/NXrnjQpTCEESDo1ojtga2tyU
P10k3VK90vCNp44wuBol+gwIoHec0U9uQOLTveTT7Z/NLe9HdXn5yzojVFftdGzOTChnXuUHGSvA
ff27d7I+F7bRpa/aKA7X4O+9Q04iRqqNEk8QW468jEOPpx37yuo4nNilow38KsArUpuPx9inTsTX
ew1K91fZmTWQg15b/JB0HCNsybCv3SktL8EC8kxsYeo1mKJbX7+BEJtaR2HKuswBDVWVkgPRNWOt
cAB6kB40lVI3ZX7HM4Vmi06WBTtWk/tMLWklJxawkZn1a1y/qUYp2UGFh9wFgPTuzG3dZZa2538J
3vC4f1yi3LCVKcxWMbaB3AJ0qhwohrWCTcW5RO+F3QCoI7q/CiUgilVWGpMGe+lIE8OrdHw/pCdW
yvMW086o6+msWgcUuhUCGpprJWPDYvxCAe210ts+JIz/sIbV+ZYOm9TcLqvlfnBWCKdAvZkv8bD7
nIzL8OXxnzDbKyETbei6b9Ke4WkgzrKHMvGmqcdfjAmqf1h6jUcOUEP47kIahVpK8ECVRneWfA1X
+r1hdmpdKKWKJ9AX2Xas5md7B8ApO4gUx6HXPsbV01B+XFjxj9mcU4/NtWeoXrlBlVBxVlE9bAbm
hUzQVxmXJxiu1VI8ekGtUeuDQsqGwiN8qMHhfOofjlJnq1WGnCvh1KrM059vxPYvOto5NoHzab6j
kO0gAK884ET51b0NTRYRk5p4tLMNi7JTaB10q0BY/szx6lzI/UTaXSHP73oG0pu/oWpJOyIbAZUG
5oW4Hg6D41WgVpFDA6kw5XAbxWtAF0FWQZU/z4+TXY6BiRAmd3U3AI2IsOar0l5xKdKIGAswcUtH
vuf1ju8jDCLjLpmW8L4AY8VGrM8zo4GVhxlaxfhYDpH6smB6jZqzJ4IAUnY8lT6jeOhXSf9Eqz7B
4/TgJT0O7MD78BeVn7uzKOhipo2AtINlZNFpHMk6flsOuhjncr+NMulBek6pvnED+EOrMh/KwOrp
BuwnuJ0AWAeFPm3+2DCM52gpxvGCLye6OnTFwTd+hCxRykSd8m1V3PuAiyAzrbqJPr7jcnWYbv8K
79Zbn1FoY+LOBXnvRQcS5sxX8YLbi2FYWmgx51iwdsLPfJ8OZjYWJrAI4zn+43FgjnFnwUH1CJZ0
Pkgvkm8HXtp9qjMgW1REETHjKK7NkYyY4PThm/UnHZhQvO7W5ul2at4IZmCFRf2DaTrPzF9UNsoK
9ApTgj8OM2HZ3RQLjqp08pOWXW2M1OCFOdvHUxMmdDuAxGnxqHmPOet6xwL3I9ZvTWSpCTIpH+Wl
8U85lpoimfo3JR6WDUH/uFEbQ/hSNhx40D0LCSR2/mJS4d7vCfa+KhY1xAT6wjO20wi7w1ySx1eS
2HGxfx4HfkPjiLOOSEem8isueDtUY1Y0PuNdVu42KZeVzwwAgLxvz5ck+lsRma56vjRzFnRdV6cZ
ZClGB9ckUc7GipWwEPdhFqyaZm669fM2ibez/LPi5LDLxF7mdkzrOO5Z+87Xnz7zTyFJs7VfIxpK
VQofcnJA/k3oudE1ZpYHd2mVA7oBmzRM7QHz6W4XJoDrzkpfbi77m0PXLs5+KSH3cAh3z0zcoqUv
uQYOM3bCThhnEqIAI6MswNJBEap+BsjLQJrbJjQgf6WNMObN7VohRqDQW2VwClTsk/MF7oapipTW
RW2tHwssll9GCsFSff5mQIu9cP1bRg4NPjLOk8rSNJLSkSzhfzH0QGQI/C6i7fHudhDcszgZiNrW
0PdpnaiRhm9Euw+gFow5SfbZDZb2BUm3RZlFr9PH0c15rJhZNNLMqYBQBnDlfK7f072gm8B9MC4R
HvyJkGkBiBZggkPK4Eg0VbqX6yxX2fq4XG8Ag5QVC+s7sWAb7jK/bqi2qV021/jgQ7IFcZs/p7Pe
68AptWvdwjHnzDBnKdaNwU5LK2xCrnaa+ed2oR021el7Ez6Mjvmj3Z3dSRosKqrBEm1Hd4614eB3
UyDVWyBu7pwt3MihJuxeLP5PbhWgRBKeQqDJcILAc2zbQq2gOuQR1BwAhDdho6ZP+n7H9644ZcJs
b52NhPmeRW7TOJTTeQAD3l5Ebr0ToLhpQCjfm+2S9Z//yCQ5RAE+CPdcsHEVuS9NaEvrF2ROO/GD
xBTZEHFbg/yoedkl6vlN5noWSBti5CrSeZNsFjTm3zgxKaOpTvW2IIbb7yhpz5hSTys80c4ihyt4
D3hJbJoMPg0eeuJ7oucxadNOlBxRcKEmJIQQ/FPNzPBQshsQ995ewU77zxUVD6c3PzEQVjs4rRrQ
qaEfX9lKY6PRNNFiR2LzTVj4I4on3ykss9mXc83kKg48JIvRan5v4Uzg5oYQ3Pk2qyfuawjQ7gV0
ysx4TOJGuy5TfSEX6pjcLUVgGOc1+0iG0cBGkjItFq42CJf0kkgCPbQo8fgO7st0HlLpVmrpbso7
sg8qvjV7ZVoEtL9bWRbJK5ZRvdoNo9mh9XaNR4W8Vmb9+kv0NoRtnnX/UY9bzZwNW4OHvXk4FfX+
Xs3fvOPrB0PrC2QOg/cfhf90MUqW6p27K5LA7BrZ6ZbJ/Gjxr9FKixUJm2RX67QEP1yHEL7zMTCP
EOn8J+uEZjIryi73Y8jEvOe11o921ex9TNAPK3yu3TTmPrSc2htF1uc3ksjl1/y2CqSn1cr5tDEk
AZ9VqwiU929Po1o0KjrPb6ukr05ejRjoPZb9cTHzDN9FGuYHmY+SSnwZzAh9uYqu475ewsA4BAt+
fcvlMm3TUMZUCesgf3H1udIRrQjbgBaQbKI5RQx2TUmdeYI+jEcSRRbjUAi/gBUEtyPZ8ZEtgQSY
GoQeTwpoKQkUf1QagLu0ireUBo4bxfhktXqNAt9gHBYQDy6LV3xCNUPqladn0WL0f+JO2/2IEyev
9+Wv4vcAnEtrXzWkBy6BkDUIKFKkddlKu/b9MM2xS7L7eLIVV6mlkB2M4YpsmN38v3eH5torjqlr
0WonNAdueF9tZ3X6rdDCu3JV2NoErRRf8dH9TFHFGN1kxD1KPeziKlye/eAogTYmuh51+8G05iJ6
vEHQuk3jUoKJUboYlPGnUVJwwQZ/PlFDxsYnV8Mx33YNb10tLBmxdN+GCIu/7es1VT3110uUmHht
N0Q6coDh4UqAqmqZnupblYTe+Y/Zu1O7c/1xASHYKEYG++MTTUYfXh9tUBlMT6OJWLSBBcdtlsCj
CUf1Lbe81BRxa2bSy+O48BzN8g3iS70cxBU4hgaHM+5yoCm6ATCV5q/GSwfxqWi6QXfLd7iq6hLE
3bxzzcUVUmLmMlT0l6/79dwvcmsrFcbMueyY3WcElyE65/pADj8SRb9CJe1TbuSMU0CnC6+mtT6o
ewxNN3chNkU99gh5s5DowM7c+tQB8d8YQD58Wt/lLDlR7BM/IsJjG3Tjv3SAw6HGfQYlaCbQunD8
YjMFMt/OKUc9HHRA6ciit5L4Bi2x5BVIG7uKDo2I1CyCCdgA3sP93KlHErFilv/aAfkOwM2fc9qu
k7jYmE+SXQYonC30V/891pOlwfhLw9vWaBObPYvRn2eWE7lVPThjAV88cJHrITBiXWpZneCLOTrA
AhjC+jUOvz7cHrCthZg2bi0HHwq+eIINBnQY2UkwA8lFxXsSCg8GCS8UtL3EaVHhUD6pW3INMhjv
TfxRVVl+xx8GsRVi66D0Ru9Gzo+wy/PQsU+fBHjf+fzygQS2ywxr5PZesmER/8Nj+uaxSmDwCnBH
+1G7UhgOzwLkLJCGQPxWhhROaCwl+3eFDmfcx7+kddNJpjzV2Cy2BbC8MXh1qcU19Ad5TjNAqlEb
jDrIlmHvYLSiJYs9UQ3y2QbRQ7nst+bMhDNDAl0BCF7pQOA2FpNFcleQivT7mfuG247yOgwQqeKu
+MV69u3aezL2b5Z/aeYPOVSswbKb7213XxjGO3H2YypR1qWKT2/Ia9E0OQN3Ql53LylSFUcZw+rF
lmER2g6Jo87d7pvjdbt3OtA6C//j/RHKhMyqNSOrvJB2m4/pdc3rnW+/Ak0v6tcX2lz+RaLJ4P0y
ewEo1b1blPld8D45RQLRWEHwjq4tG+pJLibRowVZ0WAeO3fDMYasPFtBU2bnKJRsaIZ3fxco9Am+
tWwWd+joeaOYDmdAkq6g6cNgkLdjw3FJodurorW5OOlN35BvDlnQi3QjWSJ/WpPC9Fwg8h3V/h4j
Uw28FpE0cfzjItUh2waFZIS1Tak07fvfpwWTE8Op1ZP3UcAsW4/JuX7UdIUw3oFmQfgSeZ78cFik
9Vo1DNtBK6U+AopFvafiiyI37/yqBqrfwoqFbGixD/y8bYmHsaGaVdLCepH5/NgdcAy6XdprQ02f
VUmuRhnStOCA2FcgnVl1TN5K+rUYqi7GAoM81+A9fkCMPXE/WogkN82dQWVwrQaVKHBBMhWBJrMs
q7YwMuHGxsOXah5Ws5g7kUPHB2ilW8o4WqwHgUyI3g4LiFc8ZqEfKq695MMVnKdWT+X35+Pued5C
S5JHeJWQeYShP1xaio8XjnMHvQ3+kvgvxO9YL8bf6BjFqCCtfmMSpIqfQ99gA/8y4etuH6RPXXQp
DeK/xRv2KGshzSzZk6IwTSO2bWGBoYIp2ND+P1R/UZ42YOpCTK5op1mDd4oLdr5fvI7li/54GO5R
y2FlgspqJR64qJ9WFgtVJ/nvNlGd8g44eRtcW9j54xGtEk0ta0xJRG/gDR9qqLc7hxH+oIv39wFt
QlHe6Qz+vlxoYYrTLjBRDtYFNvWSx2jWNbfTiAjTNm322tSQyEmhUsD1EjC5Ar1lRLEk3YtIexU9
pLePB9KXgh+AkJBaeyRoIk0zOmqakd/xVrsUuF3VXfnRHv/z2FBedj6pb70dU1MuT2xYYAtq/NEy
yWBbvUu+XUuYUl/EJD3cgut/X8Hi6otjQx0im3CeM+SlYxCODnoBbWCUAFqdKiNkzm83xNn4qFES
iBOr8j5VloQUqnbGiJ7ZkVS20d962cBakWUmOAT7H0wb7vfnYz3zTRFV9xfFsFmFlRNPBD5uOeGd
fT88wZrLQUJvvQN8auT+uTq8wxZHSCHpcyx0jRmwfpA1Od7br223MOvMk15jpHAH+iVG2qc7Guni
YlAAzxZumXG88g6MtSphyKH/HxCppqYDW/SEYwhwS42naGg0Zgx0fSme3XCl2tBREcZoyPW1oslc
qQkG7EeyZdWIhuQvm5Q7lwFFj4ZPlY6COhYy5xqqrkbVqe/CfzEN7SnPYnCaPnWfJf8Ydj8uOZ7c
17WbY/lA0BAwgtbnm+OIiJ6Sg7bAe5BrFgTn62FWjNAcRPTQoCtOQq8DMzP7ggNbpmHYvtjzKVpR
5ipxsNemhkIwQHSTpeN8chGPebP7VSqzG1/eM6jDmiFjaN+26WWRqvzJgjMhWmIssPkOGnLe5+Sk
4Hm6tUFsNVHEh+cUvOeNEmZka6tnGHcdJI+qzXvBHeSeQAv0k4Axzi/ByIS0sKgm+VZlh2ek4KiA
g1qaZIl6SK5nCfxasy1iCFw7k72yIHvhgvLCU2U4iW5G/1kjk7ORuOM+401nPFl7ZqQnvGEzD8eq
Xet6IqcFgPV4wTaG8DPcN4JWT/hKEEOsOd9VCZagZeTBe6IGBnhW/vAXBGm60tptBulIO8jLDGBF
l2SGpTbSQKgQVeiM4x1sh0HRBrjcWFdI2nMPdIoI3iR8jl2zB4gbq+L9C9Rw2ruXMDzGSOMzI/OI
Ct/HzrpBpvT6KvIR7CRPa8eAGc/2g4nVqL4sk/fyhrxC5qwErsM60a5XTygs95g2JY58/K/fd4jU
WSCFefHRG2uJCR3CRR3KacbT8J/HbhQOevbxajnS3A0eaFHKr+R37SRBhc4BjZHb08aY9HCILU1t
FopxbJxvrXtyxSEVpyf/SHx4n1SKlZVhg6VguyrqIkR+cvoPGmsEBqVl96g7y1NvQbCMkzUhqPHU
47b65kx6PJd6cytalYOiq8ATzYptHSsrGbZX36DX/YHmfCv9hFKYdXl+IbNI+T3kbvMiFPY2sUrt
4QnolPe/unV5GcRab2LVsBjNj7ZVx2wCLTVsC/4c/FFqZ7nPSunlaD+r2FD17ByN8tdPRHr5Komh
4X2PQVcF1TAevWK1JAMdQuPjb4XdDcP0sBnPj6RYcbprd+r8IeA4I2uGJcOtugr5Yy9XJvAA/ndX
2xf24+evyL28OMRWo6F6NoX0KW6lI+gUNrVM/umaTzeVWrbOpniGA4OOwkBuaMzmMdM8aLIp+TNz
BVVCXRAoPC+aOJKNjeYew6XDKrAwZlArO0wdfbrHn2j6Xjuqy7UPsh8fUhhUVOo2Ym5GIo/vW5wu
l3gKo1mHUGatKoPr2TF5LrLvvVIt2nzuSLAH5GHAGg/0lStcvzgSeHqWPVKLbkD0Y5i8bxkIi/lp
Fb9+G9r94yXyc2JW/CxPDpQ3zFLX55iffKdre43xBsXtjRoYoSuUSdNIZ9LsSAsJ9/eZ6ZB6mhp5
x11ZP5qHOauUtrQdJmsOfxHdqjLmEc75lJoJZDCLNrQG7AzdsvzHOlHIlqcY+qJwrJtmYtmJef5j
UCoqw6ei2E9YbNgod/QMIp/mHc+KwqLaYYO6MzUJZBLueRwlPBV/1ks+XI6UFluVsdB5SM92BX1S
I2pYzzgSIRiuYv2XX3YufzyRo7kPMvduDLU8xkf1RU2QypIDC5dE9bLxN50pank6poJ1pjH9qG0i
DnXYT7AIfpiNwtaqKfSsO1l5pnqhMYoXjAAUQ/6NlaRcZVuW6lVdIJhNmYHdk4Z4/XOQmbpR32Dp
6Gyx2+g13OA+0UtTSJSbgVJQrURDoj0WC9D2puIR/xcfNVIxBoh58NLti/3gC7MenSOR7O0Tlvri
pVSjvNpxveqAxNGVgIu6vNj3QaCuo7JFBnl4iJILvCJfd/GqNOUBfeD6BcovnWCzGypM1ahSXCV6
5YfFOIZ7slRl7pEiOpzVL6OUYj88VqWLuN6rJEvhzlw5I3WSMfiIim+lKQwfPEylEdkW9PjciZX4
NblBURi2Vr3ZT3S74HRc8259ATBIEG2HE6qFBMT9+ynMk+5979OkQErGox2oMNh7cGPpfzuQtn51
/xvu96jVXmFvDEL5W7JmXy1fBxkvkaQwaDY06W1x6CU+jABCG3vXTp1yrd+7Mdw8HKkAs7gUso+o
5jOe/6/DW1vTYXIfRJohSN58wqupzMNGlS1Tgfn70HnkRpSq1edlrjgUSmn2ZvTwiPZG4nPv+lMu
/IuQv3tatLytVS8Dqqcm/9QRxfrUTufBlaFTtI6kz3TOKQh+wTwCbXsakaC7BiuRiAAHQLsFqzIB
7ZFlQAehHyt0A6dSSOfkCBf4XkD+a0nRF7UhyOuOP3OTmMDfsdlC6nMpUdNws/u0Z1403qDKXhoo
FUEO0SmHkpi5dn6DGIHloXGXgrJzLTKyr7eKm7faJtsSR1BuqxV23GFXU/pQTL/rN+aZf1gLmPwK
LGviqtNq5XMuhhiLTGjNtrmPDCWnB0aYAH1YMi68zq3gkKD5CLA5Yc3ouqJuQ6jH9S8TqdXiFo4A
zwVtI18N0kYKcPlgYj590qCsIP5nkXTeCX/Dyt26alrwHrcj83StCH7HxDXPzbVcG/6r6xJ1IlKa
U9ojp3ag0F6C5ZsV6HXZTrAgG1Wa0k1EC5U16oLmQQfn5OssKEwareDd4UgDphMeaoXeq4LrfPvc
vwjHMAbaA/k2mhIqulnlBxy8QbqDrCMvqy/YeFr0rLoFdxoAFHqdz92pNOTkDu1gDObNZay4pzRI
HtXnaQmuBalZB7XnFhEK7Bx+FE77zlLMeQDC7pH89sqQEcVWGncg9F2FG4w0fqgYU+iNR+bGTpcP
0bCU9kzFVip7Hwr5WvZ6ryRtgEZdg75gTqNeDZLEBDagIO8B+gwSzdkZ8oAQAis3wgA8T5Z1xGte
TFfFwLPweYY7SdC358ywnP2uX5agAbqqh22CxfNTi5tn9VzH3P17VAVQXrL5yp4WOauNHBiORSni
xhBRw3rou8oFGbjnHtw+hrKNsB0zLvcsZHa9hvOp+cL1w/FoY3NCL0rao8Xem3zMDzQGbkeaztg7
eRvC3zw6tVDcmYh9yV6SqIKqjs7rXQNpcQNE+dEaRIDETp1yDrmBNFBoJDSNwK8fSl4lLFvHQ9xB
xaYhaMP4c4f9JvgWERBQTu+8tMSAzjjuhFSBdsOCvwKQeGD4wPL/sV5tRS4hPe0Mv1smNW5eiswv
N8eH5lJW896kg+pByyLy5dBCaozca6PkkeP4KrMMKCUHVRg+LFLzS0TCLOeVlWcdYIuzTSUJuqDM
jtCLckqZ4D3KfhaUWiVxkyMHSaDeNOV1U3qCzpeUIJyYTi+fUJHeJ6uH4zrjtF4D+rJ/aoCZTdLY
9CehxkgEs65nk3DCYJSwgLny5YzJfg78pm46aXs2e4kv4Z4dzIvCkzpESisqa4ht9Er8mG/dB9at
xnMTBY1fxd/h+BLfeNyqdPkQIqAsVcTnYriDratjmQTL6Iu4j89XAaXEPul+79I/yBampgibRIM7
yY/MTzRdEHbP/BtbBFMLK9L9jdaZZAlYY/0QJAoHV+EJuDc25Sf+YLc2Re4awAp04K60Ctl89FKi
RBA8Gk5kRlz/Jzr/+ELCie1d8bzR87OR4mAHJ1vrPcW77MtYjJp9z3+9liG/jo7HUMES56p0eWgh
49GXPRkV/Qri8CxDcIZXBS8IK/o++6i0sH40hJyQDCCSA/0cCljC8qVe2KJcxvcvPKsf7/C+Uvh2
DEV4UlcACAzrBPgzg/L74YWUZWK8vOqSuF16JhVGd9+N5ZKSWc9XOV58GPS6zXh6iIv8M23nvFlj
S7EtFcK1ypBD1MXVLtkjj403ZUXifUnO/pxnTDt4k0k1fx49D0cB/PmxklOT9B3DttipXFc+p2A4
zHXyp0GlLUV/vWpl/Ymn6cjy6kY94KW345//tN6mnJB58rLOoWBu2nupMyVGmfANTF2+C23PqbDz
vdxXBWVP4xzYRHFSpjdIQkQUL2mWlxkfgsYmjFDdMdlL8ou3o03jgyXOuvD0890O798l6TaTwh4j
AtUjhGgHi5SilsGr7463D/wv1wpF+dKm7mMfdpeg4izDahjKG6I46hQ8Z+a3+dryqVAdq4z4n58p
tOAKTLwRo4kZ2I/WXaz19qiz7h/DWGLODm+uD6DOPZOCMJhCv7n5PC8qhKnSnpQe5psryL402cdT
P6eLAoJK3tTqow/o6wpRDqsMUeVl3ZNg37+B5rkmJmlcgem+DGbFhTdonGaUHqAeUL2cJ71A+Men
LL59wgCm2eTBJAIcoUS3BK1mjcW12BqYpL6c37qwsL9rvHvBCVPgj0kwH0wdbFWMmj6cmlzx19TJ
i8tibFl16nfjQ2u0QqJoSQw+TFDNIqtWY6TxaQ401GBB1rKxQKq5HOZGPr6JBePml69ZQVpgOUeI
Z4sqyjtFA+XbOQNz0ASCV0hDQBJ9fKA8DHYHVouz1EzUJcNrnKsy7k4ule1bv4vlqw2vwbCBP2ii
0wABUYlw8AhJqOqHmOeQYhgy8zwfay9wZ+ak0X/6TmIGyPmFu2AOPMkeiPIXwWbUG7f/eYhdUSiu
KCfiJ0feLl7bOZmn/iaAmOMRYOonLMV3cIYnijWr1xvvUBBFXf18VpYVNDLE8NlLqqsOgMp3EY0H
Og9xx8PQ8MfCTKHU1EGrVqr2+yJXFwwWrOGLRhp2gP7sCOcT1DBoi16RsPn60eBi66P3PFTTIgg/
sluLGDB4WqmhAHFCE4ReQj20SaGidPhmRWj39UtbffF+8LPmbqlfpto3lbs83bg0r9pVVW6UKa02
7579fdXLjWX0gg5S20mu8vUwU8umXz2ONsujh0XoTZqvTCmraMm2BTaauggEVl5lh53a5VDpGa4e
L0zRR0PxQn1tFblcuo0DX0VZTMKR91A+TN3zfJhZ4Ik6YyHsB3R4Hbatk4XZGxPoR7+nMRe93/B9
kxzQhsXtK8R10I6K5BU3Nou0zUMuWTNVG7fv/t8lySCWcsY0rbNLF6OyaJt4VBi2lXA0MtL/clmE
cAzVQL88nXhCevmEvvid68pnFM/qsVTrIChtNLP8NEPdYJ3rEaV98u57/0pgQA8DIPOuLusI1zB+
AjDtK8AcdABJLzbayzwyeSJaprgiIg70JrcJZifw/hS+u15DZa7JNi3A0S8Wq4Sk6OBkKVDLJMs6
g9lTvUkaUOWc1AAJyuU9gXVIcimi8HmQS6jyAp1LuiRHlJVSvBXIwYsiWhqH4DWrlRGBJR+uXBHN
7GVkghrXTIyGm53pNzp4dy/6P7J4z1S5mTR6zS5z08idvsgaw48GWN7KLtVtcyGYxp2NcGe5q6oq
oyd8J4wTyyJGEGZ+WV4/K7kv52Vi/lUaD2/p3RGRyA95ttRT/bvFDujwBV1aRHQer24ADMFcaXE+
R5+Z9uxKC3GwlcGjQfF6UpeMXYk7XT1zW4l2jIc2bJ4hhpFoXTdoyfLDQDjsNoUYBxnLlyrmMxkS
RK8Y29S1RsZAqttfSvCCUAeKoh4BAsfcBzfXvaBh7eaXQyIc20PERwY4dhp5Pjxrir7Nxe7GJPzG
lmhJiR6x+OMBQ9z3lQKz2+7gcvMpFn13gNEUvCSIaGPeiVZipjhYycTZQXsEHN89213e8O2SGVos
Noln/+8NRbjkoHzWxs9yMeSvyqzlj339iL5kpMwKt4Py2mEwo6fZSHruaiY5j5OtZYvAQDEkA9sX
aM/C5YvKuleGBRQpQbilPB59DVIW4JnQdmU8xf556DYZEuVoIqB6eET6uVU4vitrUc0aHt2Cvoth
aGM0TzXJFODDXUB8WU2YaP5Khnd1UYcf9K+2jBJYrFaGeBtg2nySACIaLJ2ir2sDX6Ba1/D+lsWU
HC5EVlMwnt0vYwwM3EEr7WXaAQhCRrx+u3GEnC8k7jIt1IxBqojn5F+CA7xkzgAGrx9oYFF3oWKR
hPwSSJVn8aEYxV3oSSU72hc+RokckmTCyKLxI0ntXoerzth8c0QCIYYX1vy31N7LlAN8dLip14Jl
8wfwYB5VxszymJEevjei6dgfwdKQMCDpDN0VEYSUA8uBLg+cgKL0m/iyNNdfAEiVhHyD5aJIFy40
xDJ4R9x4V6lJBXdM4RHlzUmmDlDfEEI9bDplHI10YAR21+JpOLo6LiMnGGW8dOXnTabWuUOyLmWm
+TipCg0aiUczaZA739P7CEbGGtGE/wBU4m48YWQ0sIfI9Ps5BL+TCOWYJYzpTYAwpLDdDzAwn++3
Ly/Of/U6CdmGM2BJ3MEceRujccAq4hp1/p5d3VHZdp/kMzKwEV1kNZbrgVyTfLy1Of3UjA+V5azB
T06Tk51j+ieXkRQW3Bs+EyqHutttAucY0BoMPwlUcOIWhC7LK/tTErqh0rJrQD3SnCPIYge/ANzX
Zaz3mOGH7yRPvAVc+U3kJtE4Jn9mmM8C4CBCkMtGy+tXQQa0YaWrI6XW2/5XbQSLQFIcdHGg+N2P
GRH4tN2dTKcD2906I9IsmciBhyfHBOrZMjCYS8HOYT076tpibMo0r/ILFLJ0hBs5Bkn+Pfy0mpuQ
rsJ4r9biZrapwuaoHu1WDS3udW4F0yi0tWIsJof49mVk4Zcc64cOJpvSogNQY6Nh5YNsBgZYol47
RB2QGfZBUJr99Jm2Ds0yDaIadtXcsi18pmnY8hc9H0PYlzGQCxU5aVa6bw1G+sJXJ+w1dygct3Ju
yD9oVCde72Vx+nJxC4aTdaWHAHQcy2djB+Q2xbP57QL6mDLHftQz4AoLWpDcDLgWYWd1p1HrI745
OUYlsJGLZLC+/PL6cJjdAteaNWuYDAMz3xhcO0+wD2eWiomYUwI3DbBtrmj1qZKmCv23evyaK2P7
zZHgSxiu2CFB3bEsZtEYCd3A5Q/u+9PH0uVygIaC8GKAJ7JbpDaZe4g6jqwQ5GRySg0IANigtQPc
HocDp8PWCUx7yhsMbbTNzYW5i0ed35qsOZ3weYyR4LRgZObQgedOR0uEydqIXBp8KeOQpO4CzPpP
zZ+qUjJJyiR7s60EdaJRuib4Hr2snDFYhQz5MNJNwir0SNleZFBOKeB95abVmM4gYBEsfVLXu/Db
lA/Z0M7UdwYbxmcKRLwyGnn0stLptSKBYHLBkKWC1k7muQ1Y3gnVHus41P2iyReEFxVbAzdS2WOp
vnfrqlG4KUgdPLh+6Crz1ZGiOr0tUXNN0FbAsaynOzDIjEwEXZGMLBdrK/vcWVGCqMHOmkCd9tBq
rDMMj9z+qAbYxmtSbQgaqoIPSID4SJq4rxCxuJ/+26odQJAChNQLMh8nV4Bm09nhGjooZvpJgG/p
e3Jhli2C5737xKHRa+ewD3O18EJDXMluDzbD5Y/D2A9JBynBmK8hL92zEPtyAy1HifQJL7Vg9+KI
6G4A+feZMJylOCT0CvZEmpErE12U6J+/Imhyt2IS4VZBQEaUtSwCWQxn5GRnB3a5ucw4/8EUFfK1
bVx/YRoOfWn+cMQ4lCb2Es8ZUYjVaT3BliR9Pu1xLSA2Atv+SOxG18yBCSk6WQmFbwEnCRuCesQD
4Q6xry9KhO3Tx2xxkNLKK3PF6zDosmKZhTHzNdraqnJE3RBf+AFaqsXAismnSXup0aVqHXZ2zQdz
2GoRyYYBP21SfEv2InnFvqOCHh0sqHWaOhuEbWKS7HtQ8PfPdivM3C2aMNi8YghECrE2ZXW18VQK
dYgDMI6EjCCYYSDPRZvQKCbNxWRQoCzQPYiPeEttoZXBnO1ySpukNSnV3HfaaoStkBWpJwDcedOa
9lS277BkfLqgF2cveOfQbIl09T+3w3/C7wKUkzUbSp1uGEc6w3nAcDieeinoIRC27uUSlWyRP1kP
p84C6GT2ZiCIz5WFAoXQUjJxugvTj/Np2oqbFtVQ9qTKYXf5QPu9bJtu2sxR36+392URoFSEVYUK
USbJvxEbSEr7nm50i+BVDV4vws3bExxTohkXh38bsqN2ThgtjwaN8pJpyflyZn2HtkZKmiTJXhay
CW0SttIoEz8yYVW7mfEZ3nq3FIjOt4QmbBxAEGpcgHR2JHwqbCaP/hcn8UxZH/2lyYRNO2p4Rlvm
RltTC+QZ5PtEyGDsYL5a03jiY4n2VI9DlKIvK/BQ6XZnawpssOXS5er6cQI3dZXn9I835dCg4DKs
O1R09Qs+5g71Usc8Zg4LxyYKx5790iG2AzcD6dzMj+Ht3waX+A9Xqa0f2dubXjXzW0/Mo6TcWu6H
DqrRoyt2POyZbS9K24OTz4Nqr5HENrPpYo8BIWa5kH3Gqt/yoVGZ+JvYxxM6ZB/M7pPhg6Z1Ew5t
th5G2+Hn9tSmInXK7ypm8z23sX8hXecnVnmxOuL17vG82+PVKO4BUSQ7WBVmUZQO10G49BfhWeg7
My2NNlMegOIHR1hcLPtqKoigIX2osbjTNyB2ZBURimzfm5QS41E5Z1WihdRY6jK1fZUAzzFniwp5
lqQgWxSQNOkfLqY+ZTr/50oRgQeJHCWaUPfdVNaG2MYXuQvsWtL5J9oM0o3YbBGMsDQhRsN22lia
n0EEOiVaApZ1MNU1S4+M4I8EtIsivR5HtOiXzFmeEn1HcOUVANCUChivMIz+QkgbC1s/aijQEfv5
LnxFWEY4jFCZNMZEWJH8VEB3Xrmus9SghKFMdwVWd45jdw/j/qNKQoXuoToAGO3ex5WG+CAhImes
ESPmXnWynhxOHjfKn5uujpVGoH3rQpfCEfpnT6GAGbtbYk5kQawyQEGGROo5T2KONwtlpZ3D5LtF
3tqfpLxx78jrx0evzh8xxCADwnlDRca5I0qhkjPCEgoSvBWWRxxM2eaoxNgzhombMEBMOZOYr6wE
qdoH8W7ssx4r2LucMElSd1FhVgEjHa28yHU5YbBtsE8kBajEhd3TPnAQT/6s8yQzvHBOJbRRhkx3
b/6o1QeeEioUUdyMQtJhwNA8IlBPHY7XdSrV8V2FpSG86Gk47RPdLZT+IvCwUJA5pt5s8f14DfV1
0y7Xc1ssuOnCqudl1EZ3o+80YCgbsPYsfMrr91J4WKJC1i8evy8AgGd44QORoDpwfoCrcwy6DDmx
34Xc3rX0rfDFeJP2DoxXPvatBhIpRHtHGNGfYuaXXNVMh5/75z3Ma9diNG015ZOEpLLN6FHn5AiC
d/Xfzk/HG/O4fpxl6wZr/Hvi7rwA+xjIwgTOGcZM4jPlz6Ut6jG2O9Dt41PUOo27eaERLplDRZPk
c5Wy8IQFYr5bGr7wPPVa5RLlYx2Z4tkxEk+lkDP7TVazB6HR1o6cswGBFpm62tffQnkkIZ8fcdXa
ICrOc2PigXopfaMlzW8ffWSIeSB2HkAJexQhZHvXZb2XHBx5rMKvwyGJBcq395zXietie8VtBGbL
hlsPzHb+KeSEk1sq5yeGCXE/nA8X636kXlT9k6XdImpPutby1tPRRqJ3t33pS/Fx2gOATkEJM6Cn
FfXEk/vWYVQDbRnM2yTeoB+Q3rcTEE+OY2LCvj/z2N8DAWq4/QzSAH5/MhAIZVsxiblozjzFgzeh
ef7vWQRhJCjV9OlxmmXfPJWXo4po4FN2Cxf5HICp6cZdcK9c/UTqIDkK/f4JOjRDnjQMt3CFl0jT
/Z9fZBHJtDJGSE10lvIs3ffs4OwEUtf+5iTew1Up/v2qSHAXe0jhtFE+ctTtEwY4jqaniOSl453S
Bld9qF2d8ZNWQG2fWETTZ5fcqrh4t/5jFPdxr/WMGVLrhbP5hRMvPLcbUeKl9VVDnRuUODyrjTDL
3stPwevAT5z+fkD2p3joHlzBh7dknQosU0XyCPuR1C5S2N4X+Dm7DXTL4Ec/jOZukObDHUC3r15c
JWPX9IkeaFtkUjHJU5gT3BaUrr0ue2KzGlkvhufDPhRzzEJetMz5AOCvlPwB0og81MeFre+Gqe40
t5DjNltMPRsDEu7MyVTmdYt4Hu24W8AVuGKb3YwtBd54MTKT79zbLd2hrsnzNwPRtZ6f62Y+Wlj2
+b7WsbG++Ezz+XfN1Ii2ktSQh4DagJLWGSbME9FtEo8/eHDHCBJnyuBodntgzQhB6lUWR65CCkyY
uRpQHQoNedWlDQwV2zxVZjv8TmCkMqXH768N9WvBgPunU71Yq6ukBrEuxLdvhuR3sjKhjg7rVch3
Ou/QmnZ6dzsWuoi5Rdpl14JEyKMFdRRQF0XqYfG1pvZfypyNC3f5GkbkRQiAmXTJyRgWWapCDCst
fU7LrR3edqJnJGyWIhOo9f+4zlGaagQay431nmxWqu6v8O5BvfROeSSuzhNsfXT01z/hpVBPIdTg
lYrqxDKsTPvXOCOiakfjQrNeOVNPCzXpBsOSBXOR1MClNnx1UIUgDpYMnYykUT6bdcZrOTeel2+z
l92npeQELRLYiAN8ojUE8d5Zre+q/iDBYq3a4nGVHdZqEB+gFQyYwNfKeSh/9NbcGeJDgLGd7/eL
KApWLLxMbFCCg4AcNqI2smWpm9rs0TOliDJRcHJapc5+q+jJfO8qYNx8Q0IIH0XJw3DvUf4f2/Ku
u3Yl4YFs6/GjNsHOKQbN5B0awv0+ZE5kw/WJZ8V7FuR2SE8hZ3A5/JbwqmrPsrWlfCSINb6csNXU
T6rUZAWDHChIK9tctovtE3E+2+B8mFFZQOBb/ucdyb0PkEoMmLZaTUFxz7q3hzNdGyk4hXBR8V1H
bpsm4ePfvS+m0D5GzONIiVmXoKOs6F8U7entmC7tPJNReLCoDp9GFjRuM0MqtHvpzhRf9hhYgzg+
00T6IgnG8PbGYt704ab0qfg7hw9HOaGUMCCqA3vg9FCzDRlp2K/DhJQ/GsbvLp+AQPCDfDSKHbKX
uWvpWUxxutpHITrzRieAVMbvCiSEPfSOw+yskZYYfwPB+LN/fdIa3NNiG/JWzmzy3mohCo5gajHb
keY/zsY6ftnlj8moLlulSL0AQZQsk7dH1Sdw2TRGavBtkM8Pqr7nNNmQfU94LjY4i7Sp+Aq9dLmI
xACqcQmksXU1Y7cmQi8xB2yrrLSvLZ/jBVjfLNWX3PceAVWzZF4rsZ4NOmEWchQ+15KCs06f7fKE
yz+u2R0HqKgMNdx94nA2xor2nNML3pDr2fxASIDhS/IeVvwN5RvVyOL/WcjyAJSyOiar5OqPex0e
1nhHjt3FAw3DE13jB8rva+ZKQ31Z2Vw29R3Oayhb72BYpf5vPojWFXVYTT36P2EdQRdjHxW5iBuG
lpMfrDeNVgnnNqEpbuW385IBmW6CMaHyi+vox+xRqnWBgD63g2nnQCwSQ0sORglyjymdTxVOUDTG
c3PFc+EKiJSpNS+51dKjaWzfP7ymRv0nhqWsq/BfTTEQGNKd2+LM9hqARXEFVB/g33RcbDhWtkTt
/wBXMST7xuhkSAnJfN940tii82dVBUlqSKbVafZZeATLZIs+qOj3V+PcYBAR9lpoepMRsqJyt9RH
KkTujhYELiuAlFtbV3pNcoIV7ngx7y+Q5uYm7Al69RCgUErRFgRxvM1DklpfvZvwZIZjgToPm45I
1awXLkC6E6MPq3JzyjCDYGV1VscvGiuHzALkMa5GyHltx6z+MI+E+2x9gN8+hLi8RpNSkWflhinK
oEheCSyD3kC3vuI00bzziIkBEc0MGcJccrwgcAx9tyn7bNe8bqFBGpAeSXZ4fKVc3MNAsW8K+Mdt
pxsGjELZzFydSXwSTpPXnevMdV9K4Ic7hYiLBR4LSfX/N6+TAbS4GAWznKFxD1DLUxIFPfCRnobZ
gGGljGSdj/2r3eeXm7/EOVWKEIqOu+D9y/VpyL1zyJMP57+MgbCZaqgk6A7mRx2VdT9uBipRfnB1
sXbu2J3lIEN96JqPyW5bs6WSj9UWEaqoR3sOdDm3En6OU3ZI6IWQthdwF0ZJqZrDBgCzWmTKApsD
ewlkGiprAuu83/tuGxocAYsE1QQmCgxidk3r1Mm1njEmYzhBq//zJWF/pAXfauWG/WdxxHiBmKnJ
r1xVD3VAahH3GOIhWurPR/ZD8NBasgZBuVMoSfyFBA7cfRhDHj8bQgkh9C1wJHWN4Ky/T0qVocej
09h3exj5n9CyKZLbNsmRyDoCf7x19EnULhv7ZzAyltkhWgT1uZbJW+e8kY2G/r3vJzU1EoyJldgf
J2xnuvXmPXwyVswf5j67cAa3Rf+xZLwNXthXl0R6oLPaDLG/p2TPNCeYZGpIdHpVcwHjYU2id5Rc
BAniSzqS63b5ePxX6jJXNufyeRZYdyUgvLrkWhMXe/ctyvA9Kwkp+AtGsvQaAh3ENMTqW4cEfFZP
aFFEEqCMZ/JqWX2HtflRuQ/lFJ+z2Tb/XS2q/bfC4y4jEMMFQjc1+JUOyVjw9EkiDzc0mS0x8IK6
xdbpmKpG/xc8vuDUCl3I0DmbD6iRdbJvLOI9Gw19Yi39g9XPJbqQSaNbMQ0PHyiddZnptgp8vW6P
SfE2gE/2x6bFKO10wsMn8hYjLd8FKR9FkkBAPdvjnuYOPqA+tMrGzoAqXRn0s19HQ1TKjU87rX6j
AqJwpXIRYjxHMa58lalsgCk9kI3esYF3qZPD+IbjjE6PlibHwZncckbl/rY+i4NQzUbdd2Q/TVoU
dQe/BecYDKEs04YoSbuIx+/Qd3oAWWE0kiJToUJpvmFDo0D71sZxEd3nV40ZqFIh9vXBDtlohA88
bVuff+VFtIEgx9bEkY/n3QBRvLfEP4Vjtq9cHn6oSZ0llk/jsToKvXLQ245MvP2bbUwLQB42ucKI
GzR/yE/99sll2aEcAfI9GEAdD0cCeiL0t37k3RrAkpg3P/iTexGTG7q58QeCdu5EuiC7rIz713pV
MMnzWHRpvLXjQ83vPTE4LbkzSjT/XxX+H2SpOusfCSxkxn/x4fFCT7jVUdWocvguPhHNPf3boP+2
ukPiqLVfGfHF3czhJRA+4cRqDQAUYWW1HT3LgiZCCr3tkf8k39mJzMSbuqSXlk2zzBQgfZVxi0Bs
ZwfdOz49GmuygWUrHlQqZ0DYAOtvq20RtCs01kjRvM7p2pkzbSTYPdUIxO0Zvkjr3kFQ97xBOkw9
dV/0j7vmHVHQ72K8/VHos9LLhe9TLBxQH7vw7EFVSZECJr0ptxKoeenVN1ezGazBQHRyKZzxaoMv
pYM+kRebUP/rrJu68t2O3OtMeJguJaSonTlKwwrJaSTCSoX/9BMew5aeybrxal/uQhMCQdrSkeo6
NaN8DlJHAoGVWHcbTVR29iSP71B9HDbGa7Gy2AaKz92cXWpHRulLR8Wq/OP5cv13CsgV02L0K3vy
rDtAhGrpJEuZK0yrQNMbLTtb0zToim3x+8r9oiyE93hMGMHB6neArICCsYDylKv3HEnmr3k4mT9n
9Ebg3hwLvtLLO3EZ3pSghtwCsK0EmZ32DJhzOB8yRsd8is7FOeQqjQQ4DR5tdj82yneotyLWOOvT
WriEUzJMksU3FhAuadI1MKadxrQtPIX4g8VAziQVWUXe0Tjvm4oClC58+/DnQvjjv8oif57tdNc6
xLWD81FgBhNWye1HD8i+7zI1VuRHfXkIVC28XTgOUiNoB8JjCtVB3AL/ch9y6KWIZj8HlNPvAfUL
ximWYQMbLo2xWwMKteK/C566q/dGQvpvLsz4+R+LgjNkzSbUGf2nm2uXFshC4oCFvbkYtlUVsK29
ffQu0Nbkc5Wh8H1CGvRJERCAnJYggZGFQ40FJvMZxGEuAb76nynstGpr0SWbeG4tk4J4j87Na7MU
422kwncNKyI4IEgqoicdfrdkzoS+vzDaQxSod7XiPqjoyGF7RtwYgB/7dplRtP8xJ34l2VafZ1tm
J2iDvoUtHWqqyyMLatdp3Ul7W4HfFxCEM8LyssNEVzPpOLvHayRAEWyF/XYZ4SfZceTTaEUnxQKM
H0tuXRm7y45XDfA20WPyAwrxTvt/1J5neULs9zwMyCONgQ0rZjD2JqOjqwkmR/DwbSYFXeSdVzez
eAuxwudDBMTE6NVXeZ9pKIoJp0y7VDr4Q1QTwgpgWc/aL5XI0cLBhBOf53w2l0fvlRHyciJNgRW0
pj1Ilv/2cEIGEbGmdP77F/hL2ZHNehN8ZbgO9qmQXGJNYewYJUD+5UJuvKQ3ms+r8tQu+ui3hm2Q
cSNiZO8/Goa/amrtTj7VUFCvzECp6iRjf5L6tIm3r7CFYe8EOeFlOolfLpvEf0EDOuIm7Gau97Zo
qUkPwVy/7lxG34uRrswqJzyyUXJDY9BP4AwJVJZDucfcerfWJRQi8g7LbYAkHKi1CTAGC6pg9Sll
TUMfz21iPqxLzcMoiaKZwWQTavQBe1NqDAeJaFbbqcWrAYBKe1e/djO0YTBmoeajyasdDhxNCct5
17gXrnH+ZDUfBdy+XS5t4RuvvR+1rGhbOXt4hy1Hze4IqVBh0RDcMmsQrnjGOARxoy0lOdmkyxOE
/JFnBThrkcuiw0m8eQdnwBNQ5PuKmCgdF4c+ZmNrDjgR3gYFzU3ihwpTqmeXkxE2d9TvCLyfJTqW
VilZmQK91bT8xhfadHcvb5gH/59JxIqAQuIignYhfueyIsQ0hFHTFZnHjoNX7mjmf+viP87+CzOy
3vJzgsx2BkaH3W8kvQtvI6RpMNnhsgT+/vIjLcJP6VDrCWcUK6LURNuDNs4qUGk+6ZpdQmaO+wNq
ZOFGSfKrnfifaybYLGZInMmkGsLP62a49/zGbEIFjIfhw+/z4DFzaAeIF+cx9iQz44iSD86Oqtqc
tlK/Hlp+MOe1qwwNBoWyJbxlqDMuSwjAGxtRgHqYfA/oc43nVGn45fgKj0Y0sqBymcUSaFReC8UF
ilJ0egCfGufJGLP8xk89cyOM+rPlbqlvaEa137UM371AEpw9a2qbubozFIHJElPj0BqH3NOvzIfJ
/go5KabHBZXWj1R9L7GMnXwknve737UZiM9M0Om1ZEHufrdWphfhd0hflbNtmkpIkEhGKM0xHOAI
9Ts+/uLvno6J8zTlXN6TzwU+xevAMbR+M80XMjM9GO438qjXGh5YnuyDCBI8yJqpIsFzeJz80XE2
RQawnrl4DFhFyDMmPL/bv6ViV0sZfVZogvDnaM43uv/OHUDz5Kdmd/jVChcFxVZIFGFldVSjGGIX
BlGNw4NdY96qbeuDzKzOLi1oifhOuH8Yean4pxML9asuTMC023dXZAg3wAlk95ASElIOvCIO9k+V
yPfKf05cdEW/dgAoTf8pU8iR7zA+RN3AxjfcXdZleEp3eD84fNx8ec8jONoAhn1VXv41AsQFfc/m
Z81b9LpMuxRMqzPt5WEvfL7o2RvrW30TQoZOmLvs5NDc85Y9qStA6QSaxWedf8905oBTR9bm2Uzr
O89R3Lm99taNi0GFPQgI5LWjBdJJ0Q21/5pdMdry+yZn8SFJAlTgT+/PopO5JuqGOZV41nCMTqCY
syOyffYEJ6qyAFhqQ3POg2R3bKTawV3wani81bPXR8zxXnfjdgN718qXHm0Qd4S0dykFaSJCNbtW
yXYBMLdi9rXkK7fpqtr1Fo5rWIYFlSGiDb5w5FxwHNFx6fjkTa6DmxqGDQkHWeYk+qiX7W0QSjAG
kQST/oQWHm7MqvKC8EZhkS6cGdnbGFofy7T97uOiyvBM9AhSbLgNyRmrw74XmI1FCDv6yLRIK9HE
66tpiJsbhPb2+oNAvD+yIae8Hvs68wwnO3yRn5VAeBYLhoeqCgw3EpekvRyek/JDuFTOMllNQn4e
ZhA+3M4iLDXFdas/mGXym2HnIvaXfChuJr5eCE9QfR7+c34HHWIsjmCHdkPfjKsRiU6bnqIhh5LY
4Y3Etazv5AhqSU6QrGJxgfCLEpaMvp0Yn/KppYGyx49J7ZSJsQYzMwVHs7CtgU+mcmyYDyQkH0Cu
H3ZkHyn68DfLdiJ4W+njXutW9vUjc3L6Ct06HoK4CIta9Xs2iF6S82hid0joL8xXGSX5wHPPTL2F
pfNwOuTPyPmw5vVng9wqvomDjA+/fuX8SQ8pXM0gWmUx75WmyM/D2niOdZCIGQuXRIuThsOimDGp
KJJ/hT4/+X5bnxdkQ6xlJ0aEzl89BBzugHGrVY1rBuGle6/StGgI/tAcUhJNsi8l5BAzckRU6Pip
5SHWPtCPQ/4PPgsekq0q9rVVJkWSG2WDqiwLiRxcAPMsZ6cfhWJ02AjRJLaV5ia4GfPQIMb4Didp
e9Rd4/Ip0UFu3W4H+U3rLtyHVIaA1k/ywHUOoL4G8v/LtL3eWHiYCEbs4s/lRTot1er2knN5mGx5
PcvlXaxSWksq/NVmrJIpi8McnmhWOYMyx9ZoRw4FCSZBLjDI9iT+lXnRMd4TVtwsLLvxCeTMNyGY
AAQtCL65D8i0bx70fmcQgLZUCQUC8a2x70RYcX4zRiuquP2RWowVmGQiu971I6ax+GkNhydOvSEG
LbisMoPUnVxxNlpsQjcvJkxhd2RPBd3Dpn/n6+dZocKUMZXmjKo1dBYv50huRb1rWhzmknnX/zGw
AxG/eAGuI0MDMOXf+gvrVVef88LRiK3DGp7443E8q5vSunARRl6MIO0osfdL40zoZa4pJoPXU0pZ
GgDjH47bpCtMruYQhEQBYHrQ6/sD8NMgpcXIXaE11lgKNFPnQ/EoedBN1LU/0THUa4Dz3u/ftTvN
gSsMBJGKJFq9ZTyoWgg+kfP6ZSo4gQEevQDm+Y0v6iQwKrqAnDE0WFxCRZiwZKmQ/9/43Cmb5u8i
zy3GEtOQpuyN+KHI2PBg4H8V/L9k+yMfWQZec1705pf5sBbMStRibh0WPVgAyRSkCYtKDq37rVe+
4gmvclcRRLbPKDebBb7mNvQPb36+NpHtxULoD3edF5E2nyjJYNPK0H6YMTpT7d1wDIhwMPkXDsJM
4eo0o7IaO9ux3uaMnhjWwTaZfIBO24ENNY+c0CQo6XALT2sX79L3Kq8TysDS/70PH+mItlvpiJ1P
jQ7m/cdpqVgcKjwzWLWj3R2lH3u9MF9HctiQWsFiSc5JDYw4fFBxdB9sBIHeszW5y22xQDQXBelQ
g3IMYJBL4djAUti808J5KyALX5AGNGLsBLZdtxGP+m/NldDYXatcFLbmWcYH1EmSe2KHMPfyDbU1
avLYNZ2pMbOrlU7OeXs5+RC6c5T1wfbU5A6Yk5FzHfg/3ik0n2iZoCyjDIKWLk6Inu3t1agls4PJ
GXL/rO2TLxY8MqhvDG+lpHiQ+qwLTtwNbY3kvXr1dmbC+kPeI6L+e7dvNZ2Pt7tFsIzVT6Z24bpm
weLFK5UW+8co/yXFjz+UfXN3UYwned1+39SZm9bSFcoT0XqtASrd9y/k6ZGqlsOFH+3atpaMbN/O
y8/xteiJDNdBkroCUUqA6U+YGKGAaLj4PMKrVQ1B0s+hOQJRC7yDRYkrijzEG90VN15/Oh4sz3sk
tu97NrrnoedL9lnsQE55014fZOgnqv9JcI3qJKrk1nU3KhwUR8NVx5SbcWAyvTtWRMq49KKkm0Sp
ILQ4+b6Ib3Y8KmzhM/0EhhLlyJGAI7wtg4uhtlebw2LuPR88h5N1EWaiLO9fDf8yqLufqeqEc9qs
oVMMRgwH5qOP6QuuDtnq8fJI5uOTtaTwzULetdVko3jBlSUcxubRh8CLNWNgqhMGgPItPGws05pS
uv7UtbTtI0PuODyKLucUgmPO1dzFgFRrMYk8J7VhutsnugQzgR93wHMXvjxLvfTBeY6RW3L9Y3Jy
O8tzADYOQXIE/1TY8l93hhFmpenLkZa3PRpeIlBlgcjE/FBEd1P+RZTaI74b9lgqrF7WHgE8xnus
ZoB7Md+xC5GKshuINPqkAjOYyiKHPdm3xgKD8PAUkSdDb7m5ni5QR2TU99R+F5f/c7icGRkdE8Fp
SNHXiB/hW/MZp8oPNrC7hGmZT1hHteaOZGxchkkK4O+U8ZCspT41AxukJwkE2WpeHtmvGZbDZhbu
OT+EELXuZ0bbz4P6z3HyF6HJZyGms6oY2ntbsP3jNGanzqPFi/hS4UC106TNMwbSTrjCC79crioa
3W9xggVu9CwCZ5BGuY8RkVS+6ZRCc3XxFhoAppZJluOsFRIjUSynRjT/5oB6MKUxzivR2/8kbUH+
u0Yc1d6zdfijtDTALcLQX5RdoD0XyIA0WGuLVvdSofGLGPco2cCamctuFZZrDmwk4iyDjUb1oDdP
bFJmkXct2eFJZnhPgtgexy93egC3POgzLVLE2HfFYNA+rf6mo9XsbnUhDL805ULgxXvBbwKKNIOZ
XhYpYnNsGNcHJUEIwpIUVaPFFfr2DCzNdmnTFNOp2RCtp4YEROp+lejygT1NieeLkSNscOWTLTl5
lnDsdwbkhDvNMqpJNGWfFu2lzDEdYOx5YvcfmL24KI5R2ni8zruB6rgKqujz3MQfdkJ7BHApmJF0
Fs9SDZH9ugEEakmzPr+vUD/pRThlbAdIz/KTFOEF1NolQBla23MvGBY5hKaA0RrFWRz6NSTvJnAd
PqgsFPYZNy4Sh+sg2uyEewnVMw3PvT5j+3JHnpImEA6jnFjKMQ1y4sRfiX5pHPAwfqpMsvayXXC0
AJy2PpEQ2V0ue7/psbYxlq4CIlffdajia5t4AKENBAgVMyXIdxZrA0ElkInhgmfDAvUKfw+dzCul
s9BfSDjgxD97cnC8h5BJ6n9cgYINC8lynRbLDwXAr1+W8wnZQIUHZPF5F8xZ/sIR1TzjhDih8ONy
nHm9VCgz8/cV/fR3LRs0GRAbuaX/uJtuLIjQc/KToKiEmfyzqYWLdwwwRe8fFj1b7gpqqENcS1A8
u77CrP07A2OH3qk3mJ5fRdWkXqUnR6zzywtjWJDSKIVQb0YhkCxsA31dUmVG0SX+xUhAoOmxTuEk
JtvdH1n+kL4wurS1O4bLbCxq58Gm8iMTXfzPuKhPJr8jTzKNbZ2qbTyaen0f2OjayrcrLZL2edWz
1n9w1EptaVyQUn3v9EUIS+Qm+FGwhXSsnfdhClWZ/d1/ArAXCNRFy/xUv3tPoNdOtkncIs/OqJtt
fNHSD3J1QRqBireoT0DAGZCx2kT+YhbzLGU2VVV6RxtvJG3k9yPZrtTFohmMs2+oE2gwyUz2ElVT
UZcgN6+fAqttxzsCAcSlNKUgQR2P5p6O8CzmZH4yxwOLm3Ruzm0zB2zi9MxEsHqViRrOtUdjTpc6
PriENWkhecVe+WqHpyq2TomsvcHoZVcj9+7Gkz3l7zNlFJecpe3Yh9/ZivHhlQnTNgNKEKXHE8aV
UZHwXtItCfjCcUSu5oe328VABsp8OpRyI2l77HXeR44ZoNKjtgdwDcc9JaCiXT1caf/n3zqaG7mB
xt8cUb4Hc1ifkUCV3NTX7QZEg/d4PKfUQiFQE9ln0r3t9zBEt3gx6FJlWjmEDicHjCbtzQboDxZ0
fO2bOBiahcfI3zaLsBakVKQIkpeocpOxmKouHHVdJ+Tq39E6I3oQrXEkR5wCNaHy5NB3cpFw9D+k
RlI6nA5RDcyPPyfsaFmTC97L6ZnyoiqQronwJ4zmdWSIvMFqOEHchlrpuvsbTEZkKhNk4CWKM6zr
gQMKPobAIznZzzSUoBLJ5TIGTSTsbXJsxWagJXgRuqOyD2LtCYh3cx1KTWMe1USD2JL/GFmN0yj3
bwc18X5XTLDTSFnUw8/iYj9AjvXAtHQ9lx6zyu2Icq0gXFooloZqQ/2S0LYtizo59AeBKf8RiT5x
4McnEj6qRaTGUK8TxTxrdSTpjXuwa+PTihQwxAK/5/3Aa273lsPYe/ajl6hnO1EWPJ8p4Q87I9Nd
pp3JmmL3iUySnNBaxfJCODfRnoj1N3OJsqg26uLGkjrIcEyHw2Cf6TnEYmqSbKR1Am+LjQT/nmsL
/PBzhF1o3W9REIECFQagzvv9Im98s+Ts83AiG19TxyxlDHxMH2siEraTSlOR3dkaLcdHO0+vv9YY
uSEsnt0qcpYhsxCJLaTkw3hVWgNJWE5y4LOK7Fhsma9CGpSvkqd4H8xO/BjWKn366T+OuqAmTIzD
USB28wqDrZ3mskZgNBNln3jIxulReUrL9ErBOwj/OCOF5ULKhr6zYjRnVZljtNus3hoYseRyTbAG
Yu9oEPZsp8hFUzbOGYitiGymqa4Aw8mgsC42SFKzzukht5xxYcu6C/LlGducyVKLh2fVLv3JfGdd
bvagkCfXFcbsO3Hy6Q5UBAsjKAhY16SVqGnSnQYZRkjFbw4uZZKlNuxR4n7FHpa45tKCbsirDgXM
Lp/6o27/mKXUmXGx4saBXnx62SAYIQOuuAqwDWKwfS5ySC0QcnqxoFVZLR0uNINi2cZL9dYryiQD
Qq6Zx0cI2JNQEa5AMAL4Z2cnY6aLKmuqQqN1fWQf72LdS4MELDs53fmUgb20d3vgEX619H6VrPVk
6vB7hfUP86JC3Ibbp53JNT4P0kxx/yHxCqxr9+vqkGdM5h1fH/gzQiC7piq9k+8pm6LoiPZRqjOv
ySi3TVXP+Gz5lQEjO9U2/SNPQcdO67W6FuHcbG+4YT2QuiGIfdIwK6DvMVxuyb1OpYzPei3eGCL4
rc2QX/4fzZliohgy0dtuJqh7eh4hYtvz9ooSJaFOXYFV+vJ0+zAjubzxFe6xYIpa+0GjPCbhwb/J
XcPMPbHEVuGfV7Us4CIo8obDspvG/GVz9aT0C6gHy1QXLkRar474mHM6YEmNd13Duj2vfWd1vjg7
21spoN7baCdZSTi/eR6f0kaYnZ0RSsmgcPbbqfeamNyC6BdnZpY8DNcktouzS8GUpmLn/ebb69NZ
pJadOmXlpuD2+JU6fKgHosEMZVs7q3hoAhF9olyaOfiWj6GD9BEyMA2soopqE0yXJhilGGbSmY+U
Uj+oMXWEInd7pj8z8XgS5hgfIsgnnBHmArBtoKGdzBPKsP514OVP104U4l/5JM1egUiT8M5iY8jA
IGbUszM/zMD/rqIaX80KiAdqwqtKbHwSe7eXYNErXd92h4KWk40zUA6bREIIryiiMRFkuumXY2J/
MbJmsQfPxLA6VuAWZ4JgFf8n6qTApQ27Q6rMEr6Sq6U6ox183BF0q8TKJL1lF/SnDrWvQknxK1Tg
N1dxu+sv/FQ/KhhteH1OE6tATb2ZbH8aSJsYR7VJ+lemRt4o995h8fo9QrndmXztZxqx2pldwz1+
NlCElFL12huyGRtau7e9wVyEYURYvpNgR8oFwJlilGfHZDGhGdrAvsCZ0oDgJSK53c3F6X75EPeM
QTiygnZorJkr3ldd9jmY30kkdKEfYapLNBecB6aG4fI0bmG/TE9H7IFV5GZSJIWI3RkXCmdDuXlI
5MouoLomfM33uV99UE4HOBiqgyXFFFcPnQmAQAP+iHIVNPaqXTFQ8+qnRPicpB9Q84Z+yCQNWl/v
poJi+g11IfPDXYHJ3ALKw5Dovn9QDV533i/h7Q0GuMfFXEVWeDdYbBnOQj/ZtxGVXq1mzBbTsLGK
iLJKwLCNu8ss0ElxHGJnBExg6D40OAckJOzTAz4WouDTnsnmDWyIbLBn+HNZaHhDHCeRIEKNuWlf
R2dex5qs4fuOZZa/iihPRaUsl3EQl53nxHe82ToQL/iYRz386h+G1g3C1B7pfHqLuTTznCixz811
yDf+jNxAOI06Vh30/ILEgC7Ep/RP/cAgnWEitoB7KePdSu+y8fZaInJCV8ftV3+gz2lEBTzS4DM0
3AOu385XspJJiNp/Zm6gMy/fGrxfhq/wwLEh9rT6ADiKFRpd6yadE/lwEcc1TLHMPamcvrOYTMMn
hekQJyE+WqBnTbgeyz7fgC0XjkU5FclXQ9Vq68uZ4Q6/ll1X8dpRi7v6awUGZ8Jbhm1nxQ6xpW31
LDP7QkVFUxd1zZw5dWAluKWPPAtXRxWbD1rgbpdKMeCYRm9Pcz1k5p9zizLlSPeHc4MaCK6FpA+H
uvvfDg5tQYbbV1Tzjda5x+4hxiBBm/1Rv7JzYWSmaSr2cq0aoHkcwf9fZrYKoY6Qy6DYVU9Z6bRv
KQHm6UgTSAxSS/FlpzPeAE3BQXzLUKydpFb+HiNh7wCkKnoDrD0KcRTmte9oWRLS9dMLwqmmpKDD
V6cDpr6RtuB8YTbXaQdnQGf8dhItNs8Tg+df7bhqhNZ//Da18NKgUMK71WJNbUqXYGS/YC+ylXSt
cPTKDuCzhq4C7ELdQAqJrS0LH0exrYi/jILtTL3HzV6NfnqXxYnbhG4S0YYDW97HIAW+M5ql95q/
B7PrpN3PYCU1M0m0QVQr9y29NWPewfVLB+Z/km2z4DYL4sz7cCH/VBVXmsHHAJEgmoyKdhYIdFH/
hJlFBIKmiih7Z0jBABfHITK1EcgeJe+dPCRr5lyJhGcGt4hf54/6JRRBZF5KtI5TXf/FlQnJrUNV
eUXkyfUAhODKatPxJQL7pSfSxPbvkBLawVNrZEgW6SsIbSC1GRSeCCgatlNu0lZTw5aWKj8G597E
I9Uj6ZzvqzdRvcREGEo3H9cMrsE9OCkhu27AcIdm8ZBBuNgnPiTJYdbIcuI7QNRspWam+riEUWiX
J0Lnjnnc1ZNg7rou2NbpzfUlYF1fcza7e0ddwmGD/+ch+0uZZuMVbmUuwbiu3+GmghK1vd+tcqK2
gq35MAcfr5Vf9dSEHZqTX46Vo1zZno+WZmB8+UipPQK5sDM8B+Kiy4/2do8+DT4LLmu1THNjsd13
GgxuIy0eJAtarNZiWOcp8DvgTLzu+RUU7ruPhag1hahLDnCAatt5ZVaHKGBPBtQfP/D2bRzr9KDQ
DYFVIDmxBkDO7VIhMOt+Ld7JSnjjQHJCz+iLODjf5p6YEZCklghXQvZxvAr09ArPGjW2vmOsGaay
ahKr8icIAOognFEEI1/apzIXeklcOyuHx0CMl4iW7CAQiagW+EAXDWFAde7U7MOaxKBDKBIVY4YD
s7KY+ch+NDqtNbvH63F+/HLQreMV8/u9VKoiAWg98lMESGwydV+n9NMs7qDGYSYuqeiB88st4V0v
Fpt921dO3ngjq7DAZot3aCAuO1ceJ0eo8kIzFtX9todGjMbyXbUAUe0YAFyUrEtKHKzftnmDvTkm
wiBFD8mqLdb2am4zSXH5/7V5YcMtqKZmL32VmZs7F2BQTgfLWySloaR3qun5F3wUgMyX/tEVIl8Q
DhJLGD6uirb12NrR9VBJ7jlRQOuJHHT5JGzfgYO/TuymX8iakhcIGtsLdLEoUQj8OqYvJ9burMDf
07j1iyfXKGgkEZiHHIfwf4LSDjvihUStfVgL3EmApRT0zX7gnx9qHKchOgLR7hj+i9kti7bldAKG
uoL7kGac0BdWYdrDBnhmdYQOZh+MWgOMBP9TWKP7pXCw99rwaGQC4zHHJkRIP1lLZlEP1ZX0I7Cc
KFt0RzDDOfIwdUyEsAbsPLLTDEcvSbi/LVNF1DP3dV991PhRWpMoAih0Adir6JYsezg7TJnZx79j
T8KWNw//lVSQcdZ6dzQNJf3j/XbnHq9r0HYxvyqo30T5fKvP3s0kgtEnJyGQFyiYy2Angek4Aq9z
ZoBXVmzjZDTffmYvMm04O3Y+hWEUQP3e2lcFg2Jx+TbM6v/+fi1FvT5c5qwXRo1nAbPE5EIXv279
zccJENNgr4RCzR1H2ZN+Qd+Ll8x+U/bq7fns+znn+wO3Z//IQ8PWn9JFZSm8A7G/GiwqaE+9n5/F
i+Zc3X+ChUqypgVCDefc7U8yYzQtru00zcGDpnCR09mQk2RLnFoQbk4dlgunL+K57qmIMtKuu7dw
MIoKh6dUclPhDRw1WYJHAeAsFdEp8mR0MrNCobul7qIbuyn6rlxNNRkA/tOaiUjxYZbR1sPxsGm+
leX1KMOZdi4vMlppDEM14TI05IvFa16Wx++bN6hLffFswQ4xjnSxb7Hf5LXvIPlhTVEqwufpFZze
rj+vv5QfOJ9VbPFSp/rap2bAE2dfjMSny3zgcZh3pO5/Jx32wsGtz5wa6cqACFfRoicW64r8GRcw
Erxf3H7ngmCuNwCyMpICWBte/PJGVeXIY3hf4+z7xoApbHUaUsvHIOsUHu6zQUwDyfDGk4ycYCGk
lyUZorNms8iRIix3EHu1TpK+J0+zC7zW42uETbmTGSm0j7EOUIDsG59PjPCeItxsqEqZ+EjF7ALS
/jEbFqV6jAnS8qrKRmHXIuS9VjJGci18hHtZ8Fdv/kZkP4uydI6CdwxHypC1EJ/hzxZXe1EVfvhp
49Vr7odPe7ZG/CIJ14+0VjQv94cnIUbFxYV4Z6h6EjvQlSdLgbMLQYJISKlOR8G45abquJPn4wB/
uExgL38IrcZSJDk2BS1jaQcYXuGwufpoiXifbGwR8Yyu0S2RMm+vhS2Sq+00e464UYAiGxXT2RxL
29Ub0tYcPwAfC+kwaQ8cPT5RqGGkEsAa770EznTDCckkaxed6Xiz07sl7HEeGlkSe/ZnTyaLVVRr
PPWKG11A2IuLk8oPXD3V76jhbKUjnP3S1BI3QP+UKsfRmUmWTgozxzwkWC2AUrDNj/vT5RqHiNPW
aHYwaW6cz5xddcp95/BvKXevxaMpE3NxQlY4DhJ8FMjNAykIvWDavX1W0NrMaAICzkh0bZ2qt0xa
fJHmEi+i7kfE5OMZe1nu8a21QMyhtIr2g3IPhupjiTuTkwxXVwQ5TiRD1+2c3zMa+Mpbb2SHD0nF
WQD5rODosI13+LovgaPd1QiJYPaVFCmWhIGRuLuix6/EpTHqerhA3hSo5G5xIGeOF2gECt9xTFqH
EjOMqxvFiRq3UdWNFyKJbkroMSHBO2SpcAb6jRr2JjzVZnp00ARVHokU8JcnpzMntA5fk84KRn50
YiDYyEJEHHAOkNUZ+prHgF+Wbfrgqk9SnQuJlRS0AxlshcPfipmwrxxiqHpTJGha86+xdXg4IJXP
GhTzb847ffuxa/2e9+XANMhPpo9t1a5n29mXXlcsjq5FdYCKaK7uwBsV7lgQQOn22suvU5CWXNvL
9zID46MWnJEpbXoEkVfK64BCDI0+lCMbOi7BU1+9F3FkiMlGNCzrIfqRzvt2vGRDdVJNmf/21uJ9
QyONZyg8k8x2zylZXEwh3FDl3sYQiSaWcQugJYGCjpzWs+UaWHLljiRQI6SOMaHNsF0uQZ3yVXMs
domMzr0ugqHtZog9J9HYECeajkaly3evD5tF9OSSQFzG/l/NvwkYmIH3sx0e+yC4QwnydrGpPzmk
ZocePlwxnXolDNXygLNNjKj+LgeeyQ9Hh8anVGpjDZuUWwJ6a+tcNk0tht0eOh+yNN4HDh85ivvs
DqbPXzIbTI8X8rVkUSoEW5SKEX27YkbrCIBCVGXoSq1bOYR+hrdG7+iLgAvrljIarhX5PiBAT06T
JQ3QcIDRvieGnTCTPheK31M/PjIJEKLbyV61ZPyJUBqZqwzdJBYYyXzVmpD7X4KVIr9KDx/BtsIZ
P9H5iK+FsjUM9BE/mFgP4OdRUC4kIGsTgSHEy4U/raRr5EbCrSgp+CUWw4YPM4ZOqV5ysP/IR7Bu
XzGNvYjdkQ+CzH9q4FtJrOv4pMBxSEELwAxCeGxuu0lwHwN491WSNtWaeYFn9ybOV4NhtSEk1Zh6
x5qmL3XTQm3jWYlE3N54GXI7TTARP8ycP3FbOdGM7j91C4gmzIiwIwmTVvTTUuRZnrVbsSZ3EYJN
sOr6VYmCfcMV8HU8lvf0jiW4Rwm6bzVh6YKq/CYFOvUe+PGvNOreCXDVAy21Nu5sLSi4S2BDWQ43
kz53EGmRa5LOia1ef9cwEqT4fi4W5r12fK7lhD3Sku2XWuTPnzwRL8dpPS6F91KdqPBhc0zXsnNA
UrX5qDjHCsTBJnERB6D+JX/Dcuv+xVqdfKTMpuSKLtnvNvSpo0HnGZe5R6UxEu1DIlJzvFHSixL9
3lwxAhLMxD5cT2ziDp4eJA9tyqUWG0slXPnxM30FvxHMN8nis3HUAUhqn3M2Z4Fe65bSyshV6yCc
t7Mg0UAYHeaMqmHSyjhDcG77Mm+Sbx6W/rRRk37HqgpwaEUmPJ7Vowwk9YQlZAijuL6POZvyfJEn
TvIJKbGzr+50HM9K5Qv38L8bd43LDg2GCYgqu4KFipUVv7D8laQsaKrd49gX6ecapj4JmuuRN0pm
vhiicC9PzvpbSgUwk2T/27A3Ax3fvboOjeB+whfA7FeU4mzYpTRFt939108xsd8TRBsvmek2vfsw
G+0n4G2r07Ln7otRZjjRw+VkSQJGSyxIA8tGd95O0AdggSFfb/s8ISRf+znx8+wVOAXBhaUaO51e
OLRcQ46WGxZLV0ed97DyZoZJIV/iaIhFaZtIE2wjX95ejOJcE0SOMjqEjkOT2ekoGQ3rgyLrvjHz
ZAFH2rIzZd6vWZ1Ww4kw1l1buOaBCAjJXv6JPLrEs9EfjXdw3vP2xUn6ljRI0w8CfmG9Ns2WDsis
ccezmd+lRFZcTjplBwvIb7aOmA5U9nCSfXZpMo/UzEb+/I6Q5mBNuOXmIqr40iol2xVDUaIxEZDm
a/YGkTh1nO0SBilI6TiB2CDgbYfHlVuF86qV6N0pmygywQBR052kWXFcmT3ctPc02ezjLPVtu28p
CQ2q2q+M1eIMbTmXoBmN5KvNHSKNfivGztGap+faHwguIeJ2JrtmUowCrJoLrIpY3OIvUd1ba6Zu
5p+0v8/YBnLsbS91MBUQpceRhI3evmNZ+u3b2AN429Vw5SysH2IklGJHS05D0uwoKG6wdXgBjtzt
kF1p8Tpb6Caqoog3SgsuRyrJq/9TT59qLId2mOqzLXENGvZ+0jFfeMujcboUr+CnuUdaRO6tZHNE
IeTCxz6QQkoQ34ze4QREyPvjFj1hLFQF+bFgyn78hdmZdTQ5XCzQHvl8uq6u7B++RMZtVLMFCQKQ
iUxT7p361SWzCrPxFfecE0R2eGjF8WwvBQXWo9602/n8dHghUAN0Rp7+ejWqrtOrYoYjV5u+qLz0
/IHVxXgN1Cb43QyQif0n+gAUW5mrTmEKSROZX2rJ9Q+iMk2nYsCDUFmauYmbTQVRuoD+yAST05LF
oDj6sxSce8qr+AQ3QfwtVa2nqwUXYyjgp4Lch8Sq17jNnHZEoX0uG2caIM1ihlaHYt0dnpn6JaxW
pgXYxLx2D6xOG0yTdzbdhb4CEU3hNAVjH4gUlsdfgu1Xgx2m4opInzDT7OdBwuummQdG9KP+YuhA
kzhhxSz3jkyw/X88Gg9oaTPZBXiwqpyRJ0Tf70ktRGrl2B31XlOheM6xqeluK1sfAXUrMoJx11NU
RBMNQVkh7Zd9hUywbMOBbDLW69dx91MkJbqsTdcKBq2YDqynmWiAqk0LcRLQonscMV2Amw0cnzrm
IaLJMN1pATKAc+lXE5snRIrWpo0rqs0wYUUq5M6eojgfgQk0nw2NOQuHpUUsjq0ZvQ8m1kC9YTU9
PKiOOGISYLv1bVN3McX/xdhVNzKg1zsjd5IBnmjyi8ojnjs0RTxH5vFGvpPBGqCLWh0AyZ92Mv2L
FHqzkL7o6PXnK/w826bgoqwH+o3sySmOGoh75WMHpU9tXywA09kanALEnDw9usXbfwJglydGc3Xw
vUzRm38zbxYfRL1ZBD1oZxAkfFNAY2lEyzt76nJXk++IwQUF4UvnZzi8SgmHZ05wsxN4zp2rle0l
crQDKOTgPut3OaQ+qvSp2wkncmTzaXvOAvGOYd6TJgQLNvJecPPzSX9do4GHk+M1Yv5UMkSH+Cuw
FA49jc1AlCOyAtI36HhyAyjjV6L9bPYZM5r1aYByLMotuFvRUpzLz0jo2wc6NlW5+bBcLl8BGqBg
B9QOS2uI8OhXoJbm+hjlloGQHIEprduCSFeoXCDz33xYls3lh53a+SOVb3d2DdyXbH2HpYePmzn1
7ZYh6TvoGwW8rKkr8Zwgw3fgFo6p71wx3TWg/0Hkq3KwNf+D+FqkDCGcev3xkoXuuejzrIBoYXEK
wJPPP8psqO4h3UswGl/1TrVbFVJ0EmswZs9JTULDYUvYCjYq1DGaPRBmN2GZhVfq4MIuRsDXf3yk
i0Y4YHg6K5dpWKp3SpFG3uqdxNx6nhAmZvPYNiygeryZL1d/dEoic00q7XYv3sw6EMAn2bZU/LRj
Am/uwbcB8q4jU7RXI+hzWVplRx5eNIH6Uf1FxXraycZQl8r5fLvOjJ/2p3/c5vVQicoqiy8XnMBm
/PSqTkWwdCcn4qy4dO6G7+JM0cFwqJre3EjPv8KO/9tU64IA8TukdCubGrpSH4JelRpdOM/T/Wk/
vgbE9YbQGlEkdOKI41fBs9WXGLHrn+iXUfDyjNSKeTcFEfrf0M7R4Q/PkzqkLKfnRwwW+suQWLtR
kpQA4Q5r8G58BHwkSrj73OnDwb/BaqjMoZpZ//B5babx2Qn4t1n7cPr8xWsqDdq031X2Z7gEjUIU
1zGyNUzOe2dENnJ6gfOLLGp5IkmPkDfnjS0Eow3C8P9cmk/YWOSDRQySrJ0Pvnx7Fm1cwGRZe4UG
YkEV6If71KCZJ2LlqVkBCRJGqwtFBWktw/gu4hNT3Gnc7vWC7+aIwxe/2TrSBLSoxRZFfuHusf5/
iY0hKFbrbXx69pAqXE6rwyoNaaeCBFf3vmG0O7v83PXaAJ3Cuoh7NvpGUoBYQH6KpsDw2TvRR1jo
3mygayD3BhMZrKLbEeTPLoBJZFtqdcWUWmtF181mOt4+s6DKFX4MurvHMoJ1M6F/HItWVfutG3Kh
A1SW+TRjJ8dJMCTLlS/GyoIw1HoGPqxygjZCE7nMDsGras9aH3lFMmJpS984EQmr0qUXERMXTGaW
lnxolYm5NZNCR9BJE4veA6Zn5ybDK7xtYzr/Gncp4cGfXOZMl+ec0/dzjS3bdRz+09h0CzIjEfRl
VqWY4L4rb727UrVomKjKNgRQX7anoduJIpvfxXNrXbsIhnpyp1Qu16OBeyty5KwUkjNC193qoRBB
s+y7h+7P+YqwjVzL5JiX4uvNTJbS9+sXKWMSDqr+T6eRmthbZmE6pOEKCnsSgLTggt6nUwcvhdMk
xzJqoJlhoIKMY5yXPCpqxlEBnOta0QZqVIEE0qMrSCjWjwGr/L1vW2cWkfTnX6JEyA6sw5s6Qd6U
XgvGKk8G7M7a0ZTM6WwZdK5VUUBK4WXbnHm5z2nVbWJrzO3Irw5OFiKLD/74zHwSc7d+ZggJuzEc
Yc4sMWTkd7isMv1DUZX1IUkT5ZcXtrtgBNZ6OUr01VvcDUVJDuZtyFXxrron7Qmm7HPMVJkh3f4r
Fx1Es3CFbFBa4UKh05GhyCWDW8cGsOVrQKonok/3nUMKxv/aXrZz933EGCw=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
