../../../../../rtl/soc/vhdl/pkg/peripheral_dbg_pu_pkg.vhd
../../../../../rtl/soc/vhdl/pkg/peripheral_dbg_soc_pkg.vhd

../../../../../rtl/soc/vhdl/peripheral/blocks/buffer/peripheral_dbg_soc_dii_buffer.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/buffer/peripheral_dbg_soc_osd_fifo.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/eventpacket/peripheral_dbg_soc_osd_event_packetization_fixedwidth.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/eventpacket/peripheral_dbg_soc_osd_event_packetization.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/regaccess/peripheral_dbg_soc_osd_regaccess_demux.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/regaccess/peripheral_dbg_soc_osd_regaccess_layer.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/regaccess/peripheral_dbg_soc_osd_regaccess.vhd
../../../../../rtl/soc/vhdl/peripheral/blocks/tracesample/peripheral_dbg_soc_osd_tracesample.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_debug_ring_expand.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_debug_ring.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router_demux.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router_gateway_demux.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router_gateway_mux.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router_gateway.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router_mux_rr.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router_mux.vhd
../../../../../rtl/soc/vhdl/peripheral/interconnect/peripheral_dbg_soc_ring_router.vhd
../../../../../rtl/soc/vhdl/peripheral/modules/ctm/peripheral_dbg_soc_osd_ctm_template.vhd
../../../../../rtl/soc/vhdl/peripheral/modules/ctm/peripheral_dbg_soc_osd_ctm.vhd
../../../../../rtl/soc/vhdl/peripheral/modules/him/peripheral_dbg_soc_osd_him.vhd
../../../../../rtl/soc/vhdl/peripheral/modules/scm/peripheral_dbg_soc_osd_scm.vhd
../../../../../rtl/soc/vhdl/peripheral/modules/stm/peripheral_dbg_soc_osd_stm_template.vhd
../../../../../rtl/soc/vhdl/peripheral/modules/stm/peripheral_dbg_soc_osd_stm.vhd
../../../../../rtl/soc/vhdl/peripheral/top/peripheral_dbg_soc_debug_interface.vhd

../../../../../bench/soc/vhdl/tests/peripheral_dbg_testbench.vhd
