// Seed: 1732882928
module module_0 (
    output wire id_0,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    input wand id_8
);
  logic id_10;
  assign module_2.id_2 = 0;
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4
);
  assign id_1 = -1;
  parameter id_6 = 1;
  assign id_3 = 1 !== (1);
  always_latch id_1 <= id_4;
  assign id_1 = ~id_0;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_4,
      id_4,
      id_2
  );
  always @* {id_2 < 1} += -1;
  wire id_7;
endmodule
