#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 18 08:15:34 2024
# Process ID: 13444
# Current directory: D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.runs/synth_1
# Command line: vivado.exe -log Risc5CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Risc5CPU.tcl
# Log file: D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.runs/synth_1/Risc5CPU.vds
# Journal file: D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.runs/synth_1\vivado.jou
# Running On: DESKTOP-07OEL5G, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16371 MB
#-----------------------------------------------------------
source Risc5CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 454.812 ; gain = 162.188
Command: read_checkpoint -auto_incremental -incremental D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.srcs/utils_1/imports/synth_1/Risc5CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.srcs/utils_1/imports/synth_1/Risc5CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Risc5CPU -part xc7a200tsbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.133 ; gain = 409.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Risc5CPU' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Risc5CPU.v:6]
INFO: [Synth 8-6157] synthesizing module 'IF1' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/IF.v:6]
INFO: [Synth 8-6157] synthesizing module 'adder_32bits' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_32bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_4bits' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_4bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_4bits' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_4bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'conditional_adder_4bits' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_32bits.v:40]
INFO: [Synth 8-6155] done synthesizing module 'conditional_adder_4bits' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_32bits.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adder_32bits' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_32bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionROM' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/InstructionROM.v:19]
INFO: [Synth 8-6155] done synthesizing module 'InstructionROM' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/InstructionROM.v:19]
INFO: [Synth 8-6155] done synthesizing module 'IF1' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/IF.v:6]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ID.v:6]
INFO: [Synth 8-6157] synthesizing module 'Registers' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decode' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Decode.v:6]
INFO: [Synth 8-226] default block is never used [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Decode.v:100]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Decode.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'ALUCode' does not match port width (32) of module 'Decode' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ID.v:58]
INFO: [Synth 8-6157] synthesizing module 'BranchTest' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/BranchTest.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BranchTest' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/BranchTest.v:1]
INFO: [Synth 8-6157] synthesizing module 'HazardDetector' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/HazardDetector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetector' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/HazardDetector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ID.v:6]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ID_EX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ID_EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/EX.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ALU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ALU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'EX' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/EX.v:6]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/EX_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/EX_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataRAM' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/DataRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.runs/synth_1/.Xil/Vivado-13444-DESKTOP-07OEL5G/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.runs/synth_1/.Xil/Vivado-13444-DESKTOP-07OEL5G/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataRAM' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/DataRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Risc5CPU' (0#1) [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Risc5CPU.v:6]
WARNING: [Synth 8-7129] Port Instruction[31] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[30] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[29] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[28] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[27] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[26] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[25] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[24] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[23] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[22] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[21] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[20] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[19] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[18] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[17] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[16] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module BranchTest is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module BranchTest is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1431.902 ; gain = 506.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1431.902 ; gain = 506.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1431.902 ; gain = 506.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1431.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'DataRAM_1/ram0'
Finished Parsing XDC File [d:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'DataRAM_1/ram0'
Parsing XDC File [D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.srcs/constrs_1/new/risv.xdc]
Finished Parsing XDC File [D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.srcs/constrs_1/new/risv.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1529.309 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DataRAM_1/ram0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALUCode_reg' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Decode.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'Imm_reg' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Decode.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'offset_reg' [D:/File_ZJU/CompStr/lab30_Risc5CPU/src/Decode.v:159]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 242   
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 19    
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 28    
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALU1/B10, operation Mode is: A*B.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: Generating DSP ALU1/B10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: Generating DSP ALU1/B10, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: Generating DSP ALU1/B10, operation Mode is: (PCIN>>17)+(A:0x1ffff)*B.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
DSP Report: operator ALU1/B10 is absorbed into DSP ALU1/B10.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[31]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[30]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[29]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[28]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[27]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[26]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[25]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[24]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[23]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[22]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[21]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[20]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[19]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[18]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[17]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[16]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[15]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[14]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[13]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[12]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[11]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[10]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[9]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[8]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[7]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[6]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[5]) is unused and will be removed from module Risc5CPU.
WARNING: [Synth 8-3332] Sequential element (ID_1/Decode0/ALUCode_reg[4]) is unused and will be removed from module Risc5CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------+-----------+----------------------+--------------+
|Risc5CPU    | ID_1/Registers0/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+--------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EX          | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B           | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (A:0x1ffff)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+(A:0x1ffff)*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1529.309 ; gain = 603.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------+-----------+----------------------+--------------+
|Risc5CPU    | ID_1/Registers0/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+--------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1530.316 ; gain = 604.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EX          | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |     4|
|4     |DSP48E1     |     3|
|5     |LUT1        |    24|
|6     |LUT2        |    47|
|7     |LUT3        |   154|
|8     |LUT4        |   161|
|9     |LUT5        |   304|
|10    |LUT6        |   534|
|11    |RAM32M      |    10|
|12    |RAM32X1D    |     4|
|13    |FDRE        |   376|
|14    |LD          |    41|
|15    |LDC         |     3|
|16    |LDCP        |     1|
|17    |IBUF        |     2|
|18    |OBUF        |   195|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1545.133 ; gain = 522.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.133 ; gain = 619.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1557.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  LD => LDCE: 41 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 8907f2cb
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1563.438 ; gain = 1075.109
INFO: [Common 17-1381] The checkpoint 'D:/File_ZJU/CompStr/lab30_Risc5CPU/vivado/lab30.runs/synth_1/Risc5CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Risc5CPU_utilization_synth.rpt -pb Risc5CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 08:16:32 2024...
