Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jun  9 22:53:18 2020
| Host         : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   454 |
|    Minimum number of control sets                        |   454 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1066 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   454 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |   103 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    99 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    46 |
| >= 14 to < 16      |    29 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             816 |          275 |
| No           | No                    | Yes                    |              80 |           20 |
| No           | Yes                   | No                     |             453 |          184 |
| Yes          | No                    | No                     |            2991 |          750 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |            1746 |          491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                      |                                                                                        Enable Signal                                                                                        |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec                                                                                                                         |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/sortie_trig_i_2_n_0                                                                                     | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                                              |                1 |              1 |         1.00 |
|  design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/inerface_spi_inst/MOSI_i_1_n_0                                                                                    |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/inerface_spi_inst/SPICS_i_1_n_0                                                                                   |                                                                                                                                                        |                1 |              1 |         1.00 |
| ~design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise |                                                                                                                                                                                             |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/PmodMIC3_0/U0/cs_mic_i_1_n_0                                                                                                                                                     |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec                                                                                                                         |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[11]_0[0]                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                        |                1 |              1 |         1.00 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/interface_DAC8551_1/inst/LDAC0_out                                                                                                                                               |                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/gen_master_slots[11].reg_slice_mi/reset        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
| ~design_1_i/interface_DAC8551_1/inst/sync                                              |                                                                                                                                                                                             |                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                          |                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                         |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_master_slots[7].r_issuing_cnt_reg[58][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/gen_master_slots[8].r_issuing_cnt_reg[66][0]                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/interface_DAC8551_1/inst/index_audio[3]_i_1_n_0                                                                                                                                  |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                             |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                           | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        |                                                                                                                                                                                             | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        |                                                                                                                                                                                             | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        |                                                                                                                                                                                             | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        |                                                                                                                                                                                             | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                  |                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                    |                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/interface_DAC8551_1/inst/deb_transmission                                                                                                                                        | design_1_i/interface_DAC8551_1/inst/cpt_clk[4]_i_1_n_0                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                            | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                                                         | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg3[5]_i_1_n_0                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                                                         | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                                                         | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                                                         | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                   | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                         | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                  | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                            | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                  | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                  | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                  | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                         | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                  | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                  | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                   | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                  | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                         | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                   | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                   | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                  | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                  | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                  | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                 | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                  | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                  | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                                                            | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                                                            | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
| ~design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1__0_n_0                                                                                                |                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/inerface_spi_inst/LECTURE_SPI[7]_i_1_n_0                                                                          |                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                         | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                 | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                                                            | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat[3]_i_1_n_0                                                                                                            | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise |                                                                                                                                                                                             |                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                   |                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                    |                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                 |                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_0[0]                          |                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_0[0]                          |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                          |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                          |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[11]_0[0]                         |                                                                                                                                                        |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                          |                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                     |                                                                                                                                                        |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                8 |             14 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                  |                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/slv_reg1[14]_i_1_n_0                                                                                                                | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/trame_spi[15]_i_1_n_0                                                                                                           |                                                                                                                                                        |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/PmodMIC3_0/U0/audio_out[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                                               | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                                                      |                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                                                      |                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                                               |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                                               |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                                               |                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                                                      |                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_out_2_pret                                                                                                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_out_3_pret                                                                                                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM                                                                                                                               |                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/sortie_out_4_pret                                                                                                        |                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_out_1_pret                                                                                                        |                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                                               | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                                          |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/interface_DAC8551_1/inst/deb_transmission0                                                                                                                                       |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/melangeur_0/U0/U0/                                                                                                                                                               |                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                                               | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_2_n_0                                                                                                               | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/raddrRAM_Coef_0                                                                                                                      |                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                     |                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             18 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                        |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             27 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                        |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                        |                6 |             27 |         4.50 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0                                        |                9 |             32 |         3.56 |
|  design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise |                                                                                                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/inerface_spi_inst/cpt[31]_i_1__1_n_0                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        |                                                                                                                                                                                             | design_1_i/PmodMIC3_0/U0/cpt[31]_i_1_n_0                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/sortie[31]_i_1_n_0                                                                                      | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/melangeur_0/U0/p_0_in                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/cpt[0]_i_1_n_0                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear                                                                      |                8 |             32 |         4.00 |
| ~design_1_i/mongyrocopse_0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_divise |                                                                                                                                                                                             | design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1__0_n_0                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance[31]_i_1_n_0                                                                                    |                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                        | design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                        | design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                         | design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/SR[0]                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]_0[0]                          |                                                                                                                                                        |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg                                                                                                                            |                                                                                                                                                        |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg                                                                                                                            |                                                                                                                                                        |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        |                                                                                                                                                                                             |                                                                                                                                                        |               24 |             38 |         1.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg                                                                                                                            |                                                                                                                                                        |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg                                                                                                                            |                                                                                                                                                        |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                          |                                                                                                                                                        |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[8]_0[0]                          |                                                                                                                                                        |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                          |                                                                                                                                                        |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                        |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                                                          | design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                                           |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                                                          | design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                                           |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                                                          | design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                                           |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2                                        | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_1                                                                                                                          | design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]_i_1_n_0                                                                           |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                             |                                                                                                                                                        |              243 |            766 |         3.15 |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


