Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon May  1 16:38:20 2017
| Host              : shirasu running 64-bit unknown
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_synth.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.038ns (20.883%)  route 7.721ns (79.117%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 f  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 f  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 f  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 f  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 f  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 r  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 r  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.744 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.744    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 f  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.027ns (20.773%)  route 7.731ns (79.227%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[103]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O559
                         LUT6 (Prop_lut6_I5_O)        0.053     3.990 r  sramalpha/estimate[103]_i_2/O
                         net (fo=21, unplaced)        0.401     4.391    add/I478
                         LUT5 (Prop_lut5_I2_O)        0.053     4.444 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.167    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.223 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.465    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.633 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.973    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.026 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.366    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.419 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.759    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.812 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.152    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.205 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.545    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.598 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.938    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.991 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.331    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.384 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.905    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.958 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.298    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.351 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.661    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.714 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.054    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.107 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.447    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.500 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.840    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.893 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.237    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.290 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.290    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.523 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.523    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.743 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.743    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 f  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 r  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 f  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 f  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 f  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 f  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 r  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 r  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 2.027ns (20.822%)  route 7.708ns (79.178%))
  Logic Levels:           22  (CARRY4=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 r  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramalpha/I1146
                         LUT6 (Prop_lut6_I0_O)        0.053     3.495 r  sramalpha/estimate[102]_i_4/O
                         net (fo=109, unplaced)       0.442     3.937    sramalpha/O572
                         LUT6 (Prop_lut6_I3_O)        0.053     3.990 f  sramalpha/estimate[113]_i_2/O
                         net (fo=8, unplaced)         0.378     4.368    add/i_raddr_alpha1376
                         LUT5 (Prop_lut5_I3_O)        0.053     4.421 r  add/o_data[3]_i_2277/O
                         net (fo=19, unplaced)        0.723     5.144    sramalpha/I3308
                         LUT4 (Prop_lut4_I0_O)        0.056     5.200 r  sramalpha/o_data[11]_i_3341/O
                         net (fo=1, unplaced)         0.242     5.442    sramalpha/n_0_o_data[11]_i_3341
                         LUT6 (Prop_lut6_I3_O)        0.168     5.610 r  sramalpha/o_data[11]_i_3319/O
                         net (fo=1, unplaced)         0.340     5.950    sramalpha/n_0_o_data[11]_i_3319
                         LUT5 (Prop_lut5_I0_O)        0.053     6.003 r  sramalpha/o_data[11]_i_3231/O
                         net (fo=1, unplaced)         0.340     6.343    sramalpha/n_0_o_data[11]_i_3231
                         LUT6 (Prop_lut6_I0_O)        0.053     6.396 f  sramalpha/o_data[11]_i_3073/O
                         net (fo=1, unplaced)         0.340     6.736    sramalpha/n_0_o_data[11]_i_3073
                         LUT6 (Prop_lut6_I0_O)        0.053     6.789 f  sramalpha/o_data[11]_i_2908/O
                         net (fo=1, unplaced)         0.340     7.129    sramalpha/n_0_o_data[11]_i_2908
                         LUT6 (Prop_lut6_I4_O)        0.053     7.182 r  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.522    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.575 f  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.915    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.968 r  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.308    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.361 r  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.882    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.935 r  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.275    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.328 f  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.638    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.691 f  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.031    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.084 f  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.424    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.477 f  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.817    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.870 f  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.214    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.267 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.267    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.500 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.500    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.720 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.720    add/n_6_o_data_reg[15]_i_1
                         FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[13]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 2.005ns (20.615%)  route 7.721ns (79.385%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 r  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187    11.711 r  add/o_data_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.711    add/n_4_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[15]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 2.005ns (20.615%)  route 7.721ns (79.385%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[29]/Q
                         net (fo=6, unplaced)         0.573     2.854    sramlambda/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.153     3.007 f  sramlambda/mem_reg_i_283/O
                         net (fo=82, unplaced)        0.435     3.442    sramlambda/O903
                         LUT6 (Prop_lut6_I5_O)        0.053     3.495 f  sramlambda/estimate[146]_i_4/O
                         net (fo=90, unplaced)        0.437     3.932    sramlambda/O668
                         LUT6 (Prop_lut6_I5_O)        0.053     3.985 r  sramlambda/mem_reg_i_3343/O
                         net (fo=4, unplaced)         0.545     4.530    add/i_raddr_lambda1856
                         LUT3 (Prop_lut3_I0_O)        0.053     4.583 r  add/o_data[3]_i_2295/O
                         net (fo=19, unplaced)        0.520     5.103    add/O1239
                         LUT3 (Prop_lut3_I0_O)        0.067     5.170 r  add/o_data[3]_i_2954/O
                         net (fo=16, unplaced)        0.296     5.466    sramalpha/I3401
                         LUT6 (Prop_lut6_I1_O)        0.168     5.634 r  sramalpha/o_data[11]_i_3301/O
                         net (fo=1, unplaced)         0.340     5.974    sramalpha/n_0_o_data[11]_i_3301
                         LUT6 (Prop_lut6_I1_O)        0.053     6.027 r  sramalpha/o_data[11]_i_3209/O
                         net (fo=1, unplaced)         0.340     6.367    sramalpha/n_0_o_data[11]_i_3209
                         LUT5 (Prop_lut5_I1_O)        0.053     6.420 f  sramalpha/o_data[11]_i_3062/O
                         net (fo=1, unplaced)         0.340     6.760    sramalpha/n_0_o_data[11]_i_3062
                         LUT6 (Prop_lut6_I0_O)        0.053     6.813 f  sramalpha/o_data[11]_i_2905/O
                         net (fo=1, unplaced)         0.340     7.153    sramalpha/n_0_o_data[11]_i_2905
                         LUT6 (Prop_lut6_I0_O)        0.053     7.206 f  sramalpha/o_data[11]_i_2728/O
                         net (fo=1, unplaced)         0.340     7.546    sramalpha/n_0_o_data[11]_i_2728
                         LUT6 (Prop_lut6_I5_O)        0.053     7.599 r  sramalpha/o_data[11]_i_2461/O
                         net (fo=1, unplaced)         0.340     7.939    sramalpha/n_0_o_data[11]_i_2461
                         LUT5 (Prop_lut5_I4_O)        0.053     7.992 f  sramalpha/o_data[11]_i_2098/O
                         net (fo=1, unplaced)         0.340     8.332    sramlambda/I738
                         LUT6 (Prop_lut6_I5_O)        0.053     8.385 f  sramlambda/o_data[11]_i_1656/O
                         net (fo=1, unplaced)         0.521     8.906    sramalpha/I603
                         LUT4 (Prop_lut4_I1_O)        0.053     8.959 f  sramalpha/o_data[11]_i_1232/O
                         net (fo=1, unplaced)         0.340     9.299    sramalpha/n_0_o_data[11]_i_1232
                         LUT6 (Prop_lut6_I5_O)        0.053     9.352 r  sramalpha/o_data[11]_i_609/O
                         net (fo=1, unplaced)         0.310     9.662    sramlambda/I2244
                         LUT4 (Prop_lut4_I2_O)        0.053     9.715 r  sramlambda/o_data[11]_i_188/O
                         net (fo=1, unplaced)         0.340    10.055    sramalpha/I2667
                         LUT6 (Prop_lut6_I2_O)        0.053    10.108 r  sramalpha/o_data[11]_i_50/O
                         net (fo=1, unplaced)         0.340    10.448    sramalpha/n_0_o_data[11]_i_50
                         LUT6 (Prop_lut6_I4_O)        0.053    10.501 r  sramalpha/o_data[11]_i_16/O
                         net (fo=1, unplaced)         0.340    10.841    sramalpha/n_0_o_data[11]_i_16
                         LUT6 (Prop_lut6_I3_O)        0.053    10.894 r  sramalpha/o_data[11]_i_10/O
                         net (fo=1, unplaced)         0.344    11.238    add/I166
                         LUT5 (Prop_lut5_I4_O)        0.053    11.291 f  add/o_data[11]_i_6/O
                         net (fo=1, unplaced)         0.000    11.291    add/n_0_o_data[11]_i_6
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.524 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.524    add/n_0_o_data_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187    11.711 r  add/o_data_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.711    add/n_4_o_data_reg[15]_i_1
                         FDRE                                         r  add/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, unplaced)       0.554    11.795    add/clk_IBUF_BUFG
                                                                      r  add/o_data_reg[15]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDRE (Setup_fdre_C_D)        0.051    11.971    add/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  0.260    




