"{\n \"business_address\": \"2655 SEELY AVENUE BLDG 5, SAN JOSE, CA 95134\", \n \"business_phone_no\": \"4089431234\", \n \"ceo\": \"Lip-Bu Tan\", \n \"cik\": \"0000813672\", \n \"company_url\": \"www.cadence.com\", \n \"employees\": 7100, \n \"entity_legal_form\": \"INCORPORATED\", \n \"entity_status\": \"ACTIVE\", \n \"hq_address1\": \"C/O The Corporation Trust Company\", \n \"hq_address2\": \"Corporation Trust Center\", \n \"hq_address_city\": \"Wilmington\", \n \"hq_address_postal_code\": \"19801\", \n \"hq_country\": \"United States of America\", \n \"hq_state\": \"California\", \n \"inc_country\": \"United States of America\", \n \"inc_state\": \"Delaware\", \n \"industry_category\": \"Computer Software & Services\", \n \"industry_group\": \"Application Software\", \n \"latest_filing_date\": \"2017-07-24\", \n \"legal_name\": \"CADENCE DESIGN SYSTEMS INC\", \n \"lei\": \"GCT7RXJOGLXPV0NXZY22\", \n \"long_description\": \"Cadence Design Systems, Inc. provides electronic design automation software, emulation and prototyping hardware, system interconnect, and analysis worldwide. It offers functional verification, including emulation and prototyping hardware. Its functional verification offering consists of JasperGold, a formal verification platform; Incisive, a functional verification platform; and Palladium, a verification computing platform. The company also provides digital integrated circuit (IC) design products, such as logic design products for chip planning, design, verification, and test technologies and services; physical implementation tools, including place and route, signal integrity, optimization, and multiple patterning preparation; and signoff products to signoff the design as ready for manufacture by a silicon foundry, as well as design for manufacturing products for use in the product development process. In addition, it offers custom IC design and verification products to create schematic and physical representations of circuits down to the transistor level for analog, mixed-signal, custom digital, memory, and RF designs; and system interconnect design products to develop printed circuit boards and IC packages. Further, the company provides design IP products consisting of pre-verified and customizable functional blocks to integrate into customer's system-on-chips; and VIP and memory models for use in system-level verification to model correct behavior of full systems interacting with their environments. Additionally, it offers services related to methodology, education, and hosted design solutions, as well as technical support and maintenance services. The company was founded in 1988 and is headquartered in San Jose, California.\", \n \"mailing_address\": \"2655 SEELY AVENUE, SAN JOSE, CA 95134\", \n \"name\": \"Cadence Design Systems Inc\", \n \"sector\": \"Technology\", \n \"securities\": [\n  {\n   \"composite_figi\": \"BBG000C13CD9\", \n   \"composite_figi_ticker\": \"CDNS:US\", \n   \"currency\": \"USD\", \n   \"delisted_security\": false, \n   \"etf\": false, \n   \"exch_symbol\": \"^XNAS\", \n   \"figi\": \"BBG000C13KQ7\", \n   \"figi_exch_cntry\": \"UW\", \n   \"figi_ticker\": \"CDNS:UW\", \n   \"figi_uniqueid\": \"EQ0010025400001000\", \n   \"last_crsp_adj_date\": \"1997-11-17\", \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XNAS\", \n   \"primary_listing\": true, \n   \"security_name\": \"CADENCE DESIGN SYS INC\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"NASDAQ\", \n   \"ticker\": \"CDNS\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": true, \n   \"etf\": false, \n   \"exch_symbol\": \"^XHAM\", \n   \"figi\": \"BBG000D8RDK7\", \n   \"figi_exch_cntry\": \"GR\", \n   \"figi_ticker\": \"CDS:GR\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XHAM\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS, INC.\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"HAM\", \n   \"ticker\": \"CDS\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": true, \n   \"etf\": false, \n   \"exch_symbol\": \"^XETR\", \n   \"figi\": \"BBG000D8RDK7\", \n   \"figi_exch_cntry\": \"GR\", \n   \"figi_ticker\": \"CDS:GR\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XETR\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS, INC.\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"XETRA\", \n   \"ticker\": \"CDS\"\n  }, \n  {\n   \"composite_figi\": null, \n   \"composite_figi_ticker\": null, \n   \"currency\": \"SEK\", \n   \"delisted_security\": true, \n   \"etf\": false, \n   \"exch_symbol\": \"^XSTO\", \n   \"figi\": null, \n   \"figi_exch_cntry\": null, \n   \"figi_ticker\": null, \n   \"figi_uniqueid\": null, \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": null, \n   \"mic\": \"XSTO\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS INC.\", \n   \"security_type\": \"Ordinary Shares\", \n   \"share_class_figi\": null, \n   \"stock_exchange\": \"STO\", \n   \"ticker\": \"E-US1273871087\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": false, \n   \"etf\": false, \n   \"exch_symbol\": \"^XFRA\", \n   \"figi\": \"BBG000D8RDS9\", \n   \"figi_exch_cntry\": \"GF\", \n   \"figi_ticker\": \"CDS:GF\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XFRA\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYS INC\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"FRA\", \n   \"ticker\": \"CDS\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": false, \n   \"etf\": false, \n   \"exch_symbol\": \"^XMUN\", \n   \"figi\": \"BBG000D8RH55\", \n   \"figi_exch_cntry\": \"GM\", \n   \"figi_ticker\": \"CDS:GM\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XMUN\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS, INC.\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"MUN\", \n   \"ticker\": \"CDS\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": false, \n   \"etf\": false, \n   \"exch_symbol\": \"^XDUS\", \n   \"figi\": \"BBG000D8RF95\", \n   \"figi_exch_cntry\": \"GD\", \n   \"figi_ticker\": \"CDS:GD\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XDUS\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS, INC.\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"DUS\", \n   \"ticker\": \"CDS\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": false, \n   \"etf\": false, \n   \"exch_symbol\": \"^XBER\", \n   \"figi\": \"BBG000D8RHB8\", \n   \"figi_exch_cntry\": \"GB\", \n   \"figi_ticker\": \"CDS:GB\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XBER\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS, INC.\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"BER\", \n   \"ticker\": \"CDS\"\n  }, \n  {\n   \"composite_figi\": \"BBG000D8RDK7\", \n   \"composite_figi_ticker\": \"CDS:GR\", \n   \"currency\": \"EUR\", \n   \"delisted_security\": false, \n   \"etf\": false, \n   \"exch_symbol\": \"^XSTU\", \n   \"figi\": \"BBG000D8RGT1\", \n   \"figi_exch_cntry\": \"GS\", \n   \"figi_ticker\": \"CDS:GS\", \n   \"figi_uniqueid\": \"EQ0010025400001001\", \n   \"last_crsp_adj_date\": null, \n   \"market_sector\": \"Equity\", \n   \"mic\": \"XSTU\", \n   \"primary_listing\": false, \n   \"security_name\": \"CADENCE DESIGN SYSTEMS, INC.\", \n   \"security_type\": \"Common Stock\", \n   \"share_class_figi\": \"BBG001S65YK1\", \n   \"stock_exchange\": \"STU\", \n   \"ticker\": \"CDS\"\n  }\n ], \n \"short_description\": \"Cadence Design Systems, Inc. engages in the design and development of integrated circuits and electronic devices. Its products include Electronic Design Automation, software, emulation hardware, and two categories of intellectual property, commonly referred to as verification IP, and design IP. The company provides maintenance for their software, hardware, and IP product offerings. It also provides engineering services related to methodology, education, hosted design solutions and design services for advanced ICs and development of custom IP. Cadence Design Systems was founded by Alberto Sangiovanni-Vincentelli, Gudmundur A. Hjartarson, K. Bobby Chao and K. Charles Janac in June 1988 and is headquartered in San Jose, CA.\", \n \"sic\": 7372, \n \"standardized_active\": true, \n \"stock_exchange\": \"NasdaqGS\", \n \"template\": \"industrial\", \n \"ticker\": \"CDNS\"\n}"