// Seed: 1578471452
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12
);
  tri1 id_14 = 1'b0;
  nor (id_0, id_1, id_10, id_11, id_12, id_14, id_3, id_4, id_6, id_8, id_9);
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wire id_7
    , id_12,
    output supply0 id_8,
    input uwire id_9,
    output wire id_10
);
  wor id_13 = 1;
  module_0();
  assign id_3  = 1;
  assign id_13 = 1;
endmodule
