# Logic Optimization Benchmarks and Test Suites

## BOOM Benchmarks

Source: https://ddd.fit.cvut.cz/www/prj/BoomBench/index.php
Paper: [pdf](http://users.fit.cvut.cz/~fiserp/papers/ddecs02.pdf)

```
P. Fišer and J. Hlavička, "A Set of Logic Design Benchmarks,"
in Proc. of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS),
Brno (Czech Rep.), April 17-19, 2002, pp. 324-327.
```
