#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  5 14:31:45 2025
# Process ID: 22876
# Current directory: C:/work/VGA/250605_Face_Recognition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15148 C:\work\VGA\250605_Face_Recognition\250605_Face_Recognition.xpr
# Log file: C:/work/VGA/250605_Face_Recognition/vivado.log
# Journal file: C:/work/VGA/250605_Face_Recognition\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP_System
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.672 ; gain = 245.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.074 ; gain = 332.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.074 ; gain = 332.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.074 ; gain = 332.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1533.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1628.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.914 ; gain = 590.359
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1790.914 ; gain = 686.871
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1794.645 ; gain = 3.730
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 16:39:58 2025] Launched synth_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/synth_1/runme.log
[Thu Jun  5 16:39:58 2025] Launched impl_1...
Run output will be captured here: C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.runs/impl_1/TOP_System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3496.605 ; gain = 70.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:217]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
WARNING: [Synth 8-7071] port 'btn_pulse' of module 'ControlUnit' is unconnected for instance 'U_CU' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'ControlUnit' has 12 connections declared, but only 11 given [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3538.270 ; gain = 112.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3551.441 ; gain = 125.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3551.441 ; gain = 125.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3565.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3565.953 ; gain = 140.301
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3593.012 ; gain = 2.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:217]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
WARNING: [Synth 8-7071] port 'btn_pulse' of module 'ControlUnit' is unconnected for instance 'U_CU' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'ControlUnit' has 12 connections declared, but only 11 given [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3593.043 ; gain = 2.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3593.043 ; gain = 2.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3593.043 ; gain = 2.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3610.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3610.742 ; gain = 19.977
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3610.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
WARNING: [Synth 8-7071] port 'btn_pulse' of module 'ControlUnit' is unconnected for instance 'U_CU' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'ControlUnit' has 12 connections declared, but only 11 given [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce_edge' (24#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_System' (25#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3610.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3610.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3610.742 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3614.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3614.176 ; gain = 3.434
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3614.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
WARNING: [Synth 8-7071] port 'btn_pulse' of module 'ControlUnit' is unconnected for instance 'U_CU' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'ControlUnit' has 12 connections declared, but only 11 given [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
ERROR: [Synth 8-448] named port connection 'btn_pulse' does not exist for instance 'U_CU' of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:52]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3614.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3614.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
WARNING: [Synth 8-7071] port 'btn_pulse' of module 'ControlUnit' is unconnected for instance 'U_CU' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'ControlUnit' has 12 connections declared, but only 11 given [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
ERROR: [Synth 8-448] named port connection 'btn_pulse' does not exist for instance 'U_CU' of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:52]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3614.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3614.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:65]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (4#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (7#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/QVGA_MemController.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'rAddr' does not match port width (17) of module 'QVGA_MemController' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:216]
INFO: [Synth 8-6157] synthesizing module 'frame_uart_sender_gray' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
	Parameter IMG_PIXELS bound to: 32'sb00000000000000000100101100000000 
INFO: [Synth 8-6155] done synthesizing module 'frame_uart_sender_gray' (8#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/frame2uart.sv:238]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter DIV bound to: 108 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATABIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:57]
INFO: [Synth 8-226] default block is never used [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (9#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/imports/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (10#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (11#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (12#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (13#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_start_generator' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'sccb_start_generator' (14#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/SCCB_master.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (15#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 100000000 - type: integer 
	Parameter BIT_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (16#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ControlUnit.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'led_out' does not match port width (8) of module 'ControlUnit' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:52]
WARNING: [Synth 8-7071] port 'btn_pulse' of module 'ControlUnit' is unconnected for instance 'U_CU' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'ControlUnit' has 12 connections declared, but only 11 given [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:41]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
	Parameter FCOUNT bound to: 6 - type: integer 
	Parameter BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (17#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/tickgen.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (18#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/apb_uart.sv:24]
INFO: [Synth 8-6157] synthesizing module 'us_control' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
	Parameter TICK_COUNT bound to: 23200 - type: integer 
	Parameter TICK_BIT_SIZE bound to: 15 - type: integer 
	Parameter DISTANCE_RANGE bound to: 400 - type: integer 
	Parameter DIS_BIT_SIZE bound to: 9 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter MEASURE bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'us_tick_gen' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
	Parameter COUNT bound to: 100 - type: integer 
	Parameter BIT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'us_tick_gen' (19#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'us_control' (20#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/ultrasonic.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
	Parameter FCOUNT bound to: 100000 - type: integer 
	Parameter BIT_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (21#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (22#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/fnd_ip.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (23#1) [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/CU/top_ctrl.sv:23]
ERROR: [Synth 8-448] named port connection 'btn_pulse' does not exist for instance 'U_CU' of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:52]
WARNING: [Synth 8-689] width (8) of port connection 'led_out' does not match port width (16) of module 'top_ctrl' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:48]
INFO: [Synth 8-6157] synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'button_debounce_edge' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/btn_debounce.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_System' [C:/work/VGA/250605_Face_Recognition/250605_Face_Recognition.srcs/sources_1/new/TOP_System.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3614.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 16:50:24 2025...
