{"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlparsing\/mode\/output"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"symbolKind":"case","title":"Mode.output","roleHeading":"Case","role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"output"}],"externalID":"s:11VHDLParsing4ModeO6outputyA2CmF","modules":[{"name":"VHDLParsing"}]},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode\/output"},"schemaVersion":{"minor":3,"patch":0,"major":0},"sections":[],"abstract":[{"type":"text","text":"Output mode."}],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"output"}],"platforms":["Linux"]}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"},"doc://VHDLParsing/documentation/VHDLParsing/Mode/output":{"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"output","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode\/output","role":"symbol","type":"topic","url":"\/documentation\/vhdlparsing\/mode\/output","title":"Mode.output","abstract":[{"type":"text","text":"Output mode."}],"kind":"symbol"}}}