# do TopDE.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:38 on Jul 02,2023
# vlog -work work TopDE.vo 
# -- Compiling module Uniciclo
# 
# Top level modules:
# 	Uniciclo
# End time: 14:30:39 on Jul 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:39 on Jul 02,2023
# vlog -work work Uniciclo.vwf.vt 
# -- Compiling module Uniciclo_vlg_vec_tst
# 
# Top level modules:
# 	Uniciclo_vlg_vec_tst
# End time: 14:30:39 on Jul 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Uniciclo_vlg_vec_tst 
# Start time: 14:30:39 on Jul 02,2023
# Loading work.Uniciclo_vlg_vec_tst
# Loading work.Uniciclo
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 15, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /Uniciclo_vlg_vec_tst/i1 File: Uniciclo.vwf.vt Line: 47
# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /Uniciclo_vlg_vec_tst/i1/altera_internal_jtag File: TopDE.vo Line: 7582
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 20634 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 9550001 ps
# Simulation time: 17030001 ps
# Simulation time: 17030001 ps
# ** Note: $finish    : Uniciclo.vwf.vt(63)
#    Time: 20 us  Iteration: 0  Instance: /Uniciclo_vlg_vec_tst
# End time: 14:31:25 on Jul 02,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 14
