Microchip MPLAB XC8 Compiler V2.46

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.46\pic\dat\20240104201356_en.msgs \
  -cn -h+dist/default/production\UART.X.production.sym \
  --cmf=dist/default/production\UART.X.production.cmf -z -Q16F887 \
  -oC:\Users\Admin\AppData\Local\Temp\xcCsbpg.2\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/production/UART.X.production.map \
  --md=C:\Users\Admin\AppData\Local\Temp\xcCsbpg.2\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry,sivt,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k \
  C:\Users\Admin\AppData\Local\Temp\xcCsbpg.2\driver_tmp_12.o \
  dist/default/production\UART.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Admin\AppData\Local\Temp\xcCsbpg.2\driver_tmp_12.o
                end_init                              0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\UART.X.production.o
                cinit                               7EE      7EE       12      FDC       0
                config                             2007     2007        2        0       4
                text3                               693      693       9D      D26       0
                text2                               730      730       BE      E60       0
                text1                               608      608        B      C10       0
                maintext                            633      633       60      C66       0
                cstackBANK0                          20       20       1B       20       1
                cstackCOMMON                         70       70        D       70       1
                inittext                            620      620       13      C40       0
                dataBANK0                            3B       3B        D       20       1
                idataBANK0                          613      613        D      C26       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7EE      7EE       12         0
                text3                               693      693       9D         0
                text2                               730      730       BE         0
                text1                               608      608        B         0
                maintext                            633      633       60         0
                inittext                            620      620       13         0
                idataBANK0                          613      613        D         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        D         1

        CLASS   BANK0          
                cstackBANK0                          20       20       1B         1
                dataBANK0                            3B       3B        D         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   HEAP           

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                cstackBANK0                    000020  000028  000048        20       1  BANK0       1
                cstackCOMMON                   000070  00000D  00007D        70       1  COMMON      1
                text1                          000608  00000B  000613       C10       0  CODE        2
                idataBANK0                     000613  00000D  000620       C26       0  CODE        2
                inittext                       000620  000013  000633       C40       0  CODE        2
                maintext                       000633  000060  000693       C66       0  CODE        2
                text3                          000693  00009D  000730       D26       0  CODE        2
                text2                          000730  0000BE  0007EE       E60       0  CODE        2
                cinit                          0007EE  000012  000800       FDC       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0048-006F             28           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0607            605           2
                         0800-1FFF            800
        COMMON           007D-007D              1           1
        CONST            0003-0607            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0607            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0048-006F             28           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STRCODE          0003-0607            605           2
                         0800-1FFF           1800
        STRING           0003-0607            100           2
                         0800-1FFF            100

                                  Symbol Table

?___aldiv                cstackCOMMON 0070
UART_init@baud           cstackBANK0  0026
UART_write@ch            cstackCOMMON 0070
_BAUDCTLbits             (abs)        0187
_PORTC                   (abs)        0007
_RCIF                    (abs)        0065
_RCREG                   (abs)        001A
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_TRISCbits               (abs)        0087
_TXIF                    (abs)        0064
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
_UART_init               text2        0730
_UART_write              text1        0608
__H__absolute__          __absolute__ 0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__HdataBANK0             dataBANK0    0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0003
__Hfunctab               functab      0000
__Hheap                  heap         0000
__HidataBANK0            idataBANK0   0000
__Hinit                  init         0000
__Hinittext              inittext     0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hsivt                  sivt         0000
__Hspace_0               (abs)        0800
__Hspace_1               (abs)        007D
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__L__absolute__          __absolute__ 0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__Lcinit                 cinit        07EE
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__LdataBANK0             dataBANK0    0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__Lheap                  heap         0000
__LidataBANK0            idataBANK0   0000
__Linit                  init         0000
__Linittext              inittext     0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lsivt                  sivt         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        0800
__S1                     (abs)        007D
__S3                     (abs)        0000
___aldiv                 text3        0693
___aldiv@counter         cstackBANK0  0020
___aldiv@dividend        cstackCOMMON 0074
___aldiv@divisor         cstackCOMMON 0070
___aldiv@quotient        cstackBANK0  0022
___aldiv@sign            cstackBANK0  0021
___heap_hi               (abs)        0000
___heap_lo               (abs)        0000
___int_sp                stack        0000
___int_stack_hi          stack        0000
___int_stack_lo          stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stack_hi              stack        0000
___stack_lo              stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_UART_init       text2        07EE
__end_of_UART_write      text1        0613
__end_of___aldiv         text3        0730
__end_of__initialization cinit        07FC
__end_of_main            maintext     0693
__initialization         cinit        07EE
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pdataBANK0             dataBANK0    003B
__pidataBANK0            idataBANK0   0613
__pmaintext              maintext     0633
__ptext1                 text1        0608
__ptext2                 text2        0730
__ptext3                 text3        0693
_main                    maintext     0633
btemp                    (abs)        007E
end_of_initialization    cinit        07FC
init_fetch0              inittext     0620
init_ram0                inittext     0624
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
main@F1427               dataBANK0    003B
main@i                   cstackBANK0  0039
main@t                   cstackBANK0  002C
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07EE
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\aldiv.c
		___aldiv       		CODE           	0693	0000	157

C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\aldiv.c estimated size: 157

newmain.c
		_main          		CODE           	0633	0000	96

newmain.c estimated size: 96

./uart.h
		_UART_init     		CODE           	0730	0000	190
		_UART_write    		CODE           	0608	0000	11

./uart.h estimated size: 201

shared
		__initialization		CODE           	07EE	0000	14

shared estimated size: 14

