[05/31 15:50:43      0s] 
[05/31 15:50:43      0s] Cadence Innovus(TM) Implementation System.
[05/31 15:50:43      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/31 15:50:43      0s] 
[05/31 15:50:43      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/31 15:50:43      0s] Options:	
[05/31 15:50:43      0s] Date:		Sat May 31 15:50:43 2025
[05/31 15:50:43      0s] Host:		linrack7.bioeelocal (x86_64 w/Linux 3.10.0-1160.21.1.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2667 v3 @ 3.20GHz 20480KB)
[05/31 15:50:43      0s] OS:		Red Hat Enterprise Linux
[05/31 15:50:43      0s] 
[05/31 15:50:43      0s] License:
[05/31 15:50:43      0s] 		[15:50:43.494481] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[05/31 15:50:43      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/31 15:50:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/31 15:50:43      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[05/31 15:50:44      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/31 15:51:01     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/31 15:51:05     18s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/31 15:51:05     18s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/31 15:51:05     18s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/31 15:51:05     18s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/31 15:51:05     18s] @(#)CDS: CPE v23.10-p004
[05/31 15:51:05     18s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/31 15:51:05     18s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/31 15:51:05     18s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/31 15:51:05     18s] @(#)CDS: RCDB 11.15.0
[05/31 15:51:05     18s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/31 15:51:05     18s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/31 15:51:05     18s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/31 15:51:05     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd.

[05/31 15:51:05     18s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[05/31 15:51:06     19s] 
[05/31 15:51:06     19s] **INFO:  MMMC transition support version v31-84 
[05/31 15:51:06     19s] 
[05/31 15:51:06     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/31 15:51:06     19s] <CMD> suppressMessage ENCEXT-2799
[05/31 15:51:07     19s] <CMD> getVersion
[05/31 15:51:07     19s] [INFO] Loading PVS 23.10 fill procedures
[05/31 15:51:08     19s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[05/31 15:53:58     20s] <CMD> set_message -id IMPLF-200 -suppress
[05/31 15:53:58     20s] <CMD> set_message -id IMPLF-201 -suppress
[05/31 15:53:58     20s] <CMD> set_message -id IMPFP-3961 -suppress
[05/31 15:53:58     20s] <CMD> set_message -id IMPSP-9025 -suppress
[05/31 15:53:58     20s] <CMD> set init_gnd_net gnd
[05/31 15:53:58     20s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[05/31 15:53:58     20s] <CMD> set init_design_settop 0
[05/31 15:53:58     20s] <CMD> set init_verilog ../../dc/TOP/TOP.v
[05/31 15:53:58     20s] <CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
[05/31 15:53:58     20s] <CMD> set init_pwr_net vdd
[05/31 15:53:58     20s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[05/31 15:53:58     20s] #% Begin Load MMMC data ... (date=05/31 15:53:58, mem=1481.4M)
[05/31 15:53:58     20s] #% End Load MMMC data ... (date=05/31 15:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1482.4M, current mem=1482.4M)
[05/31 15:53:58     20s] INFO: New setup and hold views overwrite old settings during design initialization
[05/31 15:53:58     20s] 
[05/31 15:53:58     20s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[05/31 15:53:58     20s] 
[05/31 15:53:58     20s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[05/31 15:53:58     20s] 
[05/31 15:53:58     20s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[05/31 15:53:58     20s] Set DBUPerIGU to M1 pitch 116.
[05/31 15:53:58     20s] [15:53:58.290704] Periodic Lic check successful
[15:53:58.815024] Feature usage summary:
[15:53:58.815025] Innovus_Impl_System
[15:53:58.815027] Innovus_20nm_Opt

[05/31 15:53:58     20s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[05/31 15:53:58     20s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[05/31 15:53:59     20s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/31 15:53:59     20s] Loading view definition file from ../scripts/mmmc_setup.tcl
[05/31 15:53:59     20s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 15:54:33     55s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/31 15:54:42     63s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[05/31 15:54:42     63s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[05/31 15:55:28    109s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[05/31 15:55:28    109s] Ending "PreSetAnalysisView" (total cpu=0:01:29, real=0:01:29, peak res=3147.3M, current mem=1709.9M)
[05/31 15:55:28    109s] *** End library_loading (cpu=1.48min, real=1.48min, mem=305.1M, fe_cpu=1.83min, fe_real=4.75min, fe_mem=1894.4M) ***
[05/31 15:55:28    109s] #% Begin Load netlist data ... (date=05/31 15:55:28, mem=1710.0M)
[05/31 15:55:28    109s] *** Begin netlist parsing (mem=1894.4M) ***
[05/31 15:55:28    109s] Created 1371 new cells from 2 timing libraries.
[05/31 15:55:28    109s] Reading netlist ...
[05/31 15:55:28    109s] Backslashed names will retain backslash and a trailing blank character.
[05/31 15:55:28    109s] Reading verilog netlist '../../dc/TOP/TOP.v'
[05/31 15:55:28    109s] 
[05/31 15:55:28    109s] *** Memory Usage v#2 (Current mem = 1894.441M, initial mem = 812.656M) ***
[05/31 15:55:28    109s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1894.4M) ***
[05/31 15:55:28    109s] #% End Load netlist data ... (date=05/31 15:55:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1762.2M, current mem=1762.2M)
[05/31 15:55:28    109s] Top level cell is TOP.
[05/31 15:55:29    110s] Hooked 2742 DB cells to tlib cells.
[05/31 15:55:29    110s] Ending "BindLib:" (total cpu=0:00:01.2, real=0:00:01.0, peak res=2565.2M, current mem=2565.2M)
[05/31 15:55:29    110s] Starting recursive module instantiation check.
[05/31 15:55:29    110s] No recursion found.
[05/31 15:55:29    110s] Building hierarchical netlist for Cell TOP ...
[05/31 15:55:29    110s] ***** UseNewTieNetMode *****.
[05/31 15:55:29    110s] *** Netlist is unique.
[05/31 15:55:29    110s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[05/31 15:55:29    110s] ** info: there are 2743 modules.
[05/31 15:55:29    110s] ** info: there are 1382 stdCell insts.
[05/31 15:55:29    110s] ** info: there are 0 insts with no signal pins.
[05/31 15:55:29    110s] 
[05/31 15:55:29    110s] *** Memory Usage v#2 (Current mem = 2075.867M, initial mem = 812.656M) ***
[05/31 15:55:29    110s] 
[05/31 15:55:29    110s] Honor LEF defined pitches for advanced node
[05/31 15:55:29    110s] Start create_tracks
[05/31 15:55:30    111s] Extraction setup Started for TopCell TOP 
[05/31 15:55:30    111s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/31 15:55:30    111s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/31 15:55:30    111s] eee: __QRC_SADV_USE_LE__ is set 0
[05/31 15:55:31    112s] Generating auto layer map file.
[05/31 15:55:31    112s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 15:55:31    112s] eee:        1	      M1	        5	         m1	Metal          
[05/31 15:55:31    112s] eee:       34	      V1	        6	         v1	Via            
[05/31 15:55:31    112s] eee:        2	      M2	        7	         m2	Metal          
[05/31 15:55:31    112s] eee:       35	      AY	        8	         ay	Via            
[05/31 15:55:31    112s] eee:        3	      C1	        9	         c1	Metal          
[05/31 15:55:31    112s] eee:       36	      A1	       10	         a1	Via            
[05/31 15:55:31    112s] eee:        4	      C2	       11	         c2	Metal          
[05/31 15:55:31    112s] eee:       37	      A2	       12	         a2	Via            
[05/31 15:55:31    112s] eee:        5	      C3	       13	         c3	Metal          
[05/31 15:55:31    112s] eee:       38	      A3	       14	         a3	Via            
[05/31 15:55:31    112s] eee:        6	      C4	       15	         c4	Metal          
[05/31 15:55:31    112s] eee:       39	      A4	       16	         a4	Via            
[05/31 15:55:31    112s] eee:        7	      C5	       17	         c5	Metal          
[05/31 15:55:31    112s] eee:       40	      YS	       18	         ys	Via            
[05/31 15:55:31    112s] eee:        8	      JA	       19	         ja	Metal          
[05/31 15:55:31    112s] eee:       41	      JV	       20	         jv	Via            
[05/31 15:55:31    112s] eee:        9	      QA	       21	         qa	Metal          
[05/31 15:55:31    112s] eee:       42	      JW	       22	         jw	Via            
[05/31 15:55:31    112s] eee:       10	      QB	       23	         qb	Metal          
[05/31 15:55:31    112s] eee:       43	      VV	       24	         vv	Via            
[05/31 15:55:31    112s] eee:       11	      LB	       25	         lb	Metal          
[05/31 15:55:31    112s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 15:55:31    112s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 15:55:31    112s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 15:55:31    112s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/31 15:55:32    113s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 15:55:32    113s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 15:55:32    113s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 15:55:32    113s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/31 15:55:32    113s] eee: Save / Restore of RC patterns enabled 
[05/31 15:55:32    113s] eee: Pattern meta data file doesn't exist
[05/31 15:55:32    113s] eee: Pattern data restore failed for 2 tech files
[05/31 15:55:32    113s] eee: Pattern extraction started for 2 tech files
[05/31 15:55:32    113s] Importing multi-corner technology file(s) for preRoute extraction...
[05/31 15:55:32      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 15:55:33      1s] Generating auto layer map file.
[05/31 15:55:33      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 15:55:33      1s] eee:        1	      M1	        5	         m1	Metal          
[05/31 15:55:33      1s] eee:       34	      V1	        6	         v1	Via            
[05/31 15:55:33      1s] eee:        2	      M2	        7	         m2	Metal          
[05/31 15:55:33      1s] eee:       35	      AY	        8	         ay	Via            
[05/31 15:55:33      1s] eee:        3	      C1	        9	         c1	Metal          
[05/31 15:55:33      1s] eee:       36	      A1	       10	         a1	Via            
[05/31 15:55:33      1s] eee:        4	      C2	       11	         c2	Metal          
[05/31 15:55:33      1s] eee:       37	      A2	       12	         a2	Via            
[05/31 15:55:33      1s] eee:        5	      C3	       13	         c3	Metal          
[05/31 15:55:33      1s] eee:       38	      A3	       14	         a3	Via            
[05/31 15:55:33      1s] eee:        6	      C4	       15	         c4	Metal          
[05/31 15:55:33      1s] eee:       39	      A4	       16	         a4	Via            
[05/31 15:55:33      1s] eee:        7	      C5	       17	         c5	Metal          
[05/31 15:55:33      1s] eee:       40	      YS	       18	         ys	Via            
[05/31 15:55:33      1s] eee:        8	      JA	       19	         ja	Metal          
[05/31 15:55:33      1s] eee:       41	      JV	       20	         jv	Via            
[05/31 15:55:33      1s] eee:        9	      QA	       21	         qa	Metal          
[05/31 15:55:33      1s] eee:       42	      JW	       22	         jw	Via            
[05/31 15:55:33      1s] eee:       10	      QB	       23	         qb	Metal          
[05/31 15:55:33      1s] eee:       43	      VV	       24	         vv	Via            
[05/31 15:55:33      1s] eee:       11	      LB	       25	         lb	Metal          

[05/31 15:55:36      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 15:55:37      1s] Generating auto layer map file.
[05/31 15:55:37      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 15:55:37      1s] eee:        1	      M1	        5	         m1	Metal          
[05/31 15:55:37      1s] eee:       34	      V1	        6	         v1	Via            
[05/31 15:55:37      1s] eee:        2	      M2	        7	         m2	Metal          
[05/31 15:55:37      1s] eee:       35	      AY	        8	         ay	Via            
[05/31 15:55:37      1s] eee:        3	      C1	        9	         c1	Metal          
[05/31 15:55:37      1s] eee:       36	      A1	       10	         a1	Via            
[05/31 15:55:37      1s] eee:        4	      C2	       11	         c2	Metal          
[05/31 15:55:37      1s] eee:       37	      A2	       12	         a2	Via            
[05/31 15:55:37      1s] eee:        5	      C3	       13	         c3	Metal          
[05/31 15:55:37      1s] eee:       38	      A3	       14	         a3	Via            
[05/31 15:55:37      1s] eee:        6	      C4	       15	         c4	Metal          
[05/31 15:55:37      1s] eee:       39	      A4	       16	         a4	Via            
[05/31 15:55:37      1s] eee:        7	      C5	       17	         c5	Metal          
[05/31 15:55:37      1s] eee:       40	      YS	       18	         ys	Via            
[05/31 15:55:37      1s] eee:        8	      JA	       19	         ja	Metal          
[05/31 15:55:37      1s] eee:       41	      JV	       20	         jv	Via            
[05/31 15:55:37      1s] eee:        9	      QA	       21	         qa	Metal          
[05/31 15:55:37      1s] eee:       42	      JW	       22	         jw	Via            
[05/31 15:55:37      1s] eee:       10	      QB	       23	         qb	Metal          
[05/31 15:55:37      1s] eee:       43	      VV	       24	         vv	Via            
[05/31 15:55:37      1s] eee:       11	      LB	       25	         lb	Metal          

[05/31 15:55:40    119s] eee: Pattern extraction completed
[05/31 15:55:40    119s] Completed (cpu: 0:00:08.0 real: 0:00:10.0)
[05/31 15:55:40    119s] Set Shrink Factor to 1.00000
[05/31 15:55:40    119s] Summary of Active RC-Corners : 
[05/31 15:55:40    119s]  
[05/31 15:55:40    119s]  Analysis View: view_slow_mission
[05/31 15:55:40    119s]     RC-Corner Name        : rc_slow
[05/31 15:55:40    119s]     RC-Corner Index       : 0
[05/31 15:55:40    119s]     RC-Corner Temperature : 25 Celsius
[05/31 15:55:40    119s]     RC-Corner Cap Table   : ''
[05/31 15:55:40    119s]     RC-Corner PreRoute Res Factor         : 1
[05/31 15:55:40    119s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 15:55:40    119s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 15:55:40    119s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 15:55:40    119s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 15:55:40    119s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/31 15:55:40    119s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[05/31 15:55:40    119s]  
[05/31 15:55:40    119s]  Analysis View: view_fast_mission
[05/31 15:55:40    119s]     RC-Corner Name        : rc_fast
[05/31 15:55:40    119s]     RC-Corner Index       : 1
[05/31 15:55:40    119s]     RC-Corner Temperature : 25 Celsius
[05/31 15:55:40    119s]     RC-Corner Cap Table   : ''
[05/31 15:55:40    119s]     RC-Corner PreRoute Res Factor         : 1
[05/31 15:55:40    119s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 15:55:40    119s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 15:55:40    119s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 15:55:40    119s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 15:55:40    119s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 15:55:40    119s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/31 15:55:40    119s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[05/31 15:55:40    119s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[05/31 15:55:40    119s] eee: RC Grid memory allocated = 6468 (7 X 7 X 11 X 12b)
[05/31 15:55:40    119s] Updating RC Grid density data for preRoute extraction ...
[05/31 15:55:40    119s] eee: pegSigSF=1.070000
[05/31 15:55:40    119s] Initializing multi-corner resistance tables ...
[05/31 15:55:40    119s] eee: Grid unit RC data computation started
[05/31 15:55:40    119s] eee: Grid unit RC data computation completed
[05/31 15:55:40    119s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:55:40    119s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:55:40    119s] eee: LAM-FP: thresh=1 ; dimX=352.300000 ; dimY=351.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 15:55:40    119s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 15:55:40    119s] eee: NetCapCache creation started. (Current Mem: 2347.066M) 
[05/31 15:55:40    119s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2347.066M) 
[05/31 15:55:40    119s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(28.184000, 28.080000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (6 X 6)
[05/31 15:55:40    119s] eee: Metal Layers Info:
[05/31 15:55:40    119s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:55:40    119s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 15:55:40    119s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:55:40    119s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 15:55:40    119s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 15:55:40    119s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 15:55:40    119s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 15:55:40    119s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 15:55:40    119s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 15:55:40    119s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 15:55:40    119s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 15:55:40    119s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 15:55:40    119s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 15:55:40    119s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 15:55:40    119s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:55:40    119s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 15:55:40    119s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/31 15:55:40    119s] *Info: initialize multi-corner CTS.
[05/31 15:55:40    120s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2565.2M, current mem=1946.4M)
[05/31 15:55:41    120s] Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
[05/31 15:55:41    120s] Current (total cpu=0:02:01, real=0:04:58, peak res=3147.3M, current mem=2519.8M)
[05/31 15:55:41    120s] INFO (CTE): Constraints read successfully.
[05/31 15:55:41    120s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2532.4M, current mem=2532.4M)
[05/31 15:55:41    120s] Current (total cpu=0:02:01, real=0:04:58, peak res=3147.3M, current mem=2532.4M)
[05/31 15:55:41    120s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:55:41    120s] Summary for sequential cells identification: 
[05/31 15:55:41    120s]   Identified SBFF number: 299
[05/31 15:55:41    120s]   Identified MBFF number: 75
[05/31 15:55:41    120s]   Identified SB Latch number: 22
[05/31 15:55:41    120s]   Identified MB Latch number: 0
[05/31 15:55:41    120s]   Not identified SBFF number: 15
[05/31 15:55:41    120s]   Not identified MBFF number: 0
[05/31 15:55:41    120s]   Not identified SB Latch number: 0
[05/31 15:55:41    120s]   Not identified MB Latch number: 0
[05/31 15:55:41    120s]   Number of sequential cells which are not FFs: 45
[05/31 15:55:41    120s] Total number of combinational cells: 890
[05/31 15:55:41    120s] Total number of sequential cells: 456
[05/31 15:55:41    120s] Total number of tristate cells: 0
[05/31 15:55:41    120s] Total number of level shifter cells: 0
[05/31 15:55:41    120s] Total number of power gating cells: 0
[05/31 15:55:41    120s] Total number of isolation cells: 0
[05/31 15:55:41    120s] Total number of power switch cells: 0
[05/31 15:55:41    120s] Total number of pulse generator cells: 0
[05/31 15:55:41    120s] Total number of always on buffers: 0
[05/31 15:55:41    120s] Total number of retention cells: 0
[05/31 15:55:41    120s] Total number of physical cells: 25
[05/31 15:55:41    120s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[05/31 15:55:41    120s] Total number of usable buffers: 48
[05/31 15:55:41    120s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[05/31 15:55:41    120s] Total number of unusable buffers: 4
[05/31 15:55:41    120s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[05/31 15:55:41    120s] Total number of usable inverters: 37
[05/31 15:55:41    120s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[05/31 15:55:41    120s] Total number of unusable inverters: 3
[05/31 15:55:41    120s] List of identified usable delay cells:
[05/31 15:55:41    120s] Total number of identified usable delay cells: 0
[05/31 15:55:41    120s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[05/31 15:55:41    120s] Total number of identified unusable delay cells: 44
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/31 15:55:41    120s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Deleting Cell Server End ...
[05/31 15:55:41    120s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2562.3M, current mem=2562.3M)
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:55:41    120s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:55:41    120s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:55:41    120s] Summary for sequential cells identification: 
[05/31 15:55:41    120s]   Identified SBFF number: 299
[05/31 15:55:41    120s]   Identified MBFF number: 75
[05/31 15:55:41    120s]   Identified SB Latch number: 22
[05/31 15:55:41    120s]   Identified MB Latch number: 0
[05/31 15:55:41    120s]   Not identified SBFF number: 15
[05/31 15:55:41    120s]   Not identified MBFF number: 0
[05/31 15:55:41    120s]   Not identified SB Latch number: 0
[05/31 15:55:41    120s]   Not identified MB Latch number: 0
[05/31 15:55:41    120s]   Number of sequential cells which are not FFs: 45
[05/31 15:55:41    120s]  Visiting view : view_slow_mission
[05/31 15:55:41    120s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:55:41    120s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:55:41    120s]  Visiting view : view_fast_mission
[05/31 15:55:41    120s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:55:41    120s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:55:41    120s] TLC MultiMap info (StdDelay):
[05/31 15:55:41    120s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:55:41    120s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:55:41    120s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:55:41    120s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:55:41    120s]  Setting StdDelay to: 6.1ps
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] TimeStamp Deleting Cell Server End ...
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] *** Summary of all messages that are not suppressed in this session:
[05/31 15:55:41    120s] Severity  ID               Count  Summary                                  
[05/31 15:55:41    120s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/31 15:55:41    120s] *** Message Summary: 42 warning(s), 0 error(s)
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] <CMD> setDesignMode -process 22
[05/31 15:55:41    120s] ##  Process: 22            (User Set)               
[05/31 15:55:41    120s] ##     Node: (not set)                           
[05/31 15:55:41    120s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/31 15:55:41    120s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/31 15:55:41    120s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/31 15:55:41    120s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/31 15:55:41    120s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/31 15:55:41    120s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/31 15:55:41    120s] <CMD> setDesignMode -bottomRoutingLayer C1
[05/31 15:55:41    120s] <CMD> getIoFlowFlag
[05/31 15:55:41    120s] <CMD> setIoFlowFlag 0
[05/31 15:55:41    120s] <CMD> floorPlan -site GF22_DST -s 60 60 4 4 4 4
[05/31 15:55:41    120s] The core width changes from 60.000000 to 59.972000 when snapping to grid "PlacementGrid".
[05/31 15:55:41    120s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 15:55:41    120s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] Honor LEF defined pitches for advanced node
[05/31 15:55:41    120s] Start create_tracks
[05/31 15:55:41    120s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/31 15:55:41    120s] <CMD> uiSetTool select
[05/31 15:55:41    120s] <CMD> getIoFlowFlag
[05/31 15:55:41    120s] <CMD> fit
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] Honor LEF defined pitches for advanced node
[05/31 15:55:41    120s] Start create_tracks
[05/31 15:55:41    120s] TRACKS Y 5200 DO 18 STEP 3600 LAYER  LB ;  
[05/31 15:55:41    120s] TRACKS X 3658 DO 18 STEP 3600 LAYER  LB ;  
[05/31 15:55:41    120s] TRACKS X 1544 DO 28 STEP 2400 LAYER  QB ;  
[05/31 15:55:41    120s] TRACKS Y 1600 DO 28 STEP 2400 LAYER  QB ;  
[05/31 15:55:41    120s] TRACKS Y 1600 DO 28 STEP 2400 LAYER  QA ;  
[05/31 15:55:41    120s] TRACKS X 1544 DO 28 STEP 2400 LAYER  QA ;  
[05/31 15:55:41    120s] TRACKS X 74 DO 754 STEP 90 LAYER  JA ;  
[05/31 15:55:41    120s] TRACKS Y 1300 DO 75 STEP 900 LAYER  JA ;  
[05/31 15:55:41    120s] TRACKS Y 130 DO 755 STEP 90 LAYER  C5 ;  
[05/31 15:55:41    120s] TRACKS X 74 DO 754 STEP 90 LAYER  C5 ;  
[05/31 15:55:41    120s] TRACKS X 74 DO 754 STEP 90 LAYER  C4 ;  
[05/31 15:55:41    120s] TRACKS Y 130 DO 755 STEP 90 LAYER  C4 ;  
[05/31 15:55:41    120s] TRACKS Y 130 DO 755 STEP 90 LAYER  C3 ;  
[05/31 15:55:41    120s] TRACKS X 74 DO 754 STEP 90 LAYER  C3 ;  
[05/31 15:55:41    120s] TRACKS X 74 DO 754 STEP 90 LAYER  C2 ;  
[05/31 15:55:41    120s] TRACKS Y 130 DO 755 STEP 90 LAYER  C2 ;  
[05/31 15:55:41    120s] TRACKS Y 130 DO 755 STEP 90 LAYER  C1 ;  
[05/31 15:55:41    120s] TRACKS X 74 DO 754 STEP 90 LAYER  C1 ;  
[05/31 15:55:41    120s] TRACKS X 104 DO 847 STEP 80 LAYER  M2 ;  
[05/31 15:55:41    120s] TRACKS Y 80 DO 849 STEP 80 LAYER  M2 ;  
[05/31 15:55:41    120s] TRACKS Y 80 DO 849 STEP 80 LAYER  M1 ;  
[05/31 15:55:41    120s] TRACKS X 58 DO 585 STEP 116 LAYER  M1 ;  
[05/31 15:55:41    120s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[05/31 15:55:41    120s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[05/31 15:55:41    120s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[05/31 15:55:41    120s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[05/31 15:55:41    120s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/31 15:55:41    120s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/31 15:55:41    120s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[05/31 15:55:41    120s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[05/31 15:55:41    120s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[05/31 15:55:41    120s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[05/31 15:55:41    120s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[05/31 15:55:41    120s] <CMD> clearGlobalNets
[05/31 15:55:41    120s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[05/31 15:55:41    120s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/31 15:55:41    120s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[05/31 15:55:41    120s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/31 15:55:41    120s] <CMD> applyGlobalNets
[05/31 15:55:41    120s] *** Checked 2 GNC rules.
[05/31 15:55:41    120s] *** Applying global-net connections...
[05/31 15:55:41    120s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/31 15:55:41    120s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/31 15:55:41    120s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/31 15:55:41    120s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
[05/31 15:55:41    120s] #% Begin addRing (date=05/31 15:55:41, mem=2565.2M)
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] viaInitial starts at Sat May 31 15:55:41 2025
viaInitial ends at Sat May 31 15:55:41 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2509.6M)
[05/31 15:55:41    120s] Ring generation is complete.
[05/31 15:55:41    120s] vias are now being generated.
[05/31 15:55:41    120s] addRing created 8 wires.
[05/31 15:55:41    120s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/31 15:55:41    120s] +--------+----------------+----------------+
[05/31 15:55:41    120s] |  Layer |     Created    |     Deleted    |
[05/31 15:55:41    120s] +--------+----------------+----------------+
[05/31 15:55:41    120s] |   M1   |        4       |       NA       |
[05/31 15:55:41    120s] |   V1   |        8       |        0       |
[05/31 15:55:41    120s] |   M2   |        4       |       NA       |
[05/31 15:55:41    120s] +--------+----------------+----------------+
[05/31 15:55:41    120s] #% End addRing (date=05/31 15:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2567.4M, current mem=2567.4M)
[05/31 15:55:41    120s] <CMD> sroute -nets {vdd gnd}
[05/31 15:55:41    120s] #% Begin sroute (date=05/31 15:55:41, mem=2567.4M)
[05/31 15:55:41    120s] *** Begin SPECIAL ROUTE on Sat May 31 15:55:41 2025 ***
[05/31 15:55:41    120s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 15:55:41    120s] SPECIAL ROUTE ran on machine: linrack7.bioeelocal (Linux 3.10.0-1160.21.1.el7.x86_64 Xeon 2.77Ghz)
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] Begin option processing ...
[05/31 15:55:41    120s] srouteConnectPowerBump set to false
[05/31 15:55:41    120s] routeSelectNet set to "vdd gnd"
[05/31 15:55:41    120s] routeSpecial set to true
[05/31 15:55:41    120s] srouteConnectConverterPin set to false
[05/31 15:55:41    120s] srouteFollowCorePinEnd set to 3
[05/31 15:55:41    120s] srouteJogControl set to "preferWithChanges differentLayer"
[05/31 15:55:41    120s] sroutePadPinAllPorts set to true
[05/31 15:55:41    120s] sroutePreserveExistingRoutes set to true
[05/31 15:55:41    120s] srouteRoutePowerBarPortOnBothDir set to true
[05/31 15:55:41    120s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 706.00 megs.
[05/31 15:55:41    120s] 
[05/31 15:55:41    120s] Reading DB technology information...
[05/31 15:55:41    120s] Finished reading DB technology information.
[05/31 15:55:41    120s] Reading floorplan and netlist information...
[05/31 15:55:41    120s] Finished reading floorplan and netlist information.
[05/31 15:55:41    120s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/31 15:55:42    121s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/31 15:55:42    121s] Read in 1371 macros, 58 used
[05/31 15:55:42    121s] Read in 56 components
[05/31 15:55:42    121s]   56 core components: 56 unplaced, 0 placed, 0 fixed
[05/31 15:55:42    121s] Read in 12 logical pins
[05/31 15:55:42    121s] Read in 12 nets
[05/31 15:55:42    121s] Read in 2 special nets, 2 routed
[05/31 15:55:42    121s] Read in 112 terminals
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 15:55:42    121s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/31 15:55:42    121s] To increase the message display limit, refer to the product command reference manual.
[05/31 15:55:42    121s] 2 nets selected.
[05/31 15:55:42    121s] 
[05/31 15:55:42    121s] Begin power routing ...
[05/31 15:55:42    121s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/31 15:55:42    121s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:55:42    121s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:55:42    121s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 15:55:42    121s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 15:55:42    121s] Type 'man IMPSR-1256' for more detail.
[05/31 15:55:42    121s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 15:55:42    121s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 15:55:42    121s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 15:55:42    121s] Type 'man IMPSR-1256' for more detail.
[05/31 15:55:42    121s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 15:55:42    121s] CPU time for vdd FollowPin 0 seconds
[05/31 15:55:42    121s] CPU time for gnd FollowPin 0 seconds
[05/31 15:55:43    122s]   Number of IO ports routed: 0
[05/31 15:55:43    122s]   Number of Block ports routed: 0
[05/31 15:55:43    122s]   Number of Stripe ports routed: 0
[05/31 15:55:43    122s]   Number of Core ports routed: 224
[05/31 15:55:43    122s]   Number of Pad ports routed: 0
[05/31 15:55:43    122s]   Number of Power Bump ports routed: 0
[05/31 15:55:43    122s]   Number of Followpin connections: 112
[05/31 15:55:43    122s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 764.00 megs.
[05/31 15:55:43    122s] 
[05/31 15:55:43    122s] 
[05/31 15:55:43    122s] 
[05/31 15:55:43    122s]  Begin updating DB with routing results ...
[05/31 15:55:43    122s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/31 15:55:43    122s] Pin and blockage extraction finished
[05/31 15:55:43    122s] 
[05/31 15:55:43    122s] sroute created 336 wires.
[05/31 15:55:43    122s] ViaGen created 224 vias, deleted 0 via to avoid violation.
[05/31 15:55:43    122s] +--------+----------------+----------------+
[05/31 15:55:43    122s] |  Layer |     Created    |     Deleted    |
[05/31 15:55:43    122s] +--------+----------------+----------------+
[05/31 15:55:43    122s] |   M1   |       336      |       NA       |
[05/31 15:55:43    122s] |   V1   |       224      |        0       |
[05/31 15:55:43    122s] +--------+----------------+----------------+
[05/31 15:55:43    122s] #% End sroute (date=05/31 15:55:43, total cpu=0:00:01.3, real=0:00:02.0, peak res=2604.5M, current mem=2604.5M)
[05/31 15:55:43    122s] <CMD> saveDesign floorplan.inn
[05/31 15:55:43    122s] #% Begin save design ... (date=05/31 15:55:43, mem=2607.8M)
[05/31 15:55:43    122s] % Begin Save ccopt configuration ... (date=05/31 15:55:43, mem=2607.9M)
[05/31 15:55:43    122s] % End Save ccopt configuration ... (date=05/31 15:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2607.9M, current mem=2605.3M)
[05/31 15:55:43    122s] % Begin Save netlist data ... (date=05/31 15:55:43, mem=2605.3M)
[05/31 15:55:43    122s] Writing Binary DB to floorplan.inn.dat/TOP.v.bin in single-threaded mode...
[05/31 15:55:43    122s] % End Save netlist data ... (date=05/31 15:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2605.4M, current mem=2605.4M)
[05/31 15:55:43    122s] Saving symbol-table file ...
[05/31 15:55:43    122s] Saving congestion map file floorplan.inn.dat/TOP.route.congmap.gz ...
[05/31 15:55:43    122s] % Begin Save AAE data ... (date=05/31 15:55:43, mem=2605.6M)
[05/31 15:55:43    122s] Saving AAE Data ...
[05/31 15:55:43    122s] % End Save AAE data ... (date=05/31 15:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2605.6M, current mem=2604.5M)
[05/31 15:55:43    122s] Saving preference file floorplan.inn.dat/gui.pref.tcl ...
[05/31 15:55:43    122s] Saving mode setting ...
[05/31 15:55:43    122s] Saving global file ...
[05/31 15:55:44    122s] % Begin Save floorplan data ... (date=05/31 15:55:44, mem=2611.1M)
[05/31 15:55:44    122s] Saving floorplan file ...
[05/31 15:55:44    122s] % End Save floorplan data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.1M, current mem=2611.1M)
[05/31 15:55:44    122s] Saving PG file floorplan.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 15:55:44 2025)
[05/31 15:55:44    122s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2543.4M) ***
[05/31 15:55:44    122s] *info - save blackBox cells to lef file floorplan.inn.dat/TOP.bbox.lef
[05/31 15:55:44    122s] Saving Drc markers ...
[05/31 15:55:44    122s] ... No Drc file written since there is no markers found.
[05/31 15:55:44    122s] % Begin Save placement data ... (date=05/31 15:55:44, mem=2611.2M)
[05/31 15:55:44    122s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/31 15:55:44    122s] Save Adaptive View Pruning View Names to Binary file
[05/31 15:55:44    122s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2546.4M) ***
[05/31 15:55:44    122s] % End Save placement data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.3M, current mem=2611.3M)
[05/31 15:55:44    122s] % Begin Save routing data ... (date=05/31 15:55:44, mem=2611.3M)
[05/31 15:55:44    122s] Saving route file ...
[05/31 15:55:44    122s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2543.4M) ***
[05/31 15:55:44    122s] % End Save routing data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.4M, current mem=2611.4M)
[05/31 15:55:44    122s] Saving property file floorplan.inn.dat/TOP.prop
[05/31 15:55:44    122s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2546.4M) ***
[05/31 15:55:44    122s] Saving preRoute extracted patterns in file 'floorplan.inn.dat/TOP.techData.gz' ...
[05/31 15:55:44    122s] Saving preRoute extraction data in directory 'floorplan.inn.dat/extraction/' ...
[05/31 15:55:44    122s] eee: Checksum of RC Grid density data=132
[05/31 15:55:44    122s] % Begin Save power constraints data ... (date=05/31 15:55:44, mem=2614.4M)
[05/31 15:55:44    122s] % End Save power constraints data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.5M, current mem=2614.5M)
[05/31 15:55:45    122s] Generated self-contained design floorplan.inn.dat
[05/31 15:55:45    123s] #% End save design ... (date=05/31 15:55:45, total cpu=0:00:00.8, real=0:00:02.0, peak res=2643.6M, current mem=2615.2M)
[05/31 15:55:45    123s] *** Message Summary: 0 warning(s), 0 error(s)
[05/31 15:55:45    123s] 
[05/31 15:55:45    123s] <CMD> checkDesign -all
[05/31 15:55:45    123s] Creating directory checkDesign.
[05/31 15:55:45    123s] OPERPROF: Starting checkPlace at level 1, MEM:2597.7M, EPOCH TIME: 1748721345.192487
[05/31 15:55:45    123s] Processing tracks to init pin-track alignment.
[05/31 15:55:45    123s] z: 1, totalTracks: 1
[05/31 15:55:45    123s] z: 3, totalTracks: 1
[05/31 15:55:45    123s] z: 5, totalTracks: 1
[05/31 15:55:45    123s] z: 7, totalTracks: 1
[05/31 15:55:45    123s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 15:55:45    123s] #spOpts: rpCkHalo=4 
[05/31 15:55:45    123s] Initializing Route Infrastructure for color support ...
[05/31 15:55:45    123s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2598.7M, EPOCH TIME: 1748721345.585387
[05/31 15:55:45    123s] ### info: trigger incremental cell import ( 1371 new cells ).
[05/31 15:55:46    124s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/31 15:55:46    124s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:55:46    124s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:55:48    126s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:55:48    126s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:55:48    126s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.600, REAL:2.601, MEM:2683.2M, EPOCH TIME: 1748721348.186592
[05/31 15:55:48    126s] Route Infrastructure Initialized for color support successfully.
[05/31 15:55:48    126s] Cell TOP LLGs are deleted
[05/31 15:55:48    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:48    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:48    126s] # Building TOP llgBox search-tree.
[05/31 15:55:48    126s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:55:48    126s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2691.2M, EPOCH TIME: 1748721348.198337
[05/31 15:55:48    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:48    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:48    126s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2691.2M, EPOCH TIME: 1748721348.198755
[05/31 15:55:48    126s] Max number of tech site patterns supported in site array is 256.
[05/31 15:55:48    126s] Core basic site is GF22_DST
[05/31 15:55:48    126s] Processing tracks to init pin-track alignment.
[05/31 15:55:48    126s] z: 1, totalTracks: 1
[05/31 15:55:48    126s] z: 3, totalTracks: 1
[05/31 15:55:48    126s] z: 5, totalTracks: 1
[05/31 15:55:48    126s] z: 7, totalTracks: 1
[05/31 15:55:48    126s] DP-Init: Signature of floorplan is 799edff5e662a2e0. Signature of routing blockage is b9c977c51977d96c.
[05/31 15:55:48    126s] After signature check, allow fast init is false, keep pre-filter is false.
[05/31 15:55:48    126s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 15:55:48    126s] Use non-trimmed site array because memory saving is not enough.
[05/31 15:55:48    126s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:55:48    126s] SiteArray: use 430,080 bytes
[05/31 15:55:48    126s] SiteArray: current memory after site array memory allocation 2697.6M
[05/31 15:55:48    126s] SiteArray: FP blocked sites are writable
[05/31 15:55:48    126s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fc8f26748c0.
[05/31 15:55:48    126s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/31 15:55:48    126s] Estimated cell power/ground rail width = 0.075 um
[05/31 15:55:48    126s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:55:48    126s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2825.7M, EPOCH TIME: 1748721348.363861
[05/31 15:55:48    126s] Process 336 wires and vias for routing blockage analysis
[05/31 15:55:48    126s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2825.7M, EPOCH TIME: 1748721348.364021
[05/31 15:55:48    126s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:55:48    126s] Atter site array init, number of instance map data is 0.
[05/31 15:55:48    126s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.240, REAL:0.235, MEM:2843.7M, EPOCH TIME: 1748721348.434174
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/31 15:55:48    126s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s]  Pre_CCE_Colorizing is beginning ...
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s]    Running colorizing using single thread! ...
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 15:55:48    126s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[05/31 15:55:48    126s] #To increase the message display limit, refer to the product command reference manual.
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:48    126s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[05/31 15:55:48    126s] 
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] 	Real Time: 0.628269  Cpu Time: 0.630000
[05/31 15:55:49    126s]    1371 cells have been colorized (1364+7+0),
[05/31 15:55:49    126s]  Pre_CCE_Colorizing is done.
[05/31 15:55:49    126s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.870, REAL:0.865, MEM:2859.7M, EPOCH TIME: 1748721349.063751
[05/31 15:55:49    126s] Begin checking placement ... (start mem=2597.7M, init mem=2859.7M)
[05/31 15:55:49    126s] Begin checking exclusive groups violation ...
[05/31 15:55:49    126s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 15:55:49    126s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] Running CheckPlace using 1 thread in normal mode...
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] ...checkPlace normal is done!
[05/31 15:55:49    126s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2859.7M, EPOCH TIME: 1748721349.066822
[05/31 15:55:49    126s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2859.7M, EPOCH TIME: 1748721349.066962
[05/31 15:55:49    126s] *info: Recommended don't use cell = 0           
[05/31 15:55:49    126s] *info: Placed = 0             
[05/31 15:55:49    126s] *info: Unplaced = 1382        
[05/31 15:55:49    126s] Placement Density:15.41%(553/3594)
[05/31 15:55:49    126s] Placement Density (including fixed std cells):15.41%(553/3594)
[05/31 15:55:49    126s] Cell TOP LLGs are deleted
[05/31 15:55:49    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:49    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:49    126s] # Resetting pin-track-align track data.
[05/31 15:55:49    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:49    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:49    126s] Finished checkPlace (total: cpu=0:00:03.9, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2859.7M)
[05/31 15:55:49    126s] OPERPROF: Finished checkPlace at level 1, CPU:3.900, REAL:3.894, MEM:2859.7M, EPOCH TIME: 1748721349.086585
[05/31 15:55:49    126s] Design: TOP
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] ------ Design Summary:
[05/31 15:55:49    126s] Total Standard Cell Number   (cells) : 1382
[05/31 15:55:49    126s] Total Block Cell Number      (cells) : 0
[05/31 15:55:49    126s] Total I/O Pad Cell Number    (cells) : 0
[05/31 15:55:49    126s] Total Standard Cell Area     ( um^2) : 553.99
[05/31 15:55:49    126s] Total Block Cell Area        ( um^2) : 0.00
[05/31 15:55:49    126s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] ------ Design Statistics:
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] Number of Instances            : 1382
[05/31 15:55:49    126s] Number of Non-uniquified Insts : 1369
[05/31 15:55:49    126s] Number of Nets                 : 1405
[05/31 15:55:49    126s] Average number of Pins per Net : 3.42
[05/31 15:55:49    126s] Maximum number of Pins in Net  : 225
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] ------ I/O Port summary
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] Number of Primary I/O Ports    : 12
[05/31 15:55:49    126s] Number of Input Ports          : 8
[05/31 15:55:49    126s] Number of Output Ports         : 4
[05/31 15:55:49    126s] Number of Bidirectional Ports  : 0
[05/31 15:55:49    126s] Number of Power/Ground Ports   : 0
[05/31 15:55:49    126s] Number of Floating Ports                     *: 0
[05/31 15:55:49    126s] Number of Ports Connected to Multiple Pads   *: 0
[05/31 15:55:49    126s] Number of Ports Connected to Core Instances   : 12
[05/31 15:55:49    126s] **WARN: (IMPREPO-202):	There are 12 Ports connected to core instances.
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] ------ Design Rule Checking:
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] Number of Output Pins connect to Power/Ground *: 0
[05/31 15:55:49    126s] Number of Insts with Input Pins tied together ?: 14
[05/31 15:55:49    126s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/31 15:55:49    126s] Number of Input/InOut Floating Pins            : 0
[05/31 15:55:49    126s] Number of Output Floating Pins                 : 0
[05/31 15:55:49    126s] Number of Output Term Marked TieHi/Lo         *: 0
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] **WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
[05/31 15:55:49    126s] Number of nets with tri-state drivers          : 0
[05/31 15:55:49    126s] Number of nets with parallel drivers           : 0
[05/31 15:55:49    126s] Number of nets with multiple drivers           : 0
[05/31 15:55:49    126s] Number of nets with no driver (No FanIn)       : 0
[05/31 15:55:49    126s] Number of Output Floating nets (No FanOut)     : 0
[05/31 15:55:49    126s] Number of High Fanout nets (>50)               : 1
[05/31 15:55:49    126s] **WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
[05/31 15:55:49    126s] **WARN: (IMPREPO-213):	There are 12 I/O Pins connected to Non-IO Insts.
[05/31 15:55:49    126s] Checking for any assigns in the netlist...
[05/31 15:55:49    126s]   No assigns found.
[05/31 15:55:49    126s] Checking routing tracks.....
[05/31 15:55:49    126s] Checking other grids.....
[05/31 15:55:49    126s] Checking FINFET Grid is on Manufacture Grid.....

[05/31 15:55:49    126s] Checking core/die box is on Grid.....

[05/31 15:55:49    126s] Checking snap rule ......

[05/31 15:55:49    126s] Checking Row is on grid......

[05/31 15:55:49    126s] Checking AreaIO row.....
[05/31 15:55:49    126s] Checking routing blockage.....
[05/31 15:55:49    126s] Checking components.....
[05/31 15:55:49    126s] Checking constraints (guide/region/fence).....
[05/31 15:55:49    126s] Checking groups.....
[05/31 15:55:49    126s] Checking Ptn Core Box.....
[05/31 15:55:49    126s] 
[05/31 15:55:49    126s] Checking Preroutes.....
[05/31 15:55:49    126s] No. of regular pre-routes not on tracks : 0 
[05/31 15:55:49    126s]  Design check done.
[05/31 15:55:49    126s] Report saved in file checkDesign/TOP.main.htm.ascii
[05/31 15:55:49    127s] 
[05/31 15:55:49    127s] *** Summary of all messages that are not suppressed in this session:
[05/31 15:55:49    127s] Severity  ID               Count  Summary                                  
[05/31 15:55:49    127s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[05/31 15:55:49    127s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/31 15:55:49    127s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/31 15:55:49    127s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/31 15:55:49    127s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/31 15:55:49    127s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[05/31 15:55:49    127s] *** Message Summary: 358 warning(s), 0 error(s)
[05/31 15:55:49    127s] 
[05/31 15:55:49    127s] <CMD> check_timing
[05/31 15:55:49    127s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:55:49    127s] AAE DB initialization (MEM=2892.08 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 15:55:49    127s] #################################################################################
[05/31 15:55:49    127s] # Design Stage: PreRoute
[05/31 15:55:49    127s] # Design Name: TOP
[05/31 15:55:49    127s] # Design Mode: 22nm
[05/31 15:55:49    127s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:55:49    127s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:55:49    127s] # Signoff Settings: SI Off 
[05/31 15:55:49    127s] #################################################################################
[05/31 15:55:50    127s] Calculate delays in BcWc mode...
[05/31 15:55:50    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 2908.6M, InitMEM = 2906.6M)
[05/31 15:55:50    127s] Start delay calculation (fullDC) (1 T). (MEM=3182.45)
[05/31 15:55:50    127s] Start AAE Lib Loading. (MEM=2908.61)
[05/31 15:55:50    128s] End AAE Lib Loading. (MEM=3109.61 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 15:55:50    128s] End AAE Lib Interpolated Model. (MEM=3109.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:55:50    128s] Total number of fetched objects 1403
[05/31 15:55:50    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:55:50    128s] End delay calculation. (MEM=2679.61 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 15:55:51    129s] End delay calculation (fullDC). (MEM=2626.97 CPU=0:00:01.2 REAL=0:00:01.0)
[05/31 15:55:51    129s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 2976.4M) ***
[05/31 15:55:51    129s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[05/31 15:55:51    129s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[05/31 15:55:51    129s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:02:09.7/0:05:07.4 (0.4), mem = 2963.9M
[05/31 15:55:51    129s] Set Using Default Delay Limit as 101.
[05/31 15:55:51    129s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 15:55:51    129s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/31 15:55:51    129s] Set Default Net Delay as 0 ps.
[05/31 15:55:51    129s] Set Default Net Load as 0 pF. 
[05/31 15:55:51    129s] Set Default Input Pin Transition as 1 ps.
[05/31 15:55:51    129s] INFO: setAnalysisMode clkSrcPath true -> false
[05/31 15:55:51    129s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[05/31 15:55:51    129s] Effort level <high> specified for reg2reg path_group
[05/31 15:55:52    129s] Cell TOP LLGs are deleted
[05/31 15:55:52    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:52    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:52    129s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2888.3M, EPOCH TIME: 1748721352.062583
[05/31 15:55:52    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:52    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:52    129s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2888.3M, EPOCH TIME: 1748721352.062942
[05/31 15:55:52    129s] Max number of tech site patterns supported in site array is 256.
[05/31 15:55:52    129s] Core basic site is GF22_DST
[05/31 15:55:52    129s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:55:52    129s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:55:52    129s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:55:52    129s] SiteArray: use 430,080 bytes
[05/31 15:55:52    129s] SiteArray: current memory after site array memory allocation 2888.3M
[05/31 15:55:52    129s] SiteArray: FP blocked sites are writable
[05/31 15:55:52    129s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2888.3M, EPOCH TIME: 1748721352.235203
[05/31 15:55:52    129s] Process 336 wires and vias for routing blockage analysis
[05/31 15:55:52    129s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2888.3M, EPOCH TIME: 1748721352.235297
[05/31 15:55:52    130s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:55:52    130s] Atter site array init, number of instance map data is 0.
[05/31 15:55:52    130s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.242, MEM:2892.3M, EPOCH TIME: 1748721352.304841
[05/31 15:55:52    130s] 
[05/31 15:55:52    130s] 
[05/31 15:55:52    130s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:55:52    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.243, MEM:2892.3M, EPOCH TIME: 1748721352.305565
[05/31 15:55:52    130s] Cell TOP LLGs are deleted
[05/31 15:55:52    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:52    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:52    130s] Starting delay calculation for Setup views
[05/31 15:55:52    130s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:55:52    130s] AAE DB initialization (MEM=2901.82 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 15:55:52    130s] #################################################################################
[05/31 15:55:52    130s] # Design Stage: PreRoute
[05/31 15:55:52    130s] # Design Name: TOP
[05/31 15:55:52    130s] # Design Mode: 22nm
[05/31 15:55:52    130s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:55:52    130s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:55:52    130s] # Signoff Settings: SI Off 
[05/31 15:55:52    130s] #################################################################################
[05/31 15:55:52    130s] Calculate delays in BcWc mode...
[05/31 15:55:52    130s] Topological Sorting (REAL = 0:00:00.0, MEM = 2919.6M, InitMEM = 2919.6M)
[05/31 15:55:52    130s] Start delay calculation (fullDC) (1 T). (MEM=3181.16)
[05/31 15:55:52    130s] Start AAE Lib Loading. (MEM=2919.61)
[05/31 15:55:52    130s] End AAE Lib Loading. (MEM=3139.69 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 15:55:52    130s] End AAE Lib Interpolated Model. (MEM=3139.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:55:53    130s] Total number of fetched objects 1403
[05/31 15:55:53    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/31 15:55:53    130s] End delay calculation. (MEM=3291.88 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 15:55:53    131s] End delay calculation (fullDC). (MEM=2628.52 CPU=0:00:00.9 REAL=0:00:01.0)
[05/31 15:55:53    131s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2997.4M) ***
[05/31 15:55:53    131s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:11 mem=2997.4M)
[05/31 15:55:53    131s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.752  | 49.752  | 49.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 15.411%
------------------------------------------------------------------

[05/31 15:55:53    131s] Resetting back High Fanout Nets as non-ideal
[05/31 15:55:53    131s] Set Using Default Delay Limit as 1000.
[05/31 15:55:54    131s] Set Default Net Delay as 1000 ps.
[05/31 15:55:54    131s] Set Default Input Pin Transition as 0.1 ps.
[05/31 15:55:54    131s] Set Default Net Load as 0.5 pF. 
[05/31 15:55:54    131s] Reported timing to dir timingReports
[05/31 15:55:54    131s] Total CPU time: 2.14 sec
[05/31 15:55:54    131s] Total Real time: 3.0 sec
[05/31 15:55:54    131s] Total Memory Usage: 2915.863281 Mbytes
[05/31 15:55:54    131s] *** timeDesign #1 [finish] () : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:11.7/0:05:09.5 (0.4), mem = 2915.9M
[05/31 15:55:54    131s] 
[05/31 15:55:54    131s] =============================================================================================
[05/31 15:55:54    131s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/31 15:55:54    131s] =============================================================================================
[05/31 15:55:54    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:55:54    131s] ---------------------------------------------------------------------------------------------
[05/31 15:55:54    131s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:55:54    131s] [ OptSummaryReport       ]      1   0:00:00.3  (  12.8 % )     0:00:01.9 /  0:00:01.9    1.0
[05/31 15:55:54    131s] [ UpdateTimingGraph      ]      1   0:00:00.5  (  21.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/31 15:55:54    131s] [ FullDelayCalc          ]      1   0:00:00.9  (  44.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 15:55:54    131s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 15:55:54    131s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 15:55:54    131s] [ GenerateReports        ]      1   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 15:55:54    131s] [ MISC                   ]          0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    0.8
[05/31 15:55:54    131s] ---------------------------------------------------------------------------------------------
[05/31 15:55:54    131s]  timeDesign #1 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/31 15:55:54    131s] ---------------------------------------------------------------------------------------------
[05/31 15:55:54    131s] 
[05/31 15:55:54    131s] <CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
[05/31 15:55:54    131s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:02:11.8/0:05:09.5 (0.4), mem = 2915.9M
[05/31 15:55:54    131s] Set Using Default Delay Limit as 101.
[05/31 15:55:54    131s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 15:55:54    131s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/31 15:55:54    131s] Set Default Net Delay as 0 ps.
[05/31 15:55:54    131s] Set Default Net Load as 0 pF. 
[05/31 15:55:54    131s] INFO: setAnalysisMode checkType setup -> hold
[05/31 15:55:54    131s] Effort level <high> specified for reg2reg path_group
[05/31 15:55:54    131s] Cell TOP LLGs are deleted
[05/31 15:55:54    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:54    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:54    131s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2931.4M, EPOCH TIME: 1748721354.194627
[05/31 15:55:54    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:54    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:54    131s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2931.4M, EPOCH TIME: 1748721354.194969
[05/31 15:55:54    131s] Max number of tech site patterns supported in site array is 256.
[05/31 15:55:54    131s] Core basic site is GF22_DST
[05/31 15:55:54    132s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 15:55:54    132s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 15:55:54    132s] Fast DP-INIT is on for default
[05/31 15:55:54    132s] Atter site array init, number of instance map data is 0.
[05/31 15:55:54    132s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.241, MEM:2934.4M, EPOCH TIME: 1748721354.435547
[05/31 15:55:54    132s] 
[05/31 15:55:54    132s] 
[05/31 15:55:54    132s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:55:54    132s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.242, MEM:2935.4M, EPOCH TIME: 1748721354.436389
[05/31 15:55:54    132s] Cell TOP LLGs are deleted
[05/31 15:55:54    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:54    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:54    132s] OPTC: user 20.0
[05/31 15:55:54    132s] Starting delay calculation for Hold views
[05/31 15:55:54    132s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:55:54    132s] #################################################################################
[05/31 15:55:54    132s] # Design Stage: PreRoute
[05/31 15:55:54    132s] # Design Name: TOP
[05/31 15:55:54    132s] # Design Mode: 22nm
[05/31 15:55:54    132s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:55:54    132s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:55:54    132s] # Signoff Settings: SI Off 
[05/31 15:55:54    132s] #################################################################################
[05/31 15:55:54    132s] Calculate delays in BcWc mode...
[05/31 15:55:54    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 2950.0M, InitMEM = 2950.0M)
[05/31 15:55:54    132s] Start delay calculation (fullDC) (1 T). (MEM=3190.22)
[05/31 15:55:54    132s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 15:55:54    132s] End AAE Lib Interpolated Model. (MEM=2949.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:55:54    132s] Total number of fetched objects 1403
[05/31 15:55:54    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:55:54    132s] End delay calculation. (MEM=3220.94 CPU=0:00:00.2 REAL=0:00:00.0)
[05/31 15:55:54    132s] End delay calculation (fullDC). (MEM=3220.94 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 15:55:54    132s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3007.7M) ***
[05/31 15:55:55    132s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:13 mem=3007.7M)
[05/31 15:55:55    132s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.070  | -0.108  |
|           TNS (ns):| -23.456 | -11.623 | -13.132 |
|    Violating Paths:|   450   |   221   |   256   |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 15.411%
------------------------------------------------------------------

[05/31 15:55:55    132s] Resetting back High Fanout Nets as non-ideal
[05/31 15:55:55    132s] Set Using Default Delay Limit as 1000.
[05/31 15:55:55    132s] Set Default Net Delay as 1000 ps.
[05/31 15:55:55    132s] Set Default Net Load as 0.5 pF. 
[05/31 15:55:55    132s] Reported timing to dir timingReports
[05/31 15:55:55    132s] Total CPU time: 1.19 sec
[05/31 15:55:55    132s] Total Real time: 1.0 sec
[05/31 15:55:55    132s] Total Memory Usage: 2922.144531 Mbytes
[05/31 15:55:55    132s] *** timeDesign #2 [finish] () : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:12.9/0:05:10.8 (0.4), mem = 2922.1M
[05/31 15:55:55    132s] 
[05/31 15:55:55    132s] =============================================================================================
[05/31 15:55:55    132s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/31 15:55:55    132s] =============================================================================================
[05/31 15:55:55    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:55:55    132s] ---------------------------------------------------------------------------------------------
[05/31 15:55:55    132s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:55:55    132s] [ OptSummaryReport       ]      1   0:00:00.3  (  21.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 15:55:55    132s] [ UpdateTimingGraph      ]      1   0:00:00.2  (  18.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 15:55:55    132s] [ FullDelayCalc          ]      1   0:00:00.4  (  30.9 % )     0:00:00.4 /  0:00:00.3    0.9
[05/31 15:55:55    132s] [ TimingUpdate           ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 15:55:55    132s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:55:55    132s] [ GenerateReports        ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 15:55:55    132s] [ MISC                   ]          0:00:00.2  (  17.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 15:55:55    132s] ---------------------------------------------------------------------------------------------
[05/31 15:55:55    132s]  timeDesign #2 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/31 15:55:55    132s] ---------------------------------------------------------------------------------------------
[05/31 15:55:55    132s] 
[05/31 15:55:55    132s] <CMD> setPlaceMode -place_global_cong_effort high
[05/31 15:55:55    132s] <CMD> setPlaceMode -place_global_clock_power_driven true
[05/31 15:55:55    132s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[05/31 15:55:55    132s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[05/31 15:55:55    132s] <CMD> place_opt_design
[05/31 15:55:55    132s] #% Begin place_opt_design (date=05/31 15:55:55, mem=3173.6M)
[05/31 15:55:55    132s] **INFO: User settings:
[05/31 15:55:55    132s] setDesignMode -bottomRoutingLayer                     C1
[05/31 15:55:55    132s] setDesignMode -process                                22
[05/31 15:55:55    132s] setExtractRCMode -coupling_c_th                       0.1
[05/31 15:55:55    132s] setExtractRCMode -relative_c_th                       1
[05/31 15:55:55    132s] setExtractRCMode -total_c_th                          0
[05/31 15:55:55    132s] setDelayCalMode -enable_high_fanout                   true
[05/31 15:55:55    132s] setDelayCalMode -engine                               aae
[05/31 15:55:55    132s] setDelayCalMode -ignoreNetLoad                        true
[05/31 15:55:55    132s] setDelayCalMode -socv_accuracy_mode                   low
[05/31 15:55:55    132s] setPlaceMode -place_detail_check_route                true
[05/31 15:55:55    132s] setPlaceMode -place_detail_dpt_flow                   true
[05/31 15:55:55    132s] setPlaceMode -place_global_clock_power_driven         true
[05/31 15:55:55    132s] setPlaceMode -place_global_clock_power_driven_effort  high
[05/31 15:55:55    132s] setPlaceMode -place_global_cong_effort                high
[05/31 15:55:55    132s] setPlaceMode -place_global_place_io_pins              true
[05/31 15:55:55    132s] setAnalysisMode -analysisType                         bcwc
[05/31 15:55:55    132s] setAnalysisMode -checkType                            setup
[05/31 15:55:55    132s] setAnalysisMode -clkSrcPath                           false
[05/31 15:55:55    132s] setAnalysisMode -clockPropagation                     forcedIdeal
[05/31 15:55:55    132s] 
[05/31 15:55:55    133s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:13.0/0:05:10.9 (0.4), mem = 2922.1M
[05/31 15:55:55    133s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/31 15:55:55    133s] *** Starting GigaPlace ***
[05/31 15:55:55    133s] Starting place_opt_design V2 flow
[05/31 15:55:55    133s] #optDebug: fT-E <X 2 3 1 0>
[05/31 15:55:55    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:2922.1M, EPOCH TIME: 1748721355.368262
[05/31 15:55:55    133s] Processing tracks to init pin-track alignment.
[05/31 15:55:55    133s] z: 1, totalTracks: 1
[05/31 15:55:55    133s] z: 3, totalTracks: 1
[05/31 15:55:55    133s] z: 5, totalTracks: 1
[05/31 15:55:55    133s] z: 7, totalTracks: 1
[05/31 15:55:55    133s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 15:55:55    133s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:55:55    133s] Initializing Route Infrastructure for color support ...
[05/31 15:55:55    133s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2922.1M, EPOCH TIME: 1748721355.368530
[05/31 15:55:55    133s] ### Add 31 auto generated vias to default rule
[05/31 15:55:55    133s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:2922.1M, EPOCH TIME: 1748721355.371643
[05/31 15:55:55    133s] Route Infrastructure Initialized for color support successfully.
[05/31 15:55:55    133s] Cell TOP LLGs are deleted
[05/31 15:55:55    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] # Building TOP llgBox search-tree.
[05/31 15:55:55    133s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:55:55    133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2921.7M, EPOCH TIME: 1748721355.378848
[05/31 15:55:55    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2921.7M, EPOCH TIME: 1748721355.379303
[05/31 15:55:55    133s] Max number of tech site patterns supported in site array is 256.
[05/31 15:55:55    133s] Core basic site is GF22_DST
[05/31 15:55:55    133s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:55:55    133s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 15:55:55    133s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:55:55    133s] SiteArray: use 430,080 bytes
[05/31 15:55:55    133s] SiteArray: current memory after site array memory allocation 2922.1M
[05/31 15:55:55    133s] SiteArray: FP blocked sites are writable
[05/31 15:55:55    133s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:55:55    133s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2922.1M, EPOCH TIME: 1748721355.560145
[05/31 15:55:55    133s] Process 336 wires and vias for routing blockage analysis
[05/31 15:55:55    133s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1748721355.560242
[05/31 15:55:55    133s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:55:55    133s] Atter site array init, number of instance map data is 0.
[05/31 15:55:55    133s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.260, REAL:0.250, MEM:2922.1M, EPOCH TIME: 1748721355.629576
[05/31 15:55:55    133s] 
[05/31 15:55:55    133s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:55:55    133s] 
[05/31 15:55:55    133s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:55:55    133s] OPERPROF:     Starting CMU at level 3, MEM:2922.1M, EPOCH TIME: 1748721355.630176
[05/31 15:55:55    133s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1748721355.630496
[05/31 15:55:55    133s] 
[05/31 15:55:55    133s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:55:55    133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.252, MEM:2922.1M, EPOCH TIME: 1748721355.630823
[05/31 15:55:55    133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2922.1M, EPOCH TIME: 1748721355.630884
[05/31 15:55:55    133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2922.1M, EPOCH TIME: 1748721355.631085
[05/31 15:55:55    133s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2922.1MB).
[05/31 15:55:55    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.264, MEM:2922.1M, EPOCH TIME: 1748721355.632373
[05/31 15:55:55    133s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2922.1M, EPOCH TIME: 1748721355.632425
[05/31 15:55:55    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] Cell TOP LLGs are deleted
[05/31 15:55:55    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:55    133s] # Resetting pin-track-align track data.
[05/31 15:55:55    133s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.019, MEM:2922.1M, EPOCH TIME: 1748721355.651164
[05/31 15:55:55    133s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.3/0:05:11.1 (0.4), mem = 2922.1M
[05/31 15:55:55    133s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 15:55:55    133s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 224, percentage of missing scan cell = 0.00% (0 / 224)
[05/31 15:55:55    133s] no activity file in design. spp won't run.
[05/31 15:55:55    133s] {MMLU 0 0 1403}
[05/31 15:55:55    133s] [oiLAM] Zs 11, 12
[05/31 15:55:55    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=2922.1M
[05/31 15:55:55    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=2922.1M
[05/31 15:55:55    133s] *** Start deleteBufferTree ***
[05/31 15:55:55    133s] Info: Detect buffers to remove automatically.
[05/31 15:55:55    133s] Analyzing netlist ...
[05/31 15:55:55    133s] Updating netlist
[05/31 15:55:55    133s] 
[05/31 15:55:55    133s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:55:55    133s] *summary: 279 instances (buffers/inverters) removed
[05/31 15:55:55    133s] *** Finish deleteBufferTree (0:00:00.2) ***
[05/31 15:55:56    133s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/31 15:55:56    133s] Info: 1 threads available for lower-level modules during optimization.
[05/31 15:55:56    133s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2948.8M, EPOCH TIME: 1748721356.030102
[05/31 15:55:56    133s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/31 15:55:56    133s]  Deleted 0 physical inst  (cell - / prefix -).
[05/31 15:55:56    133s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.030489
[05/31 15:55:56    133s] INFO: #ExclusiveGroups=0
[05/31 15:55:56    133s] INFO: There are no Exclusive Groups.
[05/31 15:55:56    133s] No user-set net weight.
[05/31 15:55:56    133s] Net fanout histogram:
[05/31 15:55:56    133s] 2		: 469 (41.0%) nets
[05/31 15:55:56    133s] 3		: 337 (29.5%) nets
[05/31 15:55:56    133s] 4     -	14	: 323 (28.3%) nets
[05/31 15:55:56    133s] 15    -	39	: 12 (1.0%) nets
[05/31 15:55:56    133s] 40    -	79	: 0 (0.0%) nets
[05/31 15:55:56    133s] 80    -	159	: 0 (0.0%) nets
[05/31 15:55:56    133s] 160   -	319	: 2 (0.2%) nets
[05/31 15:55:56    133s] 320   -	639	: 0 (0.0%) nets
[05/31 15:55:56    133s] 640   -	1279	: 0 (0.0%) nets
[05/31 15:55:56    133s] 1280  -	2559	: 0 (0.0%) nets
[05/31 15:55:56    133s] 2560  -	5119	: 0 (0.0%) nets
[05/31 15:55:56    133s] 5120+		: 0 (0.0%) nets
[05/31 15:55:56    133s] no activity file in design. spp won't run.
[05/31 15:55:56    133s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[05/31 15:55:56    133s] Scan chains were not defined.
[05/31 15:55:56    133s] Processing tracks to init pin-track alignment.
[05/31 15:55:56    133s] z: 1, totalTracks: 1
[05/31 15:55:56    133s] z: 3, totalTracks: 1
[05/31 15:55:56    133s] z: 5, totalTracks: 1
[05/31 15:55:56    133s] z: 7, totalTracks: 1
[05/31 15:55:56    133s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 15:55:56    133s] #spOpts: rpCkHalo=4 
[05/31 15:55:56    133s] Initializing Route Infrastructure for color support ...
[05/31 15:55:56    133s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:2948.8M, EPOCH TIME: 1748721356.031999
[05/31 15:55:56    133s] ### Add 31 auto generated vias to default rule
[05/31 15:55:56    133s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.010, REAL:0.003, MEM:2948.8M, EPOCH TIME: 1748721356.034894
[05/31 15:55:56    133s] Route Infrastructure Initialized for color support successfully.
[05/31 15:55:56    133s] Cell TOP LLGs are deleted
[05/31 15:55:56    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:56    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:56    133s] # Building TOP llgBox search-tree.
[05/31 15:55:56    133s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:55:56    133s] #std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
[05/31 15:55:56    133s] #ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
[05/31 15:55:56    133s] stdCell: 1122 single + 0 double + 0 multi
[05/31 15:55:56    133s] Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)
[05/31 15:55:56    133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2948.8M, EPOCH TIME: 1748721356.045344
[05/31 15:55:56    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:56    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:55:56    133s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2948.8M, EPOCH TIME: 1748721356.045622
[05/31 15:55:56    133s] Max number of tech site patterns supported in site array is 256.
[05/31 15:55:56    133s] Core basic site is GF22_DST
[05/31 15:55:56    133s] Processing tracks to init pin-track alignment.
[05/31 15:55:56    133s] z: 1, totalTracks: 1
[05/31 15:55:56    133s] z: 3, totalTracks: 1
[05/31 15:55:56    133s] z: 5, totalTracks: 1
[05/31 15:55:56    133s] z: 7, totalTracks: 1
[05/31 15:55:56    133s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 15:55:56    133s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 15:55:56    133s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:55:56    133s] SiteArray: use 430,080 bytes
[05/31 15:55:56    133s] SiteArray: current memory after site array memory allocation 2948.8M
[05/31 15:55:56    133s] SiteArray: FP blocked sites are writable
[05/31 15:55:56    133s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:55:56    133s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2948.8M, EPOCH TIME: 1748721356.217400
[05/31 15:55:56    133s] Process 336 wires and vias for routing blockage analysis
[05/31 15:55:56    133s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.217492
[05/31 15:55:56    133s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:55:56    133s] Atter site array init, number of instance map data is 0.
[05/31 15:55:56    133s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.172, MEM:2948.8M, EPOCH TIME: 1748721356.217954
[05/31 15:55:56    133s] 
[05/31 15:55:56    133s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:55:56    133s] 
[05/31 15:55:56    133s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:55:56    133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.173, MEM:2948.8M, EPOCH TIME: 1748721356.218492
[05/31 15:55:56    133s] 
[05/31 15:55:56    133s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:55:56    133s] 
[05/31 15:55:56    133s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:55:56    133s] Average module density = 0.143.
[05/31 15:55:56    133s] Density for the design = 0.143.
[05/31 15:55:56    133s]        = stdcell_area 8221 sites (515 um^2) / alloc_area 57387 sites (3595 um^2).
[05/31 15:55:56    133s] Pin Density = 0.07460.
[05/31 15:55:56    133s]             = total # of pins 4281 / total area 57387.
[05/31 15:55:56    133s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2948.8M, EPOCH TIME: 1748721356.219426
[05/31 15:55:56    133s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.219869
[05/31 15:55:56    133s] OPERPROF: Starting pre-place ADS at level 1, MEM:2948.8M, EPOCH TIME: 1748721356.220047
[05/31 15:55:56    133s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2948.8M, EPOCH TIME: 1748721356.221217
[05/31 15:55:56    133s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2948.8M, EPOCH TIME: 1748721356.221276
[05/31 15:55:56    133s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.221342
[05/31 15:55:56    133s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2948.8M, EPOCH TIME: 1748721356.221398
[05/31 15:55:56    133s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2948.8M, EPOCH TIME: 1748721356.221448
[05/31 15:55:56    133s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.221538
[05/31 15:55:56    133s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2948.8M, EPOCH TIME: 1748721356.221592
[05/31 15:55:56    133s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.221649
[05/31 15:55:56    133s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2948.8M, EPOCH TIME: 1748721356.221719
[05/31 15:55:56    133s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:2948.8M, EPOCH TIME: 1748721356.221833
[05/31 15:55:56    133s] ADSU 0.143 -> 0.146. site 57387.000 -> 56170.200. GS 4.320
[05/31 15:55:56    133s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:2948.8M, EPOCH TIME: 1748721356.223206
[05/31 15:55:56    133s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2928.8M, EPOCH TIME: 1748721356.224768
[05/31 15:55:56    133s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2928.8M, EPOCH TIME: 1748721356.224889
[05/31 15:55:56    133s] spContextMPad 55 55.
[05/31 15:55:56    133s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:2928.8M, EPOCH TIME: 1748721356.225652
[05/31 15:55:56    133s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:2928.8M, EPOCH TIME: 1748721356.225739
[05/31 15:55:56    133s] Initial padding reaches pin density 0.416 for top
[05/31 15:55:56    133s] InitPadU 0.146 -> 0.267 for top
[05/31 15:55:56    133s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2928.8M, EPOCH TIME: 1748721356.228713
[05/31 15:55:56    133s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2928.8M, EPOCH TIME: 1748721356.228781
[05/31 15:55:56    133s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2928.8M, EPOCH TIME: 1748721356.228901
[05/31 15:55:56    133s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:2928.8M, EPOCH TIME: 1748721356.229354
[05/31 15:55:56    133s] === lastAutoLevel = 8 
[05/31 15:55:56    133s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2928.8M, EPOCH TIME: 1748721356.230048
[05/31 15:55:56    133s] no activity file in design. spp won't run.
[05/31 15:55:56    133s] [spp] 0
[05/31 15:55:56    133s] [adp] 0:1:1:2
[05/31 15:55:56    133s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.010, REAL:0.000, MEM:2928.8M, EPOCH TIME: 1748721356.230368
[05/31 15:55:56    133s] Clock gating cells determined by native netlist tracing.
[05/31 15:55:56    133s] no activity file in design. spp won't run.
[05/31 15:55:56    133s] no activity file in design. spp won't run.
[05/31 15:55:56    133s] OPERPROF: Starting NP-MAIN at level 1, MEM:2928.8M, EPOCH TIME: 1748721356.230654
[05/31 15:55:57    133s] OPERPROF:   Starting NP-Place at level 2, MEM:2952.8M, EPOCH TIME: 1748721357.235657
[05/31 15:55:57    133s] Iteration  1: Total net bbox = 8.316e-11 (3.84e-11 4.48e-11)
[05/31 15:55:57    133s]               Est.  stn bbox = 8.866e-11 (4.09e-11 4.78e-11)
[05/31 15:55:57    133s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2952.8M
[05/31 15:55:57    133s] Iteration  2: Total net bbox = 8.316e-11 (3.84e-11 4.48e-11)
[05/31 15:55:57    133s]               Est.  stn bbox = 8.866e-11 (4.09e-11 4.78e-11)
[05/31 15:55:57    133s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2952.8M
[05/31 15:55:57    133s] OPERPROF:     Starting InitSKP at level 3, MEM:2952.8M, EPOCH TIME: 1748721357.247057
[05/31 15:55:57    133s] 
[05/31 15:55:57    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:55:57    133s] TLC MultiMap info (StdDelay):
[05/31 15:55:57    133s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:55:57    133s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:55:57    133s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:55:57    133s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:55:57    133s]  Setting StdDelay to: 6.1ps
[05/31 15:55:57    133s] 
[05/31 15:55:57    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:55:57    133s] 
[05/31 15:55:57    133s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:55:57    133s] 
[05/31 15:55:57    133s] TimeStamp Deleting Cell Server End ...
[05/31 15:55:57    133s] 
[05/31 15:55:57    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:55:57    133s] TLC MultiMap info (StdDelay):
[05/31 15:55:57    133s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:55:57    133s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:55:57    133s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:55:57    133s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:55:57    133s]  Setting StdDelay to: 6.1ps
[05/31 15:55:57    133s] 
[05/31 15:55:57    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:00    136s] 
[05/31 15:56:00    136s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:00    136s] 
[05/31 15:56:00    136s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:00    136s] 
[05/31 15:56:00    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:00    136s] TLC MultiMap info (StdDelay):
[05/31 15:56:00    136s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:00    136s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:00    136s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:00    136s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:00    136s]  Setting StdDelay to: 6.1ps
[05/31 15:56:00    136s] 
[05/31 15:56:00    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:06    142s] *** Distribution of endpoint levels
[05/31 15:56:06    142s]   [0-9]: 296 / 450 = 65.78%
[05/31 15:56:06    142s]   [10-19]: 87 / 450 = 19.33%
[05/31 15:56:06    142s]   [20-29]: 33 / 450 = 7.33%
[05/31 15:56:06    142s]   [30-39]: 7 / 450 = 1.56%
[05/31 15:56:06    142s]   [40-49]: 5 / 450 = 1.11%
[05/31 15:56:06    142s]   [50-59]: 8 / 450 = 1.78%
[05/31 15:56:06    142s]   [60-69]: 0 / 450 = 0.00%
[05/31 15:56:06    142s]   [70-79]: 0 / 450 = 0.00%
[05/31 15:56:06    142s]   [80-89]: 0 / 450 = 0.00%
[05/31 15:56:06    142s]   [90+]: 14 / 450 = 3.11%
[05/31 15:56:06    142s] Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
[05/31 15:56:06    143s] *** Finished SKP initialization (cpu=0:00:09.2, real=0:00:09.0)***
[05/31 15:56:06    143s] OPERPROF:     Finished InitSKP at level 3, CPU:9.240, REAL:9.304, MEM:3404.3M, EPOCH TIME: 1748721366.550772
[05/31 15:56:06    143s] SKP will use view:
[05/31 15:56:06    143s]   view_slow_mission
[05/31 15:56:06    143s] exp_mt_sequential is set from setPlaceMode option to 1
[05/31 15:56:06    143s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/31 15:56:06    143s] place_exp_mt_interval set to default 32
[05/31 15:56:06    143s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/31 15:56:06    143s] Iteration  3: Total net bbox = 5.352e+01 (2.31e+01 3.04e+01)
[05/31 15:56:06    143s]               Est.  stn bbox = 6.171e+01 (2.65e+01 3.52e+01)
[05/31 15:56:06    143s]               cpu = 0:00:09.3 real = 0:00:09.0 mem = 3418.8M
[05/31 15:56:06    143s] Iteration  4: Total net bbox = 1.103e+03 (6.90e+02 4.13e+02)
[05/31 15:56:06    143s]               Est.  stn bbox = 1.424e+03 (9.08e+02 5.16e+02)
[05/31 15:56:06    143s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3421.4M
[05/31 15:56:06    143s] Iteration  5: Total net bbox = 1.103e+03 (6.90e+02 4.13e+02)
[05/31 15:56:06    143s]               Est.  stn bbox = 1.424e+03 (9.08e+02 5.16e+02)
[05/31 15:56:06    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3421.4M
[05/31 15:56:06    143s] OPERPROF:   Finished NP-Place at level 2, CPU:9.580, REAL:9.667, MEM:3421.4M, EPOCH TIME: 1748721366.902637
[05/31 15:56:06    143s] OPERPROF: Finished NP-MAIN at level 1, CPU:9.590, REAL:10.676, MEM:3421.4M, EPOCH TIME: 1748721366.906460
[05/31 15:56:06    143s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3421.4M, EPOCH TIME: 1748721366.907530
[05/31 15:56:06    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 15:56:06    143s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.001, MEM:3421.4M, EPOCH TIME: 1748721366.908050
[05/31 15:56:06    143s] OPERPROF: Starting NP-MAIN at level 1, MEM:3421.4M, EPOCH TIME: 1748721366.908204
[05/31 15:56:06    143s] OPERPROF:   Starting NP-Place at level 2, MEM:3421.4M, EPOCH TIME: 1748721366.914869
[05/31 15:56:07    143s] Iteration  6: Total net bbox = 3.168e+03 (1.52e+03 1.65e+03)
[05/31 15:56:07    143s]               Est.  stn bbox = 3.859e+03 (1.88e+03 1.98e+03)
[05/31 15:56:07    143s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 3419.4M
[05/31 15:56:07    143s] OPERPROF:   Finished NP-Place at level 2, CPU:0.270, REAL:0.277, MEM:3419.4M, EPOCH TIME: 1748721367.192326
[05/31 15:56:07    143s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.280, REAL:0.287, MEM:3419.4M, EPOCH TIME: 1748721367.194922
[05/31 15:56:07    143s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3419.4M, EPOCH TIME: 1748721367.195125
[05/31 15:56:07    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 15:56:07    143s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3419.4M, EPOCH TIME: 1748721367.195288
[05/31 15:56:07    143s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3419.4M, EPOCH TIME: 1748721367.195365
[05/31 15:56:07    143s] Starting Early Global Route rough congestion estimation: mem = 3419.4M
[05/31 15:56:07    143s] (I)      Initializing eGR engine (rough)
[05/31 15:56:07    143s] Set min layer with design mode ( 3 )
[05/31 15:56:07    143s] Set max layer with default ( 127 )
[05/31 15:56:07    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:07    143s] Min route layer (adjusted) = 3
[05/31 15:56:07    143s] Max route layer (adjusted) = 11
[05/31 15:56:07    143s] (I)      clean place blk overflow:
[05/31 15:56:07    143s] (I)      H : enabled 0.60 0
[05/31 15:56:07    143s] (I)      V : enabled 0.60 0
[05/31 15:56:07    143s] (I)      Initializing eGR engine (rough)
[05/31 15:56:07    143s] Set min layer with design mode ( 3 )
[05/31 15:56:07    143s] Set max layer with default ( 127 )
[05/31 15:56:07    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:07    143s] Min route layer (adjusted) = 3
[05/31 15:56:07    143s] Max route layer (adjusted) = 11
[05/31 15:56:07    143s] (I)      clean place blk overflow:
[05/31 15:56:07    143s] (I)      H : enabled 0.60 0
[05/31 15:56:07    143s] (I)      V : enabled 0.60 0
[05/31 15:56:07    143s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[05/31 15:56:07    143s] (I)      Running eGR Rough flow
[05/31 15:56:07    143s] (I)      # wire layers (front) : 12
[05/31 15:56:07    143s] (I)      # wire layers (back)  : 0
[05/31 15:56:07    143s] (I)      min wire layer : 1
[05/31 15:56:07    143s] (I)      max wire layer : 11
[05/31 15:56:07    143s] (I)      # cut layers (front) : 11
[05/31 15:56:07    143s] (I)      # cut layers (back)  : 0
[05/31 15:56:07    143s] (I)      min cut layer : 1
[05/31 15:56:07    143s] (I)      max cut layer : 10
[05/31 15:56:07    143s] (I)      ================================== Layers ===================================
[05/31 15:56:07    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:07    143s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 15:56:07    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:07    143s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 15:56:07    143s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 15:56:07    143s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:07    143s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:07    143s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:07    143s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:07    143s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:07    143s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 15:56:07    143s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:56:07    143s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:56:07    143s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 15:56:07    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:07    143s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 15:56:07    143s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 15:56:07    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:07    143s] (I)      Started Import and model ( Curr Mem: 3.32 MB )
[05/31 15:56:07    143s] (I)      == Non-default Options ==
[05/31 15:56:07    143s] (I)      Print mode                                         : 2
[05/31 15:56:07    143s] (I)      Stop if highly congested                           : false
[05/31 15:56:07    143s] (I)      Local connection modeling                          : true
[05/31 15:56:07    143s] (I)      Maximum routing layer                              : 11
[05/31 15:56:07    143s] (I)      Minimum routing layer                              : 3
[05/31 15:56:07    143s] (I)      Top routing layer                                  : 11
[05/31 15:56:07    143s] (I)      Bottom routing layer                               : 3
[05/31 15:56:07    143s] (I)      Assign partition pins                              : false
[05/31 15:56:07    143s] (I)      Support large GCell                                : true
[05/31 15:56:07    143s] (I)      Number of threads                                  : 1
[05/31 15:56:07    143s] (I)      Number of rows per GCell                           : 7
[05/31 15:56:07    143s] (I)      Max num rows per GCell                             : 32
[05/31 15:56:07    143s] (I)      Route tie net to shape                             : auto
[05/31 15:56:07    143s] (I)      Method to set GCell size                           : row
[05/31 15:56:07    143s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 15:56:07    143s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 15:56:07    143s] (I)      ============== Pin Summary ==============
[05/31 15:56:07    143s] (I)      +-------+--------+---------+------------+
[05/31 15:56:07    143s] (I)      | Layer | # pins | % total |      Group |
[05/31 15:56:07    143s] (I)      +-------+--------+---------+------------+
[05/31 15:56:07    143s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/31 15:56:07    143s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/31 15:56:07    143s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/31 15:56:07    143s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 15:56:07    143s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 15:56:07    143s] (I)      +-------+--------+---------+------------+
[05/31 15:56:07    143s] (I)      Use row-based GCell size
[05/31 15:56:07    143s] (I)      Use row-based GCell align
[05/31 15:56:07    143s] (I)      layer 0 area = 6400
[05/31 15:56:07    143s] (I)      layer 1 area = 8800
[05/31 15:56:07    143s] (I)      layer 2 area = 11000
[05/31 15:56:07    143s] (I)      layer 3 area = 11000
[05/31 15:56:07    143s] (I)      layer 4 area = 11000
[05/31 15:56:07    143s] (I)      layer 5 area = 11000
[05/31 15:56:07    143s] (I)      layer 6 area = 11000
[05/31 15:56:07    143s] (I)      layer 7 area = 810000
[05/31 15:56:07    143s] (I)      layer 8 area = 2000000
[05/31 15:56:07    143s] (I)      layer 9 area = 2000000
[05/31 15:56:07    143s] (I)      layer 10 area = 0
[05/31 15:56:07    143s] (I)      GCell unit size   : 540
[05/31 15:56:07    143s] (I)      GCell multiplier  : 7
[05/31 15:56:07    143s] (I)      GCell row height  : 540
[05/31 15:56:07    143s] (I)      Actual row height : 540
[05/31 15:56:07    143s] (I)      GCell align ref   : 3944 4000
[05/31 15:56:07    143s] (I)      Track table information for default rule: 
[05/31 15:56:07    143s] (I)      M1 has single uniform track structure
[05/31 15:56:07    143s] (I)      M2 has single uniform track structure
[05/31 15:56:07    143s] (I)      C1 has single uniform track structure
[05/31 15:56:07    143s] (I)      C2 has single uniform track structure
[05/31 15:56:07    143s] (I)      C3 has single uniform track structure
[05/31 15:56:07    143s] (I)      C4 has single uniform track structure
[05/31 15:56:07    143s] (I)      C5 has single uniform track structure
[05/31 15:56:07    143s] (I)      JA has single uniform track structure
[05/31 15:56:07    143s] (I)      QA has single uniform track structure
[05/31 15:56:07    143s] (I)      QB has single uniform track structure
[05/31 15:56:07    143s] (I)      LB has single uniform track structure
[05/31 15:56:07    143s] (I)      ========================= Default via ==========================
[05/31 15:56:07    143s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:07    143s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 15:56:07    143s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:07    143s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 15:56:07    143s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 15:56:07    143s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 15:56:07    143s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 15:56:07    143s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 15:56:07    143s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 15:56:07    143s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 15:56:07    143s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 15:56:07    143s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 15:56:07    143s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 15:56:07    143s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:07    143s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 15:56:07    143s] (I)      Read 0 PG shapes
[05/31 15:56:07    143s] (I)      Read 0 clock shapes
[05/31 15:56:07    143s] (I)      Read 0 other shapes
[05/31 15:56:07    143s] (I)      #Routing Blockages  : 0
[05/31 15:56:07    143s] (I)      #Instance Blockages : 674
[05/31 15:56:07    143s] (I)      #PG Blockages       : 0
[05/31 15:56:07    143s] (I)      #Halo Blockages     : 0
[05/31 15:56:07    143s] (I)      #Boundary Blockages : 0
[05/31 15:56:07    143s] (I)      #Clock Blockages    : 0
[05/31 15:56:07    143s] (I)      #Other Blockages    : 0
[05/31 15:56:07    143s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 15:56:07    143s] (I)      Custom ignore net properties:
[05/31 15:56:07    143s] (I)      1 : NotLegal
[05/31 15:56:07    143s] (I)      Default ignore net properties:
[05/31 15:56:07    143s] (I)      1 : Special
[05/31 15:56:07    143s] (I)      2 : Analog
[05/31 15:56:07    143s] (I)      3 : Fixed
[05/31 15:56:07    143s] (I)      4 : Skipped
[05/31 15:56:07    143s] (I)      5 : MixedSignal
[05/31 15:56:07    143s] (I)      Prerouted net properties:
[05/31 15:56:07    143s] (I)      1 : NotLegal
[05/31 15:56:07    143s] (I)      2 : Special
[05/31 15:56:07    143s] (I)      3 : Analog
[05/31 15:56:07    143s] (I)      4 : Fixed
[05/31 15:56:07    143s] (I)      5 : Skipped
[05/31 15:56:07    143s] (I)      6 : MixedSignal
[05/31 15:56:07    143s] (I)      Early global route reroute all routable nets
[05/31 15:56:07    143s] (I)      #prerouted nets         : 0
[05/31 15:56:07    143s] (I)      #prerouted special nets : 0
[05/31 15:56:07    143s] (I)      #prerouted wires        : 0
[05/31 15:56:07    143s] (I)      Read 1137 nets ( ignored 0 )
[05/31 15:56:07    143s] (I)        Front-side 1137 ( ignored 0 )
[05/31 15:56:07    143s] (I)        Back-side  0 ( ignored 0 )
[05/31 15:56:07    143s] (I)        Both-side  0 ( ignored 0 )
[05/31 15:56:07    143s] (I)      Reading macro buffers
[05/31 15:56:07    143s] (I)      Number of macros with buffers: 0
[05/31 15:56:07    143s] (I)      early_global_route_priority property id does not exist.
[05/31 15:56:07    143s] (I)      Read Num Blocks=674  Num Prerouted Wires=0  Num CS=0
[05/31 15:56:07    143s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:07    143s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 15:56:07    143s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 15:56:07    143s] (I)      Track adjustment: Reducing 1630 tracks (12.00%) for Layer3
[05/31 15:56:07    143s] (I)      Number of ignored nets                =      0
[05/31 15:56:07    143s] (I)      Number of connected nets              =      0
[05/31 15:56:07    143s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 15:56:07    143s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 15:56:07    143s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 15:56:07    143s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 15:56:07    143s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 15:56:07    143s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 15:56:07    143s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 15:56:07    143s] (I)      There are 1 clock nets ( 0 with NDR ).
[05/31 15:56:07    143s] (I)      Ndr track 0 does not exist
[05/31 15:56:07    143s] (I)      ---------------------Grid Graph Info--------------------
[05/31 15:56:07    143s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 15:56:07    143s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 15:56:07    143s] (I)      Site width          :   116  (dbu)
[05/31 15:56:07    143s] (I)      Row height          :   540  (dbu)
[05/31 15:56:07    143s] (I)      GCell row height    :   540  (dbu)
[05/31 15:56:07    143s] (I)      GCell width         :  3780  (dbu)
[05/31 15:56:07    143s] (I)      GCell height        :  3780  (dbu)
[05/31 15:56:07    143s] (I)      Grid                :    18    18    11
[05/31 15:56:07    143s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 15:56:07    143s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780     0  3780     0  3780
[05/31 15:56:07    143s] (I)      Horizontal capacity :     0     0     0  3780     0  3780     0  3780     0  3780     0
[05/31 15:56:07    143s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 15:56:07    143s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 15:56:07    143s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:56:07    143s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:56:07    143s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 15:56:07    143s] (I)      Num tracks per GCell: 47.25 47.25 42.00 42.00 42.00 42.00 42.00  4.20  1.57  1.57  1.05
[05/31 15:56:07    143s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 15:56:07    143s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 15:56:07    143s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 15:56:07    143s] (I)      --------------------------------------------------------
[05/31 15:56:07    143s] 
[05/31 15:56:07    143s] (I)      ============ Routing rule table ============
[05/31 15:56:07    143s] (I)      Rule id: 0  Nets: 1137
[05/31 15:56:07    143s] (I)      ========================================
[05/31 15:56:07    143s] (I)      
[05/31 15:56:07    143s] (I)      ======== NDR :  =========
[05/31 15:56:07    143s] (I)      +--------------+--------+
[05/31 15:56:07    143s] (I)      |           ID |      0 |
[05/31 15:56:07    143s] (I)      |         Name |        |
[05/31 15:56:07    143s] (I)      |      Default |    yes |
[05/31 15:56:07    143s] (I)      |  Clk Special |     no |
[05/31 15:56:07    143s] (I)      | Hard spacing |     no |
[05/31 15:56:07    143s] (I)      |    NDR track | (none) |
[05/31 15:56:07    143s] (I)      |      NDR via | (none) |
[05/31 15:56:07    143s] (I)      |  Extra space |      0 |
[05/31 15:56:07    143s] (I)      |      Shields |      0 |
[05/31 15:56:07    143s] (I)      |   Demand (H) |      1 |
[05/31 15:56:07    143s] (I)      |   Demand (V) |      1 |
[05/31 15:56:07    143s] (I)      |        #Nets |   1137 |
[05/31 15:56:07    143s] (I)      +--------------+--------+
[05/31 15:56:07    143s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:07    143s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 15:56:07    143s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:07    143s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 15:56:07    143s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:07    143s] (I)      =============== Blocked Tracks ===============
[05/31 15:56:07    143s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:07    143s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 15:56:07    143s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:07    143s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     3 |   13554 |     2273 |        16.77% |
[05/31 15:56:07    143s] (I)      |     4 |   13572 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     5 |   13554 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     6 |   13572 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     7 |   13554 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     8 |    1332 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |     9 |     504 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |    10 |     504 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      |    11 |     324 |        0 |         0.00% |
[05/31 15:56:07    143s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:07    143s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[05/31 15:56:07    143s] (I)      Reset routing kernel
[05/31 15:56:07    143s] (I)      numLocalWires=4193  numGlobalNetBranches=1257  numLocalNetBranches=840
[05/31 15:56:07    143s] (I)      totalPins=4263  totalGlobalPin=1637 (38.40%)
[05/31 15:56:07    143s] (I)      total 2D Cap : 67304 = (28980 H, 38324 V)
[05/31 15:56:07    143s] (I)      total 2D Demand : 543 = (0 H, 543 V)
[05/31 15:56:07    143s] (I)      #blocked GCells = 0
[05/31 15:56:07    143s] (I)      #regions = 1
[05/31 15:56:07    143s] (I)      
[05/31 15:56:07    143s] (I)      ============  Phase 1a Route ============
[05/31 15:56:07    143s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/31 15:56:07    143s] (I)      Usage: 1125 = (605 H, 520 V) = (2.09% H, 1.36% V) = (2.287e+03um H, 1.966e+03um V)
[05/31 15:56:07    143s] (I)      
[05/31 15:56:07    143s] (I)      ============  Phase 1b Route ============
[05/31 15:56:07    143s] (I)      Usage: 1125 = (605 H, 520 V) = (2.09% H, 1.36% V) = (2.287e+03um H, 1.966e+03um V)
[05/31 15:56:07    143s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/31 15:56:07    143s] 
[05/31 15:56:07    143s] (I)      Updating congestion map
[05/31 15:56:07    143s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 15:56:07    143s] (I)      Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.32 MB )
[05/31 15:56:07    143s] Finished Early Global Route rough congestion estimation: mem = 3417.4M
[05/31 15:56:07    143s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.030, REAL:0.036, MEM:3417.4M, EPOCH TIME: 1748721367.231621
[05/31 15:56:07    143s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/31 15:56:07    143s] OPERPROF: Starting CDPad at level 1, MEM:3417.4M, EPOCH TIME: 1748721367.231730
[05/31 15:56:07    143s] CDPadU 0.267 -> 0.261. R=0.146, N=1122, GS=3.780
[05/31 15:56:07    143s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.006, MEM:3417.4M, EPOCH TIME: 1748721367.237774
[05/31 15:56:07    143s] OPERPROF: Starting NP-MAIN at level 1, MEM:3417.4M, EPOCH TIME: 1748721367.238087
[05/31 15:56:07    143s] OPERPROF:   Starting NP-Place at level 2, MEM:3417.4M, EPOCH TIME: 1748721367.243498
[05/31 15:56:07    143s] OPERPROF:   Finished NP-Place at level 2, CPU:0.020, REAL:0.013, MEM:3419.8M, EPOCH TIME: 1748721367.256496
[05/31 15:56:07    143s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.030, REAL:0.021, MEM:3419.8M, EPOCH TIME: 1748721367.258690
[05/31 15:56:07    143s] Global placement CDP skipped at cutLevel 7.
[05/31 15:56:07    143s] Iteration  7: Total net bbox = 3.760e+03 (2.08e+03 1.68e+03)
[05/31 15:56:07    143s]               Est.  stn bbox = 4.521e+03 (2.51e+03 2.01e+03)
[05/31 15:56:07    143s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3419.8M
[05/31 15:56:07    143s] Iteration  8: Total net bbox = 3.760e+03 (2.08e+03 1.68e+03)
[05/31 15:56:07    143s]               Est.  stn bbox = 4.521e+03 (2.51e+03 2.01e+03)
[05/31 15:56:07    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3419.8M
[05/31 15:56:07    143s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3419.8M, EPOCH TIME: 1748721367.263228
[05/31 15:56:07    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 15:56:07    143s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3419.8M, EPOCH TIME: 1748721367.263382
[05/31 15:56:07    143s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/31 15:56:07    143s] MH packer: No MH instances from GP
[05/31 15:56:07    143s] 0 (out of 0) MH cells were successfully legalized.
[05/31 15:56:07    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3419.8M, DRC: 0)
[05/31 15:56:07    143s] OPERPROF: Starting NP-MAIN at level 1, MEM:3419.8M, EPOCH TIME: 1748721367.263586
[05/31 15:56:07    143s] OPERPROF:   Starting NP-Place at level 2, MEM:3419.8M, EPOCH TIME: 1748721367.269109
[05/31 15:56:07    144s] Iteration  9: Total net bbox = 4.292e+03 (2.18e+03 2.11e+03)
[05/31 15:56:07    144s]               Est.  stn bbox = 5.042e+03 (2.58e+03 2.46e+03)
[05/31 15:56:07    144s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3435.8M
[05/31 15:56:07    144s] GP RA stats: MHOnly 0 nrInst 1122 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 15:56:07    144s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3451.8M, EPOCH TIME: 1748721367.918660
[05/31 15:56:07    144s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3451.8M, EPOCH TIME: 1748721367.918756
[05/31 15:56:07    144s] Iteration 10: Total net bbox = 4.124e+03 (2.05e+03 2.08e+03)
[05/31 15:56:07    144s]               Est.  stn bbox = 4.857e+03 (2.44e+03 2.42e+03)
[05/31 15:56:07    144s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3451.8M
[05/31 15:56:07    144s] OPERPROF:   Finished NP-Place at level 2, CPU:0.650, REAL:0.650, MEM:3435.8M, EPOCH TIME: 1748721367.919362
[05/31 15:56:07    144s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.660, REAL:0.658, MEM:3419.8M, EPOCH TIME: 1748721367.921805
[05/31 15:56:07    144s] Iteration 11: Total net bbox = 4.468e+03 (2.37e+03 2.10e+03)
[05/31 15:56:07    144s]               Est.  stn bbox = 5.250e+03 (2.81e+03 2.44e+03)
[05/31 15:56:07    144s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 3419.8M
[05/31 15:56:07    144s] Iteration 12: Total net bbox = 4.468e+03 (2.37e+03 2.10e+03)
[05/31 15:56:07    144s]               Est.  stn bbox = 5.250e+03 (2.81e+03 2.44e+03)
[05/31 15:56:07    144s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3419.8M
[05/31 15:56:07    144s] [adp] clock
[05/31 15:56:07    144s] [adp] weight, nr nets, wire length
[05/31 15:56:07    144s] [adp]      0        1  92.937000
[05/31 15:56:07    144s] [adp] data
[05/31 15:56:07    144s] [adp] weight, nr nets, wire length
[05/31 15:56:07    144s] [adp]      0     1142  4417.772000
[05/31 15:56:07    144s] [adp] 0.000000|0.000000|0.000000
[05/31 15:56:07    144s] Iteration 13: Total net bbox = 4.468e+03 (2.37e+03 2.10e+03)
[05/31 15:56:07    144s]               Est.  stn bbox = 5.250e+03 (2.81e+03 2.44e+03)
[05/31 15:56:07    144s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3419.8M
[05/31 15:56:07    144s] Clear WL Bound Manager after Global Placement... 
[05/31 15:56:07    144s] Finished Global Placement (cpu=0:00:10.6, real=0:00:11.0, mem=3419.8M)
[05/31 15:56:07    144s] Keep Tdgp Graph and DB for later use
[05/31 15:56:07    144s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/31 15:56:07    144s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3419.8M, EPOCH TIME: 1748721367.929194
[05/31 15:56:07    144s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3419.8M, EPOCH TIME: 1748721367.929244
[05/31 15:56:07    144s] Saved padding area to DB
[05/31 15:56:07    144s] Cell TOP LLGs are deleted
[05/31 15:56:07    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:07    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:07    144s] # Resetting pin-track-align track data.
[05/31 15:56:07    144s] Solver runtime cpu: 0:00:01.1 real: 0:00:01.1
[05/31 15:56:07    144s] Core Placement runtime cpu: 0:00:10.6 real: 0:00:11.0
[05/31 15:56:07    144s] Begin: Reorder Scan Chains
[05/31 15:56:07    144s] End: Reorder Scan Chains
[05/31 15:56:07    144s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3419.8M, EPOCH TIME: 1748721367.939606
[05/31 15:56:07    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3419.8M, EPOCH TIME: 1748721367.939769
[05/31 15:56:07    144s] Processing tracks to init pin-track alignment.
[05/31 15:56:07    144s] z: 1, totalTracks: 1
[05/31 15:56:07    144s] z: 3, totalTracks: 1
[05/31 15:56:07    144s] z: 5, totalTracks: 1
[05/31 15:56:07    144s] z: 7, totalTracks: 1
[05/31 15:56:07    144s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 15:56:07    144s] #spOpts: rpCkHalo=4 
[05/31 15:56:07    144s] Initializing Route Infrastructure for color support ...
[05/31 15:56:07    144s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3419.8M, EPOCH TIME: 1748721367.940168
[05/31 15:56:07    144s] ### Add 31 auto generated vias to default rule
[05/31 15:56:07    144s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.005, MEM:3419.8M, EPOCH TIME: 1748721367.945402
[05/31 15:56:07    144s] Route Infrastructure Initialized for color support successfully.
[05/31 15:56:07    144s] Cell TOP LLGs are deleted
[05/31 15:56:07    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:07    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:07    144s] # Building TOP llgBox search-tree.
[05/31 15:56:07    144s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:07    144s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3419.8M, EPOCH TIME: 1748721367.952837
[05/31 15:56:07    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:07    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:07    144s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3419.8M, EPOCH TIME: 1748721367.953350
[05/31 15:56:07    144s] Max number of tech site patterns supported in site array is 256.
[05/31 15:56:07    144s] Core basic site is GF22_DST
[05/31 15:56:08    144s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 15:56:08    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 15:56:08    144s] Fast DP-INIT is on for default
[05/31 15:56:08    144s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:56:08    144s] Atter site array init, number of instance map data is 0.
[05/31 15:56:08    144s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.190, REAL:0.174, MEM:3419.8M, EPOCH TIME: 1748721368.127315
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:08    144s] OPERPROF:       Starting CMU at level 4, MEM:3419.8M, EPOCH TIME: 1748721368.127776
[05/31 15:56:08    144s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:3419.8M, EPOCH TIME: 1748721368.134829
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:56:08    144s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.190, REAL:0.182, MEM:3419.8M, EPOCH TIME: 1748721368.135118
[05/31 15:56:08    144s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3419.8M, EPOCH TIME: 1748721368.135179
[05/31 15:56:08    144s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3419.8M, EPOCH TIME: 1748721368.135269
[05/31 15:56:08    144s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3419.8MB).
[05/31 15:56:08    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.196, MEM:3419.8M, EPOCH TIME: 1748721368.136075
[05/31 15:56:08    144s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.200, REAL:0.197, MEM:3419.8M, EPOCH TIME: 1748721368.136136
[05/31 15:56:08    144s] TDRefine: refinePlace mode is spiral
[05/31 15:56:08    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.1
[05/31 15:56:08    144s] OPERPROF: Starting Refine-Place at level 1, MEM:3419.8M, EPOCH TIME: 1748721368.136276
[05/31 15:56:08    144s] *** Starting refinePlace (0:02:25 mem=3419.8M) ***
[05/31 15:56:08    144s] Total net bbox length = 4.470e+03 (2.370e+03 2.100e+03) (ext = 1.741e+02)
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:08    144s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3419.8M, EPOCH TIME: 1748721368.137254
[05/31 15:56:08    144s] # Found 0 legal fixed insts to color.
[05/31 15:56:08    144s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3419.8M, EPOCH TIME: 1748721368.137362
[05/31 15:56:08    144s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3419.8M, EPOCH TIME: 1748721368.137716
[05/31 15:56:08    144s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 15:56:08    144s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3419.8M, EPOCH TIME: 1748721368.137885
[05/31 15:56:08    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 15:56:08    144s] Set min layer with design mode ( 3 )
[05/31 15:56:08    144s] Set max layer with default ( 127 )
[05/31 15:56:08    144s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    144s] Min route layer (adjusted) = 3
[05/31 15:56:08    144s] Max route layer (adjusted) = 11
[05/31 15:56:08    144s] Set min layer with design mode ( 3 )
[05/31 15:56:08    144s] Set max layer with default ( 127 )
[05/31 15:56:08    144s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    144s] Min route layer (adjusted) = 3
[05/31 15:56:08    144s] Max route layer (adjusted) = 11
[05/31 15:56:08    144s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3419.8M, EPOCH TIME: 1748721368.142464
[05/31 15:56:08    144s] Starting refinePlace ...
[05/31 15:56:08    144s] Set min layer with design mode ( 3 )
[05/31 15:56:08    144s] Set max layer with default ( 127 )
[05/31 15:56:08    144s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    144s] Min route layer (adjusted) = 3
[05/31 15:56:08    144s] Max route layer (adjusted) = 11
[05/31 15:56:08    144s] Set min layer with design mode ( 3 )
[05/31 15:56:08    144s] Set max layer with default ( 127 )
[05/31 15:56:08    144s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    144s] Min route layer (adjusted) = 3
[05/31 15:56:08    144s] Max route layer (adjusted) = 11
[05/31 15:56:08    144s] DDP initSite1 nrRow 111 nrJob 111
[05/31 15:56:08    144s] DDP markSite nrRow 111 nrJob 111
[05/31 15:56:08    144s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 15:56:08    144s] ** Cut row section cpu time 0:00:00.0.
[05/31 15:56:08    144s]  ** Cut row section real time 0:00:00.0.
[05/31 15:56:08    144s]    Spread Effort: high, standalone mode, useDDP on.
[05/31 15:56:08    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3419.8MB) @(0:02:25 - 0:02:25).
[05/31 15:56:08    144s] Move report: preRPlace moves 1122 insts, mean move: 0.08 um, max move: 1.18 um 
[05/31 15:56:08    144s] 	Max move on inst (intadd_0/U8): (44.36, 43.20) --> (43.50, 42.88)
[05/31 15:56:08    144s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 15:56:08    144s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3419.8M, EPOCH TIME: 1748721368.163047
[05/31 15:56:08    144s] Tweakage: fix icg 0, fix clk 0.
[05/31 15:56:08    144s] Tweakage: density cost 0, scale 0.4.
[05/31 15:56:08    144s] Tweakage: activity cost 0, scale 1.0.
[05/31 15:56:08    144s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3419.8M, EPOCH TIME: 1748721368.165091
[05/31 15:56:08    144s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3419.8M, EPOCH TIME: 1748721368.169229
[05/31 15:56:08    144s] Tweakage swap 47 pairs.
[05/31 15:56:08    144s] Tweakage perm 22 insts, flip 443 insts.
[05/31 15:56:08    144s] Tweakage perm 15 insts, flip 36 insts.
[05/31 15:56:08    144s] Tweakage swap 20 pairs.
[05/31 15:56:08    144s] Tweakage perm 3 insts, flip 11 insts.
[05/31 15:56:08    144s] Tweakage perm 0 insts, flip 1 insts.
[05/31 15:56:08    144s] Tweakage swap 7 pairs.
[05/31 15:56:08    144s] Tweakage swap 1 pairs.
[05/31 15:56:08    144s] Tweakage perm 2 insts, flip 70 insts.
[05/31 15:56:08    144s] Tweakage perm 2 insts, flip 9 insts.
[05/31 15:56:08    144s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.100, REAL:0.099, MEM:3419.8M, EPOCH TIME: 1748721368.268695
[05/31 15:56:08    144s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.100, REAL:0.104, MEM:3419.8M, EPOCH TIME: 1748721368.268905
[05/31 15:56:08    144s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.100, REAL:0.106, MEM:3419.8M, EPOCH TIME: 1748721368.269168
[05/31 15:56:08    144s] Move report: Congestion aware Tweak moves 148 insts, mean move: 1.41 um, max move: 6.38 um 
[05/31 15:56:08    144s] 	Max move on inst (SPI_slave_inst/SS_sync_0_reg): (17.63, 33.16) --> (12.88, 34.78)
[05/31 15:56:08    144s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3419.8mb) @(0:02:25 - 0:02:25).
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s]  === Spiral for Logical I: (movable: 1122) ===
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 15:56:08    144s] 
[05/31 15:56:08    144s]  Info: 0 filler has been deleted!
[05/31 15:56:08    144s] Move report: legalization moves 7 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/31 15:56:08    144s] 	Max move on inst (intadd_0/U11): (38.28, 45.04) --> (38.16, 45.04)
[05/31 15:56:08    144s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 15:56:08    144s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 15:56:08    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3387.8MB) @(0:02:25 - 0:02:25).
[05/31 15:56:08    144s] Move report: Detail placement moves 1122 insts, mean move: 0.26 um, max move: 6.32 um 
[05/31 15:56:08    144s] 	Max move on inst (SPI_slave_inst/SS_sync_0_reg): (17.59, 33.17) --> (12.88, 34.78)
[05/31 15:56:08    144s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3387.8MB
[05/31 15:56:08    144s] Statistics of distance of Instance movement in refine placement:
[05/31 15:56:08    144s]   maximum (X+Y) =         6.32 um
[05/31 15:56:08    144s]   inst (SPI_slave_inst/SS_sync_0_reg) with max move: (17.592, 33.173) -> (12.876, 34.78)
[05/31 15:56:08    144s]   mean    (X+Y) =         0.26 um
[05/31 15:56:08    144s] Summary Report:
[05/31 15:56:08    144s] Instances move: 1122 (out of 1122 movable)
[05/31 15:56:08    144s] Instances flipped: 0
[05/31 15:56:08    144s] Mean displacement: 0.26 um
[05/31 15:56:08    144s] Max displacement: 6.32 um (Instance: SPI_slave_inst/SS_sync_0_reg) (17.592, 33.173) -> (12.876, 34.78)
[05/31 15:56:08    144s] 	Length: 19 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_FDPRBQ_V2_1
[05/31 15:56:08    144s] 	Violation at original loc: Overlapping with other instance
[05/31 15:56:08    144s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 15:56:08    144s] Total instances moved : 1122
[05/31 15:56:08    144s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.220, REAL:0.231, MEM:3387.8M, EPOCH TIME: 1748721368.373173
[05/31 15:56:08    144s] Total net bbox length = 4.139e+03 (2.059e+03 2.080e+03) (ext = 1.666e+02)
[05/31 15:56:08    144s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3387.8MB
[05/31 15:56:08    144s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3387.8MB) @(0:02:25 - 0:02:25).
[05/31 15:56:08    144s] *** Finished refinePlace (0:02:25 mem=3387.8M) ***
[05/31 15:56:08    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.1
[05/31 15:56:08    144s] OPERPROF: Finished Refine-Place at level 1, CPU:0.240, REAL:0.238, MEM:3387.8M, EPOCH TIME: 1748721368.374256
[05/31 15:56:08    144s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3387.8M, EPOCH TIME: 1748721368.374368
[05/31 15:56:08    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/31 15:56:08    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] Cell TOP LLGs are deleted
[05/31 15:56:08    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] # Resetting pin-track-align track data.
[05/31 15:56:08    144s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:3364.8M, EPOCH TIME: 1748721368.381376
[05/31 15:56:08    144s] *** Finished Initial Placement (cpu=0:00:11.3, real=0:00:12.0, mem=3364.8M) ***
[05/31 15:56:08    144s] Processing tracks to init pin-track alignment.
[05/31 15:56:08    144s] z: 1, totalTracks: 1
[05/31 15:56:08    144s] z: 3, totalTracks: 1
[05/31 15:56:08    144s] z: 5, totalTracks: 1
[05/31 15:56:08    144s] z: 7, totalTracks: 1
[05/31 15:56:08    144s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 15:56:08    144s] #spOpts: rpCkHalo=4 
[05/31 15:56:08    144s] Cell TOP LLGs are deleted
[05/31 15:56:08    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] # Building TOP llgBox search-tree.
[05/31 15:56:08    144s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:08    144s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3364.8M, EPOCH TIME: 1748721368.388190
[05/31 15:56:08    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    144s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3364.8M, EPOCH TIME: 1748721368.388473
[05/31 15:56:08    144s] Max number of tech site patterns supported in site array is 256.
[05/31 15:56:08    144s] Core basic site is GF22_DST
[05/31 15:56:08    145s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:56:08    145s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:56:08    145s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:56:08    145s] SiteArray: use 430,080 bytes
[05/31 15:56:08    145s] SiteArray: current memory after site array memory allocation 3364.8M
[05/31 15:56:08    145s] SiteArray: FP blocked sites are writable
[05/31 15:56:08    145s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:56:08    145s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3364.8M, EPOCH TIME: 1748721368.557063
[05/31 15:56:08    145s] Process 336 wires and vias for routing blockage analysis
[05/31 15:56:08    145s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3364.8M, EPOCH TIME: 1748721368.557155
[05/31 15:56:08    145s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:56:08    145s] Atter site array init, number of instance map data is 0.
[05/31 15:56:08    145s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.169, MEM:3364.8M, EPOCH TIME: 1748721368.557624
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:08    145s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.170, MEM:3364.8M, EPOCH TIME: 1748721368.558168
[05/31 15:56:08    145s] default core: bins with density > 0.750 =  0.00 % ( 0 / 132 )
[05/31 15:56:08    145s] Density distribution unevenness ratio = 60.972%
[05/31 15:56:08    145s] Density distribution unevenness ratio (U70) = 0.000%
[05/31 15:56:08    145s] Density distribution unevenness ratio (U80) = 0.000%
[05/31 15:56:08    145s] Density distribution unevenness ratio (U90) = 0.000%
[05/31 15:56:08    145s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3364.8M, EPOCH TIME: 1748721368.559646
[05/31 15:56:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] Cell TOP LLGs are deleted
[05/31 15:56:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] # Resetting pin-track-align track data.
[05/31 15:56:08    145s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:3364.8M, EPOCH TIME: 1748721368.563010
[05/31 15:56:08    145s] Starting IO pin assignment...
[05/31 15:56:08    145s] The design is not routed. Using placement based method for pin assignment.
[05/31 15:56:08    145s] ### Add 31 auto generated vias to default rule
[05/31 15:56:08    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:56:08    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:56:08    145s] Completed IO pin assignment.
[05/31 15:56:08    145s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] *** Start incrementalPlace ***
[05/31 15:56:08    145s] User Input Parameters:
[05/31 15:56:08    145s] - Congestion Driven    : On
[05/31 15:56:08    145s] - Timing Driven        : On
[05/31 15:56:08    145s] - Area-Violation Based : On
[05/31 15:56:08    145s] - Start Rollback Level : -5
[05/31 15:56:08    145s] - Legalized            : On
[05/31 15:56:08    145s] - Window Based         : Off
[05/31 15:56:08    145s] - eDen incr mode       : Off
[05/31 15:56:08    145s] - Small incr mode      : Off
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3380.8M, EPOCH TIME: 1748721368.620424
[05/31 15:56:08    145s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3380.8M, EPOCH TIME: 1748721368.620512
[05/31 15:56:08    145s] No Views given, use default active views for adaptive view pruning
[05/31 15:56:08    145s] Active views:
[05/31 15:56:08    145s]   view_slow_mission
[05/31 15:56:08    145s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3380.8M, EPOCH TIME: 1748721368.620832
[05/31 15:56:08    145s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:3380.8M, EPOCH TIME: 1748721368.624437
[05/31 15:56:08    145s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3380.8M, EPOCH TIME: 1748721368.624515
[05/31 15:56:08    145s] Starting Early Global Route congestion estimation: mem = 3380.8M
[05/31 15:56:08    145s] (I)      Initializing eGR engine (regular)
[05/31 15:56:08    145s] Set min layer with design mode ( 3 )
[05/31 15:56:08    145s] Set max layer with default ( 127 )
[05/31 15:56:08    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    145s] Min route layer (adjusted) = 3
[05/31 15:56:08    145s] Max route layer (adjusted) = 11
[05/31 15:56:08    145s] (I)      clean place blk overflow:
[05/31 15:56:08    145s] (I)      H : enabled 1.00 0
[05/31 15:56:08    145s] (I)      V : enabled 1.00 0
[05/31 15:56:08    145s] (I)      Initializing eGR engine (regular)
[05/31 15:56:08    145s] Set min layer with design mode ( 3 )
[05/31 15:56:08    145s] Set max layer with default ( 127 )
[05/31 15:56:08    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    145s] Min route layer (adjusted) = 3
[05/31 15:56:08    145s] Max route layer (adjusted) = 11
[05/31 15:56:08    145s] (I)      clean place blk overflow:
[05/31 15:56:08    145s] (I)      H : enabled 1.00 0
[05/31 15:56:08    145s] (I)      V : enabled 1.00 0
[05/31 15:56:08    145s] (I)      Started Early Global Route kernel ( Curr Mem: 3.25 MB )
[05/31 15:56:08    145s] (I)      Running eGR Regular flow
[05/31 15:56:08    145s] (I)      # wire layers (front) : 12
[05/31 15:56:08    145s] (I)      # wire layers (back)  : 0
[05/31 15:56:08    145s] (I)      min wire layer : 1
[05/31 15:56:08    145s] (I)      max wire layer : 11
[05/31 15:56:08    145s] (I)      # cut layers (front) : 11
[05/31 15:56:08    145s] (I)      # cut layers (back)  : 0
[05/31 15:56:08    145s] (I)      min cut layer : 1
[05/31 15:56:08    145s] (I)      max cut layer : 10
[05/31 15:56:08    145s] (I)      ================================== Layers ===================================
[05/31 15:56:08    145s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:08    145s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 15:56:08    145s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:08    145s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 15:56:08    145s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 15:56:08    145s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:08    145s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:08    145s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:08    145s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:08    145s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:08    145s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 15:56:08    145s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:56:08    145s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:56:08    145s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 15:56:08    145s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:08    145s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 15:56:08    145s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 15:56:08    145s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:08    145s] (I)      Started Import and model ( Curr Mem: 3.25 MB )
[05/31 15:56:08    145s] (I)      == Non-default Options ==
[05/31 15:56:08    145s] (I)      Maximum routing layer                              : 11
[05/31 15:56:08    145s] (I)      Minimum routing layer                              : 3
[05/31 15:56:08    145s] (I)      Top routing layer                                  : 11
[05/31 15:56:08    145s] (I)      Bottom routing layer                               : 3
[05/31 15:56:08    145s] (I)      Number of threads                                  : 1
[05/31 15:56:08    145s] (I)      Route tie net to shape                             : auto
[05/31 15:56:08    145s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 15:56:08    145s] (I)      Method to set GCell size                           : row
[05/31 15:56:08    145s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 15:56:08    145s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 15:56:08    145s] (I)      ============== Pin Summary ==============
[05/31 15:56:08    145s] (I)      +-------+--------+---------+------------+
[05/31 15:56:08    145s] (I)      | Layer | # pins | % total |      Group |
[05/31 15:56:08    145s] (I)      +-------+--------+---------+------------+
[05/31 15:56:08    145s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/31 15:56:08    145s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/31 15:56:08    145s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/31 15:56:08    145s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 15:56:08    145s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 15:56:08    145s] (I)      +-------+--------+---------+------------+
[05/31 15:56:08    145s] (I)      Use row-based GCell size
[05/31 15:56:08    145s] (I)      Use row-based GCell align
[05/31 15:56:08    145s] (I)      layer 0 area = 6400
[05/31 15:56:08    145s] (I)      layer 1 area = 8800
[05/31 15:56:08    145s] (I)      layer 2 area = 11000
[05/31 15:56:08    145s] (I)      layer 3 area = 11000
[05/31 15:56:08    145s] (I)      layer 4 area = 11000
[05/31 15:56:08    145s] (I)      layer 5 area = 11000
[05/31 15:56:08    145s] (I)      layer 6 area = 11000
[05/31 15:56:08    145s] (I)      layer 7 area = 810000
[05/31 15:56:08    145s] (I)      layer 8 area = 2000000
[05/31 15:56:08    145s] (I)      layer 9 area = 2000000
[05/31 15:56:08    145s] (I)      layer 10 area = 0
[05/31 15:56:08    145s] (I)      GCell unit size   : 540
[05/31 15:56:08    145s] (I)      GCell multiplier  : 1
[05/31 15:56:08    145s] (I)      GCell row height  : 540
[05/31 15:56:08    145s] (I)      Actual row height : 540
[05/31 15:56:08    145s] (I)      GCell align ref   : 3944 4000
[05/31 15:56:08    145s] [NR-eGR] Track table information for default rule: 
[05/31 15:56:08    145s] [NR-eGR] M1 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] M2 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] C1 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] C2 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] C3 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] C4 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] C5 has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] JA has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] QA has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] QB has single uniform track structure
[05/31 15:56:08    145s] [NR-eGR] LB has single uniform track structure
[05/31 15:56:08    145s] (I)      ========================= Default via ==========================
[05/31 15:56:08    145s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:08    145s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 15:56:08    145s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:08    145s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 15:56:08    145s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 15:56:08    145s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 15:56:08    145s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 15:56:08    145s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 15:56:08    145s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 15:56:08    145s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 15:56:08    145s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 15:56:08    145s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 15:56:08    145s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 15:56:08    145s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:08    145s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 15:56:08    145s] [NR-eGR] Read 0 PG shapes
[05/31 15:56:08    145s] [NR-eGR] Read 0 clock shapes
[05/31 15:56:08    145s] [NR-eGR] Read 0 other shapes
[05/31 15:56:08    145s] [NR-eGR] #Routing Blockages  : 0
[05/31 15:56:08    145s] [NR-eGR] #Instance Blockages : 674
[05/31 15:56:08    145s] [NR-eGR] #PG Blockages       : 0
[05/31 15:56:08    145s] [NR-eGR] #Halo Blockages     : 0
[05/31 15:56:08    145s] [NR-eGR] #Boundary Blockages : 0
[05/31 15:56:08    145s] [NR-eGR] #Clock Blockages    : 0
[05/31 15:56:08    145s] [NR-eGR] #Other Blockages    : 0
[05/31 15:56:08    145s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 15:56:08    145s] (I)      Custom ignore net properties:
[05/31 15:56:08    145s] (I)      1 : NotLegal
[05/31 15:56:08    145s] (I)      Default ignore net properties:
[05/31 15:56:08    145s] (I)      1 : Special
[05/31 15:56:08    145s] (I)      2 : Analog
[05/31 15:56:08    145s] (I)      3 : Fixed
[05/31 15:56:08    145s] (I)      4 : Skipped
[05/31 15:56:08    145s] (I)      5 : MixedSignal
[05/31 15:56:08    145s] (I)      Prerouted net properties:
[05/31 15:56:08    145s] (I)      1 : NotLegal
[05/31 15:56:08    145s] (I)      2 : Special
[05/31 15:56:08    145s] (I)      3 : Analog
[05/31 15:56:08    145s] (I)      4 : Fixed
[05/31 15:56:08    145s] (I)      5 : Skipped
[05/31 15:56:08    145s] (I)      6 : MixedSignal
[05/31 15:56:08    145s] [NR-eGR] Early global route reroute all routable nets
[05/31 15:56:08    145s] [NR-eGR] #prerouted nets         : 0
[05/31 15:56:08    145s] [NR-eGR] #prerouted special nets : 0
[05/31 15:56:08    145s] [NR-eGR] #prerouted wires        : 0
[05/31 15:56:08    145s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/31 15:56:08    145s] (I)        Front-side 1143 ( ignored 0 )
[05/31 15:56:08    145s] (I)        Back-side  0 ( ignored 0 )
[05/31 15:56:08    145s] (I)        Both-side  0 ( ignored 0 )
[05/31 15:56:08    145s] (I)      Reading macro buffers
[05/31 15:56:08    145s] (I)      Number of macros with buffers: 0
[05/31 15:56:08    145s] (I)      early_global_route_priority property id does not exist.
[05/31 15:56:08    145s] (I)      Setting up GCell size
[05/31 15:56:08    145s] (I)      Base Grid  :   126 x   126
[05/31 15:56:08    145s] (I)      Final Grid :    63 x    63
[05/31 15:56:08    145s] (I)      Read Num Blocks=674  Num Prerouted Wires=0  Num CS=0
[05/31 15:56:08    145s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:08    145s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 15:56:08    145s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 15:56:08    145s] (I)      Track adjustment: Reducing 5464 tracks (12.00%) for Layer3
[05/31 15:56:08    145s] (I)      Number of ignored nets                =      0
[05/31 15:56:08    145s] (I)      Number of connected nets              =      0
[05/31 15:56:08    145s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 15:56:08    145s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 15:56:08    145s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 15:56:08    145s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 15:56:08    145s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 15:56:08    145s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 15:56:08    145s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 15:56:08    145s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 15:56:08    145s] (I)      Ndr track 0 does not exist
[05/31 15:56:08    145s] (I)      ---------------------Grid Graph Info--------------------
[05/31 15:56:08    145s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 15:56:08    145s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 15:56:08    145s] (I)      Site width          :   116  (dbu)
[05/31 15:56:08    145s] (I)      Row height          :   540  (dbu)
[05/31 15:56:08    145s] (I)      GCell row height    :   540  (dbu)
[05/31 15:56:08    145s] (I)      GCell width         :  1080  (dbu)
[05/31 15:56:08    145s] (I)      GCell height        :  1080  (dbu)
[05/31 15:56:08    145s] (I)      Grid                :    63    63    11
[05/31 15:56:08    145s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 15:56:08    145s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 15:56:08    145s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 15:56:08    145s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 15:56:08    145s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 15:56:08    145s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:56:08    145s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:56:08    145s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 15:56:08    145s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 15:56:08    145s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 15:56:08    145s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 15:56:08    145s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 15:56:08    145s] (I)      --------------------------------------------------------
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] [NR-eGR] ============ Routing rule table ============
[05/31 15:56:08    145s] [NR-eGR] Rule id: 0  Nets: 1143
[05/31 15:56:08    145s] [NR-eGR] ========================================
[05/31 15:56:08    145s] [NR-eGR] 
[05/31 15:56:08    145s] (I)      ======== NDR :  =========
[05/31 15:56:08    145s] (I)      +--------------+--------+
[05/31 15:56:08    145s] (I)      |           ID |      0 |
[05/31 15:56:08    145s] (I)      |         Name |        |
[05/31 15:56:08    145s] (I)      |      Default |    yes |
[05/31 15:56:08    145s] (I)      |  Clk Special |     no |
[05/31 15:56:08    145s] (I)      | Hard spacing |     no |
[05/31 15:56:08    145s] (I)      |    NDR track | (none) |
[05/31 15:56:08    145s] (I)      |      NDR via | (none) |
[05/31 15:56:08    145s] (I)      |  Extra space |      0 |
[05/31 15:56:08    145s] (I)      |      Shields |      0 |
[05/31 15:56:08    145s] (I)      |   Demand (H) |      1 |
[05/31 15:56:08    145s] (I)      |   Demand (V) |      1 |
[05/31 15:56:08    145s] (I)      |        #Nets |   1143 |
[05/31 15:56:08    145s] (I)      +--------------+--------+
[05/31 15:56:08    145s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:08    145s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 15:56:08    145s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:08    145s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 15:56:08    145s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:08    145s] (I)      =============== Blocked Tracks ===============
[05/31 15:56:08    145s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:08    145s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 15:56:08    145s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:08    145s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     3 |   47439 |     5630 |        11.87% |
[05/31 15:56:08    145s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 15:56:08    145s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:08    145s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.26 MB )
[05/31 15:56:08    145s] (I)      Reset routing kernel
[05/31 15:56:08    145s] (I)      Started Global Routing ( Curr Mem: 3.26 MB )
[05/31 15:56:08    145s] (I)      totalPins=4281  totalGlobalPin=3749 (87.57%)
[05/31 15:56:08    145s] (I)      ================= Net Group Info =================
[05/31 15:56:08    145s] (I)      +----+----------------+--------------+-----------+
[05/31 15:56:08    145s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 15:56:08    145s] (I)      +----+----------------+--------------+-----------+
[05/31 15:56:08    145s] (I)      |  1 |           1143 |        C1(3) |    LB(11) |
[05/31 15:56:08    145s] (I)      +----+----------------+--------------+-----------+
[05/31 15:56:08    145s] (I)      total 2D Cap : 236923 = (101430 H, 135493 V)
[05/31 15:56:08    145s] (I)      total 2D Demand : 485 = (0 H, 485 V)
[05/31 15:56:08    145s] (I)      #blocked GCells = 0
[05/31 15:56:08    145s] (I)      #regions = 1
[05/31 15:56:08    145s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [3, 11]
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] (I)      ============  Phase 1a Route ============
[05/31 15:56:08    145s] (I)      Usage: 4647 = (2237 H, 2410 V) = (2.21% H, 1.78% V) = (2.416e+03um H, 2.603e+03um V)
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] (I)      ============  Phase 1b Route ============
[05/31 15:56:08    145s] (I)      Usage: 4647 = (2237 H, 2410 V) = (2.21% H, 1.78% V) = (2.416e+03um H, 2.603e+03um V)
[05/31 15:56:08    145s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.018760e+03um
[05/31 15:56:08    145s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 15:56:08    145s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] (I)      ============  Phase 1c Route ============
[05/31 15:56:08    145s] (I)      Usage: 4647 = (2237 H, 2410 V) = (2.21% H, 1.78% V) = (2.416e+03um H, 2.603e+03um V)
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] (I)      ============  Phase 1d Route ============
[05/31 15:56:08    145s] (I)      Usage: 4647 = (2237 H, 2410 V) = (2.21% H, 1.78% V) = (2.416e+03um H, 2.603e+03um V)
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] (I)      ============  Phase 1e Route ============
[05/31 15:56:08    145s] (I)      Usage: 4647 = (2237 H, 2410 V) = (2.21% H, 1.78% V) = (2.416e+03um H, 2.603e+03um V)
[05/31 15:56:08    145s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.018760e+03um
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] (I)      ============  Phase 1l Route ============
[05/31 15:56:08    145s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 15:56:08    145s] (I)      Layer  3:      37266      2831       181        1260       45612    ( 2.69%) 
[05/31 15:56:08    145s] (I)      Layer  4:      46748      2518         0           0       46872    ( 0.00%) 
[05/31 15:56:08    145s] (I)      Layer  5:      46686       934         0           0       46872    ( 0.00%) 
[05/31 15:56:08    145s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 15:56:08    145s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 15:56:08    145s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 15:56:08    145s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 15:56:08    145s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 15:56:08    145s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 15:56:08    145s] (I)      Total:        233310      6318       181        4197      239534    ( 1.72%) 
[05/31 15:56:08    145s] (I)      
[05/31 15:56:08    145s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 15:56:08    145s] [NR-eGR]                        OverCon           OverCon            
[05/31 15:56:08    145s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/31 15:56:08    145s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/31 15:56:08    145s] [NR-eGR] ---------------------------------------------------------------
[05/31 15:56:08    145s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      C1 ( 3)        95( 2.50%)        16( 0.42%)   ( 2.92%) 
[05/31 15:56:08    145s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:08    145s] [NR-eGR] ---------------------------------------------------------------
[05/31 15:56:08    145s] [NR-eGR]        Total        95( 0.34%)        16( 0.06%)   ( 0.40%) 
[05/31 15:56:08    145s] [NR-eGR] 
[05/31 15:56:08    145s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.26 MB )
[05/31 15:56:08    145s] (I)      Updating congestion map
[05/31 15:56:08    145s] (I)      total 2D Cap : 237115 = (101430 H, 135685 V)
[05/31 15:56:08    145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 15:56:08    145s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.26 MB )
[05/31 15:56:08    145s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3386.8M
[05/31 15:56:08    145s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.049, MEM:3386.8M, EPOCH TIME: 1748721368.673975
[05/31 15:56:08    145s] OPERPROF: Starting HotSpotCal at level 1, MEM:3386.8M, EPOCH TIME: 1748721368.674034
[05/31 15:56:08    145s] [hotspot] +------------+---------------+---------------+
[05/31 15:56:08    145s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 15:56:08    145s] [hotspot] +------------+---------------+---------------+
[05/31 15:56:08    145s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 15:56:08    145s] [hotspot] +------------+---------------+---------------+
[05/31 15:56:08    145s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 15:56:08    145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 15:56:08    145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3402.8M, EPOCH TIME: 1748721368.675292
[05/31 15:56:08    145s] Skipped repairing congestion.
[05/31 15:56:08    145s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3402.8M, EPOCH TIME: 1748721368.675396
[05/31 15:56:08    145s] Starting Early Global Route wiring: mem = 3402.8M
[05/31 15:56:08    145s] (I)      Running track assignment and export wires
[05/31 15:56:08    145s] (I)      Delete wires for 1143 nets 
[05/31 15:56:08    145s] (I)      ============= Track Assignment ============
[05/31 15:56:08    145s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.28 MB )
[05/31 15:56:08    145s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 15:56:08    145s] (I)      Run Multi-thread track assignment
[05/31 15:56:08    145s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.28 MB )
[05/31 15:56:08    145s] (I)      Started Export ( Curr Mem: 3.28 MB )
[05/31 15:56:08    145s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 15:56:08    145s] [NR-eGR] Total eGR-routed clock nets wire length: 369um, number of vias: 692
[05/31 15:56:08    145s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:56:08    145s] [NR-eGR]             Length (um)   Vias 
[05/31 15:56:08    145s] [NR-eGR] -------------------------------
[05/31 15:56:08    145s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 15:56:08    145s] [NR-eGR]  M2  (2H)             0   4035 
[05/31 15:56:08    145s] [NR-eGR]  C1  (3V)          1989   5450 
[05/31 15:56:08    145s] [NR-eGR]  C2  (4H)          2566   1203 
[05/31 15:56:08    145s] [NR-eGR]  C3  (5V)           961     21 
[05/31 15:56:08    145s] [NR-eGR]  C4  (6H)            45      2 
[05/31 15:56:08    145s] [NR-eGR]  C5  (7V)             0      0 
[05/31 15:56:08    145s] [NR-eGR]  JA  (8H)             0      0 
[05/31 15:56:08    145s] [NR-eGR]  QA  (9V)             0      0 
[05/31 15:56:08    145s] [NR-eGR]  QB  (10H)            0      0 
[05/31 15:56:08    145s] [NR-eGR]  LB  (11V)            0      0 
[05/31 15:56:08    145s] [NR-eGR] -------------------------------
[05/31 15:56:08    145s] [NR-eGR]      Total         5562  12166 
[05/31 15:56:08    145s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:56:08    145s] [NR-eGR] Total half perimeter of net bounding box: 4135um
[05/31 15:56:08    145s] [NR-eGR] Total length: 5562um, number of vias: 12166
[05/31 15:56:08    145s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:56:08    145s] (I)      == Layer wire length by net rule ==
[05/31 15:56:08    145s] (I)                  Default 
[05/31 15:56:08    145s] (I)      --------------------
[05/31 15:56:08    145s] (I)       M1  (1V)       0um 
[05/31 15:56:08    145s] (I)       M2  (2H)       0um 
[05/31 15:56:08    145s] (I)       C1  (3V)    1989um 
[05/31 15:56:08    145s] (I)       C2  (4H)    2566um 
[05/31 15:56:08    145s] (I)       C3  (5V)     961um 
[05/31 15:56:08    145s] (I)       C4  (6H)      45um 
[05/31 15:56:08    145s] (I)       C5  (7V)       0um 
[05/31 15:56:08    145s] (I)       JA  (8H)       0um 
[05/31 15:56:08    145s] (I)       QA  (9V)       0um 
[05/31 15:56:08    145s] (I)       QB  (10H)      0um 
[05/31 15:56:08    145s] (I)       LB  (11V)      0um 
[05/31 15:56:08    145s] (I)      --------------------
[05/31 15:56:08    145s] (I)           Total   5562um 
[05/31 15:56:08    145s] (I)      == Layer via count by net rule ==
[05/31 15:56:08    145s] (I)                  Default 
[05/31 15:56:08    145s] (I)      --------------------
[05/31 15:56:08    145s] (I)       M1  (1V)      1455 
[05/31 15:56:08    145s] (I)       M2  (2H)      4035 
[05/31 15:56:08    145s] (I)       C1  (3V)      5450 
[05/31 15:56:08    145s] (I)       C2  (4H)      1203 
[05/31 15:56:08    145s] (I)       C3  (5V)        21 
[05/31 15:56:08    145s] (I)       C4  (6H)         2 
[05/31 15:56:08    145s] (I)       C5  (7V)         0 
[05/31 15:56:08    145s] (I)       JA  (8H)         0 
[05/31 15:56:08    145s] (I)       QA  (9V)         0 
[05/31 15:56:08    145s] (I)       QB  (10H)        0 
[05/31 15:56:08    145s] (I)       LB  (11V)        0 
[05/31 15:56:08    145s] (I)      --------------------
[05/31 15:56:08    145s] (I)           Total    12166 
[05/31 15:56:08    145s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.28 MB )
[05/31 15:56:08    145s] eee: RC Grid memory freed = 6468 (7 X 7 X 11 X 12b)
[05/31 15:56:08    145s] (I)      Global routing data unavailable, rerun eGR
[05/31 15:56:08    145s] (I)      Initializing eGR engine (regular)
[05/31 15:56:08    145s] Set min layer with design mode ( 3 )
[05/31 15:56:08    145s] Set max layer with default ( 127 )
[05/31 15:56:08    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:08    145s] Min route layer (adjusted) = 3
[05/31 15:56:08    145s] Max route layer (adjusted) = 11
[05/31 15:56:08    145s] (I)      clean place blk overflow:
[05/31 15:56:08    145s] (I)      H : enabled 1.00 0
[05/31 15:56:08    145s] (I)      V : enabled 1.00 0
[05/31 15:56:08    145s] Early Global Route wiring runtime: 0.03 seconds, mem = 3402.8M
[05/31 15:56:08    145s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.028, MEM:3402.8M, EPOCH TIME: 1748721368.703761
[05/31 15:56:08    145s] 0 delay mode for cte disabled.
[05/31 15:56:08    145s] SKP cleared!
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[05/31 15:56:08    145s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3386.8M, EPOCH TIME: 1748721368.732916
[05/31 15:56:08    145s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3386.8M, EPOCH TIME: 1748721368.733029
[05/31 15:56:08    145s] Tdgp not enabled or already been cleared! skip clearing
[05/31 15:56:08    145s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 3381.8M **
[05/31 15:56:08    145s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 15:56:08    145s] VSMManager cleared!
[05/31 15:56:08    145s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:12.0/0:00:13.2 (0.9), totSession cpu/real = 0:02:25.3/0:05:24.4 (0.4), mem = 3381.8M
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] =============================================================================================
[05/31 15:56:08    145s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/31 15:56:08    145s] =============================================================================================
[05/31 15:56:08    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:56:08    145s] ---------------------------------------------------------------------------------------------
[05/31 15:56:08    145s] [ CellServerInit         ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 15:56:08    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:08    145s] [ RefinePlace            ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 15:56:08    145s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 15:56:08    145s] [ TimingUpdate           ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 15:56:08    145s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:08    145s] [ MISC                   ]          0:00:12.6  (  95.3 % )     0:00:12.6 /  0:00:11.4    0.9
[05/31 15:56:08    145s] ---------------------------------------------------------------------------------------------
[05/31 15:56:08    145s]  GlobalPlace #1 TOTAL               0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:12.0    0.9
[05/31 15:56:08    145s] ---------------------------------------------------------------------------------------------
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] Enable CTE adjustment.
[05/31 15:56:08    145s] Enable Layer aware incrSKP.
[05/31 15:56:08    145s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3548.7M, totSessionCpu=0:02:25 **
[05/31 15:56:08    145s] 
[05/31 15:56:08    145s] Active Setup views: view_slow_mission 
[05/31 15:56:08    145s] GigaOpt running with 1 threads.
[05/31 15:56:08    145s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.3/0:05:24.4 (0.4), mem = 3379.8M
[05/31 15:56:08    145s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 15:56:08    145s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 15:56:08    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:3379.8M, EPOCH TIME: 1748721368.896203
[05/31 15:56:08    145s] Processing tracks to init pin-track alignment.
[05/31 15:56:08    145s] z: 1, totalTracks: 1
[05/31 15:56:08    145s] z: 3, totalTracks: 1
[05/31 15:56:08    145s] z: 5, totalTracks: 1
[05/31 15:56:08    145s] z: 7, totalTracks: 1
[05/31 15:56:08    145s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:56:08    145s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:56:08    145s] Initializing Route Infrastructure for color support ...
[05/31 15:56:08    145s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3379.8M, EPOCH TIME: 1748721368.896452
[05/31 15:56:08    145s] ### Add 31 auto generated vias to default rule
[05/31 15:56:08    145s] ### Add 31 auto generated vias to default rule
[05/31 15:56:08    145s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 15:56:08    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:56:08    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:56:08    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:56:08    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 15:56:08    145s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.060, REAL:0.060, MEM:3379.8M, EPOCH TIME: 1748721368.956142
[05/31 15:56:08    145s] Route Infrastructure Initialized for color support successfully.
[05/31 15:56:08    145s] Cell TOP LLGs are deleted
[05/31 15:56:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] # Building TOP llgBox search-tree.
[05/31 15:56:08    145s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:08    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3379.8M, EPOCH TIME: 1748721368.963598
[05/31 15:56:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:08    145s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3379.8M, EPOCH TIME: 1748721368.963942
[05/31 15:56:08    145s] Max number of tech site patterns supported in site array is 256.
[05/31 15:56:08    145s] Core basic site is GF22_DST
[05/31 15:56:08    145s] Processing tracks to init pin-track alignment.
[05/31 15:56:08    145s] z: 1, totalTracks: 1
[05/31 15:56:08    145s] z: 3, totalTracks: 1
[05/31 15:56:08    145s] z: 5, totalTracks: 1
[05/31 15:56:08    145s] z: 7, totalTracks: 1
[05/31 15:56:09    145s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:56:09    145s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:56:09    145s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:56:09    145s] SiteArray: use 430,080 bytes
[05/31 15:56:09    145s] SiteArray: current memory after site array memory allocation 3379.8M
[05/31 15:56:09    145s] SiteArray: FP blocked sites are writable
[05/31 15:56:09    145s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:56:09    145s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3379.8M, EPOCH TIME: 1748721369.136674
[05/31 15:56:09    145s] Process 25769 wires and vias for routing blockage analysis
[05/31 15:56:09    145s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.005, MEM:3379.8M, EPOCH TIME: 1748721369.142131
[05/31 15:56:09    145s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:56:09    145s] Atter site array init, number of instance map data is 0.
[05/31 15:56:09    145s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.190, REAL:0.179, MEM:3379.8M, EPOCH TIME: 1748721369.142691
[05/31 15:56:09    145s] 
[05/31 15:56:09    145s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:09    145s] 
[05/31 15:56:09    145s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:09    145s] OPERPROF:     Starting CMU at level 3, MEM:3379.8M, EPOCH TIME: 1748721369.143085
[05/31 15:56:09    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3379.8M, EPOCH TIME: 1748721369.143353
[05/31 15:56:09    145s] 
[05/31 15:56:09    145s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:56:09    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.180, MEM:3379.8M, EPOCH TIME: 1748721369.143624
[05/31 15:56:09    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3379.8M, EPOCH TIME: 1748721369.143694
[05/31 15:56:09    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3379.8M, EPOCH TIME: 1748721369.143779
[05/31 15:56:09    145s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3379.8MB).
[05/31 15:56:09    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.248, MEM:3379.8M, EPOCH TIME: 1748721369.144639
[05/31 15:56:09    145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3379.8M, EPOCH TIME: 1748721369.144855
[05/31 15:56:09    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:09    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:09    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:09    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:09    145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:3363.8M, EPOCH TIME: 1748721369.150103
[05/31 15:56:09    145s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 15:56:09    145s] Updating RC Grid density data for preRoute extraction ...
[05/31 15:56:09    145s] eee: pegSigSF=1.070000
[05/31 15:56:09    145s] Initializing multi-corner resistance tables ...
[05/31 15:56:09    145s] eee: Grid unit RC data computation started
[05/31 15:56:09    145s] eee: Grid unit RC data computation completed
[05/31 15:56:09    145s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 15:56:09    145s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 15:56:09    145s] eee: l=3 avDens=0.109643 usedTrk=368.400925 availTrk=3360.000000 sigTrk=368.400925
[05/31 15:56:09    145s] eee: l=4 avDens=0.136554 usedTrk=475.206667 availTrk=3480.000000 sigTrk=475.206667
[05/31 15:56:09    145s] eee: l=5 avDens=0.063118 usedTrk=177.993148 availTrk=2820.000000 sigTrk=177.993148
[05/31 15:56:09    145s] eee: l=6 avDens=0.010608 usedTrk=8.274444 availTrk=780.000000 sigTrk=8.274444
[05/31 15:56:09    145s] eee: l=7 avDens=0.000556 usedTrk=0.033333 availTrk=60.000000 sigTrk=0.033333
[05/31 15:56:09    145s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:09    145s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:09    145s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:09    145s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:09    145s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:56:09    145s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 15:56:09    145s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.237944 uaWl=1.000000 uaWlH=0.642300 aWlH=0.000000 lMod=0 pMax=0.902700 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 15:56:09    145s] eee: NetCapCache creation started. (Current Mem: 3363.766M) 
[05/31 15:56:09    145s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3363.766M) 
[05/31 15:56:09    145s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 15:56:09    145s] eee: Metal Layers Info:
[05/31 15:56:09    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:56:09    145s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 15:56:09    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:56:09    145s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 15:56:09    145s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 15:56:09    145s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 15:56:09    145s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 15:56:09    145s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 15:56:09    145s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 15:56:09    145s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 15:56:09    145s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 15:56:09    145s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 15:56:09    145s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 15:56:09    145s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 15:56:09    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:56:09    145s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 15:56:09    145s] 
[05/31 15:56:09    145s] Creating Lib Analyzer ...
[05/31 15:56:09    145s] **Info: Design Mode has Min Route Layer 3/[2,11].
[05/31 15:56:09    146s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 15:56:09    146s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 15:56:09    146s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:56:09    146s] 
[05/31 15:56:09    146s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:56:11    147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=3369.8M
[05/31 15:56:11    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:28 mem=3369.8M
[05/31 15:56:11    148s] Creating Lib Analyzer, finished. 
[05/31 15:56:11    148s] #optDebug: fT-S <1 2 3 1 0>
[05/31 15:56:11    148s] Info: IPO magic value 0x8095BEEF.
[05/31 15:56:11    148s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/31 15:56:11    148s]       SynthesisEngine workers will not check out additional licenses.
[05/31 15:56:29    148s] **INFO: Using Advanced Metric Collection system.
[05/31 15:56:32    149s] **optDesign ... cpu = 0:00:04, real = 0:00:24, mem = 3551.4M, totSessionCpu=0:02:29 **
[05/31 15:56:32    149s] #optDebug: { P: 22 W: 9195 FE: standard PE: none LDR: 1}
[05/31 15:56:32    149s] *** optDesign -preCTS ***
[05/31 15:56:32    149s] DRC Margin: user margin 0.0; extra margin 0.2
[05/31 15:56:32    149s] Setup Target Slack: user slack 0; extra slack 0.0
[05/31 15:56:32    149s] Hold Target Slack: user slack 0
[05/31 15:56:32    149s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3369.8M, EPOCH TIME: 1748721392.575162
[05/31 15:56:32    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:32    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:32    149s] 
[05/31 15:56:32    149s] 
[05/31 15:56:32    149s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:32    149s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.360, MEM:3369.8M, EPOCH TIME: 1748721392.935253
[05/31 15:56:32    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:32    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:32    149s] 
[05/31 15:56:32    149s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:32    149s] Deleting Lib Analyzer.
[05/31 15:56:32    149s] 
[05/31 15:56:32    149s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:32    149s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:56:33    149s] 
[05/31 15:56:33    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:56:33    149s] Summary for sequential cells identification: 
[05/31 15:56:33    149s]   Identified SBFF number: 299
[05/31 15:56:33    149s]   Identified MBFF number: 75
[05/31 15:56:33    149s]   Identified SB Latch number: 22
[05/31 15:56:33    149s]   Identified MB Latch number: 0
[05/31 15:56:33    149s]   Not identified SBFF number: 15
[05/31 15:56:33    149s]   Not identified MBFF number: 0
[05/31 15:56:33    149s]   Not identified SB Latch number: 0
[05/31 15:56:33    149s]   Not identified MB Latch number: 0
[05/31 15:56:33    149s]   Number of sequential cells which are not FFs: 45
[05/31 15:56:33    149s]  Visiting view : view_slow_mission
[05/31 15:56:33    149s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:56:33    149s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:56:33    149s]  Visiting view : view_fast_mission
[05/31 15:56:33    149s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:56:33    149s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:56:33    149s] TLC MultiMap info (StdDelay):
[05/31 15:56:33    149s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:33    149s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:33    149s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:33    149s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:33    149s]  Setting StdDelay to: 6.1ps
[05/31 15:56:33    149s] 
[05/31 15:56:33    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:33    149s] 
[05/31 15:56:33    149s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:33    149s] 
[05/31 15:56:33    149s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:33    149s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3369.8M, EPOCH TIME: 1748721393.316387
[05/31 15:56:33    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:33    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:33    149s] Cell TOP LLGs are deleted
[05/31 15:56:33    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:33    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:33    149s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3360.8M, EPOCH TIME: 1748721393.317599
[05/31 15:56:33    149s] 
[05/31 15:56:33    149s] Creating Lib Analyzer ...
[05/31 15:56:33    149s] 
[05/31 15:56:33    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:56:33    149s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:56:33    149s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:56:33    150s] Summary for sequential cells identification: 
[05/31 15:56:33    150s]   Identified SBFF number: 299
[05/31 15:56:33    150s]   Identified MBFF number: 75
[05/31 15:56:33    150s]   Identified SB Latch number: 22
[05/31 15:56:33    150s]   Identified MB Latch number: 0
[05/31 15:56:33    150s]   Not identified SBFF number: 15
[05/31 15:56:33    150s]   Not identified MBFF number: 0
[05/31 15:56:33    150s]   Not identified SB Latch number: 0
[05/31 15:56:33    150s]   Not identified MB Latch number: 0
[05/31 15:56:33    150s]   Number of sequential cells which are not FFs: 45
[05/31 15:56:33    150s]  Visiting view : view_slow_mission
[05/31 15:56:33    150s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:56:33    150s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:56:33    150s]  Visiting view : view_fast_mission
[05/31 15:56:33    150s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:56:33    150s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:56:33    150s] TLC MultiMap info (StdDelay):
[05/31 15:56:33    150s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:33    150s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:33    150s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:33    150s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:33    150s]  Setting StdDelay to: 6.1ps
[05/31 15:56:33    150s] 
[05/31 15:56:33    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:34    150s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 15:56:34    150s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 15:56:34    150s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:56:34    150s] 
[05/31 15:56:34    150s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:56:36    151s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:32 mem=3368.8M
[05/31 15:56:37    152s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:32 mem=3368.8M
[05/31 15:56:37    152s] Creating Lib Analyzer, finished. 
[05/31 15:56:37    152s] ### Creating TopoMgr, started
[05/31 15:56:37    152s] ### Creating TopoMgr, finished
[05/31 15:56:37    152s] #optDebug: Start CG creation (mem=3368.8M)
[05/31 15:56:37    152s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:37    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:37    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:38    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:38    152s] ToF 95.2150um
[05/31 15:56:38    152s] (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgPrt (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgEgp (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgPbk (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgNrb(cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgObs (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgCon (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s]  ...processing cgPdm (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3564.1M)
[05/31 15:56:38    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:38    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:38    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:39    152s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:39    152s] {MMLU 0 0 1143}
[05/31 15:56:39    152s] [oiLAM] Zs 11, 12
[05/31 15:56:39    152s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=3564.1M
[05/31 15:56:39    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=3564.1M
[05/31 15:56:39    152s] Running pre-eGR process
[05/31 15:56:39    152s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Initializing eGR engine (regular)
[05/31 15:56:39    152s] Set min layer with design mode ( 3 )
[05/31 15:56:39    152s] Set max layer with default ( 127 )
[05/31 15:56:39    152s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:39    152s] Min route layer (adjusted) = 3
[05/31 15:56:39    152s] Max route layer (adjusted) = 11
[05/31 15:56:39    152s] (I)      clean place blk overflow:
[05/31 15:56:39    152s] (I)      H : enabled 1.00 0
[05/31 15:56:39    152s] (I)      V : enabled 1.00 0
[05/31 15:56:39    152s] (I)      Initializing eGR engine (regular)
[05/31 15:56:39    152s] Set min layer with design mode ( 3 )
[05/31 15:56:39    152s] Set max layer with default ( 127 )
[05/31 15:56:39    152s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:56:39    152s] Min route layer (adjusted) = 3
[05/31 15:56:39    152s] Max route layer (adjusted) = 11
[05/31 15:56:39    152s] (I)      clean place blk overflow:
[05/31 15:56:39    152s] (I)      H : enabled 1.00 0
[05/31 15:56:39    152s] (I)      V : enabled 1.00 0
[05/31 15:56:39    152s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Running eGR Regular flow
[05/31 15:56:39    152s] (I)      # wire layers (front) : 12
[05/31 15:56:39    152s] (I)      # wire layers (back)  : 0
[05/31 15:56:39    152s] (I)      min wire layer : 1
[05/31 15:56:39    152s] (I)      max wire layer : 11
[05/31 15:56:39    152s] (I)      # cut layers (front) : 11
[05/31 15:56:39    152s] (I)      # cut layers (back)  : 0
[05/31 15:56:39    152s] (I)      min cut layer : 1
[05/31 15:56:39    152s] (I)      max cut layer : 10
[05/31 15:56:39    152s] (I)      ================================== Layers ===================================
[05/31 15:56:39    152s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:39    152s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 15:56:39    152s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:39    152s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 15:56:39    152s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 15:56:39    152s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:39    152s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:39    152s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:39    152s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:39    152s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:56:39    152s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 15:56:39    152s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:56:39    152s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:56:39    152s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 15:56:39    152s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:39    152s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 15:56:39    152s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 15:56:39    152s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:56:39    152s] (I)      Started Import and model ( Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Number of ignored instance 0
[05/31 15:56:39    152s] (I)      Number of inbound cells 0
[05/31 15:56:39    152s] (I)      Number of opened ILM blockages 0
[05/31 15:56:39    152s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/31 15:56:39    152s] (I)      numMoveCells=1122, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/31 15:56:39    152s] (I)      cell height: 540, count: 1122
[05/31 15:56:39    152s] (I)      Number of nets = 1143 ( 0 ignored )
[05/31 15:56:39    152s] [NR-eGR] Read rows... (mem=3.3M)
[05/31 15:56:39    152s] (I)      rowRegion is not equal to core box, resetting core box
[05/31 15:56:39    152s] (I)      rowRegion : (3944, 4000) - (63916, 63940)
[05/31 15:56:39    152s] (I)      coreBox   : (3944, 4000) - (63916, 64000)
[05/31 15:56:39    152s] [NR-eGR] Done Read rows (cpu=0.000s, mem=3.3M)
[05/31 15:56:39    152s] 
[05/31 15:56:39    152s] (I)      Identified Clock instances: Flop 224, Clock buffer/inverter 0, Gate 0, Logic 0
[05/31 15:56:39    152s] [NR-eGR] Read module constraints... (mem=3.3M)
[05/31 15:56:39    152s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.3M)
[05/31 15:56:39    152s] 
[05/31 15:56:39    152s] (I)      == Non-default Options ==
[05/31 15:56:39    152s] (I)      Maximum routing layer                              : 11
[05/31 15:56:39    152s] (I)      Minimum routing layer                              : 3
[05/31 15:56:39    152s] (I)      Top routing layer                                  : 11
[05/31 15:56:39    152s] (I)      Bottom routing layer                               : 3
[05/31 15:56:39    152s] (I)      Buffering-aware routing                            : true
[05/31 15:56:39    152s] (I)      Spread congestion away from blockages              : true
[05/31 15:56:39    152s] (I)      Number of threads                                  : 1
[05/31 15:56:39    152s] (I)      Overflow penalty cost                              : 10
[05/31 15:56:39    152s] (I)      Punch through distance                             : 596.302000
[05/31 15:56:39    152s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 15:56:39    152s] (I)      Route tie net to shape                             : auto
[05/31 15:56:39    152s] (I)      Method to set GCell size                           : row
[05/31 15:56:39    152s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 15:56:39    152s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 15:56:39    152s] (I)      ============== Pin Summary ==============
[05/31 15:56:39    152s] (I)      +-------+--------+---------+------------+
[05/31 15:56:39    152s] (I)      | Layer | # pins | % total |      Group |
[05/31 15:56:39    152s] (I)      +-------+--------+---------+------------+
[05/31 15:56:39    152s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/31 15:56:39    152s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/31 15:56:39    152s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/31 15:56:39    152s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 15:56:39    152s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 15:56:39    152s] (I)      +-------+--------+---------+------------+
[05/31 15:56:39    152s] (I)      Use row-based GCell size
[05/31 15:56:39    152s] (I)      Use row-based GCell align
[05/31 15:56:39    152s] (I)      layer 0 area = 6400
[05/31 15:56:39    152s] (I)      layer 1 area = 8800
[05/31 15:56:39    152s] (I)      layer 2 area = 11000
[05/31 15:56:39    152s] (I)      layer 3 area = 11000
[05/31 15:56:39    152s] (I)      layer 4 area = 11000
[05/31 15:56:39    152s] (I)      layer 5 area = 11000
[05/31 15:56:39    152s] (I)      layer 6 area = 11000
[05/31 15:56:39    152s] (I)      layer 7 area = 810000
[05/31 15:56:39    152s] (I)      layer 8 area = 2000000
[05/31 15:56:39    152s] (I)      layer 9 area = 2000000
[05/31 15:56:39    152s] (I)      layer 10 area = 0
[05/31 15:56:39    152s] (I)      GCell unit size   : 540
[05/31 15:56:39    152s] (I)      GCell multiplier  : 1
[05/31 15:56:39    152s] (I)      GCell row height  : 540
[05/31 15:56:39    152s] (I)      Actual row height : 540
[05/31 15:56:39    152s] (I)      GCell align ref   : 3944 4000
[05/31 15:56:39    152s] [NR-eGR] Track table information for default rule: 
[05/31 15:56:39    152s] [NR-eGR] M1 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] M2 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] C1 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] C2 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] C3 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] C4 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] C5 has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] JA has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] QA has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] QB has single uniform track structure
[05/31 15:56:39    152s] [NR-eGR] LB has single uniform track structure
[05/31 15:56:39    152s] (I)      ========================= Default via ==========================
[05/31 15:56:39    152s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:39    152s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 15:56:39    152s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:39    152s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 15:56:39    152s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 15:56:39    152s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 15:56:39    152s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 15:56:39    152s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 15:56:39    152s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 15:56:39    152s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 15:56:39    152s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 15:56:39    152s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 15:56:39    152s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 15:56:39    152s] (I)      +----+------------------+--------------------------------------+
[05/31 15:56:39    152s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 15:56:39    152s] [NR-eGR] Read 0 PG shapes
[05/31 15:56:39    152s] [NR-eGR] Read 0 clock shapes
[05/31 15:56:39    152s] [NR-eGR] Read 0 other shapes
[05/31 15:56:39    152s] [NR-eGR] #Routing Blockages  : 0
[05/31 15:56:39    152s] [NR-eGR] #Instance Blockages : 674
[05/31 15:56:39    152s] [NR-eGR] #PG Blockages       : 0
[05/31 15:56:39    152s] [NR-eGR] #Halo Blockages     : 0
[05/31 15:56:39    152s] [NR-eGR] #Boundary Blockages : 0
[05/31 15:56:39    152s] [NR-eGR] #Clock Blockages    : 0
[05/31 15:56:39    152s] [NR-eGR] #Other Blockages    : 0
[05/31 15:56:39    152s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 15:56:39    152s] (I)      Custom ignore net properties:
[05/31 15:56:39    152s] (I)      1 : NotLegal
[05/31 15:56:39    152s] (I)      Default ignore net properties:
[05/31 15:56:39    152s] (I)      1 : Special
[05/31 15:56:39    152s] (I)      2 : Analog
[05/31 15:56:39    152s] (I)      3 : Fixed
[05/31 15:56:39    152s] (I)      4 : Skipped
[05/31 15:56:39    152s] (I)      5 : MixedSignal
[05/31 15:56:39    152s] (I)      Prerouted net properties:
[05/31 15:56:39    152s] (I)      1 : NotLegal
[05/31 15:56:39    152s] (I)      2 : Special
[05/31 15:56:39    152s] (I)      3 : Analog
[05/31 15:56:39    152s] (I)      4 : Fixed
[05/31 15:56:39    152s] (I)      5 : Skipped
[05/31 15:56:39    152s] (I)      6 : MixedSignal
[05/31 15:56:39    152s] [NR-eGR] Early global route reroute all routable nets
[05/31 15:56:39    152s] [NR-eGR] #prerouted nets         : 0
[05/31 15:56:39    152s] [NR-eGR] #prerouted special nets : 0
[05/31 15:56:39    152s] [NR-eGR] #prerouted wires        : 0
[05/31 15:56:39    152s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/31 15:56:39    152s] (I)        Front-side 1143 ( ignored 0 )
[05/31 15:56:39    152s] (I)        Back-side  0 ( ignored 0 )
[05/31 15:56:39    152s] (I)        Both-side  0 ( ignored 0 )
[05/31 15:56:39    152s] (I)      Reading macro buffers
[05/31 15:56:39    152s] (I)      Number of macros with buffers: 0
[05/31 15:56:39    152s] (I)      early_global_route_priority property id does not exist.
[05/31 15:56:39    152s] (I)      Setting up GCell size
[05/31 15:56:39    152s] (I)      Base Grid  :   126 x   126
[05/31 15:56:39    152s] (I)      Final Grid :    63 x    63
[05/31 15:56:39    152s] (I)      Read Num Blocks=674  Num Prerouted Wires=0  Num CS=0
[05/31 15:56:39    152s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 15:56:39    152s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 15:56:39    152s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 15:56:39    152s] (I)      Track adjustment: Reducing 5464 tracks (12.00%) for Layer3
[05/31 15:56:39    152s] (I)      Number of ignored nets                =      0
[05/31 15:56:39    152s] (I)      Number of connected nets              =      0
[05/31 15:56:39    152s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 15:56:39    152s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 15:56:39    152s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 15:56:39    152s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 15:56:39    152s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 15:56:39    152s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 15:56:39    152s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 15:56:39    152s] (I)      Constructing bin map
[05/31 15:56:39    152s] (I)      Initialize bin information with width=2160 height=2160
[05/31 15:56:39    152s] (I)      Done constructing bin map
[05/31 15:56:39    152s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 15:56:39    152s] (I)      Ndr track 0 does not exist
[05/31 15:56:39    152s] (I)      ---------------------Grid Graph Info--------------------
[05/31 15:56:39    152s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 15:56:39    152s] (I)      Core area           : (3944, 4000) - (63916, 63940)
[05/31 15:56:39    152s] (I)      Site width          :   116  (dbu)
[05/31 15:56:39    152s] (I)      Row height          :   540  (dbu)
[05/31 15:56:39    152s] (I)      GCell row height    :   540  (dbu)
[05/31 15:56:39    152s] (I)      GCell width         :  1080  (dbu)
[05/31 15:56:39    152s] (I)      GCell height        :  1080  (dbu)
[05/31 15:56:39    152s] (I)      Grid                :    63    63    11
[05/31 15:56:39    152s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 15:56:39    152s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 15:56:39    152s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 15:56:39    152s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 15:56:39    152s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 15:56:39    152s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:56:39    152s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:56:39    152s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 15:56:39    152s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 15:56:39    152s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 15:56:39    152s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 15:56:39    152s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 15:56:39    152s] (I)      --------------------------------------------------------
[05/31 15:56:39    152s] 
[05/31 15:56:39    152s] [NR-eGR] ============ Routing rule table ============
[05/31 15:56:39    152s] [NR-eGR] Rule id: 0  Nets: 1143
[05/31 15:56:39    152s] [NR-eGR] ========================================
[05/31 15:56:39    152s] [NR-eGR] 
[05/31 15:56:39    152s] (I)      ======== NDR :  =========
[05/31 15:56:39    152s] (I)      +--------------+--------+
[05/31 15:56:39    152s] (I)      |           ID |      0 |
[05/31 15:56:39    152s] (I)      |         Name |        |
[05/31 15:56:39    152s] (I)      |      Default |    yes |
[05/31 15:56:39    152s] (I)      |  Clk Special |     no |
[05/31 15:56:39    152s] (I)      | Hard spacing |     no |
[05/31 15:56:39    152s] (I)      |    NDR track | (none) |
[05/31 15:56:39    152s] (I)      |      NDR via | (none) |
[05/31 15:56:39    152s] (I)      |  Extra space |      0 |
[05/31 15:56:39    152s] (I)      |      Shields |      0 |
[05/31 15:56:39    152s] (I)      |   Demand (H) |      1 |
[05/31 15:56:39    152s] (I)      |   Demand (V) |      1 |
[05/31 15:56:39    152s] (I)      |        #Nets |   1143 |
[05/31 15:56:39    152s] (I)      +--------------+--------+
[05/31 15:56:39    152s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:39    152s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 15:56:39    152s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:39    152s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 15:56:39    152s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:56:39    152s] (I)      =============== Blocked Tracks ===============
[05/31 15:56:39    152s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:39    152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 15:56:39    152s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:39    152s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     3 |   47439 |     5630 |        11.87% |
[05/31 15:56:39    152s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 15:56:39    152s] (I)      +-------+---------+----------+---------------+
[05/31 15:56:39    152s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Reset routing kernel
[05/31 15:56:39    152s] (I)      Started Global Routing ( Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      totalPins=4281  totalGlobalPin=3749 (87.57%)
[05/31 15:56:39    152s] (I)      ================= Net Group Info =================
[05/31 15:56:39    152s] (I)      +----+----------------+--------------+-----------+
[05/31 15:56:39    152s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 15:56:39    152s] (I)      +----+----------------+--------------+-----------+
[05/31 15:56:39    152s] (I)      |  1 |           1143 |        C1(3) |    LB(11) |
[05/31 15:56:39    152s] (I)      +----+----------------+--------------+-----------+
[05/31 15:56:39    152s] (I)      total 2D Cap : 236923 = (101430 H, 135493 V)
[05/31 15:56:39    152s] (I)      total 2D Demand : 485 = (0 H, 485 V)
[05/31 15:56:39    152s] (I)      #blocked GCells = 0
[05/31 15:56:39    152s] (I)      #regions = 1
[05/31 15:56:39    152s] (I)      #blocked areas for congestion spreading : 0
[05/31 15:56:39    152s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [3, 11]
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] (I)      ============  Phase 1a Route ============
[05/31 15:56:39    152s] (I)      Usage: 4706 = (2285 H, 2421 V) = (2.25% H, 1.79% V) = (2.468e+03um H, 2.615e+03um V)
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] (I)      ============  Phase 1b Route ============
[05/31 15:56:39    152s] (I)      Usage: 4706 = (2285 H, 2421 V) = (2.25% H, 1.79% V) = (2.468e+03um H, 2.615e+03um V)
[05/31 15:56:39    152s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082480e+03um
[05/31 15:56:39    152s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 15:56:39    152s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] (I)      ============  Phase 1c Route ============
[05/31 15:56:39    152s] (I)      Usage: 4706 = (2285 H, 2421 V) = (2.25% H, 1.79% V) = (2.468e+03um H, 2.615e+03um V)
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] (I)      ============  Phase 1d Route ============
[05/31 15:56:39    152s] (I)      Usage: 4706 = (2285 H, 2421 V) = (2.25% H, 1.79% V) = (2.468e+03um H, 2.615e+03um V)
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] (I)      ============  Phase 1e Route ============
[05/31 15:56:39    152s] (I)      Usage: 4706 = (2285 H, 2421 V) = (2.25% H, 1.79% V) = (2.468e+03um H, 2.615e+03um V)
[05/31 15:56:39    152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082480e+03um
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] (I)      ============  Phase 1l Route ============
[05/31 15:56:39    152s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 15:56:39    152s] (I)      Layer  3:      37266      2847       177        1260       45612    ( 2.69%) 
[05/31 15:56:39    152s] (I)      Layer  4:      46748      2573         0           0       46872    ( 0.00%) 
[05/31 15:56:39    152s] (I)      Layer  5:      46686       934         0           0       46872    ( 0.00%) 
[05/31 15:56:39    152s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 15:56:39    152s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 15:56:39    152s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 15:56:39    152s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 15:56:39    152s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 15:56:39    152s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 15:56:39    152s] (I)      Total:        233310      6389       177        4197      239534    ( 1.72%) 
[05/31 15:56:39    152s] (I)      
[05/31 15:56:39    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 15:56:39    152s] [NR-eGR]                        OverCon           OverCon            
[05/31 15:56:39    152s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/31 15:56:39    152s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/31 15:56:39    152s] [NR-eGR] ---------------------------------------------------------------
[05/31 15:56:39    152s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      C1 ( 3)        95( 2.50%)        14( 0.37%)   ( 2.87%) 
[05/31 15:56:39    152s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:56:39    152s] [NR-eGR] ---------------------------------------------------------------
[05/31 15:56:39    152s] [NR-eGR]        Total        95( 0.34%)        14( 0.05%)   ( 0.39%) 
[05/31 15:56:39    152s] [NR-eGR] 
[05/31 15:56:39    152s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Updating congestion map
[05/31 15:56:39    152s] (I)      total 2D Cap : 237115 = (101430 H, 135685 V)
[05/31 15:56:39    152s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 15:56:39    152s] (I)      Running track assignment and export wires
[05/31 15:56:39    152s] (I)      Delete wires for 1143 nets 
[05/31 15:56:39    152s] (I)      ============= Track Assignment ============
[05/31 15:56:39    152s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 15:56:39    152s] (I)      Run Multi-thread track assignment
[05/31 15:56:39    152s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      Started Export ( Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 15:56:39    152s] [NR-eGR] Total eGR-routed clock nets wire length: 388um, number of vias: 693
[05/31 15:56:39    152s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:56:39    152s] [NR-eGR]             Length (um)   Vias 
[05/31 15:56:39    152s] [NR-eGR] -------------------------------
[05/31 15:56:39    152s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 15:56:39    152s] [NR-eGR]  M2  (2H)             0   4035 
[05/31 15:56:39    152s] [NR-eGR]  C1  (3V)          2005   5425 
[05/31 15:56:39    152s] [NR-eGR]  C2  (4H)          2607   1219 
[05/31 15:56:39    152s] [NR-eGR]  C3  (5V)           967     27 
[05/31 15:56:39    152s] [NR-eGR]  C4  (6H)            46      2 
[05/31 15:56:39    152s] [NR-eGR]  C5  (7V)             0      0 
[05/31 15:56:39    152s] [NR-eGR]  JA  (8H)             0      0 
[05/31 15:56:39    152s] [NR-eGR]  QA  (9V)             0      0 
[05/31 15:56:39    152s] [NR-eGR]  QB  (10H)            0      0 
[05/31 15:56:39    152s] [NR-eGR]  LB  (11V)            0      0 
[05/31 15:56:39    152s] [NR-eGR] -------------------------------
[05/31 15:56:39    152s] [NR-eGR]      Total         5625  12163 
[05/31 15:56:39    152s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:56:39    152s] [NR-eGR] Total half perimeter of net bounding box: 4135um
[05/31 15:56:39    152s] [NR-eGR] Total length: 5625um, number of vias: 12163
[05/31 15:56:39    152s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:56:39    152s] (I)      == Layer wire length by net rule ==
[05/31 15:56:39    152s] (I)                  Default 
[05/31 15:56:39    152s] (I)      --------------------
[05/31 15:56:39    152s] (I)       M1  (1V)       0um 
[05/31 15:56:39    152s] (I)       M2  (2H)       0um 
[05/31 15:56:39    152s] (I)       C1  (3V)    2005um 
[05/31 15:56:39    152s] (I)       C2  (4H)    2607um 
[05/31 15:56:39    152s] (I)       C3  (5V)     967um 
[05/31 15:56:39    152s] (I)       C4  (6H)      46um 
[05/31 15:56:39    152s] (I)       C5  (7V)       0um 
[05/31 15:56:39    152s] (I)       JA  (8H)       0um 
[05/31 15:56:39    152s] (I)       QA  (9V)       0um 
[05/31 15:56:39    152s] (I)       QB  (10H)      0um 
[05/31 15:56:39    152s] (I)       LB  (11V)      0um 
[05/31 15:56:39    152s] (I)      --------------------
[05/31 15:56:39    152s] (I)           Total   5625um 
[05/31 15:56:39    152s] (I)      == Layer via count by net rule ==
[05/31 15:56:39    152s] (I)                  Default 
[05/31 15:56:39    152s] (I)      --------------------
[05/31 15:56:39    152s] (I)       M1  (1V)      1455 
[05/31 15:56:39    152s] (I)       M2  (2H)      4035 
[05/31 15:56:39    152s] (I)       C1  (3V)      5425 
[05/31 15:56:39    152s] (I)       C2  (4H)      1219 
[05/31 15:56:39    152s] (I)       C3  (5V)        27 
[05/31 15:56:39    152s] (I)       C4  (6H)         2 
[05/31 15:56:39    152s] (I)       C5  (7V)         0 
[05/31 15:56:39    152s] (I)       JA  (8H)         0 
[05/31 15:56:39    152s] (I)       QA  (9V)         0 
[05/31 15:56:39    152s] (I)       QB  (10H)        0 
[05/31 15:56:39    152s] (I)       LB  (11V)        0 
[05/31 15:56:39    152s] (I)      --------------------
[05/31 15:56:39    152s] (I)           Total    12163 
[05/31 15:56:39    152s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 15:56:39    152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.15 sec, Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] [NR-eGR] Finished Early Global Route ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 3.32 MB )
[05/31 15:56:39    152s] (I)      ======================================== Runtime Summary =========================================
[05/31 15:56:39    152s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[05/31 15:56:39    152s] (I)      --------------------------------------------------------------------------------------------------
[05/31 15:56:39    152s] (I)       Early Global Route                             100.00%  31.85 sec  32.00 sec  0.15 sec  0.09 sec 
[05/31 15:56:39    152s] (I)       +-Early Global Route kernel                     97.12%  31.85 sec  32.00 sec  0.15 sec  0.08 sec 
[05/31 15:56:39    152s] (I)       | +-Import and model                            28.98%  31.87 sec  31.92 sec  0.04 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | +-Create place DB                            2.99%  31.87 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Import place data                        2.88%  31.87 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read instances and placement           0.70%  31.87 sec  31.87 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read nets                              1.46%  31.88 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read rows                              0.04%  31.88 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read module constraints                0.02%  31.88 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Create route DB                           22.72%  31.88 sec  31.91 sec  0.03 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | +-Import route data (1T)                  22.45%  31.88 sec  31.91 sec  0.03 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read blockages ( Layer 3-11 )         17.40%  31.88 sec  31.91 sec  0.03 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read routing blockages               0.00%  31.88 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read instance blockages              0.38%  31.88 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read PG blockages                   16.06%  31.88 sec  31.91 sec  0.02 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  31.88 sec  31.88 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read clock blockages                 0.01%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read other blockages                 0.01%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read halo blockages                  0.02%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Read boundary cut boxes              0.00%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read blackboxes                        0.02%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read prerouted                         0.31%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Read nets                              0.29%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Set up via pillars                     0.01%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Initialize 3D grid graph               0.08%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Model blockage capacity                1.93%  31.91 sec  31.91 sec  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Initialize 3D capacity               1.68%  31.91 sec  31.91 sec  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | +-Read aux data                              0.17%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Others data preparation                    0.01%  31.91 sec  31.91 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Create route kernel                        2.37%  31.91 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | +-Global Routing                              21.78%  31.92 sec  31.95 sec  0.03 sec  0.03 sec 
[05/31 15:56:39    152s] (I)       | | +-Initialization                             0.45%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Net group 1                               19.45%  31.92 sec  31.95 sec  0.03 sec  0.03 sec 
[05/31 15:56:39    152s] (I)       | | | +-Generate topology                        0.74%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Phase 1a                                 1.31%  31.92 sec  31.92 sec  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Pattern routing (1T)                   0.86%  31.92 sec  31.92 sec  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Add via demand to 2D                   0.19%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Phase 1b                                 0.40%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Phase 1c                                 0.01%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Phase 1d                                 0.01%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Phase 1e                                 0.28%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Route legalization                     0.13%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | | | +-Legalize Reach Aware Violations      0.02%  31.92 sec  31.92 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | | +-Phase 1l                                15.31%  31.93 sec  31.95 sec  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | | +-Layer assignment (1T)                 14.91%  31.93 sec  31.95 sec  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | +-Export cong map                              1.06%  31.95 sec  31.95 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Export 2D cong map                         0.12%  31.95 sec  31.95 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | +-Extract Global 3D Wires                      0.11%  31.95 sec  31.95 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | +-Track Assignment (1T)                       12.23%  31.95 sec  31.97 sec  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | +-Initialization                             0.06%  31.95 sec  31.95 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Track Assignment Kernel                   11.73%  31.95 sec  31.97 sec  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | +-Free Memory                                0.00%  31.97 sec  31.97 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | +-Export                                      18.70%  31.97 sec  32.00 sec  0.03 sec  0.02 sec 
[05/31 15:56:39    152s] (I)       | | +-Export DB wires                            4.12%  31.97 sec  31.98 sec  0.01 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | +-Export all nets                          3.19%  31.97 sec  31.98 sec  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | | +-Set wire vias                            0.62%  31.98 sec  31.98 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Report wirelength                          4.14%  31.98 sec  31.98 sec  0.01 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | | +-Update net boxes                           9.95%  31.98 sec  32.00 sec  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)       | | +-Update timing                              0.00%  32.00 sec  32.00 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)       | +-Postprocess design                           0.27%  32.00 sec  32.00 sec  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)      ====================== Summary by functions ======================
[05/31 15:56:39    152s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 15:56:39    152s] (I)      ------------------------------------------------------------------
[05/31 15:56:39    152s] (I)        0  Early Global Route               100.00%  0.15 sec  0.09 sec 
[05/31 15:56:39    152s] (I)        1  Early Global Route kernel         97.12%  0.15 sec  0.08 sec 
[05/31 15:56:39    152s] (I)        2  Import and model                  28.98%  0.04 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        2  Global Routing                    21.78%  0.03 sec  0.03 sec 
[05/31 15:56:39    152s] (I)        2  Export                            18.70%  0.03 sec  0.02 sec 
[05/31 15:56:39    152s] (I)        2  Track Assignment (1T)             12.23%  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        2  Export cong map                    1.06%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        2  Postprocess design                 0.27%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        2  Extract Global 3D Wires            0.11%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Create route DB                   22.72%  0.03 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        3  Net group 1                       19.45%  0.03 sec  0.03 sec 
[05/31 15:56:39    152s] (I)        3  Track Assignment Kernel           11.73%  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        3  Update net boxes                   9.95%  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        3  Report wirelength                  4.14%  0.01 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Export DB wires                    4.12%  0.01 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        3  Create place DB                    2.99%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Create route kernel                2.37%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Initialization                     0.51%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Read aux data                      0.17%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Export 2D cong map                 0.12%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Import route data (1T)            22.45%  0.03 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        4  Phase 1l                          15.31%  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        4  Export all nets                    3.19%  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        4  Import place data                  2.88%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Phase 1a                           1.31%  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        4  Generate topology                  0.74%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Set wire vias                      0.62%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Phase 1b                           0.40%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Phase 1e                           0.28%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Read blockages ( Layer 3-11 )     17.40%  0.03 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Layer assignment (1T)             14.91%  0.02 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        5  Model blockage capacity            1.93%  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        5  Read nets                          1.74%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Pattern routing (1T)               0.86%  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        5  Read instances and placement       0.70%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Read prerouted                     0.31%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Add via demand to 2D               0.19%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Route legalization                 0.13%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Initialize 3D grid graph           0.08%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Read rows                          0.04%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Read module constraints            0.02%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Read PG blockages                 16.06%  0.02 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Initialize 3D capacity             1.68%  0.00 sec  0.01 sec 
[05/31 15:56:39    152s] (I)        6  Read instance blockages            0.38%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[05/31 15:56:39    152s] Running post-eGR process
[05/31 15:56:39    152s] Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
[05/31 15:56:39    152s] PreRoute RC Extraction called for design TOP.
[05/31 15:56:39    152s] RC Extraction called in multi-corner(2) mode.
[05/31 15:56:39    152s] RCMode: PreRoute
[05/31 15:56:39    152s]       RC Corner Indexes            0       1   
[05/31 15:56:39    152s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 15:56:39    152s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 15:56:39    152s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 15:56:39    152s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 15:56:39    152s] Shrink Factor                : 1.00000
[05/31 15:56:39    152s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 15:56:39    152s] Using Quantus QRC technology file ...
[05/31 15:56:39    152s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 15:56:39    152s] Updating RC Grid density data for preRoute extraction ...
[05/31 15:56:39    152s] eee: pegSigSF=1.070000
[05/31 15:56:39    152s] Initializing multi-corner resistance tables ...
[05/31 15:56:39    152s] eee: Grid unit RC data computation started
[05/31 15:56:39    152s] eee: Grid unit RC data computation completed
[05/31 15:56:39    152s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 15:56:39    152s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 15:56:39    152s] eee: l=3 avDens=0.110480 usedTrk=371.211298 availTrk=3360.000000 sigTrk=371.211298
[05/31 15:56:39    152s] eee: l=4 avDens=0.138752 usedTrk=482.856666 availTrk=3480.000000 sigTrk=482.856666
[05/31 15:56:39    152s] eee: l=5 avDens=0.064899 usedTrk=179.121667 availTrk=2760.000000 sigTrk=179.121667
[05/31 15:56:39    152s] eee: l=6 avDens=0.007831 usedTrk=8.457778 availTrk=1080.000000 sigTrk=8.457778
[05/31 15:56:39    152s] eee: l=7 avDens=0.000556 usedTrk=0.033333 availTrk=60.000000 sigTrk=0.033333
[05/31 15:56:39    152s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:39    152s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:39    152s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:39    152s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:56:39    152s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:56:39    152s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 15:56:39    152s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.247558 uaWl=1.000000 uaWlH=0.643600 aWlH=0.000000 lMod=0 pMax=0.903000 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 15:56:39    152s] eee: NetCapCache creation started. (Current Mem: 3471.109M) 
[05/31 15:56:39    152s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3471.109M) 
[05/31 15:56:39    152s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 15:56:39    152s] eee: Metal Layers Info:
[05/31 15:56:39    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:56:39    152s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 15:56:39    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:56:39    152s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 15:56:39    152s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 15:56:39    152s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 15:56:39    152s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 15:56:39    152s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 15:56:39    152s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 15:56:39    152s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 15:56:39    152s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 15:56:39    152s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 15:56:39    152s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 15:56:39    152s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 15:56:39    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:56:39    152s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 15:56:39    152s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3471.109M)
[05/31 15:56:40    152s] Cell TOP LLGs are deleted
[05/31 15:56:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:40    152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3471.1M, EPOCH TIME: 1748721400.598295
[05/31 15:56:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:40    152s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3471.1M, EPOCH TIME: 1748721400.598647
[05/31 15:56:40    152s] Max number of tech site patterns supported in site array is 256.
[05/31 15:56:40    152s] Core basic site is GF22_DST
[05/31 15:56:40    153s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:56:40    153s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:56:40    153s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:56:40    153s] SiteArray: use 430,080 bytes
[05/31 15:56:40    153s] SiteArray: current memory after site array memory allocation 3471.1M
[05/31 15:56:40    153s] SiteArray: FP blocked sites are writable
[05/31 15:56:40    153s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3471.1M, EPOCH TIME: 1748721400.924092
[05/31 15:56:40    153s] Process 336 wires and vias for routing blockage analysis
[05/31 15:56:40    153s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3471.1M, EPOCH TIME: 1748721400.924187
[05/31 15:56:40    153s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:56:40    153s] Atter site array init, number of instance map data is 0.
[05/31 15:56:40    153s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.326, MEM:3471.1M, EPOCH TIME: 1748721400.924734
[05/31 15:56:40    153s] 
[05/31 15:56:40    153s] 
[05/31 15:56:40    153s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:40    153s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.327, MEM:3471.1M, EPOCH TIME: 1748721400.925337
[05/31 15:56:40    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:40    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:40    153s] Starting delay calculation for Setup views
[05/31 15:56:41    153s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:56:41    153s] #################################################################################
[05/31 15:56:41    153s] # Design Stage: PreRoute
[05/31 15:56:41    153s] # Design Name: TOP
[05/31 15:56:41    153s] # Design Mode: 22nm
[05/31 15:56:41    153s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:56:41    153s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:56:41    153s] # Signoff Settings: SI Off 
[05/31 15:56:41    153s] #################################################################################
[05/31 15:56:42    153s] Calculate delays in BcWc mode...
[05/31 15:56:42    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 3496.7M, InitMEM = 3496.7M)
[05/31 15:56:42    153s] Start delay calculation (fullDC) (1 T). (MEM=3683.78)
[05/31 15:56:42    153s] End AAE Lib Interpolated Model. (MEM=3496.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:56:43    153s] Total number of fetched objects 1143
[05/31 15:56:43    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:56:43    153s] End delay calculation. (MEM=3695.41 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 15:56:43    153s] End delay calculation (fullDC). (MEM=3695.41 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 15:56:43    153s] *** CDM Built up (cpu=0:00:00.4  real=0:00:02.0  mem= 3530.4M) ***
[05/31 15:56:45    153s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:05.0 totSessionCpu=0:02:34 mem=3530.4M)
[05/31 15:56:45    153s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.718  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.275   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.326%
------------------------------------------------------------------

[05/31 15:56:45    153s] **optDesign ... cpu = 0:00:09, real = 0:00:37, mem = 3682.3M, totSessionCpu=0:02:34 **
[05/31 15:56:45    153s] Begin: Collecting metrics
[05/31 15:56:45    154s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 49.718 |   0 |       14.33 | 0:00:05  |        3484 |    0 |   2 |
 ------------------------------------------------------------------------------------ 
[05/31 15:56:45    154s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3697.8M, current mem=3682.3M)

[05/31 15:56:45    154s] End: Collecting metrics
[05/31 15:56:45    154s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:36.5 (0.2), totSession cpu/real = 0:02:34.1/0:06:00.8 (0.4), mem = 3477.5M
[05/31 15:56:45    154s] 
[05/31 15:56:45    154s] =============================================================================================
[05/31 15:56:45    154s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/31 15:56:45    154s] =============================================================================================
[05/31 15:56:45    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:56:45    154s] ---------------------------------------------------------------------------------------------
[05/31 15:56:45    154s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:56:45    154s] [ OptSummaryReport       ]      1   0:00:00.4  (   1.0 % )     0:00:04.5 /  0:00:01.0    0.2
[05/31 15:56:45    154s] [ MetricReport           ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.1    0.3
[05/31 15:56:45    154s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[05/31 15:56:45    154s] [ CellServerInit         ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:56:45    154s] [ LibAnalyzerInit        ]      2   0:00:06.6  (  18.0 % )     0:00:06.6 /  0:00:04.6    0.7
[05/31 15:56:45    154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:45    154s] [ MetricInit             ]      1   0:00:02.3  (   6.4 % )     0:00:02.3 /  0:00:01.1    0.5
[05/31 15:56:45    154s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.0
[05/31 15:56:45    154s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:56:45    154s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 15:56:45    154s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   1.3 % )     0:00:04.1 /  0:00:00.8    0.2
[05/31 15:56:45    154s] [ FullDelayCalc          ]      1   0:00:03.4  (   9.3 % )     0:00:03.4 /  0:00:00.4    0.1
[05/31 15:56:45    154s] [ TimingUpdate           ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.6
[05/31 15:56:45    154s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:56:45    154s] [ MISC                   ]          0:00:22.1  (  60.6 % )     0:00:22.1 /  0:00:01.5    0.1
[05/31 15:56:45    154s] ---------------------------------------------------------------------------------------------
[05/31 15:56:45    154s]  InitOpt #1 TOTAL                   0:00:36.5  ( 100.0 % )     0:00:36.5 /  0:00:08.8    0.2
[05/31 15:56:45    154s] ---------------------------------------------------------------------------------------------
[05/31 15:56:45    154s] 
[05/31 15:56:45    154s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/31 15:56:45    154s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 15:56:45    154s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:34 mem=3477.5M
[05/31 15:56:45    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:3477.5M, EPOCH TIME: 1748721405.364078
[05/31 15:56:45    154s] Processing tracks to init pin-track alignment.
[05/31 15:56:45    154s] z: 1, totalTracks: 1
[05/31 15:56:45    154s] z: 3, totalTracks: 1
[05/31 15:56:45    154s] z: 5, totalTracks: 1
[05/31 15:56:45    154s] z: 7, totalTracks: 1
[05/31 15:56:45    154s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:56:45    154s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:56:45    154s] Initializing Route Infrastructure for color support ...
[05/31 15:56:45    154s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3477.5M, EPOCH TIME: 1748721405.364450
[05/31 15:56:45    154s] ### Add 31 auto generated vias to default rule
[05/31 15:56:45    154s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3477.5M, EPOCH TIME: 1748721405.367521
[05/31 15:56:45    154s] Route Infrastructure Initialized for color support successfully.
[05/31 15:56:45    154s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:45    154s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3477.5M, EPOCH TIME: 1748721405.390872
[05/31 15:56:45    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] 
[05/31 15:56:45    154s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:45    154s] 
[05/31 15:56:45    154s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:45    154s] OPERPROF:     Starting CMU at level 3, MEM:3477.5M, EPOCH TIME: 1748721405.728733
[05/31 15:56:45    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3477.5M, EPOCH TIME: 1748721405.729106
[05/31 15:56:45    154s] 
[05/31 15:56:45    154s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:56:45    154s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.339, MEM:3477.5M, EPOCH TIME: 1748721405.729388
[05/31 15:56:45    154s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3477.5M, EPOCH TIME: 1748721405.729447
[05/31 15:56:45    154s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.012, MEM:3477.5M, EPOCH TIME: 1748721405.741696
[05/31 15:56:45    154s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3477.5MB).
[05/31 15:56:45    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.378, MEM:3477.5M, EPOCH TIME: 1748721405.742083
[05/31 15:56:45    154s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=3477.5M
[05/31 15:56:45    154s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3477.5M, EPOCH TIME: 1748721405.743748
[05/31 15:56:45    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:3477.5M, EPOCH TIME: 1748721405.749185
[05/31 15:56:45    154s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 15:56:45    154s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:34 mem=3477.5M
[05/31 15:56:45    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:3477.5M, EPOCH TIME: 1748721405.749648
[05/31 15:56:45    154s] Processing tracks to init pin-track alignment.
[05/31 15:56:45    154s] z: 1, totalTracks: 1
[05/31 15:56:45    154s] z: 3, totalTracks: 1
[05/31 15:56:45    154s] z: 5, totalTracks: 1
[05/31 15:56:45    154s] z: 7, totalTracks: 1
[05/31 15:56:45    154s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:56:45    154s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:56:45    154s] Initializing Route Infrastructure for color support ...
[05/31 15:56:45    154s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3477.5M, EPOCH TIME: 1748721405.749907
[05/31 15:56:45    154s] ### Add 31 auto generated vias to default rule
[05/31 15:56:45    154s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3477.5M, EPOCH TIME: 1748721405.752796
[05/31 15:56:45    154s] Route Infrastructure Initialized for color support successfully.
[05/31 15:56:45    154s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:45    154s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3477.5M, EPOCH TIME: 1748721405.771487
[05/31 15:56:45    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:45    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:46    154s] OPERPROF:     Starting CMU at level 3, MEM:3477.5M, EPOCH TIME: 1748721406.093913
[05/31 15:56:46    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3477.5M, EPOCH TIME: 1748721406.094231
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:56:46    154s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.323, MEM:3477.5M, EPOCH TIME: 1748721406.094511
[05/31 15:56:46    154s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3477.5M, EPOCH TIME: 1748721406.094570
[05/31 15:56:46    154s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3477.5M, EPOCH TIME: 1748721406.094652
[05/31 15:56:46    154s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3477.5MB).
[05/31 15:56:46    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.358, MEM:3477.5M, EPOCH TIME: 1748721406.108007
[05/31 15:56:46    154s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=3477.5M
[05/31 15:56:46    154s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3477.5M, EPOCH TIME: 1748721406.109487
[05/31 15:56:46    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:46    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:46    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:46    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:46    154s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3477.5M, EPOCH TIME: 1748721406.114606
[05/31 15:56:46    154s] *** Starting optimizing excluded clock nets MEM= 3477.5M) ***
[05/31 15:56:46    154s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3477.5M) ***
[05/31 15:56:46    154s] The useful skew maximum allowed delay is: 0.3
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:46    154s] Deleting Lib Analyzer.
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:46    154s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:56:46    154s] Summary for sequential cells identification: 
[05/31 15:56:46    154s]   Identified SBFF number: 299
[05/31 15:56:46    154s]   Identified MBFF number: 75
[05/31 15:56:46    154s]   Identified SB Latch number: 22
[05/31 15:56:46    154s]   Identified MB Latch number: 0
[05/31 15:56:46    154s]   Not identified SBFF number: 15
[05/31 15:56:46    154s]   Not identified MBFF number: 0
[05/31 15:56:46    154s]   Not identified SB Latch number: 0
[05/31 15:56:46    154s]   Not identified MB Latch number: 0
[05/31 15:56:46    154s]   Number of sequential cells which are not FFs: 45
[05/31 15:56:46    154s]  Visiting view : view_slow_mission
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:56:46    154s]  Visiting view : view_fast_mission
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:56:46    154s] TLC MultiMap info (StdDelay):
[05/31 15:56:46    154s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:46    154s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:46    154s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:46    154s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:46    154s]  Setting StdDelay to: 6.1ps
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:46    154s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:34.8/0:06:02.4 (0.4), mem = 3477.5M
[05/31 15:56:46    154s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:56:46    154s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:56:46    154s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=3477.5M
[05/31 15:56:46    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:35 mem=3477.5M
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:56:46    154s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:56:46    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:56:46    154s] Summary for sequential cells identification: 
[05/31 15:56:46    154s]   Identified SBFF number: 299
[05/31 15:56:46    154s]   Identified MBFF number: 75
[05/31 15:56:46    154s]   Identified SB Latch number: 22
[05/31 15:56:46    154s]   Identified MB Latch number: 0
[05/31 15:56:46    154s]   Not identified SBFF number: 15
[05/31 15:56:46    154s]   Not identified MBFF number: 0
[05/31 15:56:46    154s]   Not identified SB Latch number: 0
[05/31 15:56:46    154s]   Not identified MB Latch number: 0
[05/31 15:56:46    154s]   Number of sequential cells which are not FFs: 45
[05/31 15:56:46    154s]  Visiting view : view_slow_mission
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:56:46    154s]  Visiting view : view_fast_mission
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:56:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:56:46    154s] TLC MultiMap info (StdDelay):
[05/31 15:56:46    154s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:46    154s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:46    154s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:46    154s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:46    154s]  Setting StdDelay to: 6.1ps
[05/31 15:56:46    154s] 
[05/31 15:56:46    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:47    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.1
[05/31 15:56:47    154s] 
[05/31 15:56:47    154s] Creating Lib Analyzer ...
[05/31 15:56:48    155s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 15:56:48    155s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 15:56:48    155s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:56:48    155s] 
[05/31 15:56:48    155s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:56:50    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=3477.5M
[05/31 15:56:51    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=3477.5M
[05/31 15:56:51    156s] Creating Lib Analyzer, finished. 
[05/31 15:56:51    157s] 
[05/31 15:56:51    157s] Active Setup views: view_slow_mission 
[05/31 15:56:51    157s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3477.5M, EPOCH TIME: 1748721411.590135
[05/31 15:56:51    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:51    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:51    157s] 
[05/31 15:56:51    157s] 
[05/31 15:56:51    157s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:51    157s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.363, MEM:3477.5M, EPOCH TIME: 1748721411.952723
[05/31 15:56:51    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:51    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:51    157s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/31 15:56:51    157s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/31 15:56:51    157s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 15:56:51    157s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:37 mem=3477.5M
[05/31 15:56:51    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:3477.5M, EPOCH TIME: 1748721411.956283
[05/31 15:56:51    157s] Processing tracks to init pin-track alignment.
[05/31 15:56:51    157s] z: 1, totalTracks: 1
[05/31 15:56:51    157s] z: 3, totalTracks: 1
[05/31 15:56:51    157s] z: 5, totalTracks: 1
[05/31 15:56:51    157s] z: 7, totalTracks: 1
[05/31 15:56:51    157s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:56:51    157s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:56:51    157s] Initializing Route Infrastructure for color support ...
[05/31 15:56:51    157s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3477.5M, EPOCH TIME: 1748721411.956528
[05/31 15:56:51    157s] ### Add 31 auto generated vias to default rule
[05/31 15:56:51    157s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3477.5M, EPOCH TIME: 1748721411.959353
[05/31 15:56:51    157s] Route Infrastructure Initialized for color support successfully.
[05/31 15:56:51    157s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:51    157s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3477.5M, EPOCH TIME: 1748721411.964848
[05/31 15:56:51    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:51    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:52    157s] 
[05/31 15:56:52    157s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:52    157s] 
[05/31 15:56:52    157s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:52    157s] OPERPROF:     Starting CMU at level 3, MEM:3477.5M, EPOCH TIME: 1748721412.322804
[05/31 15:56:52    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3477.5M, EPOCH TIME: 1748721412.323146
[05/31 15:56:52    157s] 
[05/31 15:56:52    157s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:56:52    157s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.359, MEM:3477.5M, EPOCH TIME: 1748721412.323427
[05/31 15:56:52    157s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3477.5M, EPOCH TIME: 1748721412.323486
[05/31 15:56:52    157s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3477.5M, EPOCH TIME: 1748721412.323564
[05/31 15:56:52    157s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3477.5MB).
[05/31 15:56:52    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.368, MEM:3477.5M, EPOCH TIME: 1748721412.323887
[05/31 15:56:52    157s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:56:52    157s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/31 15:56:52    157s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=3477.5M
[05/31 15:56:52    157s] 
[05/31 15:56:52    157s] Footprint cell information for calculating maxBufDist
[05/31 15:56:52    157s] *info: There are 20 candidate Buffer cells
[05/31 15:56:52    157s] *info: There are 20 candidate Inverter cells
[05/31 15:56:52    157s] 
[05/31 15:56:53    157s] #optDebug: Start CG creation (mem=3477.5M)
[05/31 15:56:53    157s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:53    158s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:53    158s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:53    158s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:54    158s] ToF 95.2150um
[05/31 15:56:54    158s] (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgPrt (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgEgp (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgPbk (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgNrb(cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgObs (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgCon (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s]  ...processing cgPdm (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3571.2M)
[05/31 15:56:54    158s] ### Creating RouteCongInterface, started
[05/31 15:56:54    158s] 
[05/31 15:56:54    158s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 15:56:54    158s] 
[05/31 15:56:54    158s] #optDebug: {0, 1.000}
[05/31 15:56:54    158s] ### Creating RouteCongInterface, finished
[05/31 15:56:54    158s] {MG  {8 0 1.8 0.296732} }
[05/31 15:56:54    158s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3571.2M, EPOCH TIME: 1748721414.512590
[05/31 15:56:54    158s] Found 0 hard placement blockage before merging.
[05/31 15:56:54    158s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3571.2M, EPOCH TIME: 1748721414.512764
[05/31 15:56:54    158s] 
[05/31 15:56:54    158s] Netlist preparation processing... 
[05/31 15:56:54    158s] Removed 0 instance
[05/31 15:56:54    158s] *info: Marking 0 isolation instances dont touch
[05/31 15:56:54    158s] *info: Marking 0 level shifter instances dont touch
[05/31 15:56:54    158s] Deleting 0 temporary hard placement blockage(s).
[05/31 15:56:54    158s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/31 15:56:54    158s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3606.3M, EPOCH TIME: 1748721414.559410
[05/31 15:56:54    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/31 15:56:54    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:54    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:54    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:54    158s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3494.3M, EPOCH TIME: 1748721414.565361
[05/31 15:56:54    158s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.1
[05/31 15:56:54    158s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:07.7 (0.5), totSession cpu/real = 0:02:38.6/0:06:10.1 (0.4), mem = 3494.3M
[05/31 15:56:54    158s] 
[05/31 15:56:54    158s] =============================================================================================
[05/31 15:56:54    158s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/31 15:56:54    158s] =============================================================================================
[05/31 15:56:54    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:56:54    158s] ---------------------------------------------------------------------------------------------
[05/31 15:56:54    158s] [ CellServerInit         ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 15:56:54    158s] [ LibAnalyzerInit        ]      1   0:00:04.0  (  52.9 % )     0:00:04.0 /  0:00:02.0    0.5
[05/31 15:56:54    158s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:54    158s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:56:54    158s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:56:54    158s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:54    158s] [ SteinerInterfaceInit   ]      1   0:00:02.1  (  27.6 % )     0:00:02.1 /  0:00:01.1    0.5
[05/31 15:56:54    158s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:54    158s] [ DetailPlaceInit        ]      1   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:56:54    158s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:54    158s] [ MISC                   ]          0:00:01.0  (  13.0 % )     0:00:01.0 /  0:00:00.5    0.5
[05/31 15:56:54    158s] ---------------------------------------------------------------------------------------------
[05/31 15:56:54    158s]  SimplifyNetlist #1 TOTAL           0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:03.8    0.5
[05/31 15:56:54    158s] ---------------------------------------------------------------------------------------------
[05/31 15:56:54    158s] 
[05/31 15:56:54    158s] Begin: Collecting metrics
[05/31 15:56:54    158s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.718 |   0 |       14.33 | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:08  |        3494 |      |     |
 ------------------------------------------------------------------------------------- 
[05/31 15:56:54    158s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3685.6M, current mem=3685.6M)

[05/31 15:56:54    158s] End: Collecting metrics
[05/31 15:56:54    158s] Running new flow changes for HFN
[05/31 15:56:54    158s] Begin: GigaOpt high fanout net optimization
[05/31 15:56:54    158s] GigaOpt HFN: use maxLocalDensity 1.2
[05/31 15:56:54    158s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/31 15:56:54    158s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:38.7/0:06:10.4 (0.4), mem = 3494.3M
[05/31 15:56:54    158s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:56:54    158s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:56:54    158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.2
[05/31 15:56:54    158s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:56:55    158s] 
[05/31 15:56:55    158s] Active Setup views: view_slow_mission 
[05/31 15:56:55    158s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3494.3M, EPOCH TIME: 1748721415.294562
[05/31 15:56:55    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:55    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:55    159s] 
[05/31 15:56:55    159s] 
[05/31 15:56:55    159s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:55    159s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.344, MEM:3494.3M, EPOCH TIME: 1748721415.638220
[05/31 15:56:55    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:55    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:55    159s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/31 15:56:55    159s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/31 15:56:55    159s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 15:56:55    159s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:39 mem=3494.3M
[05/31 15:56:55    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:3494.3M, EPOCH TIME: 1748721415.641808
[05/31 15:56:55    159s] Processing tracks to init pin-track alignment.
[05/31 15:56:55    159s] z: 1, totalTracks: 1
[05/31 15:56:55    159s] z: 3, totalTracks: 1
[05/31 15:56:55    159s] z: 5, totalTracks: 1
[05/31 15:56:55    159s] z: 7, totalTracks: 1
[05/31 15:56:55    159s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:56:55    159s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:56:55    159s] Initializing Route Infrastructure for color support ...
[05/31 15:56:55    159s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3494.3M, EPOCH TIME: 1748721415.642053
[05/31 15:56:55    159s] ### Add 31 auto generated vias to default rule
[05/31 15:56:55    159s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3494.3M, EPOCH TIME: 1748721415.644929
[05/31 15:56:55    159s] Route Infrastructure Initialized for color support successfully.
[05/31 15:56:55    159s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:56:55    159s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3494.3M, EPOCH TIME: 1748721415.650406
[05/31 15:56:55    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:55    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:56    159s] 
[05/31 15:56:56    159s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:56:56    159s] 
[05/31 15:56:56    159s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:56:56    159s] OPERPROF:     Starting CMU at level 3, MEM:3494.3M, EPOCH TIME: 1748721416.005622
[05/31 15:56:56    159s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3494.3M, EPOCH TIME: 1748721416.005999
[05/31 15:56:56    159s] 
[05/31 15:56:56    159s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:56:56    159s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.356, MEM:3494.3M, EPOCH TIME: 1748721416.006302
[05/31 15:56:56    159s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3494.3M, EPOCH TIME: 1748721416.006362
[05/31 15:56:56    159s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3494.3M, EPOCH TIME: 1748721416.006446
[05/31 15:56:56    159s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3494.3MB).
[05/31 15:56:56    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.365, MEM:3494.3M, EPOCH TIME: 1748721416.006770
[05/31 15:56:56    159s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:56:56    159s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/31 15:56:56    159s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=3494.3M
[05/31 15:56:56    159s] ### Creating RouteCongInterface, started
[05/31 15:56:56    159s] 
[05/31 15:56:56    159s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 15:56:56    159s] 
[05/31 15:56:56    159s] #optDebug: {0, 1.000}
[05/31 15:56:56    159s] ### Creating RouteCongInterface, finished
[05/31 15:56:56    159s] {MG  {8 0 1.8 0.296732} }
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:56    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:57    159s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:56:57    159s] AoF 587.8910um
[05/31 15:56:57    159s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 15:56:57    159s] Total-nets :: 1143, Stn-nets :: 0, ratio :: 0 %, Total-len 5625.08, Stn-len 0
[05/31 15:56:57    159s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/31 15:56:57    159s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3552.4M, EPOCH TIME: 1748721417.243910
[05/31 15:56:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:56:57    159s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3493.4M, EPOCH TIME: 1748721417.249240
[05/31 15:56:57    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.2
[05/31 15:56:57    159s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:02.4 (0.5), totSession cpu/real = 0:02:39.9/0:06:12.7 (0.4), mem = 3493.4M
[05/31 15:56:57    159s] 
[05/31 15:56:57    159s] =============================================================================================
[05/31 15:56:57    159s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/31 15:56:57    159s] =============================================================================================
[05/31 15:56:57    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:56:57    159s] ---------------------------------------------------------------------------------------------
[05/31 15:56:57    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:57    159s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:56:57    159s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:56:57    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:57    159s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:56:57    159s] [ DetailPlaceInit        ]      1   0:00:00.4  (  15.3 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:56:57    159s] [ MISC                   ]          0:00:02.0  (  83.6 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 15:56:57    159s] ---------------------------------------------------------------------------------------------
[05/31 15:56:57    159s]  DrvOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.2    0.5
[05/31 15:56:57    159s] ---------------------------------------------------------------------------------------------
[05/31 15:56:57    159s] 
[05/31 15:56:57    159s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/31 15:56:57    159s] End: GigaOpt high fanout net optimization
[05/31 15:56:57    159s] Begin: Collecting metrics
[05/31 15:56:57    159s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.718 |   0 |       14.33 | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:08  |        3494 |      |     |
| drv_fixing       |        |     |             | 0:00:03  |        3493 |      |     |
 ------------------------------------------------------------------------------------- 
[05/31 15:56:57    159s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3685.6M, current mem=3685.6M)

[05/31 15:56:57    159s] End: Collecting metrics
[05/31 15:56:57    159s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:56:57    159s] 
[05/31 15:56:57    159s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:57    159s] Deleting Lib Analyzer.
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:57    160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:56:57    160s] Summary for sequential cells identification: 
[05/31 15:56:57    160s]   Identified SBFF number: 299
[05/31 15:56:57    160s]   Identified MBFF number: 75
[05/31 15:56:57    160s]   Identified SB Latch number: 22
[05/31 15:56:57    160s]   Identified MB Latch number: 0
[05/31 15:56:57    160s]   Not identified SBFF number: 15
[05/31 15:56:57    160s]   Not identified MBFF number: 0
[05/31 15:56:57    160s]   Not identified SB Latch number: 0
[05/31 15:56:57    160s]   Not identified MB Latch number: 0
[05/31 15:56:57    160s]   Number of sequential cells which are not FFs: 45
[05/31 15:56:57    160s]  Visiting view : view_slow_mission
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:56:57    160s]  Visiting view : view_fast_mission
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:56:57    160s] TLC MultiMap info (StdDelay):
[05/31 15:56:57    160s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:57    160s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:57    160s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:57    160s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:57    160s]  Setting StdDelay to: 6.1ps
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Deleting Cell Server End ...
[05/31 15:56:57    160s] Begin: GigaOpt DRV Optimization
[05/31 15:56:57    160s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/31 15:56:57    160s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:40.1/0:06:13.4 (0.4), mem = 3493.4M
[05/31 15:56:57    160s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:56:57    160s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:56:57    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.3
[05/31 15:56:57    160s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:56:57    160s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:56:57    160s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:56:57    160s] Summary for sequential cells identification: 
[05/31 15:56:57    160s]   Identified SBFF number: 299
[05/31 15:56:57    160s]   Identified MBFF number: 75
[05/31 15:56:57    160s]   Identified SB Latch number: 22
[05/31 15:56:57    160s]   Identified MB Latch number: 0
[05/31 15:56:57    160s]   Not identified SBFF number: 15
[05/31 15:56:57    160s]   Not identified MBFF number: 0
[05/31 15:56:57    160s]   Not identified SB Latch number: 0
[05/31 15:56:57    160s]   Not identified MB Latch number: 0
[05/31 15:56:57    160s]   Number of sequential cells which are not FFs: 45
[05/31 15:56:57    160s]  Visiting view : view_slow_mission
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:56:57    160s]  Visiting view : view_fast_mission
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:56:57    160s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:56:57    160s] TLC MultiMap info (StdDelay):
[05/31 15:56:57    160s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:56:57    160s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:56:57    160s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:56:57    160s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:56:57    160s]  Setting StdDelay to: 6.1ps
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:56:57    160s] 
[05/31 15:56:57    160s] Creating Lib Analyzer ...
[05/31 15:56:58    160s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 15:56:58    160s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 15:56:58    160s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:56:58    160s] 
[05/31 15:56:58    160s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:57:01    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:42 mem=3493.4M
[05/31 15:57:01    162s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:42 mem=3493.4M
[05/31 15:57:01    162s] Creating Lib Analyzer, finished. 
[05/31 15:57:02    162s] 
[05/31 15:57:02    162s] Active Setup views: view_slow_mission 
[05/31 15:57:02    162s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3493.4M, EPOCH TIME: 1748721422.362103
[05/31 15:57:02    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:02    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:02    162s] 
[05/31 15:57:02    162s] 
[05/31 15:57:02    162s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:02    162s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.344, MEM:3493.4M, EPOCH TIME: 1748721422.706217
[05/31 15:57:02    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:02    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:02    162s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/31 15:57:02    162s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/31 15:57:02    162s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 15:57:02    162s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:43 mem=3493.4M
[05/31 15:57:02    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:3493.4M, EPOCH TIME: 1748721422.722649
[05/31 15:57:02    162s] Processing tracks to init pin-track alignment.
[05/31 15:57:02    162s] z: 1, totalTracks: 1
[05/31 15:57:02    162s] z: 3, totalTracks: 1
[05/31 15:57:02    162s] z: 5, totalTracks: 1
[05/31 15:57:02    162s] z: 7, totalTracks: 1
[05/31 15:57:02    162s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:57:02    162s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:57:02    162s] Initializing Route Infrastructure for color support ...
[05/31 15:57:02    162s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3493.4M, EPOCH TIME: 1748721422.722920
[05/31 15:57:02    162s] ### Add 31 auto generated vias to default rule
[05/31 15:57:02    162s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3493.4M, EPOCH TIME: 1748721422.725756
[05/31 15:57:02    162s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:02    162s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:02    162s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3493.4M, EPOCH TIME: 1748721422.731252
[05/31 15:57:02    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:02    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:03    162s] 
[05/31 15:57:03    162s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:03    162s] 
[05/31 15:57:03    162s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:03    162s] OPERPROF:     Starting CMU at level 3, MEM:3493.4M, EPOCH TIME: 1748721423.083747
[05/31 15:57:03    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3493.4M, EPOCH TIME: 1748721423.084111
[05/31 15:57:03    162s] 
[05/31 15:57:03    162s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:57:03    162s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.353, MEM:3493.4M, EPOCH TIME: 1748721423.084392
[05/31 15:57:03    162s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3493.4M, EPOCH TIME: 1748721423.084451
[05/31 15:57:03    162s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3493.4M, EPOCH TIME: 1748721423.084532
[05/31 15:57:03    162s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3493.4MB).
[05/31 15:57:03    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.362, MEM:3493.4M, EPOCH TIME: 1748721423.084853
[05/31 15:57:03    162s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:57:03    162s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/31 15:57:03    162s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=3493.4M
[05/31 15:57:03    162s] ### Creating RouteCongInterface, started
[05/31 15:57:03    162s] 
[05/31 15:57:03    162s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 15:57:03    162s] 
[05/31 15:57:03    162s] #optDebug: {0, 1.000}
[05/31 15:57:03    162s] ### Creating RouteCongInterface, finished
[05/31 15:57:03    162s] {MG  {8 0 1.8 0.296732} }
[05/31 15:57:03    162s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:03    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:03    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:03    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:03    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:04    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:04    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:04    163s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:04    163s] AoF 587.8910um
[05/31 15:57:04    163s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 15:57:04    163s] [GPS-DRV] drvFixingStage: Large Scale
[05/31 15:57:04    163s] [GPS-DRV] costLowerBound: 0.1
[05/31 15:57:04    163s] [GPS-DRV] setupTNSCost  : 0
[05/31 15:57:04    163s] [GPS-DRV] maxIter       : 2
[05/31 15:57:04    163s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[05/31 15:57:04    163s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 15:57:04    163s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 15:57:04    163s] [GPS-DRV] maxDensity (design): 0.95
[05/31 15:57:04    163s] [GPS-DRV] maxLocalDensity: 1.2
[05/31 15:57:04    163s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 15:57:04    163s] [GPS-DRV] Dflt RT Characteristic Length 430.094um AoF 587.891um x 1
[05/31 15:57:04    163s] [GPS-DRV] isCPECostingOn: false
[05/31 15:57:04    163s] [GPS-DRV] All active and enabled setup views
[05/31 15:57:04    163s] [GPS-DRV]     view_slow_mission
[05/31 15:57:04    163s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 15:57:04    163s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 15:57:04    163s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/31 15:57:04    163s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[05/31 15:57:04    163s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 15:57:04    163s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3551.6M, EPOCH TIME: 1748721424.416206
[05/31 15:57:04    163s] Found 0 hard placement blockage before merging.
[05/31 15:57:04    163s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3551.6M, EPOCH TIME: 1748721424.416338
[05/31 15:57:04    163s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[05/31 15:57:04    163s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 15:57:04    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:04    163s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 15:57:04    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:04    163s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 15:57:04    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:04    163s] Info: violation cost 72.675186 (cap = 71.675186, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[05/31 15:57:04    163s] |     0|     0|     0.00|     3|     3|    -0.28|    98|    98|     0|     0|    49.72|     0.00|       0|       0|       0| 14.33%|          |         |
[05/31 15:57:04    163s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 15:57:04    163s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.16|     0.00|       6|       0|       0| 14.37%| 0:00:00.0|  3595.2M|
[05/31 15:57:04    163s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 15:57:04    163s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.16|     0.00|       0|       0|       0| 14.37%| 0:00:00.0|  3595.2M|
[05/31 15:57:04    163s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:04    163s] Bottom Preferred Layer:
[05/31 15:57:04    163s]     None
[05/31 15:57:04    163s] Via Pillar Rule:
[05/31 15:57:04    163s]     None
[05/31 15:57:04    163s] Finished writing unified metrics of routing constraints.
[05/31 15:57:04    163s] 
[05/31 15:57:04    163s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3595.2M) ***
[05/31 15:57:04    163s] 
[05/31 15:57:04    163s] Deleting 0 temporary hard placement blockage(s).
[05/31 15:57:04    163s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5624.78, Stn-len 0
[05/31 15:57:04    163s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 15:57:04    163s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3595.2M, EPOCH TIME: 1748721424.825243
[05/31 15:57:04    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 15:57:04    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:04    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:04    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:04    163s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3508.2M, EPOCH TIME: 1748721424.831305
[05/31 15:57:04    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.3
[05/31 15:57:04    163s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:07.0 (0.5), totSession cpu/real = 0:02:43.6/0:06:20.3 (0.4), mem = 3508.2M
[05/31 15:57:04    163s] 
[05/31 15:57:04    163s] =============================================================================================
[05/31 15:57:04    163s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/31 15:57:04    163s] =============================================================================================
[05/31 15:57:04    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:04    163s] ---------------------------------------------------------------------------------------------
[05/31 15:57:04    163s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:57:04    163s] [ CellServerInit         ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 15:57:04    163s] [ LibAnalyzerInit        ]      1   0:00:03.9  (  56.7 % )     0:00:03.9 /  0:00:02.0    0.5
[05/31 15:57:04    163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:04    163s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:04    163s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.3
[05/31 15:57:04    163s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:04    163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:04    163s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:04    163s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 15:57:04    163s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:04    163s] [ OptEval                ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 15:57:04    163s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:04    163s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.1    0.6
[05/31 15:57:04    163s] [ IncrDelayCalc          ]      9   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.1    0.6
[05/31 15:57:04    163s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:57:04    163s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:04    163s] [ DetailPlaceInit        ]      1   0:00:00.4  (   5.2 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:04    163s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 15:57:04    163s] [ MISC                   ]          0:00:02.1  (  30.8 % )     0:00:02.1 /  0:00:01.1    0.5
[05/31 15:57:04    163s] ---------------------------------------------------------------------------------------------
[05/31 15:57:04    163s]  DrvOpt #2 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:03.5    0.5
[05/31 15:57:04    163s] ---------------------------------------------------------------------------------------------
[05/31 15:57:04    163s] 
[05/31 15:57:04    163s] End: GigaOpt DRV Optimization
[05/31 15:57:04    163s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/31 15:57:04    163s] **optDesign ... cpu = 0:00:18, real = 0:00:56, mem = 3689.6M, totSessionCpu=0:02:44 **
[05/31 15:57:04    163s] Begin: Collecting metrics
[05/31 15:57:05    163s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.718 |           |        0 |       14.33 | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:08  |        3494 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |        3493 |      |     |
| drv_fixing_2     |     0.000 |   49.162 |         0 |        0 |       14.37 | 0:00:07  |        3508 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:05    163s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3702.9M, current mem=3689.6M)

[05/31 15:57:05    163s] End: Collecting metrics
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] Active setup views:
[05/31 15:57:05    163s]  view_slow_mission
[05/31 15:57:05    163s]   Dominating endpoints: 0
[05/31 15:57:05    163s]   Dominating TNS: -0.000
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:57:05    163s] Deleting Lib Analyzer.
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Deleting Cell Server End ...
[05/31 15:57:05    163s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:57:05    163s] Summary for sequential cells identification: 
[05/31 15:57:05    163s]   Identified SBFF number: 299
[05/31 15:57:05    163s]   Identified MBFF number: 75
[05/31 15:57:05    163s]   Identified SB Latch number: 22
[05/31 15:57:05    163s]   Identified MB Latch number: 0
[05/31 15:57:05    163s]   Not identified SBFF number: 15
[05/31 15:57:05    163s]   Not identified MBFF number: 0
[05/31 15:57:05    163s]   Not identified SB Latch number: 0
[05/31 15:57:05    163s]   Not identified MB Latch number: 0
[05/31 15:57:05    163s]   Number of sequential cells which are not FFs: 45
[05/31 15:57:05    163s]  Visiting view : view_slow_mission
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:57:05    163s]  Visiting view : view_fast_mission
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:57:05    163s] TLC MultiMap info (StdDelay):
[05/31 15:57:05    163s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:57:05    163s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:57:05    163s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:57:05    163s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:57:05    163s]  Setting StdDelay to: 6.1ps
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Deleting Cell Server End ...
[05/31 15:57:05    163s] Begin: GigaOpt Global Optimization
[05/31 15:57:05    163s] *info: use new DP (enabled)
[05/31 15:57:05    163s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/31 15:57:05    163s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:57:05    163s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:57:05    163s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:43.9/0:06:21.0 (0.4), mem = 3566.4M
[05/31 15:57:05    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.4
[05/31 15:57:05    163s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:57:05    163s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:57:05    163s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:57:05    163s] Summary for sequential cells identification: 
[05/31 15:57:05    163s]   Identified SBFF number: 299
[05/31 15:57:05    163s]   Identified MBFF number: 75
[05/31 15:57:05    163s]   Identified SB Latch number: 22
[05/31 15:57:05    163s]   Identified MB Latch number: 0
[05/31 15:57:05    163s]   Not identified SBFF number: 15
[05/31 15:57:05    163s]   Not identified MBFF number: 0
[05/31 15:57:05    163s]   Not identified SB Latch number: 0
[05/31 15:57:05    163s]   Not identified MB Latch number: 0
[05/31 15:57:05    163s]   Number of sequential cells which are not FFs: 45
[05/31 15:57:05    163s]  Visiting view : view_slow_mission
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:57:05    163s]  Visiting view : view_fast_mission
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:57:05    163s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:57:05    163s] TLC MultiMap info (StdDelay):
[05/31 15:57:05    163s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:57:05    163s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:57:05    163s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:57:05    163s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:57:05    163s]  Setting StdDelay to: 6.1ps
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:57:05    163s] 
[05/31 15:57:05    163s] Creating Lib Analyzer ...
[05/31 15:57:06    164s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 15:57:06    164s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 15:57:06    164s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:57:06    164s] 
[05/31 15:57:06    164s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:57:08    165s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:46 mem=3566.4M
[05/31 15:57:09    165s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:46 mem=3566.4M
[05/31 15:57:09    165s] Creating Lib Analyzer, finished. 
[05/31 15:57:09    166s] 
[05/31 15:57:09    166s] Active Setup views: view_slow_mission 
[05/31 15:57:09    166s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3566.4M, EPOCH TIME: 1748721429.989635
[05/31 15:57:09    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:09    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:10    166s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.342, MEM:3566.4M, EPOCH TIME: 1748721430.332102
[05/31 15:57:10    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:10    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:10    166s] [oiPhyDebug] optDemand 516529440.00, spDemand 516529440.00.
[05/31 15:57:10    166s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 15:57:10    166s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 15:57:10    166s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:46 mem=3566.4M
[05/31 15:57:10    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:3566.4M, EPOCH TIME: 1748721430.335358
[05/31 15:57:10    166s] Processing tracks to init pin-track alignment.
[05/31 15:57:10    166s] z: 1, totalTracks: 1
[05/31 15:57:10    166s] z: 3, totalTracks: 1
[05/31 15:57:10    166s] z: 5, totalTracks: 1
[05/31 15:57:10    166s] z: 7, totalTracks: 1
[05/31 15:57:10    166s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:57:10    166s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:57:10    166s] Initializing Route Infrastructure for color support ...
[05/31 15:57:10    166s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3566.4M, EPOCH TIME: 1748721430.335608
[05/31 15:57:10    166s] ### Add 31 auto generated vias to default rule
[05/31 15:57:10    166s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3566.4M, EPOCH TIME: 1748721430.338456
[05/31 15:57:10    166s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:10    166s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:10    166s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3566.4M, EPOCH TIME: 1748721430.343939
[05/31 15:57:10    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:10    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:10    166s] OPERPROF:     Starting CMU at level 3, MEM:3566.4M, EPOCH TIME: 1748721430.703978
[05/31 15:57:10    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3566.4M, EPOCH TIME: 1748721430.704345
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:57:10    166s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.361, MEM:3566.4M, EPOCH TIME: 1748721430.704629
[05/31 15:57:10    166s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3566.4M, EPOCH TIME: 1748721430.704705
[05/31 15:57:10    166s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3566.4M, EPOCH TIME: 1748721430.704802
[05/31 15:57:10    166s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3566.4MB).
[05/31 15:57:10    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.370, MEM:3566.4M, EPOCH TIME: 1748721430.705136
[05/31 15:57:10    166s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:57:10    166s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 15:57:10    166s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=3566.4M
[05/31 15:57:10    166s] ### Creating RouteCongInterface, started
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 15:57:10    166s] 
[05/31 15:57:10    166s] #optDebug: {0, 1.000}
[05/31 15:57:10    166s] ### Creating RouteCongInterface, finished
[05/31 15:57:10    166s] {MG  {8 0 1.8 0.296732} }
[05/31 15:57:11    166s] *info: 1 clock net excluded
[05/31 15:57:11    166s] *info: 1 ideal net excluded from IPO operation.
[05/31 15:57:11    166s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3566.4M, EPOCH TIME: 1748721431.270658
[05/31 15:57:11    166s] Found 0 hard placement blockage before merging.
[05/31 15:57:11    166s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3566.4M, EPOCH TIME: 1748721431.270824
[05/31 15:57:14    168s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/31 15:57:14    168s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/31 15:57:14    168s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
[05/31 15:57:14    168s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/31 15:57:14    168s] |   0.000|   0.000|   14.37%|   0:00:00.0| 3566.4M|view_slow_mission|       NA| NA                                      |
[05/31 15:57:14    168s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3566.4M) ***
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3566.4M) ***
[05/31 15:57:14    168s] Deleting 0 temporary hard placement blockage(s).
[05/31 15:57:14    168s] Bottom Preferred Layer:
[05/31 15:57:14    168s]     None
[05/31 15:57:14    168s] Via Pillar Rule:
[05/31 15:57:14    168s]     None
[05/31 15:57:14    168s] Finished writing unified metrics of routing constraints.
[05/31 15:57:14    168s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/31 15:57:14    168s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5624.78, Stn-len 0
[05/31 15:57:14    168s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 15:57:14    168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3566.4M, EPOCH TIME: 1748721434.114809
[05/31 15:57:14    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 15:57:14    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:14    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:14    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:14    168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.020, MEM:3506.4M, EPOCH TIME: 1748721434.134573
[05/31 15:57:14    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.4
[05/31 15:57:14    168s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:08.7 (0.5), totSession cpu/real = 0:02:48.2/0:06:29.6 (0.4), mem = 3506.4M
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] =============================================================================================
[05/31 15:57:14    168s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/31 15:57:14    168s] =============================================================================================
[05/31 15:57:14    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:14    168s] ---------------------------------------------------------------------------------------------
[05/31 15:57:14    168s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:14    168s] [ CellServerInit         ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 15:57:14    168s] [ LibAnalyzerInit        ]      1   0:00:03.9  (  45.4 % )     0:00:03.9 /  0:00:02.0    0.5
[05/31 15:57:14    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:14    168s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:14    168s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.2
[05/31 15:57:14    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:57:14    168s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:14    168s] [ TransformInit          ]      1   0:00:00.5  (   5.4 % )     0:00:00.5 /  0:00:00.2    0.5
[05/31 15:57:14    168s] [ DetailPlaceInit        ]      1   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:14    168s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:14    168s] [ MISC                   ]          0:00:03.7  (  42.9 % )     0:00:03.7 /  0:00:01.9    0.5
[05/31 15:57:14    168s] ---------------------------------------------------------------------------------------------
[05/31 15:57:14    168s]  GlobalOpt #1 TOTAL                 0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:04.3    0.5
[05/31 15:57:14    168s] ---------------------------------------------------------------------------------------------
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] End: GigaOpt Global Optimization
[05/31 15:57:14    168s] Begin: Collecting metrics
[05/31 15:57:14    168s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.718 |           |        0 |       14.33 | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:08  |        3494 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |        3493 |      |     |
| drv_fixing_2     |     0.000 |   49.162 |         0 |        0 |       14.37 | 0:00:07  |        3508 |    0 |   0 |
| global_opt       |           |   49.162 |           |        0 |       14.37 | 0:00:09  |        3506 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:14    168s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3691.2M, current mem=3687.5M)

[05/31 15:57:14    168s] End: Collecting metrics
[05/31 15:57:14    168s] *** Timing Is met
[05/31 15:57:14    168s] *** Check timing (0:00:00.0)
[05/31 15:57:14    168s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:57:14    168s] Deleting Lib Analyzer.
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Deleting Cell Server End ...
[05/31 15:57:14    168s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:57:14    168s] Summary for sequential cells identification: 
[05/31 15:57:14    168s]   Identified SBFF number: 299
[05/31 15:57:14    168s]   Identified MBFF number: 75
[05/31 15:57:14    168s]   Identified SB Latch number: 22
[05/31 15:57:14    168s]   Identified MB Latch number: 0
[05/31 15:57:14    168s]   Not identified SBFF number: 15
[05/31 15:57:14    168s]   Not identified MBFF number: 0
[05/31 15:57:14    168s]   Not identified SB Latch number: 0
[05/31 15:57:14    168s]   Not identified MB Latch number: 0
[05/31 15:57:14    168s]   Number of sequential cells which are not FFs: 45
[05/31 15:57:14    168s]  Visiting view : view_slow_mission
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:57:14    168s]  Visiting view : view_fast_mission
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:57:14    168s] TLC MultiMap info (StdDelay):
[05/31 15:57:14    168s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:57:14    168s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:57:14    168s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:57:14    168s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:57:14    168s]  Setting StdDelay to: 6.1ps
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Deleting Cell Server End ...
[05/31 15:57:14    168s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/31 15:57:14    168s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:57:14    168s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:57:14    168s] ### Creating LA Mngr. totSessionCpu=0:02:49 mem=3506.4M
[05/31 15:57:14    168s] ### Creating LA Mngr, finished. totSessionCpu=0:02:49 mem=3506.4M
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:57:14    168s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:57:14    168s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:57:14    168s] Summary for sequential cells identification: 
[05/31 15:57:14    168s]   Identified SBFF number: 299
[05/31 15:57:14    168s]   Identified MBFF number: 75
[05/31 15:57:14    168s]   Identified SB Latch number: 22
[05/31 15:57:14    168s]   Identified MB Latch number: 0
[05/31 15:57:14    168s]   Not identified SBFF number: 15
[05/31 15:57:14    168s]   Not identified MBFF number: 0
[05/31 15:57:14    168s]   Not identified SB Latch number: 0
[05/31 15:57:14    168s]   Not identified MB Latch number: 0
[05/31 15:57:14    168s]   Number of sequential cells which are not FFs: 45
[05/31 15:57:14    168s]  Visiting view : view_slow_mission
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:57:14    168s]  Visiting view : view_fast_mission
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:57:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:57:14    168s] TLC MultiMap info (StdDelay):
[05/31 15:57:14    168s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:57:14    168s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:57:14    168s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:57:14    168s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:57:14    168s]  Setting StdDelay to: 6.1ps
[05/31 15:57:14    168s] 
[05/31 15:57:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:57:14    168s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3564.5M, EPOCH TIME: 1748721434.965245
[05/31 15:57:14    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:14    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:15    168s] 
[05/31 15:57:15    168s] 
[05/31 15:57:15    168s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:15    168s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.341, MEM:3564.5M, EPOCH TIME: 1748721435.305993
[05/31 15:57:15    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:15    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:15    168s] [oiPhyDebug] optDemand 516529440.00, spDemand 516529440.00.
[05/31 15:57:15    168s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 15:57:15    168s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 15:57:15    168s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:49 mem=3564.5M
[05/31 15:57:15    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:3564.5M, EPOCH TIME: 1748721435.309151
[05/31 15:57:15    168s] Processing tracks to init pin-track alignment.
[05/31 15:57:15    168s] z: 1, totalTracks: 1
[05/31 15:57:15    168s] z: 3, totalTracks: 1
[05/31 15:57:15    168s] z: 5, totalTracks: 1
[05/31 15:57:15    168s] z: 7, totalTracks: 1
[05/31 15:57:15    168s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:57:15    168s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:57:15    168s] Initializing Route Infrastructure for color support ...
[05/31 15:57:15    168s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3564.5M, EPOCH TIME: 1748721435.309394
[05/31 15:57:15    168s] ### Add 31 auto generated vias to default rule
[05/31 15:57:15    168s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3564.5M, EPOCH TIME: 1748721435.314447
[05/31 15:57:15    168s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:15    168s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:15    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3564.5M, EPOCH TIME: 1748721435.333060
[05/31 15:57:15    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:15    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:15    168s] 
[05/31 15:57:15    168s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:15    168s] 
[05/31 15:57:15    168s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:15    168s] OPERPROF:     Starting CMU at level 3, MEM:3564.5M, EPOCH TIME: 1748721435.668066
[05/31 15:57:15    168s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3564.5M, EPOCH TIME: 1748721435.668424
[05/31 15:57:15    168s] 
[05/31 15:57:15    168s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:57:15    168s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.349, MEM:3564.5M, EPOCH TIME: 1748721435.681711
[05/31 15:57:15    168s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3564.5M, EPOCH TIME: 1748721435.681781
[05/31 15:57:15    168s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3564.5M, EPOCH TIME: 1748721435.681867
[05/31 15:57:15    168s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3564.5MB).
[05/31 15:57:15    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.373, MEM:3564.5M, EPOCH TIME: 1748721435.682186
[05/31 15:57:15    168s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:57:15    168s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 15:57:15    168s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=3564.5M
[05/31 15:57:15    168s] Begin: Area Reclaim Optimization
[05/31 15:57:15    168s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.0/0:06:31.2 (0.4), mem = 3564.5M
[05/31 15:57:15    168s] 
[05/31 15:57:15    168s] Creating Lib Analyzer ...
[05/31 15:57:16    169s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 15:57:16    169s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 15:57:16    169s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:57:16    169s] 
[05/31 15:57:16    169s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:57:18    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:51 mem=3566.5M
[05/31 15:57:19    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:51 mem=3566.5M
[05/31 15:57:19    170s] Creating Lib Analyzer, finished. 
[05/31 15:57:19    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.5
[05/31 15:57:19    171s] 
[05/31 15:57:19    171s] Active Setup views: view_slow_mission 
[05/31 15:57:19    171s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 15:57:19    171s] ### Creating RouteCongInterface, started
[05/31 15:57:19    171s] 
[05/31 15:57:19    171s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 15:57:19    171s] 
[05/31 15:57:19    171s] #optDebug: {0, 1.000}
[05/31 15:57:19    171s] ### Creating RouteCongInterface, finished
[05/31 15:57:19    171s] {MG  {8 0 1.8 0.296732} }
[05/31 15:57:19    171s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3566.5M, EPOCH TIME: 1748721439.921385
[05/31 15:57:19    171s] Found 0 hard placement blockage before merging.
[05/31 15:57:19    171s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3566.5M, EPOCH TIME: 1748721439.921493
[05/31 15:57:19    171s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/31 15:57:19    171s] +---------+---------+--------+--------+------------+--------+
[05/31 15:57:19    171s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 15:57:19    171s] +---------+---------+--------+--------+------------+--------+
[05/31 15:57:19    171s] |   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3566.5M|
[05/31 15:57:20    171s] |   14.37%|        0|   0.000|   0.000|   0:00:01.0| 3566.5M|
[05/31 15:57:20    171s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 15:57:20    171s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3566.5M|
[05/31 15:57:20    171s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3566.5M|
[05/31 15:57:20    171s] |   14.37%|        2|   0.000|   0.000|   0:00:00.0| 3590.1M|
[05/31 15:57:20    171s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3590.1M|
[05/31 15:57:20    171s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 15:57:20    171s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3590.1M|
[05/31 15:57:20    171s] +---------+---------+--------+--------+------------+--------+
[05/31 15:57:20    171s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/31 15:57:20    171s] 
[05/31 15:57:20    171s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[05/31 15:57:20    171s] --------------------------------------------------------------
[05/31 15:57:20    171s] |                                   | Total     | Sequential |
[05/31 15:57:20    171s] --------------------------------------------------------------
[05/31 15:57:20    171s] | Num insts resized                 |       2  |       1    |
[05/31 15:57:20    171s] | Num insts undone                  |       0  |       0    |
[05/31 15:57:20    171s] | Num insts Downsized               |       2  |       1    |
[05/31 15:57:20    171s] | Num insts Samesized               |       0  |       0    |
[05/31 15:57:20    171s] | Num insts Upsized                 |       0  |       0    |
[05/31 15:57:20    171s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 15:57:20    171s] --------------------------------------------------------------
[05/31 15:57:20    171s] Bottom Preferred Layer:
[05/31 15:57:20    171s]     None
[05/31 15:57:20    171s] Via Pillar Rule:
[05/31 15:57:20    171s]     None
[05/31 15:57:20    171s] Finished writing unified metrics of routing constraints.
[05/31 15:57:20    171s] 
[05/31 15:57:20    171s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 15:57:20    171s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:05.0) **
[05/31 15:57:20    171s] Deleting 0 temporary hard placement blockage(s).
[05/31 15:57:20    171s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/31 15:57:20    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.5
[05/31 15:57:20    171s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:05.0 (0.5), totSession cpu/real = 0:02:51.5/0:06:36.1 (0.4), mem = 3590.1M
[05/31 15:57:20    171s] 
[05/31 15:57:20    171s] =============================================================================================
[05/31 15:57:20    171s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/31 15:57:20    171s] =============================================================================================
[05/31 15:57:20    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:20    171s] ---------------------------------------------------------------------------------------------
[05/31 15:57:20    171s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:20    171s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  74.9 % )     0:00:03.7 /  0:00:01.9    0.5
[05/31 15:57:20    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:20    171s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:57:20    171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:20    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:20    171s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.4    0.6
[05/31 15:57:20    171s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.7 % )     0:00:00.6 /  0:00:00.4    0.6
[05/31 15:57:20    171s] [ OptGetWeight           ]    440   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:57:20    171s] [ OptEval                ]    440   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:20    171s] [ OptCommit              ]    440   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.6
[05/31 15:57:20    171s] [ PostCommitDelayUpdate  ]    440   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/31 15:57:20    171s] [ IncrDelayCalc          ]      7   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 15:57:20    171s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 15:57:20    171s] [ MISC                   ]          0:00:00.5  (  10.1 % )     0:00:00.5 /  0:00:00.3    0.5
[05/31 15:57:20    171s] ---------------------------------------------------------------------------------------------
[05/31 15:57:20    171s]  AreaOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:02.5    0.5
[05/31 15:57:20    171s] ---------------------------------------------------------------------------------------------
[05/31 15:57:20    171s] 
[05/31 15:57:20    171s] Executing incremental physical updates
[05/31 15:57:20    171s] Executing incremental physical updates
[05/31 15:57:20    171s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 15:57:20    171s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3590.1M, EPOCH TIME: 1748721440.655737
[05/31 15:57:20    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 15:57:20    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:20    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:20    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:20    171s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3509.1M, EPOCH TIME: 1748721440.661808
[05/31 15:57:20    171s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:05, mem=3509.13M, totSessionCpu=0:02:52).
[05/31 15:57:20    171s] Begin: Collecting metrics
[05/31 15:57:20    171s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.718 |           |        0 |       14.33 | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:08  |        3494 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |        3493 |      |     |
| drv_fixing_2     |     0.000 |   49.162 |         0 |        0 |       14.37 | 0:00:07  |        3508 |    0 |   0 |
| global_opt       |           |   49.162 |           |        0 |       14.37 | 0:00:09  |        3506 |      |     |
| area_reclaiming  |     0.000 |   49.162 |         0 |        0 |       14.37 | 0:00:06  |        3509 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:20    171s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3691.4M, current mem=3691.4M)

[05/31 15:57:20    171s] End: Collecting metrics
[05/31 15:57:20    171s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:51.6/0:06:36.5 (0.4), mem = 3509.1M
[05/31 15:57:21    171s] 
[05/31 15:57:21    171s] *** Start incrementalPlace ***
[05/31 15:57:21    171s] User Input Parameters:
[05/31 15:57:21    171s] - Congestion Driven    : On
[05/31 15:57:21    171s] - Timing Driven        : On
[05/31 15:57:21    171s] - Area-Violation Based : On
[05/31 15:57:21    171s] - Start Rollback Level : -5
[05/31 15:57:21    171s] - Legalized            : On
[05/31 15:57:21    171s] - Window Based         : Off
[05/31 15:57:21    171s] - eDen incr mode       : Off
[05/31 15:57:21    171s] - Small incr mode      : Off
[05/31 15:57:21    171s] 
[05/31 15:57:21    171s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3509.1M, EPOCH TIME: 1748721441.003434
[05/31 15:57:21    171s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3509.1M, EPOCH TIME: 1748721441.003533
[05/31 15:57:21    171s] no activity file in design. spp won't run.
[05/31 15:57:22    171s] Effort level <high> specified for reg2reg path_group
[05/31 15:57:22    171s] No Views given, use default active views for adaptive view pruning
[05/31 15:57:22    171s] Active views:
[05/31 15:57:22    171s]   view_slow_mission
[05/31 15:57:22    171s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3511.1M, EPOCH TIME: 1748721442.280746
[05/31 15:57:22    171s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:3511.1M, EPOCH TIME: 1748721442.282738
[05/31 15:57:22    171s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3511.1M, EPOCH TIME: 1748721442.282815
[05/31 15:57:22    171s] Starting Early Global Route congestion estimation: mem = 3511.1M
[05/31 15:57:22    171s] (I)      Initializing eGR engine (regular)
[05/31 15:57:22    171s] Set min layer with design mode ( 3 )
[05/31 15:57:22    171s] Set max layer with default ( 127 )
[05/31 15:57:22    171s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:22    171s] Min route layer (adjusted) = 3
[05/31 15:57:22    171s] Max route layer (adjusted) = 11
[05/31 15:57:22    171s] (I)      clean place blk overflow:
[05/31 15:57:22    171s] (I)      H : enabled 1.00 0
[05/31 15:57:22    171s] (I)      V : enabled 1.00 0
[05/31 15:57:22    171s] (I)      Initializing eGR engine (regular)
[05/31 15:57:22    171s] Set min layer with design mode ( 3 )
[05/31 15:57:22    171s] Set max layer with default ( 127 )
[05/31 15:57:22    171s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:22    171s] Min route layer (adjusted) = 3
[05/31 15:57:22    171s] Max route layer (adjusted) = 11
[05/31 15:57:22    171s] (I)      clean place blk overflow:
[05/31 15:57:22    171s] (I)      H : enabled 1.00 0
[05/31 15:57:22    171s] (I)      V : enabled 1.00 0
[05/31 15:57:22    171s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.37 MB )
[05/31 15:57:22    171s] (I)      Running eGR Regular flow
[05/31 15:57:22    171s] (I)      # wire layers (front) : 12
[05/31 15:57:22    171s] (I)      # wire layers (back)  : 0
[05/31 15:57:22    171s] (I)      min wire layer : 1
[05/31 15:57:22    171s] (I)      max wire layer : 11
[05/31 15:57:22    171s] (I)      # cut layers (front) : 11
[05/31 15:57:22    171s] (I)      # cut layers (back)  : 0
[05/31 15:57:22    171s] (I)      min cut layer : 1
[05/31 15:57:22    171s] (I)      max cut layer : 10
[05/31 15:57:22    171s] (I)      ================================== Layers ===================================
[05/31 15:57:22    171s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:22    171s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 15:57:22    171s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:22    171s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 15:57:22    171s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 15:57:22    171s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:22    171s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:22    171s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:22    171s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:22    171s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:22    171s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 15:57:22    171s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:57:22    171s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:57:22    171s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 15:57:22    171s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:22    171s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 15:57:22    171s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 15:57:22    171s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:22    171s] (I)      Started Import and model ( Curr Mem: 3.37 MB )
[05/31 15:57:22    171s] (I)      == Non-default Options ==
[05/31 15:57:22    171s] (I)      Maximum routing layer                              : 11
[05/31 15:57:22    171s] (I)      Minimum routing layer                              : 3
[05/31 15:57:22    171s] (I)      Top routing layer                                  : 11
[05/31 15:57:22    171s] (I)      Bottom routing layer                               : 3
[05/31 15:57:22    171s] (I)      Number of threads                                  : 1
[05/31 15:57:22    171s] (I)      Route tie net to shape                             : auto
[05/31 15:57:22    171s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 15:57:22    171s] (I)      Method to set GCell size                           : row
[05/31 15:57:22    171s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 15:57:22    171s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 15:57:22    171s] (I)      ============== Pin Summary ==============
[05/31 15:57:22    171s] (I)      +-------+--------+---------+------------+
[05/31 15:57:22    171s] (I)      | Layer | # pins | % total |      Group |
[05/31 15:57:22    171s] (I)      +-------+--------+---------+------------+
[05/31 15:57:22    171s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 15:57:22    171s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 15:57:22    171s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 15:57:22    171s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 15:57:22    171s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 15:57:22    171s] (I)      +-------+--------+---------+------------+
[05/31 15:57:22    171s] (I)      Use row-based GCell size
[05/31 15:57:22    171s] (I)      Use row-based GCell align
[05/31 15:57:22    171s] (I)      layer 0 area = 6400
[05/31 15:57:22    171s] (I)      layer 1 area = 8800
[05/31 15:57:22    171s] (I)      layer 2 area = 11000
[05/31 15:57:22    171s] (I)      layer 3 area = 11000
[05/31 15:57:22    171s] (I)      layer 4 area = 11000
[05/31 15:57:22    171s] (I)      layer 5 area = 11000
[05/31 15:57:22    171s] (I)      layer 6 area = 11000
[05/31 15:57:22    171s] (I)      layer 7 area = 810000
[05/31 15:57:22    171s] (I)      layer 8 area = 2000000
[05/31 15:57:22    171s] (I)      layer 9 area = 2000000
[05/31 15:57:22    171s] (I)      layer 10 area = 0
[05/31 15:57:22    171s] (I)      GCell unit size   : 540
[05/31 15:57:22    171s] (I)      GCell multiplier  : 1
[05/31 15:57:22    171s] (I)      GCell row height  : 540
[05/31 15:57:22    171s] (I)      Actual row height : 540
[05/31 15:57:22    171s] (I)      GCell align ref   : 3944 4000
[05/31 15:57:22    171s] [NR-eGR] Track table information for default rule: 
[05/31 15:57:22    171s] [NR-eGR] M1 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] M2 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] C1 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] C2 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] C3 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] C4 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] C5 has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] JA has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] QA has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] QB has single uniform track structure
[05/31 15:57:22    171s] [NR-eGR] LB has single uniform track structure
[05/31 15:57:22    171s] (I)      ========================= Default via ==========================
[05/31 15:57:22    171s] (I)      +----+------------------+--------------------------------------+
[05/31 15:57:22    171s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 15:57:22    171s] (I)      +----+------------------+--------------------------------------+
[05/31 15:57:22    171s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 15:57:22    171s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 15:57:22    171s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 15:57:22    171s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 15:57:22    171s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 15:57:22    171s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 15:57:22    171s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 15:57:22    171s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 15:57:22    171s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 15:57:22    171s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 15:57:22    171s] (I)      +----+------------------+--------------------------------------+
[05/31 15:57:22    171s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 15:57:22    171s] [NR-eGR] Read 0 PG shapes
[05/31 15:57:22    171s] [NR-eGR] Read 0 clock shapes
[05/31 15:57:22    171s] [NR-eGR] Read 0 other shapes
[05/31 15:57:22    171s] [NR-eGR] #Routing Blockages  : 0
[05/31 15:57:22    171s] [NR-eGR] #Instance Blockages : 676
[05/31 15:57:22    171s] [NR-eGR] #PG Blockages       : 0
[05/31 15:57:22    171s] [NR-eGR] #Halo Blockages     : 0
[05/31 15:57:22    171s] [NR-eGR] #Boundary Blockages : 0
[05/31 15:57:22    171s] [NR-eGR] #Clock Blockages    : 0
[05/31 15:57:22    171s] [NR-eGR] #Other Blockages    : 0
[05/31 15:57:22    171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 15:57:22    171s] (I)      Custom ignore net properties:
[05/31 15:57:22    171s] (I)      1 : NotLegal
[05/31 15:57:22    171s] (I)      Default ignore net properties:
[05/31 15:57:22    171s] (I)      1 : Special
[05/31 15:57:22    171s] (I)      2 : Analog
[05/31 15:57:22    171s] (I)      3 : Fixed
[05/31 15:57:22    171s] (I)      4 : Skipped
[05/31 15:57:22    171s] (I)      5 : MixedSignal
[05/31 15:57:22    171s] (I)      Prerouted net properties:
[05/31 15:57:22    171s] (I)      1 : NotLegal
[05/31 15:57:22    171s] (I)      2 : Special
[05/31 15:57:22    171s] (I)      3 : Analog
[05/31 15:57:22    171s] (I)      4 : Fixed
[05/31 15:57:22    171s] (I)      5 : Skipped
[05/31 15:57:22    171s] (I)      6 : MixedSignal
[05/31 15:57:22    171s] [NR-eGR] Early global route reroute all routable nets
[05/31 15:57:22    171s] [NR-eGR] #prerouted nets         : 0
[05/31 15:57:22    171s] [NR-eGR] #prerouted special nets : 0
[05/31 15:57:22    171s] [NR-eGR] #prerouted wires        : 0
[05/31 15:57:22    171s] [NR-eGR] Read 1149 nets ( ignored 0 )
[05/31 15:57:22    171s] (I)        Front-side 1149 ( ignored 0 )
[05/31 15:57:22    171s] (I)        Back-side  0 ( ignored 0 )
[05/31 15:57:22    171s] (I)        Both-side  0 ( ignored 0 )
[05/31 15:57:22    171s] (I)      Reading macro buffers
[05/31 15:57:22    171s] (I)      Number of macros with buffers: 0
[05/31 15:57:22    171s] (I)      early_global_route_priority property id does not exist.
[05/31 15:57:22    171s] (I)      Setting up GCell size
[05/31 15:57:22    171s] (I)      Base Grid  :   126 x   126
[05/31 15:57:22    171s] (I)      Final Grid :    63 x    63
[05/31 15:57:22    171s] (I)      Read Num Blocks=676  Num Prerouted Wires=0  Num CS=0
[05/31 15:57:22    171s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:22    171s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 15:57:22    171s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 15:57:22    171s] (I)      Track adjustment: Reducing 5461 tracks (12.00%) for Layer3
[05/31 15:57:22    171s] (I)      Number of ignored nets                =      0
[05/31 15:57:22    171s] (I)      Number of connected nets              =      0
[05/31 15:57:22    171s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 15:57:22    171s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 15:57:22    171s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 15:57:22    171s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 15:57:22    171s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 15:57:22    171s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 15:57:22    171s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 15:57:22    171s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 15:57:22    171s] (I)      Ndr track 0 does not exist
[05/31 15:57:22    171s] (I)      ---------------------Grid Graph Info--------------------
[05/31 15:57:22    171s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 15:57:22    171s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 15:57:22    171s] (I)      Site width          :   116  (dbu)
[05/31 15:57:22    171s] (I)      Row height          :   540  (dbu)
[05/31 15:57:22    171s] (I)      GCell row height    :   540  (dbu)
[05/31 15:57:22    171s] (I)      GCell width         :  1080  (dbu)
[05/31 15:57:22    171s] (I)      GCell height        :  1080  (dbu)
[05/31 15:57:22    171s] (I)      Grid                :    63    63    11
[05/31 15:57:22    171s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 15:57:22    171s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 15:57:22    171s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 15:57:22    171s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 15:57:22    171s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 15:57:22    171s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:57:22    171s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:57:22    171s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 15:57:22    171s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 15:57:22    171s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 15:57:22    171s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 15:57:22    171s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 15:57:22    171s] (I)      --------------------------------------------------------
[05/31 15:57:22    171s] 
[05/31 15:57:22    171s] [NR-eGR] ============ Routing rule table ============
[05/31 15:57:22    171s] [NR-eGR] Rule id: 0  Nets: 1149
[05/31 15:57:22    171s] [NR-eGR] ========================================
[05/31 15:57:22    171s] [NR-eGR] 
[05/31 15:57:22    171s] (I)      ======== NDR :  =========
[05/31 15:57:22    171s] (I)      +--------------+--------+
[05/31 15:57:22    171s] (I)      |           ID |      0 |
[05/31 15:57:22    171s] (I)      |         Name |        |
[05/31 15:57:22    171s] (I)      |      Default |    yes |
[05/31 15:57:22    171s] (I)      |  Clk Special |     no |
[05/31 15:57:22    171s] (I)      | Hard spacing |     no |
[05/31 15:57:22    171s] (I)      |    NDR track | (none) |
[05/31 15:57:22    171s] (I)      |      NDR via | (none) |
[05/31 15:57:22    171s] (I)      |  Extra space |      0 |
[05/31 15:57:22    171s] (I)      |      Shields |      0 |
[05/31 15:57:22    171s] (I)      |   Demand (H) |      1 |
[05/31 15:57:22    171s] (I)      |   Demand (V) |      1 |
[05/31 15:57:22    171s] (I)      |        #Nets |   1149 |
[05/31 15:57:22    171s] (I)      +--------------+--------+
[05/31 15:57:22    171s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:57:22    171s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 15:57:22    171s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:57:22    171s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 15:57:22    171s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:57:22    171s] (I)      =============== Blocked Tracks ===============
[05/31 15:57:22    171s] (I)      +-------+---------+----------+---------------+
[05/31 15:57:22    171s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 15:57:22    171s] (I)      +-------+---------+----------+---------------+
[05/31 15:57:22    171s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     3 |   47439 |     5636 |        11.88% |
[05/31 15:57:22    171s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 15:57:22    171s] (I)      +-------+---------+----------+---------------+
[05/31 15:57:22    171s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 3.37 MB )
[05/31 15:57:22    171s] (I)      Reset routing kernel
[05/31 15:57:22    171s] (I)      Started Global Routing ( Curr Mem: 3.37 MB )
[05/31 15:57:22    171s] (I)      totalPins=4293  totalGlobalPin=3757 (87.51%)
[05/31 15:57:22    171s] (I)      ================= Net Group Info =================
[05/31 15:57:22    171s] (I)      +----+----------------+--------------+-----------+
[05/31 15:57:22    171s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 15:57:22    171s] (I)      +----+----------------+--------------+-----------+
[05/31 15:57:22    171s] (I)      |  1 |           1149 |        C1(3) |    LB(11) |
[05/31 15:57:22    171s] (I)      +----+----------------+--------------+-----------+
[05/31 15:57:22    171s] (I)      total 2D Cap : 236914 = (101430 H, 135484 V)
[05/31 15:57:22    171s] (I)      total 2D Demand : 489 = (0 H, 489 V)
[05/31 15:57:22    171s] (I)      #blocked GCells = 0
[05/31 15:57:22    171s] (I)      #regions = 1
[05/31 15:57:22    171s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [3, 11]
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] (I)      ============  Phase 1a Route ============
[05/31 15:57:22    171s] (I)      Usage: 4656 = (2238 H, 2418 V) = (2.21% H, 1.78% V) = (2.417e+03um H, 2.611e+03um V)
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] (I)      ============  Phase 1b Route ============
[05/31 15:57:22    171s] (I)      Usage: 4656 = (2238 H, 2418 V) = (2.21% H, 1.78% V) = (2.417e+03um H, 2.611e+03um V)
[05/31 15:57:22    171s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.028480e+03um
[05/31 15:57:22    171s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 15:57:22    171s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] (I)      ============  Phase 1c Route ============
[05/31 15:57:22    171s] (I)      Usage: 4656 = (2238 H, 2418 V) = (2.21% H, 1.78% V) = (2.417e+03um H, 2.611e+03um V)
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] (I)      ============  Phase 1d Route ============
[05/31 15:57:22    171s] (I)      Usage: 4656 = (2238 H, 2418 V) = (2.21% H, 1.78% V) = (2.417e+03um H, 2.611e+03um V)
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] (I)      ============  Phase 1e Route ============
[05/31 15:57:22    171s] (I)      Usage: 4656 = (2238 H, 2418 V) = (2.21% H, 1.78% V) = (2.417e+03um H, 2.611e+03um V)
[05/31 15:57:22    171s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.028480e+03um
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] (I)      ============  Phase 1l Route ============
[05/31 15:57:22    171s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 15:57:22    171s] (I)      Layer  3:      37259      2843       187        1260       45612    ( 2.69%) 
[05/31 15:57:22    171s] (I)      Layer  4:      46748      2519         0           0       46872    ( 0.00%) 
[05/31 15:57:22    171s] (I)      Layer  5:      46686       926         0           0       46872    ( 0.00%) 
[05/31 15:57:22    171s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 15:57:22    171s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 15:57:22    171s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 15:57:22    171s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 15:57:22    171s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 15:57:22    171s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 15:57:22    171s] (I)      Total:        233303      6323       187        4197      239534    ( 1.72%) 
[05/31 15:57:22    171s] (I)      
[05/31 15:57:22    171s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 15:57:22    171s] [NR-eGR]                        OverCon           OverCon            
[05/31 15:57:22    171s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/31 15:57:22    171s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/31 15:57:22    171s] [NR-eGR] ---------------------------------------------------------------
[05/31 15:57:22    171s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      C1 ( 3)        99( 2.60%)        16( 0.42%)   ( 3.02%) 
[05/31 15:57:22    171s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:22    171s] [NR-eGR] ---------------------------------------------------------------
[05/31 15:57:22    171s] [NR-eGR]        Total        99( 0.36%)        16( 0.06%)   ( 0.41%) 
[05/31 15:57:22    171s] [NR-eGR] 
[05/31 15:57:22    171s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.37 MB )
[05/31 15:57:22    171s] (I)      Updating congestion map
[05/31 15:57:22    171s] (I)      total 2D Cap : 237108 = (101430 H, 135678 V)
[05/31 15:57:22    171s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 15:57:22    171s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.10 sec, Curr Mem: 3.37 MB )
[05/31 15:57:22    171s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3511.1M
[05/31 15:57:22    171s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.105, MEM:3511.1M, EPOCH TIME: 1748721442.387929
[05/31 15:57:22    171s] OPERPROF: Starting HotSpotCal at level 1, MEM:3511.1M, EPOCH TIME: 1748721442.387997
[05/31 15:57:22    171s] [hotspot] +------------+---------------+---------------+
[05/31 15:57:22    171s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 15:57:22    171s] [hotspot] +------------+---------------+---------------+
[05/31 15:57:22    171s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 15:57:22    171s] [hotspot] +------------+---------------+---------------+
[05/31 15:57:22    171s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 15:57:22    171s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 15:57:22    171s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:3511.1M, EPOCH TIME: 1748721442.395259
[05/31 15:57:22    171s] 
[05/31 15:57:22    171s] === incrementalPlace Internal Loop 1 ===
[05/31 15:57:22    171s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 15:57:22    171s] UM:*                                                                   incrNP_iter_start
[05/31 15:57:22    171s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/31 15:57:22    171s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3511.1M, EPOCH TIME: 1748721442.463243
[05/31 15:57:22    171s] Processing tracks to init pin-track alignment.
[05/31 15:57:22    171s] z: 1, totalTracks: 1
[05/31 15:57:22    171s] z: 3, totalTracks: 1
[05/31 15:57:22    171s] z: 5, totalTracks: 1
[05/31 15:57:22    171s] z: 7, totalTracks: 1
[05/31 15:57:22    171s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 15:57:22    171s] #spOpts: rpCkHalo=4 
[05/31 15:57:22    171s] Initializing Route Infrastructure for color support ...
[05/31 15:57:22    171s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3511.1M, EPOCH TIME: 1748721442.463530
[05/31 15:57:22    171s] ### Add 31 auto generated vias to default rule
[05/31 15:57:22    171s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.016, MEM:3511.1M, EPOCH TIME: 1748721442.479490
[05/31 15:57:22    171s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:22    171s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:22    171s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3511.1M, EPOCH TIME: 1748721442.489957
[05/31 15:57:22    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:22    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:22    171s] Processing tracks to init pin-track alignment.
[05/31 15:57:22    171s] z: 1, totalTracks: 1
[05/31 15:57:22    171s] z: 3, totalTracks: 1
[05/31 15:57:22    171s] z: 5, totalTracks: 1
[05/31 15:57:22    171s] z: 7, totalTracks: 1
[05/31 15:57:22    172s] 
[05/31 15:57:22    172s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:22    172s] 
[05/31 15:57:22    172s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:22    172s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.346, MEM:3511.1M, EPOCH TIME: 1748721442.836043
[05/31 15:57:22    172s] OPERPROF:   Starting post-place ADS at level 2, MEM:3511.1M, EPOCH TIME: 1748721442.836159
[05/31 15:57:22    172s] ADSU 0.144 -> 0.144. site 57387.000 -> 57387.000. GS 4.320
[05/31 15:57:22    172s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.018, MEM:3511.1M, EPOCH TIME: 1748721442.853875
[05/31 15:57:22    172s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3511.1M, EPOCH TIME: 1748721442.854020
[05/31 15:57:22    172s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3511.1M, EPOCH TIME: 1748721442.854126
[05/31 15:57:22    172s] spContextMPad 57 57.
[05/31 15:57:22    172s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:3511.1M, EPOCH TIME: 1748721442.854903
[05/31 15:57:22    172s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.002, MEM:3511.1M, EPOCH TIME: 1748721442.855565
[05/31 15:57:22    172s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3511.1M, EPOCH TIME: 1748721442.856309
[05/31 15:57:22    172s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3511.1M, EPOCH TIME: 1748721442.856443
[05/31 15:57:22    172s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3511.1M, EPOCH TIME: 1748721442.856580
[05/31 15:57:22    172s] no activity file in design. spp won't run.
[05/31 15:57:22    172s] [spp] 0
[05/31 15:57:22    172s] [adp] 0:1:1:2
[05/31 15:57:22    172s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3511.1M, EPOCH TIME: 1748721442.856909
[05/31 15:57:22    172s] SP #FI/SF FL/PI 0/0 1128/0
[05/31 15:57:22    172s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.200, REAL:0.394, MEM:3511.1M, EPOCH TIME: 1748721442.857133
[05/31 15:57:22    172s] PP off. flexM 0
[05/31 15:57:22    172s] OPERPROF: Starting CDPad at level 1, MEM:3511.1M, EPOCH TIME: 1748721442.871013
[05/31 15:57:22    172s] 3DP is on.
[05/31 15:57:22    172s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[05/31 15:57:22    172s] design sh 0.124. rd 0.200
[05/31 15:57:22    172s] design sh 0.077. rd 0.200
[05/31 15:57:22    172s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/31 15:57:22    172s] design sh 0.076. rd 0.200
[05/31 15:57:22    172s] CDPadU 0.282 -> 0.213. R=0.144, N=1128, GS=1.080
[05/31 15:57:22    172s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.043, MEM:3511.1M, EPOCH TIME: 1748721442.913730
[05/31 15:57:22    172s] OPERPROF: Starting InitSKP at level 1, MEM:3511.1M, EPOCH TIME: 1748721442.913810
[05/31 15:57:22    172s] no activity file in design. spp won't run.
[05/31 15:57:23    172s] no activity file in design. spp won't run.
[05/31 15:57:23    172s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[05/31 15:57:23    172s] OPERPROF: Finished InitSKP at level 1, CPU:0.230, REAL:0.451, MEM:3511.1M, EPOCH TIME: 1748721443.364957
[05/31 15:57:23    172s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/31 15:57:23    172s] no activity file in design. spp won't run.
[05/31 15:57:23    172s] 
[05/31 15:57:23    172s] AB Est...
[05/31 15:57:23    172s] OPERPROF: Starting NP-Place at level 1, MEM:3511.1M, EPOCH TIME: 1748721443.369343
[05/31 15:57:23    172s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.035, MEM:3495.1M, EPOCH TIME: 1748721443.404787
[05/31 15:57:23    172s] Iteration  4: Skipped, with CDP Off
[05/31 15:57:23    172s] 
[05/31 15:57:23    172s] AB Est...
[05/31 15:57:23    172s] OPERPROF: Starting NP-Place at level 1, MEM:3495.1M, EPOCH TIME: 1748721443.407911
[05/31 15:57:23    172s] OPERPROF: Finished NP-Place at level 1, CPU:0.000, REAL:0.034, MEM:3495.1M, EPOCH TIME: 1748721443.441742
[05/31 15:57:23    172s] Iteration  5: Skipped, with CDP Off
[05/31 15:57:23    172s] OPERPROF: Starting NP-Place at level 1, MEM:3495.1M, EPOCH TIME: 1748721443.460501
[05/31 15:57:23    172s] Starting Early Global Route supply map. mem = 3495.1M
[05/31 15:57:23    172s] (I)      Initializing eGR engine (regular)
[05/31 15:57:23    172s] Set min layer with design mode ( 3 )
[05/31 15:57:23    172s] Set max layer with default ( 127 )
[05/31 15:57:23    172s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:23    172s] Min route layer (adjusted) = 3
[05/31 15:57:23    172s] Max route layer (adjusted) = 11
[05/31 15:57:23    172s] (I)      clean place blk overflow:
[05/31 15:57:23    172s] (I)      H : enabled 1.00 0
[05/31 15:57:23    172s] (I)      V : enabled 1.00 0
[05/31 15:57:23    172s] (I)      Initializing eGR engine (regular)
[05/31 15:57:23    172s] Set min layer with design mode ( 3 )
[05/31 15:57:23    172s] Set max layer with default ( 127 )
[05/31 15:57:23    172s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:23    172s] Min route layer (adjusted) = 3
[05/31 15:57:23    172s] Max route layer (adjusted) = 11
[05/31 15:57:23    172s] (I)      clean place blk overflow:
[05/31 15:57:23    172s] (I)      H : enabled 1.00 0
[05/31 15:57:23    172s] (I)      V : enabled 1.00 0
[05/31 15:57:23    172s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.36 MB )
[05/31 15:57:23    172s] (I)      Running eGR Regular flow
[05/31 15:57:23    172s] (I)      # wire layers (front) : 12
[05/31 15:57:23    172s] (I)      # wire layers (back)  : 0
[05/31 15:57:23    172s] (I)      min wire layer : 1
[05/31 15:57:23    172s] (I)      max wire layer : 11
[05/31 15:57:23    172s] (I)      # cut layers (front) : 11
[05/31 15:57:23    172s] (I)      # cut layers (back)  : 0
[05/31 15:57:23    172s] (I)      min cut layer : 1
[05/31 15:57:23    172s] (I)      max cut layer : 10
[05/31 15:57:23    172s] (I)      ================================== Layers ===================================
[05/31 15:57:23    172s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:23    172s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 15:57:23    172s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:23    172s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 15:57:23    172s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 15:57:23    172s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:23    172s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:23    172s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:23    172s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:23    172s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:23    172s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 15:57:23    172s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:57:23    172s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:57:23    172s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 15:57:23    172s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:23    172s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 15:57:23    172s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 15:57:23    172s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:23    172s] Finished Early Global Route supply map. mem = 3503.1M
[05/31 15:57:23    172s] SKP will use view:
[05/31 15:57:23    172s]   view_slow_mission
[05/31 15:57:24    172s] Iteration  6: Total net bbox = 2.880e+03 (1.58e+03 1.29e+03)
[05/31 15:57:24    172s]               Est.  stn bbox = 3.591e+03 (1.99e+03 1.60e+03)
[05/31 15:57:24    172s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 3497.6M
[05/31 15:57:24    172s] OPERPROF: Finished NP-Place at level 1, CPU:0.320, REAL:0.616, MEM:3497.6M, EPOCH TIME: 1748721444.076747
[05/31 15:57:24    172s] no activity file in design. spp won't run.
[05/31 15:57:24    172s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/31 15:57:24    172s] no activity file in design. spp won't run.
[05/31 15:57:24    172s] OPERPROF: Starting NP-Place at level 1, MEM:3481.6M, EPOCH TIME: 1748721444.112250
[05/31 15:57:25    173s] Iteration  7: Total net bbox = 3.411e+03 (1.82e+03 1.59e+03)
[05/31 15:57:25    173s]               Est.  stn bbox = 4.180e+03 (2.24e+03 1.94e+03)
[05/31 15:57:25    173s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3481.6M
[05/31 15:57:25    173s] OPERPROF: Finished NP-Place at level 1, CPU:0.530, REAL:0.990, MEM:3481.6M, EPOCH TIME: 1748721445.102702
[05/31 15:57:25    173s] Legalizing MH Cells... 0 / 0 (level 5) on TOP
[05/31 15:57:25    173s] MH packer: No MH instances from GP
[05/31 15:57:25    173s] 0 (out of 0) MH cells were successfully legalized.
[05/31 15:57:25    173s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3481.6M, DRC: 0)
[05/31 15:57:25    173s] no activity file in design. spp won't run.
[05/31 15:57:25    173s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/31 15:57:25    173s] no activity file in design. spp won't run.
[05/31 15:57:25    173s] OPERPROF: Starting NP-Place at level 1, MEM:3481.6M, EPOCH TIME: 1748721445.144418
[05/31 15:57:26    173s] Iteration  8: Total net bbox = 3.779e+03 (2.02e+03 1.76e+03)
[05/31 15:57:26    173s]               Est.  stn bbox = 4.556e+03 (2.44e+03 2.11e+03)
[05/31 15:57:26    173s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3481.6M
[05/31 15:57:26    173s] OPERPROF: Finished NP-Place at level 1, CPU:0.720, REAL:1.303, MEM:3481.6M, EPOCH TIME: 1748721446.447357
[05/31 15:57:26    173s] Legalizing MH Cells... 0 / 0 (level 6) on TOP
[05/31 15:57:26    173s] MH packer: No MH instances from GP
[05/31 15:57:26    173s] 0 (out of 0) MH cells were successfully legalized.
[05/31 15:57:26    173s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3481.6M, DRC: 0)
[05/31 15:57:26    173s] no activity file in design. spp won't run.
[05/31 15:57:26    173s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/31 15:57:26    173s] no activity file in design. spp won't run.
[05/31 15:57:26    173s] OPERPROF: Starting NP-Place at level 1, MEM:3481.6M, EPOCH TIME: 1748721446.506254
[05/31 15:57:31    176s] Iteration  9: Total net bbox = 4.076e+03 (2.16e+03 1.91e+03)
[05/31 15:57:31    176s]               Est.  stn bbox = 4.861e+03 (2.59e+03 2.27e+03)
[05/31 15:57:31    176s]               cpu = 0:00:02.4 real = 0:00:05.0 mem = 3481.6M
[05/31 15:57:31    176s] OPERPROF: Finished NP-Place at level 1, CPU:2.370, REAL:4.511, MEM:3481.6M, EPOCH TIME: 1748721451.017377
[05/31 15:57:31    176s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/31 15:57:31    176s] MH packer: No MH instances from GP
[05/31 15:57:31    176s] 0 (out of 0) MH cells were successfully legalized.
[05/31 15:57:31    176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3481.6M, DRC: 0)
[05/31 15:57:31    176s] no activity file in design. spp won't run.
[05/31 15:57:31    176s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/31 15:57:31    176s] no activity file in design. spp won't run.
[05/31 15:57:31    176s] OPERPROF: Starting NP-Place at level 1, MEM:3481.6M, EPOCH TIME: 1748721451.053203
[05/31 15:57:31    176s] GP RA stats: MHOnly 0 nrInst 1128 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 15:57:31    176s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3497.6M, EPOCH TIME: 1748721451.263546
[05/31 15:57:31    176s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3497.6M, EPOCH TIME: 1748721451.263630
[05/31 15:57:31    176s] Iteration 10: Total net bbox = 3.872e+03 (2.01e+03 1.86e+03)
[05/31 15:57:31    176s]               Est.  stn bbox = 4.639e+03 (2.42e+03 2.22e+03)
[05/31 15:57:31    176s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3497.6M
[05/31 15:57:31    176s] OPERPROF: Finished NP-Place at level 1, CPU:0.140, REAL:0.211, MEM:3497.6M, EPOCH TIME: 1748721451.264257
[05/31 15:57:31    176s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/31 15:57:31    176s] MH packer: No MH instances from GP
[05/31 15:57:31    176s] 0 (out of 0) MH cells were successfully legalized.
[05/31 15:57:31    176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3481.6M, DRC: 0)
[05/31 15:57:31    176s] Move report: Timing Driven Placement moves 1128 insts, mean move: 3.40 um, max move: 12.54 um 
[05/31 15:57:31    176s] 	Max move on inst (U1831): (48.02, 45.58) --> (39.80, 41.26)
[05/31 15:57:31    176s] no activity file in design. spp won't run.
[05/31 15:57:31    176s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3481.6M, EPOCH TIME: 1748721451.268747
[05/31 15:57:31    176s] Saved padding area to DB
[05/31 15:57:31    176s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3481.6M, EPOCH TIME: 1748721451.268930
[05/31 15:57:31    176s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3481.6M, EPOCH TIME: 1748721451.269396
[05/31 15:57:31    176s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3481.6M, EPOCH TIME: 1748721451.269813
[05/31 15:57:31    176s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 15:57:31    176s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.010, REAL:0.000, MEM:3481.6M, EPOCH TIME: 1748721451.270233
[05/31 15:57:31    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:31    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:31    176s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.010, REAL:0.005, MEM:3481.6M, EPOCH TIME: 1748721451.273697
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s] Finished Incremental Placement (cpu=0:00:04.6, real=0:00:09.0, mem=3481.6M)
[05/31 15:57:31    176s] Begin: Reorder Scan Chains
[05/31 15:57:31    176s] End: Reorder Scan Chains
[05/31 15:57:31    176s] CongRepair sets shifter mode to gplace
[05/31 15:57:31    176s] TDRefine: refinePlace mode is spiral
[05/31 15:57:31    176s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3481.6M, EPOCH TIME: 1748721451.274635
[05/31 15:57:31    176s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3481.6M, EPOCH TIME: 1748721451.274715
[05/31 15:57:31    176s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3481.6M, EPOCH TIME: 1748721451.274810
[05/31 15:57:31    176s] Processing tracks to init pin-track alignment.
[05/31 15:57:31    176s] z: 1, totalTracks: 1
[05/31 15:57:31    176s] z: 3, totalTracks: 1
[05/31 15:57:31    176s] z: 5, totalTracks: 1
[05/31 15:57:31    176s] z: 7, totalTracks: 1
[05/31 15:57:31    176s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 15:57:31    176s] #spOpts: rpCkHalo=4 
[05/31 15:57:31    176s] Initializing Route Infrastructure for color support ...
[05/31 15:57:31    176s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3481.6M, EPOCH TIME: 1748721451.275041
[05/31 15:57:31    176s] ### Add 31 auto generated vias to default rule
[05/31 15:57:31    176s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.003, MEM:3481.6M, EPOCH TIME: 1748721451.277878
[05/31 15:57:31    176s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:31    176s] Cell TOP LLGs are deleted
[05/31 15:57:31    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:31    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:31    176s] # Building TOP llgBox search-tree.
[05/31 15:57:31    176s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:31    176s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3481.6M, EPOCH TIME: 1748721451.283917
[05/31 15:57:31    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:31    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:31    176s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3481.6M, EPOCH TIME: 1748721451.284222
[05/31 15:57:31    176s] Max number of tech site patterns supported in site array is 256.
[05/31 15:57:31    176s] Core basic site is GF22_DST
[05/31 15:57:31    176s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:57:31    176s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:57:31    176s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:57:31    176s] SiteArray: use 430,080 bytes
[05/31 15:57:31    176s] SiteArray: current memory after site array memory allocation 3481.6M
[05/31 15:57:31    176s] SiteArray: FP blocked sites are writable
[05/31 15:57:31    176s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:57:31    176s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3481.6M, EPOCH TIME: 1748721451.632977
[05/31 15:57:31    176s] Process 25786 wires and vias for routing blockage analysis
[05/31 15:57:31    176s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.005, MEM:3481.6M, EPOCH TIME: 1748721451.638290
[05/31 15:57:31    176s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:57:31    176s] Atter site array init, number of instance map data is 0.
[05/31 15:57:31    176s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.180, REAL:0.367, MEM:3481.6M, EPOCH TIME: 1748721451.650812
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:31    176s] OPERPROF:         Starting CMU at level 5, MEM:3481.6M, EPOCH TIME: 1748721451.651230
[05/31 15:57:31    176s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3481.6M, EPOCH TIME: 1748721451.651667
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:57:31    176s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.180, REAL:0.381, MEM:3481.6M, EPOCH TIME: 1748721451.664966
[05/31 15:57:31    176s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3481.6M, EPOCH TIME: 1748721451.665027
[05/31 15:57:31    176s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3481.6M, EPOCH TIME: 1748721451.665108
[05/31 15:57:31    176s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3481.6MB).
[05/31 15:57:31    176s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.391, MEM:3481.6M, EPOCH TIME: 1748721451.665425
[05/31 15:57:31    176s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.190, REAL:0.391, MEM:3481.6M, EPOCH TIME: 1748721451.665474
[05/31 15:57:31    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.2
[05/31 15:57:31    176s] OPERPROF:   Starting Refine-Place at level 2, MEM:3481.6M, EPOCH TIME: 1748721451.665594
[05/31 15:57:31    176s] *** Starting refinePlace (0:02:57 mem=3481.6M) ***
[05/31 15:57:31    176s] Total net bbox length = 4.160e+03 (2.272e+03 1.888e+03) (ext = 1.433e+02)
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:31    176s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3481.6M, EPOCH TIME: 1748721451.666469
[05/31 15:57:31    176s] # Found 0 legal fixed insts to color.
[05/31 15:57:31    176s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3481.6M, EPOCH TIME: 1748721451.666570
[05/31 15:57:31    176s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3481.6M, EPOCH TIME: 1748721451.666925
[05/31 15:57:31    176s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 15:57:31    176s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3481.6M, EPOCH TIME: 1748721451.667250
[05/31 15:57:31    176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 15:57:31    176s] Set min layer with design mode ( 3 )
[05/31 15:57:31    176s] Set max layer with default ( 127 )
[05/31 15:57:31    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:31    176s] Min route layer (adjusted) = 3
[05/31 15:57:31    176s] Max route layer (adjusted) = 11
[05/31 15:57:31    176s] Set min layer with design mode ( 3 )
[05/31 15:57:31    176s] Set max layer with default ( 127 )
[05/31 15:57:31    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:31    176s] Min route layer (adjusted) = 3
[05/31 15:57:31    176s] Max route layer (adjusted) = 11
[05/31 15:57:31    176s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3481.6M, EPOCH TIME: 1748721451.671872
[05/31 15:57:31    176s] Starting refinePlace ...
[05/31 15:57:31    176s] Set min layer with design mode ( 3 )
[05/31 15:57:31    176s] Set max layer with default ( 127 )
[05/31 15:57:31    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:31    176s] Min route layer (adjusted) = 3
[05/31 15:57:31    176s] Max route layer (adjusted) = 11
[05/31 15:57:31    176s] Set min layer with design mode ( 3 )
[05/31 15:57:31    176s] Set max layer with default ( 127 )
[05/31 15:57:31    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:31    176s] Min route layer (adjusted) = 3
[05/31 15:57:31    176s] Max route layer (adjusted) = 11
[05/31 15:57:31    176s] DDP initSite1 nrRow 111 nrJob 111
[05/31 15:57:31    176s] DDP markSite nrRow 111 nrJob 111
[05/31 15:57:31    176s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 15:57:31    176s] ** Cut row section cpu time 0:00:00.0.
[05/31 15:57:31    176s]  ** Cut row section real time 0:00:00.0.
[05/31 15:57:31    176s]    Spread Effort: high, pre-route mode, useDDP on.
[05/31 15:57:31    176s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3481.6MB) @(0:02:57 - 0:02:57).
[05/31 15:57:31    176s] Move report: preRPlace moves 1126 insts, mean move: 0.07 um, max move: 1.04 um 
[05/31 15:57:31    176s] 	Max move on inst (FE_OFC4_rst): (26.43, 36.77) --> (25.75, 36.40)
[05/31 15:57:31    176s] 	Length: 4 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_BUF_2
[05/31 15:57:31    176s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3481.6M, EPOCH TIME: 1748721451.718439
[05/31 15:57:31    176s] Tweakage: fix icg 0, fix clk 0.
[05/31 15:57:31    176s] Tweakage: density cost 0, scale 0.4.
[05/31 15:57:31    176s] Tweakage: activity cost 0, scale 1.0.
[05/31 15:57:31    176s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3481.6M, EPOCH TIME: 1748721451.732699
[05/31 15:57:31    176s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3481.6M, EPOCH TIME: 1748721451.737053
[05/31 15:57:31    176s] Tweakage perm 53 insts, flip 450 insts.
[05/31 15:57:31    176s] Tweakage perm 19 insts, flip 35 insts.
[05/31 15:57:31    176s] Tweakage perm 6 insts, flip 4 insts.
[05/31 15:57:31    176s] Tweakage perm 0 insts, flip 0 insts.
[05/31 15:57:31    176s] Tweakage perm 7 insts, flip 74 insts.
[05/31 15:57:31    176s] Tweakage perm 1 insts, flip 8 insts.
[05/31 15:57:31    176s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.050, REAL:0.086, MEM:3481.6M, EPOCH TIME: 1748721451.823182
[05/31 15:57:31    176s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.050, REAL:0.091, MEM:3481.6M, EPOCH TIME: 1748721451.823504
[05/31 15:57:31    176s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.050, REAL:0.105, MEM:3481.6M, EPOCH TIME: 1748721451.823818
[05/31 15:57:31    176s] Move report: Congestion aware Tweak moves 95 insts, mean move: 0.99 um, max move: 3.25 um 
[05/31 15:57:31    176s] 	Max move on inst (U1231): (6.38, 29.92) --> (9.63, 29.92)
[05/31 15:57:31    176s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3481.6mb) @(0:02:57 - 0:02:57).
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 15:57:31    176s] 
[05/31 15:57:31    176s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 15:57:32    176s] 
[05/31 15:57:32    176s]  Info: 0 filler has been deleted!
[05/31 15:57:32    176s] Move report: legalization moves 8 insts, mean move: 0.17 um, max move: 0.54 um spiral
[05/31 15:57:32    176s] 	Max move on inst (FE_DBTC14_counter3_2): (25.29, 31.54) --> (25.29, 31.00)
[05/31 15:57:32    176s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[05/31 15:57:32    176s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 15:57:32    176s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3452.7MB) @(0:02:57 - 0:02:57).
[05/31 15:57:32    176s] Move report: Detail placement moves 1126 insts, mean move: 0.15 um, max move: 3.27 um 
[05/31 15:57:32    176s] 	Max move on inst (U1231): (6.37, 29.91) --> (9.63, 29.92)
[05/31 15:57:32    176s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3452.7MB
[05/31 15:57:32    176s] Statistics of distance of Instance movement in refine placement:
[05/31 15:57:32    176s]   maximum (X+Y) =         3.27 um
[05/31 15:57:32    176s]   inst (U1231) with max move: (6.368, 29.905) -> (9.628, 29.92)
[05/31 15:57:32    176s]   mean    (X+Y) =         0.15 um
[05/31 15:57:32    176s] Total instances flipped for legalization: 1
[05/31 15:57:32    176s] Summary Report:
[05/31 15:57:32    176s] Instances move: 1126 (out of 1128 movable)
[05/31 15:57:32    176s] Instances flipped: 1
[05/31 15:57:32    176s] Mean displacement: 0.15 um
[05/31 15:57:32    176s] Max displacement: 3.27 um (Instance: U1231) (6.368, 29.905) -> (9.628, 29.92)
[05/31 15:57:32    176s] 	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
[05/31 15:57:32    176s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 15:57:32    176s] Total instances moved : 1126
[05/31 15:57:32    176s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.190, REAL:0.347, MEM:3452.7M, EPOCH TIME: 1748721452.018626
[05/31 15:57:32    176s] Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.409e+02)
[05/31 15:57:32    176s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3452.7MB
[05/31 15:57:32    176s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3452.7MB) @(0:02:57 - 0:02:57).
[05/31 15:57:32    176s] *** Finished refinePlace (0:02:57 mem=3452.7M) ***
[05/31 15:57:32    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.2
[05/31 15:57:32    176s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.210, REAL:0.354, MEM:3452.7M, EPOCH TIME: 1748721452.019658
[05/31 15:57:32    176s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3452.7M, EPOCH TIME: 1748721452.019777
[05/31 15:57:32    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 15:57:32    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.000, REAL:0.006, MEM:3449.7M, EPOCH TIME: 1748721452.026225
[05/31 15:57:32    176s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.400, REAL:0.752, MEM:3449.7M, EPOCH TIME: 1748721452.026313
[05/31 15:57:32    176s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3449.7M, EPOCH TIME: 1748721452.026436
[05/31 15:57:32    176s] Starting Early Global Route congestion estimation: mem = 3449.7M
[05/31 15:57:32    176s] (I)      Initializing eGR engine (regular)
[05/31 15:57:32    176s] Set min layer with design mode ( 3 )
[05/31 15:57:32    176s] Set max layer with default ( 127 )
[05/31 15:57:32    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:32    176s] Min route layer (adjusted) = 3
[05/31 15:57:32    176s] Max route layer (adjusted) = 11
[05/31 15:57:32    176s] (I)      clean place blk overflow:
[05/31 15:57:32    176s] (I)      H : enabled 1.00 0
[05/31 15:57:32    176s] (I)      V : enabled 1.00 0
[05/31 15:57:32    176s] (I)      Initializing eGR engine (regular)
[05/31 15:57:32    176s] Set min layer with design mode ( 3 )
[05/31 15:57:32    176s] Set max layer with default ( 127 )
[05/31 15:57:32    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:32    176s] Min route layer (adjusted) = 3
[05/31 15:57:32    176s] Max route layer (adjusted) = 11
[05/31 15:57:32    176s] (I)      clean place blk overflow:
[05/31 15:57:32    176s] (I)      H : enabled 1.00 0
[05/31 15:57:32    176s] (I)      V : enabled 1.00 0
[05/31 15:57:32    176s] (I)      Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[05/31 15:57:32    176s] (I)      Running eGR Regular flow
[05/31 15:57:32    176s] (I)      # wire layers (front) : 12
[05/31 15:57:32    176s] (I)      # wire layers (back)  : 0
[05/31 15:57:32    176s] (I)      min wire layer : 1
[05/31 15:57:32    176s] (I)      max wire layer : 11
[05/31 15:57:32    176s] (I)      # cut layers (front) : 11
[05/31 15:57:32    176s] (I)      # cut layers (back)  : 0
[05/31 15:57:32    176s] (I)      min cut layer : 1
[05/31 15:57:32    176s] (I)      max cut layer : 10
[05/31 15:57:32    176s] (I)      ================================== Layers ===================================
[05/31 15:57:32    176s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:32    176s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 15:57:32    176s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:32    176s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 15:57:32    176s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 15:57:32    176s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:32    176s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:32    176s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:32    176s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:32    176s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 15:57:32    176s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 15:57:32    176s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:57:32    176s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 15:57:32    176s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 15:57:32    176s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:32    176s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 15:57:32    176s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 15:57:32    176s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 15:57:32    176s] (I)      Started Import and model ( Curr Mem: 3.31 MB )
[05/31 15:57:32    176s] (I)      == Non-default Options ==
[05/31 15:57:32    176s] (I)      Maximum routing layer                              : 11
[05/31 15:57:32    176s] (I)      Minimum routing layer                              : 3
[05/31 15:57:32    176s] (I)      Top routing layer                                  : 11
[05/31 15:57:32    176s] (I)      Bottom routing layer                               : 3
[05/31 15:57:32    176s] (I)      Number of threads                                  : 1
[05/31 15:57:32    176s] (I)      Route tie net to shape                             : auto
[05/31 15:57:32    176s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 15:57:32    176s] (I)      Method to set GCell size                           : row
[05/31 15:57:32    176s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 15:57:32    176s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 15:57:32    176s] (I)      ============== Pin Summary ==============
[05/31 15:57:32    176s] (I)      +-------+--------+---------+------------+
[05/31 15:57:32    176s] (I)      | Layer | # pins | % total |      Group |
[05/31 15:57:32    176s] (I)      +-------+--------+---------+------------+
[05/31 15:57:32    176s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 15:57:32    176s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 15:57:32    176s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 15:57:32    176s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 15:57:32    176s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 15:57:32    176s] (I)      +-------+--------+---------+------------+
[05/31 15:57:32    176s] (I)      Use row-based GCell size
[05/31 15:57:32    176s] (I)      Use row-based GCell align
[05/31 15:57:32    176s] (I)      layer 0 area = 6400
[05/31 15:57:32    176s] (I)      layer 1 area = 8800
[05/31 15:57:32    176s] (I)      layer 2 area = 11000
[05/31 15:57:32    176s] (I)      layer 3 area = 11000
[05/31 15:57:32    176s] (I)      layer 4 area = 11000
[05/31 15:57:32    176s] (I)      layer 5 area = 11000
[05/31 15:57:32    176s] (I)      layer 6 area = 11000
[05/31 15:57:32    176s] (I)      layer 7 area = 810000
[05/31 15:57:32    176s] (I)      layer 8 area = 2000000
[05/31 15:57:32    176s] (I)      layer 9 area = 2000000
[05/31 15:57:32    176s] (I)      layer 10 area = 0
[05/31 15:57:32    176s] (I)      GCell unit size   : 540
[05/31 15:57:32    176s] (I)      GCell multiplier  : 1
[05/31 15:57:32    176s] (I)      GCell row height  : 540
[05/31 15:57:32    176s] (I)      Actual row height : 540
[05/31 15:57:32    176s] (I)      GCell align ref   : 3944 4000
[05/31 15:57:32    176s] [NR-eGR] Track table information for default rule: 
[05/31 15:57:32    176s] [NR-eGR] M1 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] M2 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] C1 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] C2 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] C3 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] C4 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] C5 has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] JA has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] QA has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] QB has single uniform track structure
[05/31 15:57:32    176s] [NR-eGR] LB has single uniform track structure
[05/31 15:57:32    176s] (I)      ========================= Default via ==========================
[05/31 15:57:32    176s] (I)      +----+------------------+--------------------------------------+
[05/31 15:57:32    176s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 15:57:32    176s] (I)      +----+------------------+--------------------------------------+
[05/31 15:57:32    176s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 15:57:32    176s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 15:57:32    176s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 15:57:32    176s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 15:57:32    176s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 15:57:32    176s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 15:57:32    176s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 15:57:32    176s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 15:57:32    176s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 15:57:32    176s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 15:57:32    176s] (I)      +----+------------------+--------------------------------------+
[05/31 15:57:32    176s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 15:57:32    176s] [NR-eGR] Read 0 PG shapes
[05/31 15:57:32    176s] [NR-eGR] Read 0 clock shapes
[05/31 15:57:32    176s] [NR-eGR] Read 0 other shapes
[05/31 15:57:32    176s] [NR-eGR] #Routing Blockages  : 0
[05/31 15:57:32    176s] [NR-eGR] #Instance Blockages : 676
[05/31 15:57:32    176s] [NR-eGR] #PG Blockages       : 0
[05/31 15:57:32    176s] [NR-eGR] #Halo Blockages     : 0
[05/31 15:57:32    176s] [NR-eGR] #Boundary Blockages : 0
[05/31 15:57:32    176s] [NR-eGR] #Clock Blockages    : 0
[05/31 15:57:32    176s] [NR-eGR] #Other Blockages    : 0
[05/31 15:57:32    176s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 15:57:32    176s] (I)      Custom ignore net properties:
[05/31 15:57:32    176s] (I)      1 : NotLegal
[05/31 15:57:32    176s] (I)      Default ignore net properties:
[05/31 15:57:32    176s] (I)      1 : Special
[05/31 15:57:32    176s] (I)      2 : Analog
[05/31 15:57:32    176s] (I)      3 : Fixed
[05/31 15:57:32    176s] (I)      4 : Skipped
[05/31 15:57:32    176s] (I)      5 : MixedSignal
[05/31 15:57:32    176s] (I)      Prerouted net properties:
[05/31 15:57:32    176s] (I)      1 : NotLegal
[05/31 15:57:32    176s] (I)      2 : Special
[05/31 15:57:32    176s] (I)      3 : Analog
[05/31 15:57:32    176s] (I)      4 : Fixed
[05/31 15:57:32    176s] (I)      5 : Skipped
[05/31 15:57:32    176s] (I)      6 : MixedSignal
[05/31 15:57:32    176s] [NR-eGR] Early global route reroute all routable nets
[05/31 15:57:32    176s] [NR-eGR] #prerouted nets         : 0
[05/31 15:57:32    176s] [NR-eGR] #prerouted special nets : 0
[05/31 15:57:32    176s] [NR-eGR] #prerouted wires        : 0
[05/31 15:57:32    176s] [NR-eGR] Read 1149 nets ( ignored 0 )
[05/31 15:57:32    176s] (I)        Front-side 1149 ( ignored 0 )
[05/31 15:57:32    176s] (I)        Back-side  0 ( ignored 0 )
[05/31 15:57:32    176s] (I)        Both-side  0 ( ignored 0 )
[05/31 15:57:32    176s] (I)      Reading macro buffers
[05/31 15:57:32    176s] (I)      Number of macros with buffers: 0
[05/31 15:57:32    176s] (I)      early_global_route_priority property id does not exist.
[05/31 15:57:32    176s] (I)      Setting up GCell size
[05/31 15:57:32    176s] (I)      Base Grid  :   126 x   126
[05/31 15:57:32    176s] (I)      Final Grid :    63 x    63
[05/31 15:57:32    176s] (I)      Read Num Blocks=676  Num Prerouted Wires=0  Num CS=0
[05/31 15:57:32    176s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 15:57:32    176s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 15:57:32    176s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 15:57:32    176s] (I)      Track adjustment: Reducing 5453 tracks (12.00%) for Layer3
[05/31 15:57:32    176s] (I)      Number of ignored nets                =      0
[05/31 15:57:32    176s] (I)      Number of connected nets              =      0
[05/31 15:57:32    176s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 15:57:32    176s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 15:57:32    176s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 15:57:32    176s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 15:57:32    176s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 15:57:32    176s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 15:57:32    176s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 15:57:32    176s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 15:57:32    176s] (I)      Ndr track 0 does not exist
[05/31 15:57:32    176s] (I)      ---------------------Grid Graph Info--------------------
[05/31 15:57:32    176s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 15:57:32    176s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 15:57:32    176s] (I)      Site width          :   116  (dbu)
[05/31 15:57:32    176s] (I)      Row height          :   540  (dbu)
[05/31 15:57:32    176s] (I)      GCell row height    :   540  (dbu)
[05/31 15:57:32    176s] (I)      GCell width         :  1080  (dbu)
[05/31 15:57:32    176s] (I)      GCell height        :  1080  (dbu)
[05/31 15:57:32    176s] (I)      Grid                :    63    63    11
[05/31 15:57:32    176s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 15:57:32    176s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 15:57:32    176s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 15:57:32    176s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 15:57:32    176s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 15:57:32    176s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:57:32    176s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 15:57:32    176s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 15:57:32    176s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 15:57:32    176s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 15:57:32    176s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 15:57:32    176s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 15:57:32    176s] (I)      --------------------------------------------------------
[05/31 15:57:32    176s] 
[05/31 15:57:32    176s] [NR-eGR] ============ Routing rule table ============
[05/31 15:57:32    176s] [NR-eGR] Rule id: 0  Nets: 1149
[05/31 15:57:32    176s] [NR-eGR] ========================================
[05/31 15:57:32    176s] [NR-eGR] 
[05/31 15:57:32    176s] (I)      ======== NDR :  =========
[05/31 15:57:32    176s] (I)      +--------------+--------+
[05/31 15:57:32    176s] (I)      |           ID |      0 |
[05/31 15:57:32    176s] (I)      |         Name |        |
[05/31 15:57:32    176s] (I)      |      Default |    yes |
[05/31 15:57:32    176s] (I)      |  Clk Special |     no |
[05/31 15:57:32    176s] (I)      | Hard spacing |     no |
[05/31 15:57:32    176s] (I)      |    NDR track | (none) |
[05/31 15:57:32    176s] (I)      |      NDR via | (none) |
[05/31 15:57:32    176s] (I)      |  Extra space |      0 |
[05/31 15:57:32    176s] (I)      |      Shields |      0 |
[05/31 15:57:32    176s] (I)      |   Demand (H) |      1 |
[05/31 15:57:32    176s] (I)      |   Demand (V) |      1 |
[05/31 15:57:32    176s] (I)      |        #Nets |   1149 |
[05/31 15:57:32    176s] (I)      +--------------+--------+
[05/31 15:57:32    176s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:57:32    176s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 15:57:32    176s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:57:32    176s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 15:57:32    176s] (I)      +-------------------------------------------------------------------------------------+
[05/31 15:57:32    176s] (I)      =============== Blocked Tracks ===============
[05/31 15:57:32    176s] (I)      +-------+---------+----------+---------------+
[05/31 15:57:32    176s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 15:57:32    176s] (I)      +-------+---------+----------+---------------+
[05/31 15:57:32    176s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     3 |   47439 |     5532 |        11.66% |
[05/31 15:57:32    176s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 15:57:32    176s] (I)      +-------+---------+----------+---------------+
[05/31 15:57:32    176s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 3.32 MB )
[05/31 15:57:32    176s] (I)      Reset routing kernel
[05/31 15:57:32    176s] (I)      Started Global Routing ( Curr Mem: 3.32 MB )
[05/31 15:57:32    176s] (I)      totalPins=4293  totalGlobalPin=3501 (81.55%)
[05/31 15:57:32    176s] (I)      ================= Net Group Info =================
[05/31 15:57:32    176s] (I)      +----+----------------+--------------+-----------+
[05/31 15:57:32    176s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 15:57:32    176s] (I)      +----+----------------+--------------+-----------+
[05/31 15:57:32    176s] (I)      |  1 |           1149 |        C1(3) |    LB(11) |
[05/31 15:57:32    176s] (I)      +----+----------------+--------------+-----------+
[05/31 15:57:32    176s] (I)      total 2D Cap : 236919 = (101430 H, 135489 V)
[05/31 15:57:32    176s] (I)      total 2D Demand : 670 = (0 H, 670 V)
[05/31 15:57:32    176s] (I)      #blocked GCells = 0
[05/31 15:57:32    176s] (I)      #regions = 1
[05/31 15:57:32    176s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [3, 11]
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] (I)      ============  Phase 1a Route ============
[05/31 15:57:32    176s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] (I)      ============  Phase 1b Route ============
[05/31 15:57:32    176s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 15:57:32    176s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.553280e+03um
[05/31 15:57:32    176s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 15:57:32    176s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] (I)      ============  Phase 1c Route ============
[05/31 15:57:32    176s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] (I)      ============  Phase 1d Route ============
[05/31 15:57:32    176s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] (I)      ============  Phase 1e Route ============
[05/31 15:57:32    176s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 15:57:32    176s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.553280e+03um
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] (I)      ============  Phase 1l Route ============
[05/31 15:57:32    176s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 15:57:32    176s] (I)      Layer  3:      37273      2730       148        1500       45372    ( 3.20%) 
[05/31 15:57:32    176s] (I)      Layer  4:      46748      2375         0           0       46872    ( 0.00%) 
[05/31 15:57:32    176s] (I)      Layer  5:      46686       947         0           0       46872    ( 0.00%) 
[05/31 15:57:32    176s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 15:57:32    176s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 15:57:32    176s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 15:57:32    176s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 15:57:32    176s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 15:57:32    176s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 15:57:32    176s] (I)      Total:        233317      6087       148        4437      239294    ( 1.82%) 
[05/31 15:57:32    176s] (I)      
[05/31 15:57:32    176s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 15:57:32    176s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/31 15:57:32    176s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/31 15:57:32    176s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/31 15:57:32    176s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 15:57:32    176s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      C1 ( 3)        73( 1.93%)        13( 0.34%)         1( 0.03%)   ( 2.30%) 
[05/31 15:57:32    176s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 15:57:32    176s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 15:57:32    176s] [NR-eGR]        Total        73( 0.26%)        13( 0.05%)         1( 0.00%)   ( 0.31%) 
[05/31 15:57:32    176s] [NR-eGR] 
[05/31 15:57:32    176s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.32 MB )
[05/31 15:57:32    176s] (I)      Updating congestion map
[05/31 15:57:32    176s] (I)      total 2D Cap : 237130 = (101430 H, 135700 V)
[05/31 15:57:32    176s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 15:57:32    176s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 3.32 MB )
[05/31 15:57:32    176s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3457.7M
[05/31 15:57:32    176s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.097, MEM:3457.7M, EPOCH TIME: 1748721452.123388
[05/31 15:57:32    176s] OPERPROF: Starting HotSpotCal at level 1, MEM:3457.7M, EPOCH TIME: 1748721452.123443
[05/31 15:57:32    176s] [hotspot] +------------+---------------+---------------+
[05/31 15:57:32    176s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 15:57:32    176s] [hotspot] +------------+---------------+---------------+
[05/31 15:57:32    176s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 15:57:32    176s] [hotspot] +------------+---------------+---------------+
[05/31 15:57:32    176s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 15:57:32    176s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 15:57:32    176s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:3473.7M, EPOCH TIME: 1748721452.131219
[05/31 15:57:32    176s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3473.7M, EPOCH TIME: 1748721452.131446
[05/31 15:57:32    176s] Starting Early Global Route wiring: mem = 3473.7M
[05/31 15:57:32    176s] (I)      Running track assignment and export wires
[05/31 15:57:32    176s] (I)      Delete wires for 1149 nets 
[05/31 15:57:32    176s] (I)      ============= Track Assignment ============
[05/31 15:57:32    176s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.33 MB )
[05/31 15:57:32    176s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 15:57:32    176s] (I)      Run Multi-thread track assignment
[05/31 15:57:32    176s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.33 MB )
[05/31 15:57:32    176s] (I)      Started Export ( Curr Mem: 3.33 MB )
[05/31 15:57:32    176s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 15:57:32    176s] [NR-eGR] Total eGR-routed clock nets wire length: 363um, number of vias: 656
[05/31 15:57:32    176s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:57:32    176s] [NR-eGR]             Length (um)   Vias 
[05/31 15:57:32    176s] [NR-eGR] -------------------------------
[05/31 15:57:32    176s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 15:57:32    176s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 15:57:32    176s] [NR-eGR]  C1  (3V)          1759   5389 
[05/31 15:57:32    176s] [NR-eGR]  C2  (4H)          2414   1262 
[05/31 15:57:32    176s] [NR-eGR]  C3  (5V)           977     11 
[05/31 15:57:32    176s] [NR-eGR]  C4  (6H)            42      0 
[05/31 15:57:32    176s] [NR-eGR]  C5  (7V)             0      0 
[05/31 15:57:32    176s] [NR-eGR]  JA  (8H)             0      0 
[05/31 15:57:32    176s] [NR-eGR]  QA  (9V)             0      0 
[05/31 15:57:32    176s] [NR-eGR]  QB  (10H)            0      0 
[05/31 15:57:32    176s] [NR-eGR]  LB  (11V)            0      0 
[05/31 15:57:32    176s] [NR-eGR] -------------------------------
[05/31 15:57:32    176s] [NR-eGR]      Total         5192  12164 
[05/31 15:57:32    176s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:57:32    176s] [NR-eGR] Total half perimeter of net bounding box: 3855um
[05/31 15:57:32    176s] [NR-eGR] Total length: 5192um, number of vias: 12164
[05/31 15:57:32    176s] [NR-eGR] --------------------------------------------------------------------------
[05/31 15:57:32    176s] (I)      == Layer wire length by net rule ==
[05/31 15:57:32    176s] (I)                  Default 
[05/31 15:57:32    176s] (I)      --------------------
[05/31 15:57:32    176s] (I)       M1  (1V)       0um 
[05/31 15:57:32    176s] (I)       M2  (2H)       0um 
[05/31 15:57:32    176s] (I)       C1  (3V)    1759um 
[05/31 15:57:32    176s] (I)       C2  (4H)    2414um 
[05/31 15:57:32    176s] (I)       C3  (5V)     977um 
[05/31 15:57:32    176s] (I)       C4  (6H)      42um 
[05/31 15:57:32    176s] (I)       C5  (7V)       0um 
[05/31 15:57:32    176s] (I)       JA  (8H)       0um 
[05/31 15:57:32    176s] (I)       QA  (9V)       0um 
[05/31 15:57:32    176s] (I)       QB  (10H)      0um 
[05/31 15:57:32    176s] (I)       LB  (11V)      0um 
[05/31 15:57:32    176s] (I)      --------------------
[05/31 15:57:32    176s] (I)           Total   5192um 
[05/31 15:57:32    176s] (I)      == Layer via count by net rule ==
[05/31 15:57:32    176s] (I)                  Default 
[05/31 15:57:32    176s] (I)      --------------------
[05/31 15:57:32    176s] (I)       M1  (1V)      1455 
[05/31 15:57:32    176s] (I)       M2  (2H)      4047 
[05/31 15:57:32    176s] (I)       C1  (3V)      5389 
[05/31 15:57:32    176s] (I)       C2  (4H)      1262 
[05/31 15:57:32    176s] (I)       C3  (5V)        11 
[05/31 15:57:32    176s] (I)       C4  (6H)         0 
[05/31 15:57:32    176s] (I)       C5  (7V)         0 
[05/31 15:57:32    176s] (I)       JA  (8H)         0 
[05/31 15:57:32    176s] (I)       QA  (9V)         0 
[05/31 15:57:32    176s] (I)       QB  (10H)        0 
[05/31 15:57:32    176s] (I)       LB  (11V)        0 
[05/31 15:57:32    176s] (I)      --------------------
[05/31 15:57:32    176s] (I)           Total    12164 
[05/31 15:57:32    176s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.33 MB )
[05/31 15:57:32    176s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 15:57:32    176s] (I)      Global routing data unavailable, rerun eGR
[05/31 15:57:32    176s] (I)      Initializing eGR engine (regular)
[05/31 15:57:32    176s] Set min layer with design mode ( 3 )
[05/31 15:57:32    176s] Set max layer with default ( 127 )
[05/31 15:57:32    176s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 15:57:32    176s] Min route layer (adjusted) = 3
[05/31 15:57:32    176s] Max route layer (adjusted) = 11
[05/31 15:57:32    176s] (I)      clean place blk overflow:
[05/31 15:57:32    176s] (I)      H : enabled 1.00 0
[05/31 15:57:32    176s] (I)      V : enabled 1.00 0
[05/31 15:57:32    176s] Early Global Route wiring runtime: 0.04 seconds, mem = 3473.7M
[05/31 15:57:32    176s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.043, MEM:3473.7M, EPOCH TIME: 1748721452.174419
[05/31 15:57:32    176s] 0 delay mode for cte disabled.
[05/31 15:57:32    176s] SKP cleared!
[05/31 15:57:32    176s] 
[05/31 15:57:32    176s] *** Finished incrementalPlace (cpu=0:00:05.3, real=0:00:11.0)***
[05/31 15:57:32    176s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3473.7M, EPOCH TIME: 1748721452.219527
[05/31 15:57:32    176s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3473.7M, EPOCH TIME: 1748721452.219643
[05/31 15:57:32    176s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3473.7M, EPOCH TIME: 1748721452.224409
[05/31 15:57:32    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] Cell TOP LLGs are deleted
[05/31 15:57:32    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:32    176s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3473.7M, EPOCH TIME: 1748721452.224889
[05/31 15:57:32    176s] Start to check current routing status for nets...
[05/31 15:57:32    176s] All nets are already routed correctly.
[05/31 15:57:32    176s] End to check current routing status for nets (mem=3473.7M)
[05/31 15:57:32    176s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 15:57:32    176s] PreRoute RC Extraction called for design TOP.
[05/31 15:57:32    176s] RC Extraction called in multi-corner(2) mode.
[05/31 15:57:32    176s] RCMode: PreRoute
[05/31 15:57:32    176s]       RC Corner Indexes            0       1   
[05/31 15:57:32    176s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 15:57:32    176s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 15:57:32    176s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 15:57:32    176s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 15:57:32    176s] Shrink Factor                : 1.00000
[05/31 15:57:32    176s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 15:57:32    176s] Using Quantus QRC technology file ...
[05/31 15:57:32    176s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 15:57:32    176s] Updating RC Grid density data for preRoute extraction ...
[05/31 15:57:32    176s] eee: pegSigSF=1.070000
[05/31 15:57:32    176s] Initializing multi-corner resistance tables ...
[05/31 15:57:32    176s] eee: Grid unit RC data computation started
[05/31 15:57:32    176s] eee: Grid unit RC data computation completed
[05/31 15:57:32    176s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 15:57:32    176s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 15:57:32    176s] eee: l=3 avDens=0.113115 usedTrk=325.772592 availTrk=2880.000000 sigTrk=325.772592
[05/31 15:57:32    176s] eee: l=4 avDens=0.146070 usedTrk=446.973335 availTrk=3060.000000 sigTrk=446.973335
[05/31 15:57:32    176s] eee: l=5 avDens=0.062846 usedTrk=180.997222 availTrk=2880.000000 sigTrk=180.997222
[05/31 15:57:32    176s] eee: l=6 avDens=0.014305 usedTrk=7.724444 availTrk=540.000000 sigTrk=7.724444
[05/31 15:57:32    176s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:32    176s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:32    176s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:32    176s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:32    176s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:32    176s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:57:32    176s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 15:57:32    176s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.252336 uaWl=1.000000 uaWlH=0.661200 aWlH=0.000000 lMod=0 pMax=0.906900 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 15:57:32    176s] eee: NetCapCache creation started. (Current Mem: 3473.664M) 
[05/31 15:57:32    176s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3473.664M) 
[05/31 15:57:32    176s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 15:57:32    176s] eee: Metal Layers Info:
[05/31 15:57:32    176s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:57:32    176s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 15:57:32    176s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:57:32    176s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 15:57:32    176s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 15:57:32    176s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 15:57:32    176s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 15:57:32    176s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 15:57:32    176s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 15:57:32    176s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 15:57:32    176s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 15:57:32    176s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 15:57:32    176s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 15:57:32    176s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 15:57:32    176s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:57:32    176s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 15:57:32    176s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3473.664M)
[05/31 15:57:33    176s] **optDesign ... cpu = 0:00:32, real = 0:01:25, mem = 3662.4M, totSessionCpu=0:02:57 **
[05/31 15:57:33    176s] Starting delay calculation for Setup views
[05/31 15:57:34    177s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:57:34    177s] #################################################################################
[05/31 15:57:34    177s] # Design Stage: PreRoute
[05/31 15:57:34    177s] # Design Name: TOP
[05/31 15:57:34    177s] # Design Mode: 22nm
[05/31 15:57:34    177s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:57:34    177s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:57:34    177s] # Signoff Settings: SI Off 
[05/31 15:57:34    177s] #################################################################################
[05/31 15:57:34    177s] Calculate delays in BcWc mode...
[05/31 15:57:34    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 3484.2M, InitMEM = 3484.2M)
[05/31 15:57:34    177s] Start delay calculation (fullDC) (1 T). (MEM=3703.12)
[05/31 15:57:34    177s] End AAE Lib Interpolated Model. (MEM=3484.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:57:35    177s] Total number of fetched objects 1149
[05/31 15:57:35    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:57:35    177s] End delay calculation. (MEM=3709.05 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 15:57:35    177s] End delay calculation (fullDC). (MEM=3709.05 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 15:57:35    177s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3517.9M) ***
[05/31 15:57:36    177s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:03.0 totSessionCpu=0:02:58 mem=3517.9M)
[05/31 15:57:36    177s] Begin: Collecting metrics
[05/31 15:57:36    177s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 15:57:36    177s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 15:57:36      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.9M
[05/31 15:57:36      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3691.9M, current mem=3355.9M)
[05/31 15:57:36      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3691.9M, current mem=3356.2M)
[05/31 15:57:37      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.5), mem = 0.9M
[05/31 15:57:37      0s] 
[05/31 15:57:37      0s] =============================================================================================
[05/31 15:57:37      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/31 15:57:37      0s]                                                                                 23.10-p003_1
[05/31 15:57:37      0s] =============================================================================================
[05/31 15:57:37      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:37      0s] ---------------------------------------------------------------------------------------------
[05/31 15:57:37      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:57:37      0s] ---------------------------------------------------------------------------------------------
[05/31 15:57:37      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:57:37      0s] ---------------------------------------------------------------------------------------------
[05/31 15:57:37      0s] 

[05/31 15:57:37    177s]  
_______________________________________________________________________
[05/31 15:57:37    177s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.718 |           |        0 |       14.33 |            |              | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        3494 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        3493 |      |     |
| drv_fixing_2            |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:07  |        3508 |    0 |   0 |
| global_opt              |           |   49.162 |           |        0 |       14.37 |            |              | 0:00:09  |        3506 |      |     |
| area_reclaiming         |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:06  |        3509 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |        3511 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:37    178s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3713.4M, current mem=3697.8M)

[05/31 15:57:37    178s] End: Collecting metrics
[05/31 15:57:37    178s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.4/0:00:16.6 (0.4), totSession cpu/real = 0:02:58.0/0:06:53.1 (0.4), mem = 3459.9M
[05/31 15:57:37    178s] 
[05/31 15:57:37    178s] =============================================================================================
[05/31 15:57:37    178s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/31 15:57:37    178s] =============================================================================================
[05/31 15:57:37    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:37    178s] ---------------------------------------------------------------------------------------------
[05/31 15:57:37    178s] [ MetricReport           ]      1   0:00:01.0  (   6.0 % )     0:00:01.0 /  0:00:00.1    0.2
[05/31 15:57:37    178s] [ RefinePlace            ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.2    0.6
[05/31 15:57:37    178s] [ DetailPlaceInit        ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:37    178s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 15:57:37    178s] [ UpdateTimingGraph      ]      1   0:00:00.8  (   4.9 % )     0:00:03.1 /  0:00:00.9    0.3
[05/31 15:57:37    178s] [ FullDelayCalc          ]      1   0:00:02.2  (  13.1 % )     0:00:02.2 /  0:00:00.4    0.2
[05/31 15:57:37    178s] [ TimingUpdate           ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:57:37    178s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:37    178s] [ MISC                   ]          0:00:11.7  (  70.1 % )     0:00:11.7 /  0:00:04.8    0.4
[05/31 15:57:37    178s] ---------------------------------------------------------------------------------------------
[05/31 15:57:37    178s]  IncrReplace #1 TOTAL               0:00:16.6  ( 100.0 % )     0:00:16.6 /  0:00:06.4    0.4
[05/31 15:57:37    178s] ---------------------------------------------------------------------------------------------
[05/31 15:57:37    178s] 
[05/31 15:57:37    178s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/31 15:57:37    178s] *** Timing Is met
[05/31 15:57:37    178s] *** Check timing (0:00:00.0)
[05/31 15:57:37    178s] *** Timing Is met
[05/31 15:57:37    178s] *** Check timing (0:00:00.0)
[05/31 15:57:37    178s] *** Timing Is met
[05/31 15:57:37    178s] *** Check timing (0:00:00.0)
[05/31 15:57:38    178s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/31 15:57:38    178s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:57:38    178s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:57:38    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=3475.9M
[05/31 15:57:38    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=3475.9M
[05/31 15:57:38    178s] Cell TOP LLGs are deleted
[05/31 15:57:38    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3534.1M, EPOCH TIME: 1748721458.027161
[05/31 15:57:38    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3534.1M, EPOCH TIME: 1748721458.027534
[05/31 15:57:38    178s] Max number of tech site patterns supported in site array is 256.
[05/31 15:57:38    178s] Core basic site is GF22_DST
[05/31 15:57:38    178s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:57:38    178s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:57:38    178s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:57:38    178s] SiteArray: use 430,080 bytes
[05/31 15:57:38    178s] SiteArray: current memory after site array memory allocation 3534.1M
[05/31 15:57:38    178s] SiteArray: FP blocked sites are writable
[05/31 15:57:38    178s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3534.1M, EPOCH TIME: 1748721458.376844
[05/31 15:57:38    178s] Process 336 wires and vias for routing blockage analysis
[05/31 15:57:38    178s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3534.1M, EPOCH TIME: 1748721458.376942
[05/31 15:57:38    178s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:57:38    178s] Atter site array init, number of instance map data is 0.
[05/31 15:57:38    178s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.180, REAL:0.350, MEM:3534.1M, EPOCH TIME: 1748721458.377411
[05/31 15:57:38    178s] 
[05/31 15:57:38    178s] 
[05/31 15:57:38    178s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:38    178s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.351, MEM:3534.1M, EPOCH TIME: 1748721458.378056
[05/31 15:57:38    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 15:57:38    178s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 15:57:38    178s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 15:57:38    178s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:58 mem=3534.1M
[05/31 15:57:38    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:3534.1M, EPOCH TIME: 1748721458.381576
[05/31 15:57:38    178s] Processing tracks to init pin-track alignment.
[05/31 15:57:38    178s] z: 1, totalTracks: 1
[05/31 15:57:38    178s] z: 3, totalTracks: 1
[05/31 15:57:38    178s] z: 5, totalTracks: 1
[05/31 15:57:38    178s] z: 7, totalTracks: 1
[05/31 15:57:38    178s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:57:38    178s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:57:38    178s] Initializing Route Infrastructure for color support ...
[05/31 15:57:38    178s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3534.1M, EPOCH TIME: 1748721458.381834
[05/31 15:57:38    178s] ### Add 31 auto generated vias to default rule
[05/31 15:57:38    178s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3534.1M, EPOCH TIME: 1748721458.384642
[05/31 15:57:38    178s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:38    178s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:38    178s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3534.1M, EPOCH TIME: 1748721458.390175
[05/31 15:57:38    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:38    178s] 
[05/31 15:57:38    178s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:38    178s] 
[05/31 15:57:38    178s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:38    178s] OPERPROF:     Starting CMU at level 3, MEM:3534.1M, EPOCH TIME: 1748721458.739981
[05/31 15:57:38    178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3534.1M, EPOCH TIME: 1748721458.740329
[05/31 15:57:38    178s] 
[05/31 15:57:38    178s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:57:38    178s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.350, MEM:3534.1M, EPOCH TIME: 1748721458.740610
[05/31 15:57:38    178s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3534.1M, EPOCH TIME: 1748721458.740670
[05/31 15:57:38    178s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3534.1M, EPOCH TIME: 1748721458.740772
[05/31 15:57:38    178s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3534.1MB).
[05/31 15:57:38    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.360, MEM:3534.1M, EPOCH TIME: 1748721458.741123
[05/31 15:57:38    178s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:57:38    178s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 15:57:38    178s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:59 mem=3534.1M
[05/31 15:57:38    178s] Begin: Area Reclaim Optimization
[05/31 15:57:38    178s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:58.6/0:06:54.2 (0.4), mem = 3534.1M
[05/31 15:57:38    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.6
[05/31 15:57:39    178s] 
[05/31 15:57:39    178s] Active Setup views: view_slow_mission 
[05/31 15:57:39    178s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 15:57:39    178s] ### Creating RouteCongInterface, started
[05/31 15:57:39    178s] 
[05/31 15:57:39    178s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 15:57:39    178s] 
[05/31 15:57:39    178s] #optDebug: {0, 1.000}
[05/31 15:57:39    178s] ### Creating RouteCongInterface, finished
[05/31 15:57:39    178s] {MG  {8 0 1.8 0.296732} }
[05/31 15:57:39    178s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3534.1M, EPOCH TIME: 1748721459.237073
[05/31 15:57:39    178s] Found 0 hard placement blockage before merging.
[05/31 15:57:39    178s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3534.1M, EPOCH TIME: 1748721459.237195
[05/31 15:57:39    178s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/31 15:57:39    178s] +---------+---------+--------+--------+------------+--------+
[05/31 15:57:39    178s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 15:57:39    178s] +---------+---------+--------+--------+------------+--------+
[05/31 15:57:39    178s] |   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3550.1M|
[05/31 15:57:39    178s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 15:57:39    178s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
[05/31 15:57:39    178s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
[05/31 15:57:39    179s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
[05/31 15:57:39    179s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 15:57:39    179s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/31 15:57:39    179s] |   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
[05/31 15:57:39    179s] +---------+---------+--------+--------+------------+--------+
[05/31 15:57:39    179s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 15:57:39    179s] --------------------------------------------------------------
[05/31 15:57:39    179s] |                                   | Total     | Sequential |
[05/31 15:57:39    179s] --------------------------------------------------------------
[05/31 15:57:39    179s] | Num insts resized                 |       0  |       0    |
[05/31 15:57:39    179s] | Num insts undone                  |       0  |       0    |
[05/31 15:57:39    179s] | Num insts Downsized               |       0  |       0    |
[05/31 15:57:39    179s] | Num insts Samesized               |       0  |       0    |
[05/31 15:57:39    179s] | Num insts Upsized                 |       0  |       0    |
[05/31 15:57:39    179s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 15:57:39    179s] --------------------------------------------------------------
[05/31 15:57:39    179s] Bottom Preferred Layer:
[05/31 15:57:39    179s]     None
[05/31 15:57:39    179s] Via Pillar Rule:
[05/31 15:57:39    179s]     None
[05/31 15:57:39    179s] Finished writing unified metrics of routing constraints.
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 15:57:39    179s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[05/31 15:57:39    179s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3550.1M, EPOCH TIME: 1748721459.548818
[05/31 15:57:39    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 15:57:39    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3550.1M, EPOCH TIME: 1748721459.554495
[05/31 15:57:39    179s] *** Finished re-routing un-routed nets (3550.1M) ***
[05/31 15:57:39    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:3550.1M, EPOCH TIME: 1748721459.574169
[05/31 15:57:39    179s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3550.1M, EPOCH TIME: 1748721459.574384
[05/31 15:57:39    179s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3550.1M, EPOCH TIME: 1748721459.577245
[05/31 15:57:39    179s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3550.1M, EPOCH TIME: 1748721459.583129
[05/31 15:57:39    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:39    179s] OPERPROF:     Starting CMU at level 3, MEM:3550.1M, EPOCH TIME: 1748721459.928301
[05/31 15:57:39    179s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3550.1M, EPOCH TIME: 1748721459.928645
[05/31 15:57:39    179s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.346, MEM:3550.1M, EPOCH TIME: 1748721459.928967
[05/31 15:57:39    179s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3550.1M, EPOCH TIME: 1748721459.929030
[05/31 15:57:39    179s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3550.1M, EPOCH TIME: 1748721459.929124
[05/31 15:57:39    179s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3550.1M, EPOCH TIME: 1748721459.929341
[05/31 15:57:39    179s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3550.1M, EPOCH TIME: 1748721459.929438
[05/31 15:57:39    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.355, MEM:3550.1M, EPOCH TIME: 1748721459.929579
[05/31 15:57:39    179s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3550.1M) ***
[05/31 15:57:39    179s] Deleting 0 temporary hard placement blockage(s).
[05/31 15:57:39    179s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/31 15:57:39    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.6
[05/31 15:57:39    179s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 0:02:59.2/0:06:55.4 (0.4), mem = 3550.1M
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s] =============================================================================================
[05/31 15:57:39    179s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/31 15:57:39    179s] =============================================================================================
[05/31 15:57:39    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:39    179s] ---------------------------------------------------------------------------------------------
[05/31 15:57:39    179s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:57:39    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:57:39    179s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:57:39    179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ OptimizationStep       ]      1   0:00:00.0  (   2.2 % )     0:00:00.2 /  0:00:00.2    0.6
[05/31 15:57:39    179s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.1 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:57:39    179s] [ OptGetWeight           ]    220   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ OptEval                ]    220   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.3
[05/31 15:57:39    179s] [ OptCommit              ]    220   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ PostCommitDelayUpdate  ]    220   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ RefinePlace            ]      1   0:00:00.4  (  33.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 15:57:39    179s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:39    179s] [ MISC                   ]          0:00:00.5  (  40.2 % )     0:00:00.5 /  0:00:00.3    0.5
[05/31 15:57:39    179s] ---------------------------------------------------------------------------------------------
[05/31 15:57:39    179s]  AreaOpt #2 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:00.6    0.5
[05/31 15:57:39    179s] ---------------------------------------------------------------------------------------------
[05/31 15:57:39    179s] 
[05/31 15:57:39    179s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 15:57:39    179s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3542.1M, EPOCH TIME: 1748721459.952215
[05/31 15:57:39    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:39    179s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3484.1M, EPOCH TIME: 1748721459.957657
[05/31 15:57:39    179s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3484.07M, totSessionCpu=0:02:59).
[05/31 15:57:39    179s] Begin: Collecting metrics
[05/31 15:57:40    179s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.718 |           |        0 |       14.33 |            |              | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        3494 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        3493 |      |     |
| drv_fixing_2            |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:07  |        3508 |    0 |   0 |
| global_opt              |           |   49.162 |           |        0 |       14.37 |            |              | 0:00:09  |        3506 |      |     |
| area_reclaiming         |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:06  |        3509 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |        3511 |      |     |
| area_reclaiming_2       |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:03  |        3484 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:40    179s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3697.8M, current mem=3696.1M)

[05/31 15:57:40    179s] End: Collecting metrics
[05/31 15:57:40    179s] **INFO: Flow update: Design timing is met.
[05/31 15:57:40    179s] Begin: GigaOpt postEco DRV Optimization
[05/31 15:57:40    179s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/31 15:57:40    179s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:59.4/0:06:55.8 (0.4), mem = 3484.1M
[05/31 15:57:40    179s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:57:40    179s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:57:40    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.7
[05/31 15:57:40    179s] 
[05/31 15:57:40    179s] Active Setup views: view_slow_mission 
[05/31 15:57:40    179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3484.1M, EPOCH TIME: 1748721460.708531
[05/31 15:57:40    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:40    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:41    179s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.342, MEM:3484.1M, EPOCH TIME: 1748721461.050255
[05/31 15:57:41    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:41    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:41    179s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 15:57:41    179s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 15:57:41    179s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 15:57:41    179s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:00 mem=3484.1M
[05/31 15:57:41    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:3484.1M, EPOCH TIME: 1748721461.076514
[05/31 15:57:41    179s] Processing tracks to init pin-track alignment.
[05/31 15:57:41    179s] z: 1, totalTracks: 1
[05/31 15:57:41    179s] z: 3, totalTracks: 1
[05/31 15:57:41    179s] z: 5, totalTracks: 1
[05/31 15:57:41    179s] z: 7, totalTracks: 1
[05/31 15:57:41    179s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 15:57:41    179s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:57:41    179s] Initializing Route Infrastructure for color support ...
[05/31 15:57:41    179s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3484.1M, EPOCH TIME: 1748721461.076771
[05/31 15:57:41    179s] ### Add 31 auto generated vias to default rule
[05/31 15:57:41    179s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3484.1M, EPOCH TIME: 1748721461.079574
[05/31 15:57:41    179s] Route Infrastructure Initialized for color support successfully.
[05/31 15:57:41    179s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:57:41    179s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3484.1M, EPOCH TIME: 1748721461.085154
[05/31 15:57:41    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:41    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:41    179s] OPERPROF:     Starting CMU at level 3, MEM:3484.1M, EPOCH TIME: 1748721461.418162
[05/31 15:57:41    179s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3484.1M, EPOCH TIME: 1748721461.418504
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:57:41    179s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.334, MEM:3484.1M, EPOCH TIME: 1748721461.418813
[05/31 15:57:41    179s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3484.1M, EPOCH TIME: 1748721461.418877
[05/31 15:57:41    179s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3484.1M, EPOCH TIME: 1748721461.418961
[05/31 15:57:41    179s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3484.1MB).
[05/31 15:57:41    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.343, MEM:3484.1M, EPOCH TIME: 1748721461.419292
[05/31 15:57:41    179s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 15:57:41    179s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 15:57:41    179s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=3484.1M
[05/31 15:57:41    179s] ### Creating RouteCongInterface, started
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 15:57:41    179s] 
[05/31 15:57:41    179s] #optDebug: {0, 1.000}
[05/31 15:57:41    179s] ### Creating RouteCongInterface, finished
[05/31 15:57:41    179s] {MG  {8 0 1.8 0.296732} }
[05/31 15:57:41    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:41    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:41    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:42    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:42    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:42    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:42    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:42    180s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 15:57:42    180s] AoF 587.8910um
[05/31 15:57:42    180s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 15:57:42    180s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 15:57:42    180s] [GPS-DRV] costLowerBound: 0.1
[05/31 15:57:42    180s] [GPS-DRV] setupTNSCost  : 1
[05/31 15:57:42    180s] [GPS-DRV] maxIter       : 3
[05/31 15:57:42    180s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 15:57:42    180s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 15:57:42    180s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 15:57:42    180s] [GPS-DRV] maxDensity (design): 0.95
[05/31 15:57:42    180s] [GPS-DRV] maxLocalDensity: 0.98
[05/31 15:57:42    180s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 15:57:42    180s] [GPS-DRV] Dflt RT Characteristic Length 339.421um AoF 587.891um x 1
[05/31 15:57:42    180s] [GPS-DRV] isCPECostingOn: false
[05/31 15:57:42    180s] [GPS-DRV] All active and enabled setup views
[05/31 15:57:42    180s] [GPS-DRV]     view_slow_mission
[05/31 15:57:42    180s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 15:57:42    180s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 15:57:42    180s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/31 15:57:42    180s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[05/31 15:57:42    180s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 15:57:42    180s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3542.2M, EPOCH TIME: 1748721462.644012
[05/31 15:57:42    180s] Found 0 hard placement blockage before merging.
[05/31 15:57:42    180s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3542.2M, EPOCH TIME: 1748721462.644137
[05/31 15:57:42    180s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/31 15:57:42    180s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 15:57:42    180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:42    180s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 15:57:42    180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:42    180s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 15:57:42    180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:42    180s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 15:57:42    180s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.14|     0.00|       0|       0|       0| 14.37%|          |         |
[05/31 15:57:42    180s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 15:57:42    180s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.14|     0.00|       0|       0|       0| 14.37%| 0:00:00.0|  3542.2M|
[05/31 15:57:42    180s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 15:57:42    180s] Bottom Preferred Layer:
[05/31 15:57:42    180s]     None
[05/31 15:57:42    180s] Via Pillar Rule:
[05/31 15:57:42    180s]     None
[05/31 15:57:42    180s] Finished writing unified metrics of routing constraints.
[05/31 15:57:42    180s] 
[05/31 15:57:42    180s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3542.2M) ***
[05/31 15:57:42    180s] 
[05/31 15:57:42    180s] Deleting 0 temporary hard placement blockage(s).
[05/31 15:57:42    180s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5191.93, Stn-len 0
[05/31 15:57:42    180s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 15:57:42    180s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3542.2M, EPOCH TIME: 1748721462.716713
[05/31 15:57:42    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 15:57:42    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:42    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:42    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:42    180s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3484.2M, EPOCH TIME: 1748721462.722193
[05/31 15:57:42    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.7
[05/31 15:57:42    180s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:02.4 (0.5), totSession cpu/real = 0:03:00.6/0:06:58.2 (0.4), mem = 3484.2M
[05/31 15:57:42    180s] 
[05/31 15:57:42    180s] =============================================================================================
[05/31 15:57:42    180s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.10-p003_1
[05/31 15:57:42    180s] =============================================================================================
[05/31 15:57:42    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:42    180s] ---------------------------------------------------------------------------------------------
[05/31 15:57:42    180s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:42    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:42    180s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 15:57:42    180s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 15:57:42    180s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:42    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:42    180s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 15:57:42    180s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 15:57:42    180s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:42    180s] [ DetailPlaceInit        ]      1   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 15:57:42    180s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:57:42    180s] [ MISC                   ]          0:00:02.0  (  81.9 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 15:57:42    180s] ---------------------------------------------------------------------------------------------
[05/31 15:57:42    180s]  DrvOpt #3 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.2    0.5
[05/31 15:57:42    180s] ---------------------------------------------------------------------------------------------
[05/31 15:57:42    180s] 
[05/31 15:57:42    180s] Begin: Collecting metrics
[05/31 15:57:42    180s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.718 |           |        0 |       14.33 |            |              | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        3494 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        3493 |      |     |
| drv_fixing_2            |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:07  |        3508 |    0 |   0 |
| global_opt              |           |   49.162 |           |        0 |       14.37 |            |              | 0:00:09  |        3506 |      |     |
| area_reclaiming         |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:06  |        3509 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |        3511 |      |     |
| area_reclaiming_2       |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:03  |        3484 |      |     |
| drv_eco_fixing          |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:02  |        3484 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:43    180s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3696.1M, current mem=3694.8M)

[05/31 15:57:43    180s] End: Collecting metrics
[05/31 15:57:43    180s] End: GigaOpt postEco DRV Optimization
[05/31 15:57:43    180s] **INFO: Flow update: Design timing is met.
[05/31 15:57:43    180s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[05/31 15:57:43    180s] **INFO: Flow update: Design timing is met.
[05/31 15:57:43    180s] **INFO: Flow update: Design timing is met.
[05/31 15:57:43    180s] Register exp ratio and priority group on 0 nets on 1149 nets : 
[05/31 15:57:43    180s] 
[05/31 15:57:43    180s] Active setup views:
[05/31 15:57:43    180s]  view_slow_mission
[05/31 15:57:43    180s]   Dominating endpoints: 0
[05/31 15:57:43    180s]   Dominating TNS: -0.000
[05/31 15:57:43    180s] 
[05/31 15:57:43    180s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 15:57:43    180s] PreRoute RC Extraction called for design TOP.
[05/31 15:57:43    180s] RC Extraction called in multi-corner(2) mode.
[05/31 15:57:43    180s] RCMode: PreRoute
[05/31 15:57:43    180s]       RC Corner Indexes            0       1   
[05/31 15:57:43    180s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 15:57:43    180s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 15:57:43    180s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 15:57:43    180s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 15:57:43    180s] Shrink Factor                : 1.00000
[05/31 15:57:43    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 15:57:43    180s] Using Quantus QRC technology file ...
[05/31 15:57:43    180s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/31 15:57:43    180s] Grid density data update skipped
[05/31 15:57:43    180s] eee: pegSigSF=1.070000
[05/31 15:57:43    180s] Initializing multi-corner resistance tables ...
[05/31 15:57:43    180s] eee: Grid unit RC data computation started
[05/31 15:57:43    180s] eee: Grid unit RC data computation completed
[05/31 15:57:43    180s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 15:57:43    180s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 15:57:43    180s] eee: l=3 avDens=0.113115 usedTrk=325.772592 availTrk=2880.000000 sigTrk=325.772592
[05/31 15:57:43    180s] eee: l=4 avDens=0.146070 usedTrk=446.973335 availTrk=3060.000000 sigTrk=446.973335
[05/31 15:57:43    180s] eee: l=5 avDens=0.062846 usedTrk=180.997222 availTrk=2880.000000 sigTrk=180.997222
[05/31 15:57:43    180s] eee: l=6 avDens=0.014305 usedTrk=7.724444 availTrk=540.000000 sigTrk=7.724444
[05/31 15:57:43    180s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:43    180s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:43    180s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:43    180s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:43    180s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 15:57:43    180s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:57:43    180s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 15:57:43    180s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.252336 uaWl=0.000000 uaWlH=0.661200 aWlH=0.000000 lMod=0 pMax=0.906900 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 15:57:43    180s] eee: NetCapCache creation started. (Current Mem: 3466.867M) 
[05/31 15:57:43    180s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3466.867M) 
[05/31 15:57:43    180s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 15:57:43    180s] eee: Metal Layers Info:
[05/31 15:57:43    180s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:57:43    180s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 15:57:43    180s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:57:43    180s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 15:57:43    180s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 15:57:43    180s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 15:57:43    180s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 15:57:43    180s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 15:57:43    180s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 15:57:43    180s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 15:57:43    180s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 15:57:43    180s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 15:57:43    180s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 15:57:43    180s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 15:57:43    180s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 15:57:43    180s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 15:57:43    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3466.867M)
[05/31 15:57:44    180s] Skewing Data Summary (End_of_FINAL)
[05/31 15:57:44    180s] 
[05/31 15:57:44    180s] Skew summary for view view_slow_mission:
[05/31 15:57:44    180s] * Accumulated skew : count = 0
[05/31 15:57:44    180s] *     Internal use : count = 0
[05/31 15:57:44    180s] 
[05/31 15:57:44    180s] Starting delay calculation for Setup views
[05/31 15:57:44    181s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:57:44    181s] #################################################################################
[05/31 15:57:44    181s] # Design Stage: PreRoute
[05/31 15:57:44    181s] # Design Name: TOP
[05/31 15:57:44    181s] # Design Mode: 22nm
[05/31 15:57:44    181s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:57:44    181s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:57:44    181s] # Signoff Settings: SI Off 
[05/31 15:57:44    181s] #################################################################################
[05/31 15:57:45    181s] Calculate delays in BcWc mode...
[05/31 15:57:45    181s] Topological Sorting (REAL = 0:00:00.0, MEM = 3488.9M, InitMEM = 3488.9M)
[05/31 15:57:45    181s] Start delay calculation (fullDC) (1 T). (MEM=3698.27)
[05/31 15:57:45    181s] End AAE Lib Interpolated Model. (MEM=3488.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:57:45    181s] Total number of fetched objects 1149
[05/31 15:57:45    181s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:57:45    181s] End delay calculation. (MEM=3708.39 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 15:57:45    181s] End delay calculation (fullDC). (MEM=3708.39 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 15:57:45    181s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3514.6M) ***
[05/31 15:57:47    181s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:03.0 totSessionCpu=0:03:02 mem=3514.6M)
[05/31 15:57:47    181s] OPTC: user 20.0
[05/31 15:57:47    181s] Reported timing to dir ./timingReports
[05/31 15:57:47    181s] **optDesign ... cpu = 0:00:36, real = 0:01:39, mem = 3693.3M, totSessionCpu=0:03:02 **
[05/31 15:57:47    181s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3452.6M, EPOCH TIME: 1748721467.335579
[05/31 15:57:47    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:47    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:47    181s] 
[05/31 15:57:47    181s] 
[05/31 15:57:47    181s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:57:47    181s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.348, MEM:3452.6M, EPOCH TIME: 1748721467.683230
[05/31 15:57:47    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:47    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:57:56    182s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.145  | 49.724  | 49.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 15:57:56    182s] Begin: Collecting metrics
[05/31 15:57:56    182s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 15:57:56    182s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 15:57:56      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[05/31 15:57:56      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3659.6M, current mem=3350.2M)
[05/31 15:57:57      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3390.9M, current mem=3350.9M)
[05/31 15:57:57      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.3 (0.5), mem = 0.8M
[05/31 15:57:57      0s] 
[05/31 15:57:57      0s] =============================================================================================
[05/31 15:57:57      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/31 15:57:57      0s] =============================================================================================
[05/31 15:57:57      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:57:57      0s] ---------------------------------------------------------------------------------------------
[05/31 15:57:57      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.5
[05/31 15:57:57      0s] ---------------------------------------------------------------------------------------------
[05/31 15:57:57      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.5
[05/31 15:57:57      0s] ---------------------------------------------------------------------------------------------
[05/31 15:57:57      0s] 

[05/31 15:57:57    182s]  
_______________________________________________________________________
[05/31 15:57:57    182s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:57    182s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/31 15:57:57    182s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/31 15:57:57    182s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/31 15:57:57    182s] | initial_summary         |           |   49.718 |           |        0 |       14.33 |            |              | 0:00:05  |        3484 |    0 |   2 |
[05/31 15:57:57    182s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        3494 |      |     |
[05/31 15:57:57    182s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        3493 |      |     |
[05/31 15:57:57    182s] | drv_fixing_2            |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:07  |        3508 |    0 |   0 |
[05/31 15:57:57    182s] | global_opt              |           |   49.162 |           |        0 |       14.37 |            |              | 0:00:09  |        3506 |      |     |
[05/31 15:57:57    182s] | area_reclaiming         |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:06  |        3509 |      |     |
[05/31 15:57:57    182s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |        3511 |      |     |
[05/31 15:57:57    182s] | area_reclaiming_2       |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:03  |        3484 |      |     |
[05/31 15:57:57    182s] | drv_eco_fixing          |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:02  |        3484 |    0 |   0 |
[05/31 15:57:57    182s] | final_summary           |    49.724 |   49.145 |           |        0 |       14.37 |            |              | 0:00:10  |        3469 |    0 |   0 |
[05/31 15:57:57    182s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 15:57:57    182s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3695.3M, current mem=3695.3M)

[05/31 15:57:57    182s] End: Collecting metrics
[05/31 15:57:57    182s] **optDesign ... cpu = 0:00:37, real = 0:01:49, mem = 3695.3M, totSessionCpu=0:03:02 **
[05/31 15:57:57    182s] 
[05/31 15:57:57    182s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:57:57    182s] Deleting Lib Analyzer.
[05/31 15:57:57    182s] 
[05/31 15:57:57    182s] TimeStamp Deleting Cell Server End ...
[05/31 15:57:57    182s] *** Finished optDesign ***
[05/31 15:57:57    182s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 15:57:57    182s] UM:*                                                                   final
[05/31 15:57:57    182s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 15:57:57    182s] UM:*                                                                   opt_design_prects
[05/31 15:57:57    182s] 
[05/31 15:57:57    182s] Creating Lib Analyzer ...
[05/31 15:57:57    182s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:57:57    182s] 
[05/31 15:57:57    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:57:57    182s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:57:57    182s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:57:57    182s] Summary for sequential cells identification: 
[05/31 15:57:57    182s]   Identified SBFF number: 299
[05/31 15:57:57    182s]   Identified MBFF number: 75
[05/31 15:57:57    182s]   Identified SB Latch number: 22
[05/31 15:57:57    182s]   Identified MB Latch number: 0
[05/31 15:57:57    182s]   Not identified SBFF number: 15
[05/31 15:57:57    182s]   Not identified MBFF number: 0
[05/31 15:57:57    182s]   Not identified SB Latch number: 0
[05/31 15:57:57    182s]   Not identified MB Latch number: 0
[05/31 15:57:57    182s]   Number of sequential cells which are not FFs: 45
[05/31 15:57:57    182s]  Visiting view : view_slow_mission
[05/31 15:57:57    182s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:57:57    182s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:57:57    182s]  Visiting view : view_fast_mission
[05/31 15:57:57    182s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:57:57    182s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:57:57    182s] TLC MultiMap info (StdDelay):
[05/31 15:57:57    182s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:57:57    182s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:57:57    182s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:57:57    182s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:57:57    182s]  Setting StdDelay to: 6.1ps
[05/31 15:57:57    182s] 
[05/31 15:57:57    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:57:58    183s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 15:57:58    183s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 15:57:58    183s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 15:57:58    183s] 
[05/31 15:57:58    183s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 15:58:02    184s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:05 mem=3468.8M
[05/31 15:58:03    185s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:05 mem=3468.8M
[05/31 15:58:03    185s] Creating Lib Analyzer, finished. 
[05/31 15:58:33    185s] Info: final physical memory for 2 CRR processes is 1754.64MB.
[05/31 15:58:36    185s] Info: Summary of CRR changes:
[05/31 15:58:36    185s]       - Timing transform commits:       0
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:46.0 real=  0:03:02)
[05/31 15:58:36    185s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.1 real=0:00:08.3)
[05/31 15:58:36    185s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.6 real=0:00:09.3)
[05/31 15:58:36    185s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.0 real=0:00:07.8)
[05/31 15:58:36    185s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:05.4 real=0:00:12.6)
[05/31 15:58:36    185s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.3 real=0:00:02.8)
[05/31 15:58:36    185s] Deleting Lib Analyzer.
[05/31 15:58:36    185s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 15:58:36    185s] clean pInstBBox. size 0
[05/31 15:58:36    185s] Cell TOP LLGs are deleted
[05/31 15:58:36    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] TimeStamp Deleting Cell Server Begin ...
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] TimeStamp Deleting Cell Server End ...
[05/31 15:58:36    185s] Disable CTE adjustment.
[05/31 15:58:36    185s] Disable Layer aware incrSKP.
[05/31 15:58:36    185s] Info: pop threads available for lower-level modules during optimization.
[05/31 15:58:36    185s] #optDebug: fT-D <X 1 0 0 0>
[05/31 15:58:36    185s] VSMManager cleared!
[05/31 15:58:36    185s] **place_opt_design ... cpu = 0:00:52, real = 0:02:41, mem = 3373.8M **
[05/31 15:58:36    185s] *** Finished GigaPlace ***
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] *** Summary of all messages that are not suppressed in this session:
[05/31 15:58:36    185s] Severity  ID               Count  Summary                                  
[05/31 15:58:36    185s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/31 15:58:36    185s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[05/31 15:58:36    185s] *** Message Summary: 7 warning(s), 0 error(s)
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:52.3/0:02:41.1 (0.3), totSession cpu/real = 0:03:05.3/0:07:51.9 (0.4), mem = 3373.8M
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] =============================================================================================
[05/31 15:58:36    185s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/31 15:58:36    185s] =============================================================================================
[05/31 15:58:36    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:58:36    185s] ---------------------------------------------------------------------------------------------
[05/31 15:58:36    185s] [ InitOpt                ]      1   0:00:31.4  (  19.5 % )     0:00:36.5 /  0:00:08.8    0.2
[05/31 15:58:36    185s] [ GlobalOpt              ]      1   0:00:08.7  (   5.4 % )     0:00:08.7 /  0:00:04.3    0.5
[05/31 15:58:36    185s] [ DrvOpt                 ]      3   0:00:11.8  (   7.3 % )     0:00:11.8 /  0:00:05.9    0.5
[05/31 15:58:36    185s] [ SimplifyNetlist        ]      1   0:00:07.7  (   4.8 % )     0:00:07.7 /  0:00:03.8    0.5
[05/31 15:58:36    185s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:58:36    185s] [ AreaOpt                ]      2   0:00:05.8  (   3.6 % )     0:00:06.2 /  0:00:03.2    0.5
[05/31 15:58:36    185s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.4
[05/31 15:58:36    185s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.4 % )     0:00:13.6 /  0:00:01.5    0.1
[05/31 15:58:36    185s] [ MetricReport           ]     10   0:00:04.2  (   2.6 % )     0:00:04.2 /  0:00:01.0    0.2
[05/31 15:58:36    185s] [ DrvReport              ]      2   0:00:08.0  (   5.0 % )     0:00:08.0 /  0:00:00.1    0.0
[05/31 15:58:36    185s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.6
[05/31 15:58:36    185s] [ CellServerInit         ]      6   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 15:58:36    185s] [ LibAnalyzerInit        ]      1   0:00:05.0  (   3.1 % )     0:00:05.0 /  0:00:02.5    0.5
[05/31 15:58:36    185s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:58:36    185s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.4    0.5
[05/31 15:58:36    185s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:58:36    185s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:58:36    185s] [ GlobalPlace            ]      1   0:00:12.9  (   8.0 % )     0:00:13.2 /  0:00:12.0    0.9
[05/31 15:58:36    185s] [ IncrReplace            ]      1   0:00:12.0  (   7.5 % )     0:00:16.6 /  0:00:06.4    0.4
[05/31 15:58:36    185s] [ RefinePlace            ]      3   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:00.6    0.6
[05/31 15:58:36    185s] [ DetailPlaceInit        ]      5   0:00:01.7  (   1.1 % )     0:00:01.7 /  0:00:01.0    0.6
[05/31 15:58:36    185s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 15:58:36    185s] [ ExtractRC              ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.1    0.5
[05/31 15:58:36    185s] [ UpdateTimingGraph      ]      7   0:00:02.0  (   1.2 % )     0:00:10.3 /  0:00:02.6    0.3
[05/31 15:58:36    185s] [ FullDelayCalc          ]      3   0:00:07.7  (   4.8 % )     0:00:07.7 /  0:00:01.3    0.2
[05/31 15:58:36    185s] [ TimingUpdate           ]     35   0:00:01.3  (   0.8 % )     0:00:01.3 /  0:00:00.6    0.5
[05/31 15:58:36    185s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 15:58:36    185s] [ GenerateReports        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.2    0.3
[05/31 15:58:36    185s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.6
[05/31 15:58:36    185s] [ MISC                   ]          0:00:37.3  (  23.2 % )     0:00:37.3 /  0:00:01.6    0.0
[05/31 15:58:36    185s] ---------------------------------------------------------------------------------------------
[05/31 15:58:36    185s]  place_opt_design #1 TOTAL          0:02:41.1  ( 100.0 % )     0:02:41.1 /  0:00:52.3    0.3
[05/31 15:58:36    185s] ---------------------------------------------------------------------------------------------
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] #% End place_opt_design (date=05/31 15:58:36, total cpu=0:00:52.3, real=0:02:41, peak res=3713.4M, current mem=3586.9M)
[05/31 15:58:36    185s] <CMD> reportCongestion -overflow
[05/31 15:58:36    185s] Usage: (2.4%H 2.7%V) = (2.656e+03um 3.965e+03um) = (2459 3671)
[05/31 15:58:36    185s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] Congestion distribution:
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] Remain	cntH		cntV
[05/31 15:58:36    185s] --------------------------------------
[05/31 15:58:36    185s] --------------------------------------
[05/31 15:58:36    185s]   5:	3969	100.00%	3969	100.00%
[05/31 15:58:36    185s] <CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
[05/31 15:58:36    185s] #optDebug: fT-S <1 1 0 0 0>
[05/31 15:58:36    185s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:03:05.3/0:07:52.0 (0.4), mem = 3373.8M
[05/31 15:58:36    185s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3373.8M, EPOCH TIME: 1748721516.478278
[05/31 15:58:36    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3373.8M, EPOCH TIME: 1748721516.478391
[05/31 15:58:36    185s] Start to check current routing status for nets...
[05/31 15:58:36    185s] All nets are already routed correctly.
[05/31 15:58:36    185s] End to check current routing status for nets (mem=3373.8M)
[05/31 15:58:36    185s] Effort level <high> specified for reg2reg path_group
[05/31 15:58:36    185s] Cell TOP LLGs are deleted
[05/31 15:58:36    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3375.8M, EPOCH TIME: 1748721516.578748
[05/31 15:58:36    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3375.8M, EPOCH TIME: 1748721516.579152
[05/31 15:58:36    185s] Max number of tech site patterns supported in site array is 256.
[05/31 15:58:36    185s] Core basic site is GF22_DST
[05/31 15:58:36    185s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 15:58:36    185s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 15:58:36    185s] Fast DP-INIT is on for default
[05/31 15:58:36    185s] Atter site array init, number of instance map data is 0.
[05/31 15:58:36    185s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.246, MEM:3375.8M, EPOCH TIME: 1748721516.825232
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s] 
[05/31 15:58:36    185s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:58:36    185s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.247, MEM:3375.8M, EPOCH TIME: 1748721516.825952
[05/31 15:58:36    185s] Cell TOP LLGs are deleted
[05/31 15:58:36    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:36    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    185s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.145  | 49.724  | 49.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 15:58:38    185s] Reported timing to dir timingReports
[05/31 15:58:38    185s] Total CPU time: 0.61 sec
[05/31 15:58:38    185s] Total Real time: 2.0 sec
[05/31 15:58:38    185s] Total Memory Usage: 3373.949219 Mbytes
[05/31 15:58:38    185s] Info: pop threads available for lower-level modules during optimization.
[05/31 15:58:38    185s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.6/0:00:01.8 (0.3), totSession cpu/real = 0:03:05.9/0:07:53.7 (0.4), mem = 3373.9M
[05/31 15:58:38    185s] 
[05/31 15:58:38    185s] =============================================================================================
[05/31 15:58:38    185s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/31 15:58:38    185s] =============================================================================================
[05/31 15:58:38    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:58:38    185s] ---------------------------------------------------------------------------------------------
[05/31 15:58:38    185s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:58:38    185s] [ OptSummaryReport       ]      1   0:00:00.3  (  15.9 % )     0:00:01.7 /  0:00:00.5    0.3
[05/31 15:58:38    185s] [ DrvReport              ]      1   0:00:01.2  (  65.2 % )     0:00:01.2 /  0:00:00.0    0.0
[05/31 15:58:38    185s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 15:58:38    185s] [ TimingUpdate           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 15:58:38    185s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 15:58:38    185s] [ GenerateReports        ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/31 15:58:38    185s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.6
[05/31 15:58:38    185s] ---------------------------------------------------------------------------------------------
[05/31 15:58:38    185s]  timeDesign #3 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.6    0.3
[05/31 15:58:38    185s] ---------------------------------------------------------------------------------------------
[05/31 15:58:38    185s] 
[05/31 15:58:38    185s] <CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
[05/31 15:58:38    185s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:03:05.9/0:07:53.7 (0.4), mem = 3373.9M
[05/31 15:58:38    185s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3356.4M, EPOCH TIME: 1748721518.296186
[05/31 15:58:38    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    185s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3356.4M, EPOCH TIME: 1748721518.296316
[05/31 15:58:38    185s] Start to check current routing status for nets...
[05/31 15:58:38    185s] All nets are already routed correctly.
[05/31 15:58:38    185s] End to check current routing status for nets (mem=3356.4M)
[05/31 15:58:38    185s] Effort level <high> specified for reg2reg path_group
[05/31 15:58:38    186s] Cell TOP LLGs are deleted
[05/31 15:58:38    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    186s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3364.5M, EPOCH TIME: 1748721518.426532
[05/31 15:58:38    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    186s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3364.5M, EPOCH TIME: 1748721518.426976
[05/31 15:58:38    186s] Max number of tech site patterns supported in site array is 256.
[05/31 15:58:38    186s] Core basic site is GF22_DST
[05/31 15:58:38    186s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 15:58:38    186s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 15:58:38    186s] Fast DP-INIT is on for default
[05/31 15:58:38    186s] Atter site array init, number of instance map data is 0.
[05/31 15:58:38    186s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.242, MEM:3364.5M, EPOCH TIME: 1748721518.669083
[05/31 15:58:38    186s] 
[05/31 15:58:38    186s] 
[05/31 15:58:38    186s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:58:38    186s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.243, MEM:3364.5M, EPOCH TIME: 1748721518.669808
[05/31 15:58:38    186s] Cell TOP LLGs are deleted
[05/31 15:58:38    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:38    186s] OPTC: user 20.0
[05/31 15:58:38    186s] Starting delay calculation for Hold views
[05/31 15:58:38    186s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:58:38    186s] #################################################################################
[05/31 15:58:38    186s] # Design Stage: PreRoute
[05/31 15:58:38    186s] # Design Name: TOP
[05/31 15:58:38    186s] # Design Mode: 22nm
[05/31 15:58:38    186s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:58:38    186s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:58:38    186s] # Signoff Settings: SI Off 
[05/31 15:58:38    186s] #################################################################################
[05/31 15:58:38    186s] Calculate delays in BcWc mode...
[05/31 15:58:38    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 3379.0M, InitMEM = 3379.0M)
[05/31 15:58:38    186s] Start delay calculation (fullDC) (1 T). (MEM=3588.69)
[05/31 15:58:38    186s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 15:58:39    186s] End AAE Lib Interpolated Model. (MEM=3379 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:58:39    186s] Total number of fetched objects 1149
[05/31 15:58:39    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:58:39    186s] End delay calculation. (MEM=3596.54 CPU=0:00:00.2 REAL=0:00:00.0)
[05/31 15:58:39    186s] End delay calculation (fullDC). (MEM=3596.54 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 15:58:39    186s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3420.7M) ***
[05/31 15:58:39    187s] Turning on fast DC mode.
[05/31 15:58:39    187s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:07 mem=3420.7M)
[05/31 15:58:39    187s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  | -0.068  | -0.098  |
|           TNS (ns):| -11.072 | -10.460 | -1.473  |
|    Violating Paths:|   281   |   221   |   87    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 15:58:39    187s] Reported timing to dir timingReports
[05/31 15:58:39    187s] Total CPU time: 1.31 sec
[05/31 15:58:39    187s] Total Real time: 1.0 sec
[05/31 15:58:39    187s] Total Memory Usage: 3341.164062 Mbytes
[05/31 15:58:39    187s] *** timeDesign #4 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:03:07.2/0:07:55.1 (0.4), mem = 3341.2M
[05/31 15:58:39    187s] 
[05/31 15:58:39    187s] =============================================================================================
[05/31 15:58:39    187s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[05/31 15:58:39    187s] =============================================================================================
[05/31 15:58:39    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 15:58:39    187s] ---------------------------------------------------------------------------------------------
[05/31 15:58:39    187s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 15:58:39    187s] [ OptSummaryReport       ]      1   0:00:00.3  (  20.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/31 15:58:39    187s] [ UpdateTimingGraph      ]      1   0:00:00.3  (  23.1 % )     0:00:00.8 /  0:00:00.7    1.0
[05/31 15:58:39    187s] [ FullDelayCalc          ]      1   0:00:00.4  (  29.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 15:58:39    187s] [ TimingUpdate           ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 15:58:39    187s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 15:58:39    187s] [ GenerateReports        ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 15:58:39    187s] [ MISC                   ]          0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 15:58:39    187s] ---------------------------------------------------------------------------------------------
[05/31 15:58:39    187s]  timeDesign #4 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    1.0
[05/31 15:58:39    187s] ---------------------------------------------------------------------------------------------
[05/31 15:58:39    187s] 
[05/31 15:58:39    187s] <CMD> setDesignMode -powerEffort high
[05/31 15:58:39    187s] <CMD> setOptMode -leakageToDynamicRatio 0.5
[05/31 15:58:39    187s] <CMD> optPower -preCTS
[05/31 15:58:39    187s] *** optPower #1 [begin] () : totSession cpu/real = 0:03:07.2/0:07:55.1 (0.4), mem = 3341.2M
[05/31 15:58:39    187s] GigaOpt running with 1 threads.
[05/31 15:58:39    187s] Info: 1 threads available for lower-level modules during optimization.
[05/31 15:58:39    187s] **WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
[05/31 15:58:39    187s] #optDebug: fT-E <X 2 3 1 0>
[05/31 15:58:39    187s] #optDebug: fT-S <1 2 3 1 0>
[05/31 15:58:39    187s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 15:58:39    187s] #################################################################################
[05/31 15:58:39    187s] # Design Stage: PreRoute
[05/31 15:58:39    187s] # Design Name: TOP
[05/31 15:58:39    187s] # Design Mode: 22nm
[05/31 15:58:39    187s] # Analysis Mode: MMMC Non-OCV 
[05/31 15:58:39    187s] # Parasitics Mode: No SPEF/RCDB 
[05/31 15:58:39    187s] # Signoff Settings: SI Off 
[05/31 15:58:39    187s] #################################################################################
[05/31 15:58:39    187s] Calculate delays in BcWc mode...
[05/31 15:58:39    187s] Topological Sorting (REAL = 0:00:00.0, MEM = 3361.7M, InitMEM = 3361.7M)
[05/31 15:58:39    187s] Start delay calculation (fullDC) (1 T). (MEM=3588.53)
[05/31 15:58:39    187s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 15:58:40    187s] End AAE Lib Interpolated Model. (MEM=3361.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:58:40    187s] Total number of fetched objects 1149
[05/31 15:58:40    187s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 15:58:40    187s] End delay calculation. (MEM=3599.24 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 15:58:40    187s] End delay calculation (fullDC). (MEM=3599.24 CPU=0:00:00.4 REAL=0:00:01.0)
[05/31 15:58:40    187s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3419.4M) ***
[05/31 15:58:40    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:3419.4M, EPOCH TIME: 1748721520.509551
[05/31 15:58:40    188s] Processing tracks to init pin-track alignment.
[05/31 15:58:40    188s] z: 1, totalTracks: 1
[05/31 15:58:40    188s] z: 3, totalTracks: 1
[05/31 15:58:40    188s] z: 5, totalTracks: 1
[05/31 15:58:40    188s] z: 7, totalTracks: 1
[05/31 15:58:40    188s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 15:58:40    188s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 15:58:40    188s] Initializing Route Infrastructure for color support ...
[05/31 15:58:40    188s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3419.4M, EPOCH TIME: 1748721520.509911
[05/31 15:58:40    188s] ### Add 31 auto generated vias to default rule
[05/31 15:58:40    188s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3419.4M, EPOCH TIME: 1748721520.512961
[05/31 15:58:40    188s] Route Infrastructure Initialized for color support successfully.
[05/31 15:58:40    188s] Cell TOP LLGs are deleted
[05/31 15:58:40    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] # Building TOP llgBox search-tree.
[05/31 15:58:40    188s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 15:58:40    188s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3419.4M, EPOCH TIME: 1748721520.523894
[05/31 15:58:40    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3419.4M, EPOCH TIME: 1748721520.524270
[05/31 15:58:40    188s] Max number of tech site patterns supported in site array is 256.
[05/31 15:58:40    188s] Core basic site is GF22_DST
[05/31 15:58:40    188s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 15:58:40    188s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 15:58:40    188s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 15:58:40    188s] SiteArray: use 430,080 bytes
[05/31 15:58:40    188s] SiteArray: current memory after site array memory allocation 3419.4M
[05/31 15:58:40    188s] SiteArray: FP blocked sites are writable
[05/31 15:58:40    188s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 15:58:40    188s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3419.4M, EPOCH TIME: 1748721520.703561
[05/31 15:58:40    188s] Process 25774 wires and vias for routing blockage analysis
[05/31 15:58:40    188s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.005, MEM:3419.4M, EPOCH TIME: 1748721520.708951
[05/31 15:58:40    188s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 15:58:40    188s] Atter site array init, number of instance map data is 0.
[05/31 15:58:40    188s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.254, MEM:3419.4M, EPOCH TIME: 1748721520.778443
[05/31 15:58:40    188s] 
[05/31 15:58:40    188s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 15:58:40    188s] 
[05/31 15:58:40    188s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 15:58:40    188s] OPERPROF:     Starting CMU at level 3, MEM:3419.4M, EPOCH TIME: 1748721520.779000
[05/31 15:58:40    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3419.4M, EPOCH TIME: 1748721520.781332
[05/31 15:58:40    188s] 
[05/31 15:58:40    188s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 15:58:40    188s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.258, MEM:3419.4M, EPOCH TIME: 1748721520.781625
[05/31 15:58:40    188s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3419.4M, EPOCH TIME: 1748721520.781695
[05/31 15:58:40    188s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3419.4M, EPOCH TIME: 1748721520.781783
[05/31 15:58:40    188s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3419.4MB).
[05/31 15:58:40    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.273, MEM:3419.4M, EPOCH TIME: 1748721520.782606
[05/31 15:58:40    188s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3419.4M, EPOCH TIME: 1748721520.782774
[05/31 15:58:40    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 15:58:40    188s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:3357.4M, EPOCH TIME: 1748721520.803964
[05/31 15:58:40    188s] Info: 1 ideal net excluded from IPO operation.
[05/31 15:58:40    188s] Info: 1 clock net  excluded from IPO operation.
[05/31 15:58:40    188s] **INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
[05/31 15:58:40    188s] clk(10MHz) Processing average sequential pin duty cycle 
[05/31 15:58:40    188s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 15:58:40    188s] 
[05/31 15:58:40    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 15:58:40    188s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 15:58:40    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 15:58:40    188s] Summary for sequential cells identification: 
[05/31 15:58:40    188s]   Identified SBFF number: 299
[05/31 15:58:40    188s]   Identified MBFF number: 75
[05/31 15:58:40    188s]   Identified SB Latch number: 22
[05/31 15:58:40    188s]   Identified MB Latch number: 0
[05/31 15:58:40    188s]   Not identified SBFF number: 15
[05/31 15:58:40    188s]   Not identified MBFF number: 0
[05/31 15:58:40    188s]   Not identified SB Latch number: 0
[05/31 15:58:40    188s]   Not identified MB Latch number: 0
[05/31 15:58:40    188s]   Number of sequential cells which are not FFs: 45
[05/31 15:58:40    188s]  Visiting view : view_slow_mission
[05/31 15:58:40    188s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 15:58:40    188s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 15:58:40    188s]  Visiting view : view_fast_mission
[05/31 15:58:40    188s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 15:58:40    188s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 15:58:40    188s] TLC MultiMap info (StdDelay):
[05/31 15:58:40    188s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 15:58:40    188s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 15:58:40    188s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 15:58:40    188s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 15:58:40    188s]  Setting StdDelay to: 6.1ps
[05/31 15:58:40    188s] 
[05/31 15:58:40    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 15:58:40    188s] Processing average sequential pin duty cycle 
[05/31 16:02:49    436s] Processing average sequential pin duty cycle 
[05/31 16:06:24    651s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3773.7M, totSessionCpu=0:10:52 **
[05/31 16:06:24    651s] Cell TOP LLGs are deleted
[05/31 16:06:24    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    651s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3444.0M, EPOCH TIME: 1748721984.359006
[05/31 16:06:24    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    651s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3444.0M, EPOCH TIME: 1748721984.359872
[05/31 16:06:24    651s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:24    651s] Core basic site is GF22_DST
[05/31 16:06:24    652s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:24    652s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:24    652s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:24    652s] SiteArray: use 430,080 bytes
[05/31 16:06:24    652s] SiteArray: current memory after site array memory allocation 3444.0M
[05/31 16:06:24    652s] SiteArray: FP blocked sites are writable
[05/31 16:06:24    652s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3444.0M, EPOCH TIME: 1748721984.539299
[05/31 16:06:24    652s] Process 336 wires and vias for routing blockage analysis
[05/31 16:06:24    652s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.010, REAL:0.000, MEM:3444.0M, EPOCH TIME: 1748721984.539396
[05/31 16:06:24    652s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:24    652s] Atter site array init, number of instance map data is 0.
[05/31 16:06:24    652s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.250, MEM:3444.0M, EPOCH TIME: 1748721984.609373
[05/31 16:06:24    652s] 
[05/31 16:06:24    652s] 
[05/31 16:06:24    652s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:24    652s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.251, MEM:3444.0M, EPOCH TIME: 1748721984.610102
[05/31 16:06:24    652s] Cell TOP LLGs are deleted
[05/31 16:06:24    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.145  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
------------------------------------------------------------------

[05/31 16:06:24    652s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[05/31 16:06:24    652s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:06:24    652s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:06:24    652s] [oiLAM] Zs 11, 12
[05/31 16:06:24    652s] ### Creating LA Mngr. totSessionCpu=0:10:52 mem=3512.2M
[05/31 16:06:24    652s] ### Creating LA Mngr, finished. totSessionCpu=0:10:52 mem=3512.2M
[05/31 16:06:24    652s] Cell TOP LLGs are deleted
[05/31 16:06:24    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3512.2M, EPOCH TIME: 1748721984.670143
[05/31 16:06:24    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3512.2M, EPOCH TIME: 1748721984.670452
[05/31 16:06:24    652s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:24    652s] Core basic site is GF22_DST
[05/31 16:06:24    652s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:06:24    652s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:06:24    652s] Fast DP-INIT is on for default
[05/31 16:06:24    652s] Atter site array init, number of instance map data is 0.
[05/31 16:06:24    652s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.230, REAL:0.235, MEM:3512.2M, EPOCH TIME: 1748721984.905539
[05/31 16:06:24    652s] 
[05/31 16:06:24    652s] 
[05/31 16:06:24    652s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:24    652s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.236, MEM:3512.2M, EPOCH TIME: 1748721984.906234
[05/31 16:06:24    652s] Cell TOP LLGs are deleted
[05/31 16:06:24    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:24    652s]  Design has 1141 nets in selected transition density range, driven by 162 HVT insts, 0 MVT insts and 979 LVT insts
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin: Power Optimization
[05/31 16:06:25    653s] Processing average sequential pin duty cycle 
[05/31 16:06:25    653s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Power Net Detected:
[05/31 16:06:25    653s]         Voltage	    Name
[05/31 16:06:25    653s]              0V	    gnd
[05/31 16:06:25    653s]           0.72V	    vdd
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin Power Analysis
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s]              0V	    gnd
[05/31 16:06:25    653s]           0.72V	    vdd
[05/31 16:06:25    653s] Begin Processing Timing Library for Power Calculation
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.61MB/6106.20MB/3774.62MB)
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin Processing Power Net/Grid for Power Calculation
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.62MB/6106.20MB/3774.63MB)
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin Processing Timing Window Data for Power Calculation
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.63MB/6106.20MB/3774.63MB)
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin Processing User Attributes
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.65MB/6106.20MB/3774.65MB)
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin Processing Signal Activity
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.67MB/6106.20MB/3774.67MB)
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] Begin Power Computation
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s]       ----------------------------------------------------------
[05/31 16:06:25    653s]       # of cell(s) missing both power/leakage table: 0
[05/31 16:06:25    653s]       # of cell(s) missing power table: 0
[05/31 16:06:25    653s]       # of cell(s) missing leakage table: 0
[05/31 16:06:25    653s]       ----------------------------------------------------------
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] 
[05/31 16:06:25    653s] POWER LEVEL         CELL                              INSTANCE
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_BUF_1P5               FE_OFC5_RX
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_BUF_2                 FE_OFC4_rst
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_INV_0P75              FE_DBTC18_n711
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_FDPCBQ_1              \fsm_sync_inst/sh_en_prev_reg 
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_FDNQ_V2_1             \fsm_sync_inst/state_neg_reg 
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_FDPRBQ_V2_1           \sh_sync_inst/interval_sum_reg[28] 
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_FDPSBQ_1              \sh_sync_inst/sh_en_done_reg 
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U2 
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_FDPQ_V2_4             \fsm_sync_inst/state_pos_reg 
[05/31 16:06:25    653s] VNW_P               UDB116SVT24_OR2_0P75              U890
[05/31 16:06:26    653s]       # of MSMV cell(s) missing power_level: 0
[05/31 16:06:26    653s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3775.10MB/6106.20MB/3775.10MB)
[05/31 16:06:26    653s] 
[05/31 16:06:26    653s] Begin Processing User Attributes
[05/31 16:06:26    653s] 
[05/31 16:06:26    653s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3775.17MB/6106.20MB/3775.17MB)
[05/31 16:06:26    653s] 
[05/31 16:06:26    653s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3775.17MB/6106.20MB/3775.18MB)
[05/31 16:06:26    653s] 
[05/31 16:06:26    653s] *



[05/31 16:06:26    653s] Total Power
[05/31 16:06:26    653s] -----------------------------------------------------------------------------------------
[05/31 16:06:26    653s] Total Internal Power:        0.00498802 	    8.8509%
[05/31 16:06:26    653s] Total Switching Power:       0.00170645 	    3.0280%
[05/31 16:06:26    653s] Total Leakage Power:         0.04966147 	   88.1211%
[05/31 16:06:26    653s] Total Power:                 0.05635594
[05/31 16:06:26    653s] -----------------------------------------------------------------------------------------
[05/31 16:06:26    653s] Processing average sequential pin duty cycle 
[05/31 16:06:26    653s] 
[05/31 16:06:26    653s] Creating Lib Analyzer ...
[05/31 16:06:26    654s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:06:26    654s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:06:26    654s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:06:26    654s] 
[05/31 16:06:26    654s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:06:28    655s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:56 mem=3512.2M
[05/31 16:06:28    656s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:56 mem=3512.2M
[05/31 16:06:28    656s] Creating Lib Analyzer, finished. 
[05/31 16:06:28    656s] Cell TOP LLGs are deleted
[05/31 16:06:28    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3531.3M, EPOCH TIME: 1748721988.720966
[05/31 16:06:28    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3531.3M, EPOCH TIME: 1748721988.721360
[05/31 16:06:28    656s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:28    656s] Core basic site is GF22_DST
[05/31 16:06:28    656s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:06:28    656s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:06:28    656s] Fast DP-INIT is on for default
[05/31 16:06:28    656s] Atter site array init, number of instance map data is 0.
[05/31 16:06:28    656s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.236, MEM:3531.3M, EPOCH TIME: 1748721988.957160
[05/31 16:06:28    656s] 
[05/31 16:06:28    656s] 
[05/31 16:06:28    656s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:28    656s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.237, MEM:3531.3M, EPOCH TIME: 1748721988.957883
[05/31 16:06:28    656s] Cell TOP LLGs are deleted
[05/31 16:06:28    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 16:06:28    656s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:06:28    656s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:06:28    656s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:57 mem=3531.3M
[05/31 16:06:28    656s] OPERPROF: Starting DPlace-Init at level 1, MEM:3531.3M, EPOCH TIME: 1748721988.975881
[05/31 16:06:28    656s] Processing tracks to init pin-track alignment.
[05/31 16:06:28    656s] z: 1, totalTracks: 1
[05/31 16:06:28    656s] z: 3, totalTracks: 1
[05/31 16:06:28    656s] z: 5, totalTracks: 1
[05/31 16:06:28    656s] z: 7, totalTracks: 1
[05/31 16:06:28    656s] #spOpts: N=22 dpt autoPA advPA mergeVia=T genus sncAbut pinDensity cut2cut 
[05/31 16:06:28    656s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/31 16:06:28    656s] Initializing Route Infrastructure for color support ...
[05/31 16:06:28    656s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3531.3M, EPOCH TIME: 1748721988.976140
[05/31 16:06:28    656s] ### Add 31 auto generated vias to default rule
[05/31 16:06:28    656s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:3531.3M, EPOCH TIME: 1748721988.981242
[05/31 16:06:28    656s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:28    656s] Cell TOP LLGs are deleted
[05/31 16:06:28    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] # Building TOP llgBox search-tree.
[05/31 16:06:28    656s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:28    656s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3531.3M, EPOCH TIME: 1748721988.987247
[05/31 16:06:28    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:28    656s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3531.3M, EPOCH TIME: 1748721988.987561
[05/31 16:06:28    656s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:28    656s] Core basic site is GF22_DST
[05/31 16:06:29    656s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:29    656s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:29    656s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:29    656s] SiteArray: use 430,080 bytes
[05/31 16:06:29    656s] SiteArray: current memory after site array memory allocation 3531.3M
[05/31 16:06:29    656s] SiteArray: FP blocked sites are writable
[05/31 16:06:29    656s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:06:29    656s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3531.3M, EPOCH TIME: 1748721989.163089
[05/31 16:06:29    656s] Process 25774 wires and vias for routing blockage analysis
[05/31 16:06:29    656s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.005, MEM:3531.3M, EPOCH TIME: 1748721989.168403
[05/31 16:06:29    656s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:29    656s] Atter site array init, number of instance map data is 0.
[05/31 16:06:29    656s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.245, MEM:3531.3M, EPOCH TIME: 1748721989.232341
[05/31 16:06:29    656s] 
[05/31 16:06:29    656s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:29    656s] 
[05/31 16:06:29    656s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:29    656s] OPERPROF:     Starting CMU at level 3, MEM:3531.3M, EPOCH TIME: 1748721989.232893
[05/31 16:06:29    656s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3531.3M, EPOCH TIME: 1748721989.233237
[05/31 16:06:29    656s] 
[05/31 16:06:29    656s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:29    656s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.246, MEM:3531.3M, EPOCH TIME: 1748721989.233517
[05/31 16:06:29    656s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3531.3M, EPOCH TIME: 1748721989.233575
[05/31 16:06:29    656s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3531.3M, EPOCH TIME: 1748721989.233655
[05/31 16:06:29    656s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3531.3MB).
[05/31 16:06:29    656s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.258, MEM:3531.3M, EPOCH TIME: 1748721989.233998
[05/31 16:06:29    656s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:06:29    656s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:06:29    656s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:57 mem=3531.3M
[05/31 16:06:29    656s] Effort level <high> specified for reg2reg path_group
[05/31 16:06:29    656s]   Timing Snapshot: (REF)
[05/31 16:06:29    656s]      Weighted WNS: 0.000
[05/31 16:06:29    656s]       All  PG WNS: 0.000
[05/31 16:06:29    656s]       High PG WNS: 0.000
[05/31 16:06:29    656s]       All  PG TNS: 0.000
[05/31 16:06:29    656s]       High PG TNS: 0.000
[05/31 16:06:29    656s]       Low  PG TNS: 0.000
[05/31 16:06:29    656s]    Category Slack: { [L, 49.145] [H, 49.724] }
[05/31 16:06:29    656s] 
[05/31 16:06:29    656s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.145|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.145|0.000|
+----------+------+-----+

[05/31 16:06:29    656s] Begin: Core Power Optimization
[05/31 16:06:29    656s] *** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:10:56.9/0:15:44.9 (0.7), mem = 3547.3M
[05/31 16:06:29    656s] Processing average sequential pin duty cycle 
[05/31 16:06:29    656s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.8
[05/31 16:06:29    656s] #optDebug: Start CG creation (mem=3547.3M)
[05/31 16:06:29    656s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:06:29    657s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:06:29    657s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:06:30    657s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:06:30    657s] ToF 92.5580um
[05/31 16:06:30    658s] (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgPrt (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgEgp (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgPbk (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgNrb(cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgObs (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgCon (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s]  ...processing cgPdm (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:30    658s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=3727.0M)
[05/31 16:06:31    658s] (I,S,L,T): view_slow_mission: 0.00510859, 0.00232778, 0.049345, 0.0567814
[05/31 16:06:31    658s] 
[05/31 16:06:31    658s] Active Setup views: view_slow_mission 
[05/31 16:06:31    658s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 16:06:31    658s] ### Creating RouteCongInterface, started
[05/31 16:06:31    658s] 
[05/31 16:06:31    658s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:06:31    658s] 
[05/31 16:06:31    658s] #optDebug: {0, 1.000}
[05/31 16:06:31    658s] ### Creating RouteCongInterface, finished
[05/31 16:06:31    658s] {MG  {8 0 1.8 0.296732} }
[05/31 16:06:31    658s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3727.0M, EPOCH TIME: 1748721991.040358
[05/31 16:06:31    658s] Found 0 hard placement blockage before merging.
[05/31 16:06:31    658s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3727.0M, EPOCH TIME: 1748721991.040512
[05/31 16:06:31    658s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:06:31    658s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/31 16:06:31    658s] +---------+---------+--------+--------+------------+--------+
[05/31 16:06:31    658s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 16:06:31    658s] +---------+---------+--------+--------+------------+--------+
[05/31 16:06:31    658s] |   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3727.0M|
[05/31 16:06:31    658s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:06:31    658s] Running power reclaim iteration with 0.05034 cutoff 
[05/31 16:06:32    660s] |   14.37%|       27|   0.000|   0.000|   0:00:01.0| 3735.0M|
[05/31 16:06:32    660s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[05/31 16:06:32    660s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:06:32    660s] +---------+---------+--------+--------+------------+--------+
[05/31 16:06:32    660s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.37
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 27 **
[05/31 16:06:32    660s] --------------------------------------------------------------
[05/31 16:06:32    660s] |                                   | Total     | Sequential |
[05/31 16:06:32    660s] --------------------------------------------------------------
[05/31 16:06:32    660s] | Num insts resized                 |      27  |       1    |
[05/31 16:06:32    660s] | Num insts undone                  |       0  |       0    |
[05/31 16:06:32    660s] | Num insts Downsized               |       0  |       0    |
[05/31 16:06:32    660s] | Num insts Samesized               |      27  |       1    |
[05/31 16:06:32    660s] | Num insts Upsized                 |       0  |       0    |
[05/31 16:06:32    660s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 16:06:32    660s] --------------------------------------------------------------
[05/31 16:06:32    660s] Bottom Preferred Layer:
[05/31 16:06:32    660s]     None
[05/31 16:06:32    660s] Via Pillar Rule:
[05/31 16:06:32    660s]     None
[05/31 16:06:32    660s] Finished writing unified metrics of routing constraints.
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Number of insts committed for which the initial cell was dont use = 0
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 16:06:32    660s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/31 16:06:32    660s] End: Core Power Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
[05/31 16:06:32    660s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:06:32    660s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/31 16:06:32    660s] (I,S,L,T): view_slow_mission: 0.00510721, 0.00232475, 0.0492902, 0.0567221
[05/31 16:06:32    660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.8
[05/31 16:06:32    660s] *** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:11:00.3/0:15:48.3 (0.7), mem = 3735.0M
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] =============================================================================================
[05/31 16:06:32    660s]  Step TAT Report : PowerOpt #1 / optPower #1                                    23.10-p003_1
[05/31 16:06:32    660s] =============================================================================================
[05/31 16:06:32    660s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:06:32    660s] ---------------------------------------------------------------------------------------------
[05/31 16:06:32    660s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 16:06:32    660s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[05/31 16:06:32    660s] [ OptimizationStep       ]      1   0:00:01.4  (  41.0 % )     0:00:01.7 /  0:00:01.7    1.0
[05/31 16:06:32    660s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:06:32    660s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ OptEval                ]      3   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:06:32    660s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:06:32    660s] [ IncrDelayCalc          ]     10   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:06:32    660s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:32    660s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:06:32    660s] [ MISC                   ]          0:00:01.6  (  47.8 % )     0:00:01.6 /  0:00:01.6    1.0
[05/31 16:06:32    660s] ---------------------------------------------------------------------------------------------
[05/31 16:06:32    660s]  PowerOpt #1 TOTAL                  0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[05/31 16:06:32    660s] ---------------------------------------------------------------------------------------------
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:06:32    660s]   Timing Snapshot: (TGT)
[05/31 16:06:32    660s]      Weighted WNS: 0.000
[05/31 16:06:32    660s]       All  PG WNS: 0.000
[05/31 16:06:32    660s]       High PG WNS: 0.000
[05/31 16:06:32    660s]       All  PG TNS: 0.000
[05/31 16:06:32    660s]       High PG TNS: 0.000
[05/31 16:06:32    660s]       Low  PG TNS: 0.000
[05/31 16:06:32    660s]    Category Slack: { [L, 49.145] [H, 49.724] }
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Checking setup slack degradation ...
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Recovery Manager:
[05/31 16:06:32    660s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/31 16:06:32    660s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/31 16:06:32    660s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[05/31 16:06:32    660s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Begin Power Analysis
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s]              0V	    gnd
[05/31 16:06:32    660s]           0.72V	    vdd
[05/31 16:06:32    660s] Begin Processing Timing Library for Power Calculation
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Begin Processing Power Net/Grid for Power Calculation
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Begin Processing Timing Window Data for Power Calculation
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Begin Processing User Attributes
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Begin Processing Signal Activity
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] Begin Power Computation
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s]       ----------------------------------------------------------
[05/31 16:06:32    660s]       # of cell(s) missing both power/leakage table: 0
[05/31 16:06:32    660s]       # of cell(s) missing power table: 0
[05/31 16:06:32    660s]       # of cell(s) missing leakage table: 0
[05/31 16:06:32    660s]       ----------------------------------------------------------
[05/31 16:06:32    660s] 
[05/31 16:06:32    660s] 
[05/31 16:06:33    660s]       # of MSMV cell(s) missing power_level: 0
[05/31 16:06:33    660s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)
[05/31 16:06:33    660s] 
[05/31 16:06:33    660s] Begin Processing User Attributes
[05/31 16:06:33    660s] 
[05/31 16:06:33    660s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)
[05/31 16:06:33    660s] 
[05/31 16:06:33    660s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)
[05/31 16:06:33    660s] 
[05/31 16:06:33    660s] *



[05/31 16:06:33    660s] Total Power
[05/31 16:06:33    660s] -----------------------------------------------------------------------------------------
[05/31 16:06:33    660s] Total Internal Power:        0.00498577 	    8.8563%
[05/31 16:06:33    660s] Total Switching Power:       0.00170342 	    3.0258%
[05/31 16:06:33    660s] Total Leakage Power:         0.04960730 	   88.1179%
[05/31 16:06:33    660s] Total Power:                 0.05629649
[05/31 16:06:33    660s] -----------------------------------------------------------------------------------------
[05/31 16:06:33    660s] Processing average sequential pin duty cycle 
[05/31 16:06:33    660s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:06:33    660s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3735.0M, EPOCH TIME: 1748721993.364574
[05/31 16:06:33    660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:06:33    660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:3586.0M, EPOCH TIME: 1748721993.394001
[05/31 16:06:33    660s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.145|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.145|0.000|
+----------+------+-----+

[05/31 16:06:33    660s] End: Power Optimization (cpu=0:00:04, real=0:00:04, mem=3582.98M, totSessionCpu=0:11:01).
[05/31 16:06:33    660s] Cell TOP LLGs are deleted
[05/31 16:06:33    660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3583.0M, EPOCH TIME: 1748721993.506080
[05/31 16:06:33    660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    660s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3583.0M, EPOCH TIME: 1748721993.506431
[05/31 16:06:33    660s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:33    660s] Core basic site is GF22_DST
[05/31 16:06:33    661s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:33    661s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:33    661s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:33    661s] SiteArray: use 430,080 bytes
[05/31 16:06:33    661s] SiteArray: current memory after site array memory allocation 3583.0M
[05/31 16:06:33    661s] SiteArray: FP blocked sites are writable
[05/31 16:06:33    661s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3583.0M, EPOCH TIME: 1748721993.679188
[05/31 16:06:33    661s] Process 336 wires and vias for routing blockage analysis
[05/31 16:06:33    661s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3583.0M, EPOCH TIME: 1748721993.679283
[05/31 16:06:33    661s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:33    661s] Atter site array init, number of instance map data is 0.
[05/31 16:06:33    661s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.238, MEM:3583.0M, EPOCH TIME: 1748721993.744310
[05/31 16:06:33    661s] 
[05/31 16:06:33    661s] 
[05/31 16:06:33    661s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:33    661s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.239, MEM:3583.0M, EPOCH TIME: 1748721993.745019
[05/31 16:06:33    661s] Cell TOP LLGs are deleted
[05/31 16:06:33    661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:33    661s] 
------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.145  | 49.724  | 49.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
------------------------------------------------------------------

[05/31 16:06:33    661s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 3889.1M, totSessionCpu=0:11:01 **
[05/31 16:06:33    661s] clean pInstBBox. size 0
[05/31 16:06:33    661s] #optDebug: fT-D <X 1 0 0 0>
[05/31 16:06:33    661s] OPTC: user 20.0
[05/31 16:06:33    661s] 
[05/31 16:06:33    661s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:06:33    661s] Deleting Lib Analyzer.
[05/31 16:06:33    661s] 
[05/31 16:06:33    661s] TimeStamp Deleting Cell Server End ...
[05/31 16:06:33    661s] ** Finished Power Reclaim Optimization (cpu = 0:07:54) (real = 0:07:54) **
[05/31 16:06:33    661s] clean pInstBBox. size 0
[05/31 16:06:34    661s] Info: pop threads available for lower-level modules during optimization.
[05/31 16:06:34    661s] *** optPower #1 [finish] () : cpu/real = 0:07:54.3/0:07:54.4 (1.0), totSession cpu/real = 0:11:01.5/0:15:49.5 (0.7), mem = 3583.1M
[05/31 16:06:34    661s] 
[05/31 16:06:34    661s] =============================================================================================
[05/31 16:06:34    661s]  Final TAT Report : optPower #1                                                 23.10-p003_1
[05/31 16:06:34    661s] =============================================================================================
[05/31 16:06:34    661s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:06:34    661s] ---------------------------------------------------------------------------------------------
[05/31 16:06:34    661s] [ PowerOpt               ]      1   0:00:03.4  (   0.7 % )     0:00:03.4 /  0:00:03.4    1.0
[05/31 16:06:34    661s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:06:34    661s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 16:06:34    661s] [ DrvReport              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 16:06:34    661s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:06:34    661s] [ LibAnalyzerInit        ]      1   0:00:02.5  (   0.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/31 16:06:34    661s] [ PowerInterfaceInit     ]      2   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:06:34    661s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:06:34    661s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:34    661s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:34    661s] [ DetailPlaceInit        ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:06:34    661s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:06:34    661s] [ FullDelayCalc          ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    0.9
[05/31 16:06:34    661s] [ TimingUpdate           ]     10   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.2    0.8
[05/31 16:06:34    661s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/31 16:06:34    661s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 16:06:34    661s] [ PowerReport            ]      2   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/31 16:06:34    661s] [ PropagateActivity      ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:06:34    661s] [ MISC                   ]          0:07:45.2  (  98.1 % )     0:07:45.2 /  0:07:45.1    1.0
[05/31 16:06:34    661s] ---------------------------------------------------------------------------------------------
[05/31 16:06:34    661s]  optPower #1 TOTAL                  0:07:54.4  ( 100.0 % )     0:07:54.4 /  0:07:54.3    1.0
[05/31 16:06:34    661s] ---------------------------------------------------------------------------------------------
[05/31 16:06:34    661s] 
[05/31 16:06:34    661s] <CMD> saveDesign preCTS.inn
[05/31 16:06:34    661s] #% Begin save design ... (date=05/31 16:06:34, mem=3798.0M)
[05/31 16:06:34    661s] % Begin Save ccopt configuration ... (date=05/31 16:06:34, mem=3798.0M)
[05/31 16:06:34    661s] % End Save ccopt configuration ... (date=05/31 16:06:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.3M, current mem=3798.3M)
[05/31 16:06:34    661s] % Begin Save netlist data ... (date=05/31 16:06:34, mem=3798.3M)
[05/31 16:06:34    661s] Writing Binary DB to preCTS.inn.dat/TOP.v.bin in single-threaded mode...
[05/31 16:06:34    661s] % End Save netlist data ... (date=05/31 16:06:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.3M, current mem=3798.3M)
[05/31 16:06:34    661s] Saving symbol-table file ...
[05/31 16:06:34    661s] Saving congestion map file preCTS.inn.dat/TOP.route.congmap.gz ...
[05/31 16:06:34    661s] % Begin Save AAE data ... (date=05/31 16:06:34, mem=3798.5M)
[05/31 16:06:34    661s] Saving AAE Data ...
[05/31 16:06:34    661s] % End Save AAE data ... (date=05/31 16:06:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.5M, current mem=3797.8M)
[05/31 16:06:34    661s] Saving preference file preCTS.inn.dat/gui.pref.tcl ...
[05/31 16:06:34    661s] Saving mode setting ...
[05/31 16:06:34    661s] Saving global file ...
[05/31 16:06:35    662s] % Begin Save floorplan data ... (date=05/31 16:06:35, mem=3798.2M)
[05/31 16:06:35    662s] Saving floorplan file ...
[05/31 16:06:35    662s] % End Save floorplan data ... (date=05/31 16:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.2M, current mem=3798.2M)
[05/31 16:06:35    662s] Saving PG file preCTS.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 16:06:35 2025)
[05/31 16:06:35    662s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3560.7M) ***
[05/31 16:06:35    662s] *info - save blackBox cells to lef file preCTS.inn.dat/TOP.bbox.lef
[05/31 16:06:35    662s] Saving Drc markers ...
[05/31 16:06:35    662s] ... No Drc file written since there is no markers found.
[05/31 16:06:35    662s] % Begin Save placement data ... (date=05/31 16:06:35, mem=3798.2M)
[05/31 16:06:35    662s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/31 16:06:35    662s] Save Adaptive View Pruning View Names to Binary file
[05/31 16:06:35    662s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3563.7M) ***
[05/31 16:06:35    662s] % End Save placement data ... (date=05/31 16:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.2M, current mem=3798.2M)
[05/31 16:06:35    662s] % Begin Save routing data ... (date=05/31 16:06:35, mem=3798.2M)
[05/31 16:06:35    662s] Saving route file ...
[05/31 16:06:35    662s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3560.7M) ***
[05/31 16:06:35    662s] % End Save routing data ... (date=05/31 16:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.3M, current mem=3798.3M)
[05/31 16:06:35    662s] Saving property file preCTS.inn.dat/TOP.prop
[05/31 16:06:35    662s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3563.7M) ***
[05/31 16:06:35    662s] Saving rc congestion map preCTS.inn.dat/TOP.congmap.gz ...
[05/31 16:06:36    662s] Saving preRoute extracted patterns in file 'preCTS.inn.dat/TOP.techData.gz' ...
[05/31 16:06:36    662s] Saving preRoute extraction data in directory 'preCTS.inn.dat/extraction/' ...
[05/31 16:06:36    662s] eee: Checksum of RC Grid density data=132
[05/31 16:06:36    662s] % Begin Save power constraints data ... (date=05/31 16:06:36, mem=3799.8M)
[05/31 16:06:36    662s] % End Save power constraints data ... (date=05/31 16:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=3799.8M, current mem=3799.8M)
[05/31 16:06:36    662s] Generated self-contained design preCTS.inn.dat
[05/31 16:06:36    662s] #% End save design ... (date=05/31 16:06:36, total cpu=0:00:01.0, real=0:00:02.0, peak res=3800.1M, current mem=3800.1M)
[05/31 16:06:36    662s] *** Message Summary: 0 warning(s), 0 error(s)
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] <CMD> setOptMode -holdTargetSlack 0.050
[05/31 16:06:36    662s] <CMD> clock_opt_design
[05/31 16:06:36    662s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:11:02.5/0:15:52.1 (0.7), mem = 3590.8M
[05/31 16:06:36    662s] **INFO: User's settings:
[05/31 16:06:36    662s] setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
[05/31 16:06:36    662s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[05/31 16:06:36    662s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[05/31 16:06:36    662s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[05/31 16:06:36    662s] setOptMode -opt_drv_margin                                     0
[05/31 16:06:36    662s] setOptMode -opt_exp_pre_route_auto_flow_update                 true
[05/31 16:06:36    662s] setOptMode -opt_drv                                            true
[05/31 16:06:36    662s] setOptMode -opt_hold_target_slack                              0.05
[05/31 16:06:36    662s] setOptMode -opt_leakage_to_dynamic_ratio                       0.5
[05/31 16:06:36    662s] setOptMode -opt_resize_flip_flops                              true
[05/31 16:06:36    662s] setOptMode -opt_setup_target_slack                             0
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] Hard fence disabled
[05/31 16:06:36    662s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3590.8M, EPOCH TIME: 1748721996.637977
[05/31 16:06:36    662s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3590.8M, EPOCH TIME: 1748721996.638057
[05/31 16:06:36    662s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3590.8M, EPOCH TIME: 1748721996.638153
[05/31 16:06:36    662s] Processing tracks to init pin-track alignment.
[05/31 16:06:36    662s] z: 1, totalTracks: 1
[05/31 16:06:36    662s] z: 3, totalTracks: 1
[05/31 16:06:36    662s] z: 5, totalTracks: 1
[05/31 16:06:36    662s] z: 7, totalTracks: 1
[05/31 16:06:36    662s] #spOpts: N=22 dpt mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[05/31 16:06:36    662s] Initializing Route Infrastructure for color support ...
[05/31 16:06:36    662s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3590.8M, EPOCH TIME: 1748721996.638450
[05/31 16:06:36    662s] ### Add 31 auto generated vias to default rule
[05/31 16:06:36    662s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.003, MEM:3590.8M, EPOCH TIME: 1748721996.641449
[05/31 16:06:36    662s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:36    662s] Cell TOP LLGs are deleted
[05/31 16:06:36    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] # Building TOP llgBox search-tree.
[05/31 16:06:36    662s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:36    662s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3590.8M, EPOCH TIME: 1748721996.652887
[05/31 16:06:36    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3590.8M, EPOCH TIME: 1748721996.653334
[05/31 16:06:36    662s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:36    662s] Core basic site is GF22_DST
[05/31 16:06:36    662s] Processing tracks to init pin-track alignment.
[05/31 16:06:36    662s] z: 1, totalTracks: 1
[05/31 16:06:36    662s] z: 3, totalTracks: 1
[05/31 16:06:36    662s] z: 5, totalTracks: 1
[05/31 16:06:36    662s] z: 7, totalTracks: 1
[05/31 16:06:36    662s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:36    662s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:36    662s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:36    662s] SiteArray: use 430,080 bytes
[05/31 16:06:36    662s] SiteArray: current memory after site array memory allocation 3590.8M
[05/31 16:06:36    662s] SiteArray: FP blocked sites are writable
[05/31 16:06:36    662s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:06:36    662s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3590.8M, EPOCH TIME: 1748721996.831961
[05/31 16:06:36    662s] Process 25774 wires and vias for routing blockage analysis
[05/31 16:06:36    662s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.005, MEM:3590.8M, EPOCH TIME: 1748721996.837318
[05/31 16:06:36    662s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:36    662s] Atter site array init, number of instance map data is 0.
[05/31 16:06:36    662s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.190, REAL:0.184, MEM:3590.8M, EPOCH TIME: 1748721996.837817
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:36    662s] OPERPROF:         Starting CMU at level 5, MEM:3590.8M, EPOCH TIME: 1748721996.838230
[05/31 16:06:36    662s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3590.8M, EPOCH TIME: 1748721996.839721
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:36    662s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.190, REAL:0.187, MEM:3590.8M, EPOCH TIME: 1748721996.840015
[05/31 16:06:36    662s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3590.8M, EPOCH TIME: 1748721996.840075
[05/31 16:06:36    662s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3590.8M, EPOCH TIME: 1748721996.840157
[05/31 16:06:36    662s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3590.8MB).
[05/31 16:06:36    662s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.200, REAL:0.202, MEM:3590.8M, EPOCH TIME: 1748721996.840476
[05/31 16:06:36    662s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.200, REAL:0.202, MEM:3590.8M, EPOCH TIME: 1748721996.840524
[05/31 16:06:36    662s] TDRefine: refinePlace mode is spiral
[05/31 16:06:36    662s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.3
[05/31 16:06:36    662s] OPERPROF:   Starting Refine-Place at level 2, MEM:3590.8M, EPOCH TIME: 1748721996.840654
[05/31 16:06:36    662s] *** Starting refinePlace (0:11:03 mem=3590.8M) ***
[05/31 16:06:36    662s] Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.410e+02)
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:36    662s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3590.8M, EPOCH TIME: 1748721996.841596
[05/31 16:06:36    662s] # Found 0 legal fixed insts to color.
[05/31 16:06:36    662s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3590.8M, EPOCH TIME: 1748721996.841714
[05/31 16:06:36    662s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3590.8M, EPOCH TIME: 1748721996.842089
[05/31 16:06:36    662s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:06:36    662s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3590.8M, EPOCH TIME: 1748721996.842435
[05/31 16:06:36    662s] Set min layer with design mode ( 3 )
[05/31 16:06:36    662s] Set max layer with default ( 127 )
[05/31 16:06:36    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:36    662s] Min route layer (adjusted) = 3
[05/31 16:06:36    662s] Max route layer (adjusted) = 11
[05/31 16:06:36    662s] Set min layer with design mode ( 3 )
[05/31 16:06:36    662s] Set max layer with default ( 127 )
[05/31 16:06:36    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:36    662s] Min route layer (adjusted) = 3
[05/31 16:06:36    662s] Max route layer (adjusted) = 11
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] Starting Small incrNP...
[05/31 16:06:36    662s] User Input Parameters:
[05/31 16:06:36    662s] - Congestion Driven    : Off
[05/31 16:06:36    662s] - Timing Driven        : Off
[05/31 16:06:36    662s] - Area-Violation Based : Off
[05/31 16:06:36    662s] - Start Rollback Level : -5
[05/31 16:06:36    662s] - Legalized            : On
[05/31 16:06:36    662s] - Window Based         : Off
[05/31 16:06:36    662s] - eDen incr mode       : Off
[05/31 16:06:36    662s] - Small incr mode      : On
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] default core: bins with density > 0.750 =  0.00 % ( 0 / 132 )
[05/31 16:06:36    662s] Density distribution unevenness ratio = 67.550%
[05/31 16:06:36    662s] Density distribution unevenness ratio (U70) = 0.000%
[05/31 16:06:36    662s] Density distribution unevenness ratio (U80) = 0.000%
[05/31 16:06:36    662s] Density distribution unevenness ratio (U90) = 0.000%
[05/31 16:06:36    662s] cost 0.661702, thresh 1.000000
[05/31 16:06:36    662s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3590.8M)
[05/31 16:06:36    662s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:36    662s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3590.8M, EPOCH TIME: 1748721996.848418
[05/31 16:06:36    662s] Starting refinePlace ...
[05/31 16:06:36    662s] Set min layer with design mode ( 3 )
[05/31 16:06:36    662s] Set max layer with default ( 127 )
[05/31 16:06:36    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:36    662s] Min route layer (adjusted) = 3
[05/31 16:06:36    662s] Max route layer (adjusted) = 11
[05/31 16:06:36    662s] Set min layer with design mode ( 3 )
[05/31 16:06:36    662s] Set max layer with default ( 127 )
[05/31 16:06:36    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:36    662s] Min route layer (adjusted) = 3
[05/31 16:06:36    662s] Max route layer (adjusted) = 11
[05/31 16:06:36    662s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:06:36    662s] DDP markSite nrRow 111 nrJob 111
[05/31 16:06:36    662s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 16:06:36    662s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3598.8MB) @(0:11:03 - 0:11:03).
[05/31 16:06:36    662s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:36    662s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:36    662s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3598.8MB
[05/31 16:06:36    662s] Statistics of distance of Instance movement in refine placement:
[05/31 16:06:36    662s]   maximum (X+Y) =         0.00 um
[05/31 16:06:36    662s]   mean    (X+Y) =         0.00 um
[05/31 16:06:36    662s] Summary Report:
[05/31 16:06:36    662s] Instances move: 0 (out of 1128 movable)
[05/31 16:06:36    662s] Instances flipped: 0
[05/31 16:06:36    662s] Mean displacement: 0.00 um
[05/31 16:06:36    662s] Max displacement: 0.00 um 
[05/31 16:06:36    662s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:06:36    662s] Total instances moved : 0
[05/31 16:06:36    662s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.010, REAL:0.008, MEM:3598.8M, EPOCH TIME: 1748721996.856555
[05/31 16:06:36    662s] Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.410e+02)
[05/31 16:06:36    662s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3598.8MB
[05/31 16:06:36    662s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3598.8MB) @(0:11:03 - 0:11:03).
[05/31 16:06:36    662s] *** Finished refinePlace (0:11:03 mem=3598.8M) ***
[05/31 16:06:36    662s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.3
[05/31 16:06:36    662s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.020, REAL:0.017, MEM:3598.8M, EPOCH TIME: 1748721996.857521
[05/31 16:06:36    662s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3598.8M, EPOCH TIME: 1748721996.857626
[05/31 16:06:36    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] Cell TOP LLGs are deleted
[05/31 16:06:36    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:36    662s] # Resetting pin-track-align track data.
[05/31 16:06:36    662s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:3598.8M, EPOCH TIME: 1748721996.863137
[05/31 16:06:36    662s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.230, REAL:0.225, MEM:3598.8M, EPOCH TIME: 1748721996.863231
[05/31 16:06:36    662s] ccopt_args: 
[05/31 16:06:36    662s] Turning off fast DC mode.
[05/31 16:06:36    662s] Runtime...
[05/31 16:06:36    662s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/31 16:06:36    662s] (clock_opt_design): Checking analysis view for power/activity...
[05/31 16:06:36    662s] (clock_opt_design): create_ccopt_clock_tree_spec
[05/31 16:06:36    662s] Creating clock tree spec for modes (timing configs): mode_mission
[05/31 16:06:36    662s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/31 16:06:36    662s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:06:36    662s] 
[05/31 16:06:36    662s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:06:36    662s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:06:36    662s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:06:37    662s] Summary for sequential cells identification: 
[05/31 16:06:37    662s]   Identified SBFF number: 299
[05/31 16:06:37    662s]   Identified MBFF number: 75
[05/31 16:06:37    662s]   Identified SB Latch number: 22
[05/31 16:06:37    662s]   Identified MB Latch number: 0
[05/31 16:06:37    662s]   Not identified SBFF number: 15
[05/31 16:06:37    662s]   Not identified MBFF number: 0
[05/31 16:06:37    662s]   Not identified SB Latch number: 0
[05/31 16:06:37    662s]   Not identified MB Latch number: 0
[05/31 16:06:37    662s]   Number of sequential cells which are not FFs: 45
[05/31 16:06:37    662s]  Visiting view : view_slow_mission
[05/31 16:06:37    662s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 16:06:37    662s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 16:06:37    662s]  Visiting view : view_fast_mission
[05/31 16:06:37    662s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 16:06:37    662s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 16:06:37    662s] TLC MultiMap info (StdDelay):
[05/31 16:06:37    662s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 16:06:37    662s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 16:06:37    662s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 16:06:37    662s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 16:06:37    662s]  Setting StdDelay to: 6.1ps
[05/31 16:06:37    662s] 
[05/31 16:06:37    662s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:06:37    662s] Reset timing graph...
[05/31 16:06:37    662s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    662s] Reset timing graph done.
[05/31 16:06:37    662s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Analyzing clock structure...
[05/31 16:06:37    663s] Analyzing clock structure done.
[05/31 16:06:37    663s] Reset timing graph...
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Reset timing graph done.
[05/31 16:06:37    663s] Extracting original clock gating for clk...
[05/31 16:06:37    663s]   clock_tree clk contains 224 sinks and 0 clock gates.
[05/31 16:06:37    663s] Extracting original clock gating for clk done.
[05/31 16:06:37    663s] The skew group clk/mode_mission was created. It contains 224 sinks and 1 sources.
[05/31 16:06:37    663s] Checking clock tree convergence...
[05/31 16:06:37    663s] Checking clock tree convergence done.
[05/31 16:06:37    663s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/31 16:06:37    663s] Set place::cacheFPlanSiteMark to 1
[05/31 16:06:37    663s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/31 16:06:37    663s] Using CCOpt effort standard.
[05/31 16:06:37    663s] Updating ideal nets and annotations...
[05/31 16:06:37    663s] Reset timing graph...
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Reset timing graph done.
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Reset timing graph...
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Reset timing graph done.
[05/31 16:06:37    663s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/31 16:06:37    663s] Updating ideal nets and annotations done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 16:06:37    663s] CCOpt::Phase::Initialization...
[05/31 16:06:37    663s] Check Prerequisites...
[05/31 16:06:37    663s] Leaving CCOpt scope - CheckPlace...
[05/31 16:06:37    663s] OPERPROF: Starting checkPlace at level 1, MEM:3601.9M, EPOCH TIME: 1748721997.549308
[05/31 16:06:37    663s] Processing tracks to init pin-track alignment.
[05/31 16:06:37    663s] z: 1, totalTracks: 1
[05/31 16:06:37    663s] z: 3, totalTracks: 1
[05/31 16:06:37    663s] z: 5, totalTracks: 1
[05/31 16:06:37    663s] z: 7, totalTracks: 1
[05/31 16:06:37    663s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 16:06:37    663s] #spOpts: rpCkHalo=4 
[05/31 16:06:37    663s] Cell TOP LLGs are deleted
[05/31 16:06:37    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] # Building TOP llgBox search-tree.
[05/31 16:06:37    663s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3601.9M, EPOCH TIME: 1748721997.558724
[05/31 16:06:37    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3601.9M, EPOCH TIME: 1748721997.559075
[05/31 16:06:37    663s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:37    663s] Core basic site is GF22_DST
[05/31 16:06:37    663s] Processing tracks to init pin-track alignment.
[05/31 16:06:37    663s] z: 1, totalTracks: 1
[05/31 16:06:37    663s] z: 3, totalTracks: 1
[05/31 16:06:37    663s] z: 5, totalTracks: 1
[05/31 16:06:37    663s] z: 7, totalTracks: 1
[05/31 16:06:37    663s] # From Library, align V-Layer z-1 pins to tracks.
[05/31 16:06:37    663s] #   V-Align Layer name: <M1>.
[05/31 16:06:37    663s] # From Library, align H-Layer z-2 pins to tracks.
[05/31 16:06:37    663s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 16:06:37    663s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:37    663s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:37    663s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:37    663s] SiteArray: use 430,080 bytes
[05/31 16:06:37    663s] SiteArray: current memory after site array memory allocation 3601.9M
[05/31 16:06:37    663s] SiteArray: FP blocked sites are writable
[05/31 16:06:37    663s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:37    663s] Atter site array init, number of instance map data is 0.
[05/31 16:06:37    663s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.000, REAL:0.007, MEM:3601.9M, EPOCH TIME: 1748721997.565706
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:37    663s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.000, REAL:0.007, MEM:3601.9M, EPOCH TIME: 1748721997.566074
[05/31 16:06:37    663s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3601.9M, EPOCH TIME: 1748721997.566570
[05/31 16:06:37    663s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:06:37    663s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3601.9M, EPOCH TIME: 1748721997.566911
[05/31 16:06:37    663s] Begin checking placement ... (start mem=3601.9M, init mem=3601.9M)
[05/31 16:06:37    663s] Begin checking exclusive groups violation ...
[05/31 16:06:37    663s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 16:06:37    663s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] Running CheckPlace using 1 thread in normal mode...
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] ...checkPlace normal is done!
[05/31 16:06:37    663s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3601.9M, EPOCH TIME: 1748721997.576885
[05/31 16:06:37    663s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:3601.9M, EPOCH TIME: 1748721997.577964
[05/31 16:06:37    663s] *info: Placed = 1128          
[05/31 16:06:37    663s] *info: Unplaced = 0           
[05/31 16:06:37    663s] Placement Density:14.36%(516/3594)
[05/31 16:06:37    663s] Placement Density (including fixed std cells):14.36%(516/3594)
[05/31 16:06:37    663s] Cell TOP LLGs are deleted
[05/31 16:06:37    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:06:37    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] # Resetting pin-track-align track data.
[05/31 16:06:37    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:37    663s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3601.9M)
[05/31 16:06:37    663s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.032, MEM:3601.9M, EPOCH TIME: 1748721997.580975
[05/31 16:06:37    663s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:37    663s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/31 16:06:37    663s]  * There are 2 clocks in propagated mode.
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] Reset timing graph...
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Reset timing graph done.
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] No differences between SDC and CTS ideal net status found.
[05/31 16:06:37    663s] No differences between SDC and CTS transition time annotations found.
[05/31 16:06:37    663s] No differences between SDC and CTS delay annotations found.
[05/31 16:06:37    663s] Reset timing graph...
[05/31 16:06:37    663s] Ignoring AAE DB Resetting ...
[05/31 16:06:37    663s] Reset timing graph done.
[05/31 16:06:37    663s] Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] Ideal Nets:
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] ----------------------------------------------------------------------------------------------------------------
[05/31 16:06:37    663s] Net    Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[05/31 16:06:37    663s] ----------------------------------------------------------------------------------------------------------------
[05/31 16:06:37    663s] clk    partial                                 no                                       no
[05/31 16:06:37    663s] clk    partial                                 no                                       no
[05/31 16:06:37    663s] ----------------------------------------------------------------------------------------------------------------
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] Pins with transition annotations:
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] -----------------------------------------------------------------------------------------------------------------
[05/31 16:06:37    663s] Pin                                        Edge    Delay corner     Annotation    Status (in listed delay corner)
[05/31 16:06:37    663s] -----------------------------------------------------------------------------------------------------------------
[05/31 16:06:37    663s] fsm_sync_inst/sh_en_prev_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/sh_en_prev_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_neg_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_neg_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[28]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[28]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[9]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[9]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[13]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[13]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[12]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[12]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[11]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[11]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[10]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[10]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[9]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[9]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[8]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[8]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[7]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[7]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[6]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[6]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[5]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[5]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[4]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[4]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[3]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[3]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[2]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[2]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[1]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[1]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[0]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[0]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[1]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[1]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[2]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[2]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[3]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[3]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[4]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[4]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[5]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[5]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[6]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[6]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[7]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[7]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[8]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[8]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[9]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[9]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[10]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[10]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[11]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[11]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[12]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[12]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[13]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[13]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[0]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[0]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_done_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_done_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/first_pulse_flag_reg/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/first_pulse_flag_reg/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[0]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[0]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[1]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[1]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[2]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[2]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[3]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[3]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[4]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[4]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[5]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[5]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[6]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[6]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[7]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[7]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[8]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[8]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[9]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[9]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[10]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[10]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[11]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[11]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[12]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[12]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[13]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[13]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[14]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[14]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[15]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[15]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[16]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[16]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[17]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[17]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[18]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[18]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[19]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[19]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[20]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[20]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[21]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[21]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[22]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[22]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[23]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[23]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[24]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[24]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[25]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[25]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[26]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[26]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[27]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[27]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[29]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[29]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[30]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[30]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[31]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[31]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_reg/CK                  fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_reg/CK                  rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[1]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[1]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[2]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[2]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[3]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[3]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[4]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[4]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[0]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[0]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/fsm_rst_reg/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/fsm_rst_reg/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[3]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[3]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[2]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[2]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[1]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[1]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_edge_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_edge_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_prev_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_prev_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync2_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync2_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync1_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync1_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[12]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[12]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[8]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[8]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[7]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[7]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[2]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[2]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[0]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[0]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[1]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[1]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[10]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[10]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[6]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[6]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[5]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[5]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[4]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[4]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[3]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[3]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[14]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[14]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[1]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[1]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[2]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[2]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[5]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[5]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[4]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[4]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[3]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[3]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[2]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[2]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[1]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[1]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[0]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[0]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[6]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[6]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[13]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[13]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[0]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[0]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[0]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[0]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_p_reg/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_p_reg/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_prev_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_prev_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/pkt_rec_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/pkt_rec_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[0]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[0]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[1]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[1]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[2]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[2]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[3]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[3]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[23]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[23]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[22]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[22]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[21]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[21]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[20]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[20]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[19]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[19]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[18]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[18]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[17]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[17]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[16]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[16]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[15]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[15]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[14]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[14]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[13]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[13]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[12]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[12]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[11]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[11]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[10]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[10]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[9]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[9]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[8]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[8]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[7]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[7]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[6]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[6]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[5]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[5]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[4]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[4]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[3]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[3]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[2]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[2]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[1]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[1]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[0]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[0]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[0]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[0]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[16]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[16]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[8]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[8]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[0]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[0]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[1]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[1]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[17]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[17]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[9]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[9]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[1]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[1]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[2]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[2]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[18]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[18]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[10]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[10]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[2]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[2]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[3]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[3]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[19]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[19]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[11]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[11]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[3]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[3]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[4]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[4]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[20]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[20]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[12]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[12]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[4]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[4]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[5]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[5]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[21]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[21]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[13]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[13]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[5]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[5]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[6]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[6]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[22]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[22]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[14]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[14]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[6]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[6]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[7]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[7]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[23]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[23]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[15]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[15]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[7]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[7]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[1]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[1]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[2]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[2]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[3]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[3]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[4]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[4]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[5]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[5]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[6]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[6]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[7]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[7]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[0]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[0]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_IN_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_IN_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_prev_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_prev_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_prev_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_prev_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_1_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_1_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_0_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_0_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_1_reg/CK           fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_1_reg/CK           rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_0_reg/CK           fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_0_reg/CK           rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_1_reg/CK          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_1_reg/CK          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_0_reg/CK          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_0_reg/CK          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/dout_reg/CK                    fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/dout_reg/CK                    rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[7]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[7]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[6]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[6]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[5]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[5]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[4]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[4]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[3]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[3]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[2]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[2]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[1]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[1]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[0]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[0]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] TX_SH_reg/CK                               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] TX_SH_reg/CK                               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[3]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[3]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[1]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[1]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[0]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[0]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[0]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[0]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[1]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[1]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[2]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[2]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] TX_EN_reg/CK                               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] TX_EN_reg/CK                               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[0]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[0]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[2]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[2]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[1]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[1]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] PKT_EN_reg/CK                              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] PKT_EN_reg/CK                              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] PKT_RST_reg/CK                             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] PKT_RST_reg/CK                             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[0]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[0]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[1]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[1]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[2]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[2]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[3]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[3]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_LD_reg/CK                              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] SPI_LD_reg/CK                              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_rec_prev_reg/CK                        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] pkt_rec_prev_reg/CK                        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[11]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[11]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] TX_LD_reg/CK                               fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] TX_LD_reg/CK                               rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] PKT_LD_reg/CK                              fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] PKT_LD_reg/CK                              rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_pos_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_pos_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] clk                                        fall    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] clk                                        rise    dc_fast:hold       0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/sh_en_prev_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/sh_en_prev_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_neg_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_neg_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[28]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[28]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[9]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[9]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[13]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[13]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[12]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[12]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[11]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[11]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[10]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[10]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[9]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[9]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[8]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[8]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[7]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[7]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[6]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[6]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[5]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[5]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[4]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[4]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[3]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[3]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[2]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[2]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[1]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[1]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[0]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/timeout_counter_reg[0]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[1]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[1]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[2]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[2]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[3]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[3]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[4]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[4]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[5]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[5]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[6]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[6]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[7]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[7]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[8]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[8]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[9]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[9]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[10]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[10]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[11]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[11]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[12]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[12]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[13]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[13]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[0]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/avg_interval_reg[0]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_done_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_done_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/first_pulse_flag_reg/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/first_pulse_flag_reg/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[0]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[0]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[1]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[1]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[2]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[2]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[3]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[3]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[4]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[4]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[5]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[5]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[6]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[6]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[7]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[7]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[8]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[8]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[9]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[9]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[10]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[10]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[11]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[11]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[12]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[12]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[13]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[13]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[14]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[14]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[15]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[15]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[16]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[16]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[17]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[17]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[18]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[18]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[19]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[19]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[20]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[20]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[21]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[21]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[22]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[22]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[23]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[23]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[24]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[24]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[25]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[25]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[26]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[26]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[27]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[27]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[29]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[29]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[30]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[30]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[31]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/interval_sum_reg[31]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_reg/CK                  fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/sh_en_reg/CK                  rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[1]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[1]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[2]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[2]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[3]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[3]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[4]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[4]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[0]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_gen_count_reg[0]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/fsm_rst_reg/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/fsm_rst_reg/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[3]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[3]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[2]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[2]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[1]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[1]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_edge_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_edge_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_prev_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_prev_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync2_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync2_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync1_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/rfin_sync1_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[12]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[12]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[8]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[8]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[7]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[7]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[2]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[2]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[0]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[0]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[1]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[1]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[10]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[10]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[6]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[6]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[5]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[5]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[4]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[4]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[3]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[3]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[14]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[14]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[1]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[1]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[2]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[2]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[5]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[5]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[4]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[4]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[3]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[3]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[2]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[2]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[1]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[1]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[0]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[0]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[6]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_pack_count_reg[6]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[13]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[13]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[0]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/state_reg[0]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[0]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/pulse_count_reg[0]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_p_reg/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_p_reg/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_prev_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/tx_rdy_prev_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/pkt_rec_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/pkt_rec_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[0]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[0]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[1]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[1]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[2]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[2]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[3]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/sync_reg[3]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[23]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[23]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[22]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[22]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[21]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[21]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[20]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[20]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[19]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[19]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[18]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[18]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[17]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[17]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[16]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[16]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[15]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[15]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[14]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[14]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[13]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[13]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[12]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[12]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[11]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[11]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[10]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[10]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[9]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[9]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[8]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[8]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[7]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[7]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[6]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[6]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[5]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[5]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[4]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[4]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[3]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[3]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[2]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[2]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[1]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[1]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[0]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] shift_buf_inst/shift_reg_reg[0]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[0]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[0]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[16]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[16]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[8]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[8]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[0]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[0]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[1]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[1]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[17]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[17]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[9]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[9]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[1]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[1]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[2]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[2]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[18]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[18]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[10]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[10]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[2]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[2]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[3]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[3]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[19]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[19]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[11]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[11]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[3]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[3]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[4]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[4]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[20]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[20]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[12]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[12]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[4]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[4]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[5]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[5]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[21]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[21]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[13]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[13]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[5]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[5]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[6]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[6]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[22]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[22]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[14]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[14]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[6]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[6]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[7]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/dout_reg[7]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[23]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[23]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[15]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[15]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[7]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_reg_inst/pkt_reg_reg[7]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[1]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[1]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[2]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[2]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[3]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[3]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[4]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[4]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[5]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[5]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[6]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[6]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[7]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[7]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[0]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/OUT_reg[0]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_IN_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SHIFT_IN_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_prev_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_prev_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_prev_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_prev_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_1_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_1_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_0_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SS_sync_0_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_1_reg/CK           fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_1_reg/CK           rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_0_reg/CK           fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/SCK_sync_0_reg/CK           rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_1_reg/CK          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_1_reg/CK          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_0_reg/CK          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_slave_inst/MOSI_sync_0_reg/CK          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/dout_reg/CK                    fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/dout_reg/CK                    rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[7]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[7]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[6]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[6]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[5]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[5]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[4]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[4]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[3]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[3]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[2]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[2]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[1]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[1]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[0]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_buf_inst/buffer_reg[0]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] TX_SH_reg/CK                               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] TX_SH_reg/CK                               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[3]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[3]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[1]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[1]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[0]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] tx_state_reg[0]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[0]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[0]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[1]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[1]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[2]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter3_reg[2]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] TX_EN_reg/CK                               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] TX_EN_reg/CK                               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[0]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[0]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[2]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[2]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[1]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] rx_state_reg[1]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] PKT_EN_reg/CK                              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] PKT_EN_reg/CK                              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] PKT_RST_reg/CK                             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] PKT_RST_reg/CK                             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[0]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[0]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[1]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[1]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[2]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[2]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[3]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] counter_reg[3]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_LD_reg/CK                              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] SPI_LD_reg/CK                              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_rec_prev_reg/CK                        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] pkt_rec_prev_reg/CK                        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[11]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] sh_sync_inst/counter_reg[11]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] TX_LD_reg/CK                               fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] TX_LD_reg/CK                               rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] PKT_LD_reg/CK                              fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] PKT_LD_reg/CK                              rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_pos_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] fsm_sync_inst/state_pos_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] clk                                        fall    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] clk                                        rise    dc_slow:setup      0.000       fully annotated
[05/31 16:06:37    663s] -----------------------------------------------------------------------------------------------------------------
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 16:06:37    663s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 16:06:37    663s] Info: 1 threads available for lower-level modules during optimization.
[05/31 16:06:37    663s] 
[05/31 16:06:37    663s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:06:38    664s] #################################################################################
[05/31 16:06:38    664s] # Design Stage: PreRoute
[05/31 16:06:38    664s] # Design Name: TOP
[05/31 16:06:38    664s] # Design Mode: 22nm
[05/31 16:06:38    664s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:06:38    664s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:06:38    664s] # Signoff Settings: SI Off 
[05/31 16:06:38    664s] #################################################################################
[05/31 16:06:38    664s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3603.4M) ***
[05/31 16:06:38    664s]              0V	    gnd
[05/31 16:06:38    664s]           0.72V	    vdd
[05/31 16:06:38    664s] Processing average sequential pin duty cycle 
[05/31 16:06:38    664s] Processing average sequential pin duty cycle 
[05/31 16:06:38    664s] Executing ccopt post-processing.
[05/31 16:06:38    664s] Synthesizing clock trees with CCOpt...
[05/31 16:06:38    664s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:11:04.5/0:15:54.2 (0.7), mem = 3619.1M
[05/31 16:06:38    664s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 16:06:38    664s] CCOpt::Phase::PreparingToBalance...
[05/31 16:06:38    664s] Leaving CCOpt scope - Initializing power interface...
[05/31 16:06:38    664s] Processing average sequential pin duty cycle 
[05/31 16:06:38    664s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:38    664s] Leaving CCOpt scope - Initializing activity data...
[05/31 16:06:38    664s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:38    664s] 
[05/31 16:06:38    664s] Positive (advancing) pin insertion delays
[05/31 16:06:38    664s] =========================================
[05/31 16:06:38    664s] 
[05/31 16:06:38    664s] Found 0 advancing pin insertion delay (0.000% of 224 clock tree sinks)
[05/31 16:06:38    664s] 
[05/31 16:06:38    664s] Negative (delaying) pin insertion delays
[05/31 16:06:38    664s] ========================================
[05/31 16:06:38    664s] 
[05/31 16:06:38    664s] Found 0 delaying pin insertion delay (0.000% of 224 clock tree sinks)
[05/31 16:06:38    664s] Notify start of optimization...
[05/31 16:06:38    664s] Notify start of optimization done.
[05/31 16:06:38    664s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/31 16:06:38    664s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3619.1M, EPOCH TIME: 1748721998.746165
[05/31 16:06:38    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:38    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:38    664s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:3611.1M, EPOCH TIME: 1748721998.748296
[05/31 16:06:38    664s] [oiLAM] Zs 11, 12
[05/31 16:06:38    664s] ### Creating LA Mngr. totSessionCpu=0:11:04 mem=3611.1M
[05/31 16:06:38    664s] ### Creating LA Mngr, finished. totSessionCpu=0:11:04 mem=3611.1M
[05/31 16:06:38    664s] Running pre-eGR process
[05/31 16:06:38    664s] (I)      Started Early Global Route ( Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      Initializing eGR engine (regular)
[05/31 16:06:38    664s] Set min layer with design mode ( 3 )
[05/31 16:06:38    664s] Set max layer with default ( 127 )
[05/31 16:06:38    664s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:38    664s] Min route layer (adjusted) = 3
[05/31 16:06:38    664s] Max route layer (adjusted) = 11
[05/31 16:06:38    664s] (I)      clean place blk overflow:
[05/31 16:06:38    664s] (I)      H : enabled 1.00 0
[05/31 16:06:38    664s] (I)      V : enabled 1.00 0
[05/31 16:06:38    664s] (I)      Initializing eGR engine (regular)
[05/31 16:06:38    664s] Set min layer with design mode ( 3 )
[05/31 16:06:38    664s] Set max layer with default ( 127 )
[05/31 16:06:38    664s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:38    664s] Min route layer (adjusted) = 3
[05/31 16:06:38    664s] Max route layer (adjusted) = 11
[05/31 16:06:38    664s] (I)      clean place blk overflow:
[05/31 16:06:38    664s] (I)      H : enabled 1.00 0
[05/31 16:06:38    664s] (I)      V : enabled 1.00 0
[05/31 16:06:38    664s] (I)      Started Early Global Route kernel ( Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      Running eGR Regular flow
[05/31 16:06:38    664s] (I)      # wire layers (front) : 12
[05/31 16:06:38    664s] (I)      # wire layers (back)  : 0
[05/31 16:06:38    664s] (I)      min wire layer : 1
[05/31 16:06:38    664s] (I)      max wire layer : 11
[05/31 16:06:38    664s] (I)      # cut layers (front) : 11
[05/31 16:06:38    664s] (I)      # cut layers (back)  : 0
[05/31 16:06:38    664s] (I)      min cut layer : 1
[05/31 16:06:38    664s] (I)      max cut layer : 10
[05/31 16:06:38    664s] (I)      ================================== Layers ===================================
[05/31 16:06:38    664s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:38    664s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:38    664s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:38    664s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:38    664s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:38    664s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:38    664s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:38    664s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:38    664s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:38    664s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:38    664s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:38    664s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:38    664s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:38    664s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:38    664s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:38    664s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:38    664s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:38    664s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:38    664s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      == Non-default Options ==
[05/31 16:06:38    664s] (I)      Maximum routing layer                              : 11
[05/31 16:06:38    664s] (I)      Minimum routing layer                              : 3
[05/31 16:06:38    664s] (I)      Top routing layer                                  : 11
[05/31 16:06:38    664s] (I)      Bottom routing layer                               : 3
[05/31 16:06:38    664s] (I)      Number of threads                                  : 1
[05/31 16:06:38    664s] (I)      Route tie net to shape                             : auto
[05/31 16:06:38    664s] (I)      Method to set GCell size                           : row
[05/31 16:06:38    664s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:06:38    664s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:06:38    664s] (I)      ============== Pin Summary ==============
[05/31 16:06:38    664s] (I)      +-------+--------+---------+------------+
[05/31 16:06:38    664s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:06:38    664s] (I)      +-------+--------+---------+------------+
[05/31 16:06:38    664s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:06:38    664s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:06:38    664s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:06:38    664s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:06:38    664s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:06:38    664s] (I)      +-------+--------+---------+------------+
[05/31 16:06:38    664s] (I)      Use row-based GCell size
[05/31 16:06:38    664s] (I)      Use row-based GCell align
[05/31 16:06:38    664s] (I)      layer 0 area = 6400
[05/31 16:06:38    664s] (I)      layer 1 area = 8800
[05/31 16:06:38    664s] (I)      layer 2 area = 11000
[05/31 16:06:38    664s] (I)      layer 3 area = 11000
[05/31 16:06:38    664s] (I)      layer 4 area = 11000
[05/31 16:06:38    664s] (I)      layer 5 area = 11000
[05/31 16:06:38    664s] (I)      layer 6 area = 11000
[05/31 16:06:38    664s] (I)      layer 7 area = 810000
[05/31 16:06:38    664s] (I)      layer 8 area = 2000000
[05/31 16:06:38    664s] (I)      layer 9 area = 2000000
[05/31 16:06:38    664s] (I)      layer 10 area = 0
[05/31 16:06:38    664s] (I)      GCell unit size   : 540
[05/31 16:06:38    664s] (I)      GCell multiplier  : 1
[05/31 16:06:38    664s] (I)      GCell row height  : 540
[05/31 16:06:38    664s] (I)      Actual row height : 540
[05/31 16:06:38    664s] (I)      GCell align ref   : 3944 4000
[05/31 16:06:38    664s] [NR-eGR] Track table information for default rule: 
[05/31 16:06:38    664s] [NR-eGR] M1 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] M2 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] C1 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] C2 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] C3 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] C4 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] C5 has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] JA has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] QA has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] QB has single uniform track structure
[05/31 16:06:38    664s] [NR-eGR] LB has single uniform track structure
[05/31 16:06:38    664s] (I)      ========================= Default via ==========================
[05/31 16:06:38    664s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:38    664s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:06:38    664s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:38    664s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:06:38    664s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 16:06:38    664s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:06:38    664s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:06:38    664s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:06:38    664s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:06:38    664s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:06:38    664s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:06:38    664s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:06:38    664s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:06:38    664s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:38    664s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:06:38    664s] [NR-eGR] Read 0 PG shapes
[05/31 16:06:38    664s] [NR-eGR] Read 0 clock shapes
[05/31 16:06:38    664s] [NR-eGR] Read 0 other shapes
[05/31 16:06:38    664s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:06:38    664s] [NR-eGR] #Instance Blockages : 676
[05/31 16:06:38    664s] [NR-eGR] #PG Blockages       : 0
[05/31 16:06:38    664s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:06:38    664s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:06:38    664s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:06:38    664s] [NR-eGR] #Other Blockages    : 0
[05/31 16:06:38    664s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:06:38    664s] (I)      Custom ignore net properties:
[05/31 16:06:38    664s] (I)      1 : NotLegal
[05/31 16:06:38    664s] (I)      Default ignore net properties:
[05/31 16:06:38    664s] (I)      1 : Special
[05/31 16:06:38    664s] (I)      2 : Analog
[05/31 16:06:38    664s] (I)      3 : Fixed
[05/31 16:06:38    664s] (I)      4 : Skipped
[05/31 16:06:38    664s] (I)      5 : MixedSignal
[05/31 16:06:38    664s] (I)      Prerouted net properties:
[05/31 16:06:38    664s] (I)      1 : NotLegal
[05/31 16:06:38    664s] (I)      2 : Special
[05/31 16:06:38    664s] (I)      3 : Analog
[05/31 16:06:38    664s] (I)      4 : Fixed
[05/31 16:06:38    664s] (I)      5 : Skipped
[05/31 16:06:38    664s] (I)      6 : MixedSignal
[05/31 16:06:38    664s] [NR-eGR] Early global route reroute all routable nets
[05/31 16:06:38    664s] [NR-eGR] #prerouted nets         : 0
[05/31 16:06:38    664s] [NR-eGR] #prerouted special nets : 0
[05/31 16:06:38    664s] [NR-eGR] #prerouted wires        : 0
[05/31 16:06:38    664s] [NR-eGR] Read 1149 nets ( ignored 0 )
[05/31 16:06:38    664s] (I)        Front-side 1149 ( ignored 0 )
[05/31 16:06:38    664s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:06:38    664s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:06:38    664s] (I)      Reading macro buffers
[05/31 16:06:38    664s] (I)      Number of macros with buffers: 0
[05/31 16:06:38    664s] (I)      early_global_route_priority property id does not exist.
[05/31 16:06:38    664s] (I)      Setting up GCell size
[05/31 16:06:38    664s] (I)      Base Grid  :   126 x   126
[05/31 16:06:38    664s] (I)      Final Grid :    63 x    63
[05/31 16:06:38    664s] (I)      Read Num Blocks=676  Num Prerouted Wires=0  Num CS=0
[05/31 16:06:38    664s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:38    664s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:06:38    664s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:06:38    664s] (I)      Track adjustment: Reducing 5453 tracks (12.00%) for Layer3
[05/31 16:06:38    664s] (I)      Number of ignored nets                =      0
[05/31 16:06:38    664s] (I)      Number of connected nets              =      0
[05/31 16:06:38    664s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 16:06:38    664s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:06:38    664s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:06:38    664s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:06:38    664s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:06:38    664s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:06:38    664s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:06:38    664s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 16:06:38    664s] (I)      Ndr track 0 does not exist
[05/31 16:06:38    664s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:06:38    664s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:06:38    664s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:06:38    664s] (I)      Site width          :   116  (dbu)
[05/31 16:06:38    664s] (I)      Row height          :   540  (dbu)
[05/31 16:06:38    664s] (I)      GCell row height    :   540  (dbu)
[05/31 16:06:38    664s] (I)      GCell width         :  1080  (dbu)
[05/31 16:06:38    664s] (I)      GCell height        :  1080  (dbu)
[05/31 16:06:38    664s] (I)      Grid                :    63    63    11
[05/31 16:06:38    664s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:06:38    664s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:06:38    664s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:06:38    664s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:06:38    664s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:06:38    664s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:38    664s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:38    664s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:06:38    664s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:06:38    664s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:06:38    664s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:06:38    664s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:06:38    664s] (I)      --------------------------------------------------------
[05/31 16:06:38    664s] 
[05/31 16:06:38    664s] [NR-eGR] ============ Routing rule table ============
[05/31 16:06:38    664s] [NR-eGR] Rule id: 0  Nets: 1149
[05/31 16:06:38    664s] [NR-eGR] ========================================
[05/31 16:06:38    664s] [NR-eGR] 
[05/31 16:06:38    664s] (I)      ======== NDR :  =========
[05/31 16:06:38    664s] (I)      +--------------+--------+
[05/31 16:06:38    664s] (I)      |           ID |      0 |
[05/31 16:06:38    664s] (I)      |         Name |        |
[05/31 16:06:38    664s] (I)      |      Default |    yes |
[05/31 16:06:38    664s] (I)      |  Clk Special |     no |
[05/31 16:06:38    664s] (I)      | Hard spacing |     no |
[05/31 16:06:38    664s] (I)      |    NDR track | (none) |
[05/31 16:06:38    664s] (I)      |      NDR via | (none) |
[05/31 16:06:38    664s] (I)      |  Extra space |      0 |
[05/31 16:06:38    664s] (I)      |      Shields |      0 |
[05/31 16:06:38    664s] (I)      |   Demand (H) |      1 |
[05/31 16:06:38    664s] (I)      |   Demand (V) |      1 |
[05/31 16:06:38    664s] (I)      |        #Nets |   1149 |
[05/31 16:06:38    664s] (I)      +--------------+--------+
[05/31 16:06:38    664s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:38    664s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:06:38    664s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:38    664s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:06:38    664s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:38    664s] (I)      =============== Blocked Tracks ===============
[05/31 16:06:38    664s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:38    664s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:06:38    664s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:38    664s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     3 |   47439 |     5532 |        11.66% |
[05/31 16:06:38    664s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:06:38    664s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:38    664s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      Reset routing kernel
[05/31 16:06:38    664s] (I)      Started Global Routing ( Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      totalPins=4293  totalGlobalPin=3501 (81.55%)
[05/31 16:06:38    664s] (I)      ================= Net Group Info =================
[05/31 16:06:38    664s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:38    664s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:06:38    664s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:38    664s] (I)      |  1 |           1149 |        C1(3) |    LB(11) |
[05/31 16:06:38    664s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:38    664s] (I)      total 2D Cap : 236919 = (101430 H, 135489 V)
[05/31 16:06:38    664s] (I)      total 2D Demand : 670 = (0 H, 670 V)
[05/31 16:06:38    664s] (I)      #blocked GCells = 0
[05/31 16:06:38    664s] (I)      #regions = 1
[05/31 16:06:38    664s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [3, 11]
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] (I)      ============  Phase 1a Route ============
[05/31 16:06:38    664s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] (I)      ============  Phase 1b Route ============
[05/31 16:06:38    664s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 16:06:38    664s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.553280e+03um
[05/31 16:06:38    664s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:06:38    664s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] (I)      ============  Phase 1c Route ============
[05/31 16:06:38    664s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] (I)      ============  Phase 1d Route ============
[05/31 16:06:38    664s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] (I)      ============  Phase 1e Route ============
[05/31 16:06:38    664s] (I)      Usage: 4216 = (2069 H, 2147 V) = (2.04% H, 1.58% V) = (2.235e+03um H, 2.319e+03um V)
[05/31 16:06:38    664s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.553280e+03um
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] (I)      ============  Phase 1l Route ============
[05/31 16:06:38    664s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 16:06:38    664s] (I)      Layer  3:      37273      2730       148        1500       45372    ( 3.20%) 
[05/31 16:06:38    664s] (I)      Layer  4:      46748      2375         0           0       46872    ( 0.00%) 
[05/31 16:06:38    664s] (I)      Layer  5:      46686       947         0           0       46872    ( 0.00%) 
[05/31 16:06:38    664s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 16:06:38    664s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 16:06:38    664s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 16:06:38    664s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 16:06:38    664s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 16:06:38    664s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 16:06:38    664s] (I)      Total:        233317      6087       148        4437      239294    ( 1.82%) 
[05/31 16:06:38    664s] (I)      
[05/31 16:06:38    664s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:06:38    664s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/31 16:06:38    664s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/31 16:06:38    664s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/31 16:06:38    664s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:06:38    664s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      C1 ( 3)        73( 1.93%)        13( 0.34%)         1( 0.03%)   ( 2.30%) 
[05/31 16:06:38    664s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:38    664s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:06:38    664s] [NR-eGR]        Total        73( 0.26%)        13( 0.05%)         1( 0.00%)   ( 0.31%) 
[05/31 16:06:38    664s] [NR-eGR] 
[05/31 16:06:38    664s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      Updating congestion map
[05/31 16:06:38    664s] (I)      total 2D Cap : 237130 = (101430 H, 135700 V)
[05/31 16:06:38    664s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:06:38    664s] (I)      Running track assignment and export wires
[05/31 16:06:38    664s] (I)      Delete wires for 1149 nets 
[05/31 16:06:38    664s] (I)      ============= Track Assignment ============
[05/31 16:06:38    664s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:06:38    664s] (I)      Run Multi-thread track assignment
[05/31 16:06:38    664s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      Started Export ( Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:06:38    664s] [NR-eGR] Total eGR-routed clock nets wire length: 364um, number of vias: 658
[05/31 16:06:38    664s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:38    664s] [NR-eGR]             Length (um)   Vias 
[05/31 16:06:38    664s] [NR-eGR] -------------------------------
[05/31 16:06:38    664s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:06:38    664s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:06:38    664s] [NR-eGR]  C1  (3V)          1760   5388 
[05/31 16:06:38    664s] [NR-eGR]  C2  (4H)          2414   1264 
[05/31 16:06:38    664s] [NR-eGR]  C3  (5V)           978     11 
[05/31 16:06:38    664s] [NR-eGR]  C4  (6H)            42      0 
[05/31 16:06:38    664s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:06:38    664s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:06:38    664s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:06:38    664s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:06:38    664s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:06:38    664s] [NR-eGR] -------------------------------
[05/31 16:06:38    664s] [NR-eGR]      Total         5193  12165 
[05/31 16:06:38    664s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:38    664s] [NR-eGR] Total half perimeter of net bounding box: 3855um
[05/31 16:06:38    664s] [NR-eGR] Total length: 5193um, number of vias: 12165
[05/31 16:06:38    664s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:38    664s] (I)      == Layer wire length by net rule ==
[05/31 16:06:38    664s] (I)                  Default 
[05/31 16:06:38    664s] (I)      --------------------
[05/31 16:06:38    664s] (I)       M1  (1V)       0um 
[05/31 16:06:38    664s] (I)       M2  (2H)       0um 
[05/31 16:06:38    664s] (I)       C1  (3V)    1760um 
[05/31 16:06:38    664s] (I)       C2  (4H)    2414um 
[05/31 16:06:38    664s] (I)       C3  (5V)     978um 
[05/31 16:06:38    664s] (I)       C4  (6H)      42um 
[05/31 16:06:38    664s] (I)       C5  (7V)       0um 
[05/31 16:06:38    664s] (I)       JA  (8H)       0um 
[05/31 16:06:38    664s] (I)       QA  (9V)       0um 
[05/31 16:06:38    664s] (I)       QB  (10H)      0um 
[05/31 16:06:38    664s] (I)       LB  (11V)      0um 
[05/31 16:06:38    664s] (I)      --------------------
[05/31 16:06:38    664s] (I)           Total   5193um 
[05/31 16:06:38    664s] (I)      == Layer via count by net rule ==
[05/31 16:06:38    664s] (I)                  Default 
[05/31 16:06:38    664s] (I)      --------------------
[05/31 16:06:38    664s] (I)       M1  (1V)      1455 
[05/31 16:06:38    664s] (I)       M2  (2H)      4047 
[05/31 16:06:38    664s] (I)       C1  (3V)      5388 
[05/31 16:06:38    664s] (I)       C2  (4H)      1264 
[05/31 16:06:38    664s] (I)       C3  (5V)        11 
[05/31 16:06:38    664s] (I)       C4  (6H)         0 
[05/31 16:06:38    664s] (I)       C5  (7V)         0 
[05/31 16:06:38    664s] (I)       JA  (8H)         0 
[05/31 16:06:38    664s] (I)       QA  (9V)         0 
[05/31 16:06:38    664s] (I)       QB  (10H)        0 
[05/31 16:06:38    664s] (I)       LB  (11V)        0 
[05/31 16:06:38    664s] (I)      --------------------
[05/31 16:06:38    664s] (I)           Total    12165 
[05/31 16:06:38    664s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[05/31 16:06:38    664s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:38    664s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] [NR-eGR] Finished Early Global Route ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.48 MB )
[05/31 16:06:38    664s] (I)      ========================================= Runtime Summary ==========================================
[05/31 16:06:38    664s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/31 16:06:38    664s] (I)      ----------------------------------------------------------------------------------------------------
[05/31 16:06:38    664s] (I)       Early Global Route                             100.00%  631.55 sec  631.63 sec  0.08 sec  0.08 sec 
[05/31 16:06:38    664s] (I)       +-Early Global Route kernel                     94.62%  631.55 sec  631.63 sec  0.07 sec  0.06 sec 
[05/31 16:06:38    664s] (I)       | +-Import and model                            24.48%  631.56 sec  631.58 sec  0.02 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | +-Create place DB                            4.88%  631.56 sec  631.56 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Import place data                        4.64%  631.56 sec  631.56 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Read instances and placement           1.37%  631.56 sec  631.56 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Read nets                              2.78%  631.56 sec  631.56 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Create route DB                           13.63%  631.56 sec  631.57 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | | +-Import route data (1T)                  13.14%  631.56 sec  631.57 sec  0.01 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Read blockages ( Layer 3-11 )          3.32%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read routing blockages               0.00%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read instance blockages              0.77%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read PG blockages                    0.80%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read clock blockages                 0.02%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read other blockages                 0.02%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read halo blockages                  0.02%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Read boundary cut boxes              0.00%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Read blackboxes                        0.02%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Read prerouted                         0.51%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Read nets                              0.53%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Set up via pillars                     0.03%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Initialize 3D grid graph               0.19%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Model blockage capacity                3.77%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | | +-Initialize 3D capacity               3.27%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Read aux data                              0.00%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Others data preparation                    0.03%  631.57 sec  631.57 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Create route kernel                        4.67%  631.57 sec  631.58 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | +-Global Routing                              23.85%  631.58 sec  631.60 sec  0.02 sec  0.03 sec 
[05/31 16:06:38    664s] (I)       | | +-Initialization                             0.79%  631.58 sec  631.58 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Net group 1                               20.33%  631.58 sec  631.60 sec  0.02 sec  0.02 sec 
[05/31 16:06:38    664s] (I)       | | | +-Generate topology                        1.21%  631.58 sec  631.58 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Phase 1a                                 2.64%  631.58 sec  631.58 sec  0.00 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Pattern routing (1T)                   1.76%  631.58 sec  631.58 sec  0.00 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Add via demand to 2D                   0.35%  631.58 sec  631.58 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Phase 1b                                 0.70%  631.58 sec  631.58 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Phase 1c                                 0.02%  631.59 sec  631.59 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Phase 1d                                 0.02%  631.59 sec  631.59 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Phase 1e                                 0.33%  631.59 sec  631.59 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Route legalization                     0.00%  631.59 sec  631.59 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | | +-Phase 1l                                12.71%  631.59 sec  631.60 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | | | +-Layer assignment (1T)                 12.06%  631.59 sec  631.60 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | +-Export cong map                              2.01%  631.60 sec  631.60 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Export 2D cong map                         0.14%  631.60 sec  631.60 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | +-Extract Global 3D Wires                      0.18%  631.60 sec  631.60 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | +-Track Assignment (1T)                       16.00%  631.60 sec  631.61 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | +-Initialization                             0.24%  631.60 sec  631.60 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Track Assignment Kernel                   14.93%  631.60 sec  631.61 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | +-Free Memory                                0.01%  631.61 sec  631.61 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | +-Export                                      16.45%  631.61 sec  631.63 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | +-Export DB wires                            7.76%  631.61 sec  631.62 sec  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | | +-Export all nets                          5.94%  631.61 sec  631.62 sec  0.00 sec  0.01 sec 
[05/31 16:06:38    664s] (I)       | | | +-Set wire vias                            1.20%  631.62 sec  631.62 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Report wirelength                          4.94%  631.62 sec  631.62 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Update net boxes                           2.76%  631.62 sec  631.62 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | | +-Update timing                              0.00%  631.62 sec  631.62 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)       | +-Postprocess design                           0.95%  631.63 sec  631.63 sec  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)      ====================== Summary by functions ======================
[05/31 16:06:38    664s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:06:38    664s] (I)      ------------------------------------------------------------------
[05/31 16:06:38    664s] (I)        0  Early Global Route               100.00%  0.08 sec  0.08 sec 
[05/31 16:06:38    664s] (I)        1  Early Global Route kernel         94.62%  0.07 sec  0.06 sec 
[05/31 16:06:38    664s] (I)        2  Import and model                  24.48%  0.02 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        2  Global Routing                    23.85%  0.02 sec  0.03 sec 
[05/31 16:06:38    664s] (I)        2  Export                            16.45%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        2  Track Assignment (1T)             16.00%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        2  Export cong map                    2.01%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        2  Postprocess design                 0.95%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        2  Extract Global 3D Wires            0.18%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Net group 1                       20.33%  0.02 sec  0.02 sec 
[05/31 16:06:38    664s] (I)        3  Track Assignment Kernel           14.93%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        3  Create route DB                   13.63%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        3  Export DB wires                    7.76%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        3  Report wirelength                  4.94%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Create place DB                    4.88%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Create route kernel                4.67%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Update net boxes                   2.76%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Initialization                     1.03%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Others data preparation            0.03%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Import route data (1T)            13.14%  0.01 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Phase 1l                          12.71%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        4  Export all nets                    5.94%  0.00 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        4  Import place data                  4.64%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Phase 1a                           2.64%  0.00 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        4  Generate topology                  1.21%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Set wire vias                      1.20%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Phase 1b                           0.70%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Phase 1e                           0.33%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Layer assignment (1T)             12.06%  0.01 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        5  Model blockage capacity            3.77%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Read blockages ( Layer 3-11 )      3.32%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Read nets                          3.31%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Pattern routing (1T)               1.76%  0.00 sec  0.01 sec 
[05/31 16:06:38    664s] (I)        5  Read instances and placement       1.37%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Read prerouted                     0.51%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Add via demand to 2D               0.35%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Initialize 3D grid graph           0.19%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Initialize 3D capacity             3.27%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read PG blockages                  0.80%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read instance blockages            0.77%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] (I)        7  Allocate memory for PG via list    0.02%  0.00 sec  0.00 sec 
[05/31 16:06:38    664s] Running post-eGR process
[05/31 16:06:38    664s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:06:38    664s] Legalization setup...
[05/31 16:06:38    664s] Using cell based legalization.
[05/31 16:06:38    664s] Initializing placement interface...
[05/31 16:06:38    664s]   Use check_library -place or consult logv if problems occur.
[05/31 16:06:38    664s]   Leaving CCOpt scope - Initializing placement interface...
[05/31 16:06:38    664s] OPERPROF: Starting DPlace-Init at level 1, MEM:3611.1M, EPOCH TIME: 1748721998.838808
[05/31 16:06:38    664s] Processing tracks to init pin-track alignment.
[05/31 16:06:38    664s] z: 1, totalTracks: 1
[05/31 16:06:38    664s] z: 3, totalTracks: 1
[05/31 16:06:38    664s] z: 5, totalTracks: 1
[05/31 16:06:38    664s] z: 7, totalTracks: 1
[05/31 16:06:38    664s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:38    664s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:38    664s] Initializing Route Infrastructure for color support ...
[05/31 16:06:38    664s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3611.1M, EPOCH TIME: 1748721998.839066
[05/31 16:06:38    664s] ### Add 31 auto generated vias to default rule
[05/31 16:06:38    664s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3611.1M, EPOCH TIME: 1748721998.841957
[05/31 16:06:38    664s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:38    664s] Cell TOP LLGs are deleted
[05/31 16:06:38    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:38    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:38    664s] # Building TOP llgBox search-tree.
[05/31 16:06:38    664s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:38    664s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3611.1M, EPOCH TIME: 1748721998.851801
[05/31 16:06:38    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:38    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:38    664s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3611.1M, EPOCH TIME: 1748721998.852126
[05/31 16:06:38    664s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:38    664s] Core basic site is GF22_DST
[05/31 16:06:38    664s] Processing tracks to init pin-track alignment.
[05/31 16:06:38    664s] z: 1, totalTracks: 1
[05/31 16:06:38    664s] z: 3, totalTracks: 1
[05/31 16:06:38    664s] z: 5, totalTracks: 1
[05/31 16:06:38    664s] z: 7, totalTracks: 1
[05/31 16:06:39    664s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:39    664s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:39    664s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:39    664s] SiteArray: use 430,080 bytes
[05/31 16:06:39    664s] SiteArray: current memory after site array memory allocation 3611.1M
[05/31 16:06:39    664s] SiteArray: FP blocked sites are writable
[05/31 16:06:39    664s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:06:39    664s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3611.1M, EPOCH TIME: 1748721999.030361
[05/31 16:06:39    664s] Process 25775 wires and vias for routing blockage analysis
[05/31 16:06:39    664s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.005, MEM:3611.1M, EPOCH TIME: 1748721999.035687
[05/31 16:06:39    664s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:39    664s] Atter site array init, number of instance map data is 0.
[05/31 16:06:39    664s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.253, MEM:3611.1M, EPOCH TIME: 1748721999.104696
[05/31 16:06:39    664s] 
[05/31 16:06:39    664s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:39    664s] 
[05/31 16:06:39    664s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:39    664s] OPERPROF:     Starting CMU at level 3, MEM:3611.1M, EPOCH TIME: 1748721999.105249
[05/31 16:06:39    664s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3611.1M, EPOCH TIME: 1748721999.107647
[05/31 16:06:39    664s] 
[05/31 16:06:39    664s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:39    664s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.256, MEM:3611.1M, EPOCH TIME: 1748721999.107946
[05/31 16:06:39    664s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3611.1M, EPOCH TIME: 1748721999.108006
[05/31 16:06:39    664s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3611.1M, EPOCH TIME: 1748721999.108087
[05/31 16:06:39    664s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3611.1MB).
[05/31 16:06:39    664s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.270, MEM:3611.1M, EPOCH TIME: 1748721999.108913
[05/31 16:06:39    664s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 16:06:39    664s] Initializing placement interface done.
[05/31 16:06:39    664s] Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:06:39    664s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3611.1M, EPOCH TIME: 1748721999.109066
[05/31 16:06:39    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:39    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:39    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:39    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:39    664s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:3611.1M, EPOCH TIME: 1748721999.130133
[05/31 16:06:39    664s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:39    664s] Leaving CCOpt scope - Initializing placement interface...
[05/31 16:06:39    664s] OPERPROF: Starting DPlace-Init at level 1, MEM:3611.1M, EPOCH TIME: 1748721999.144340
[05/31 16:06:39    664s] Processing tracks to init pin-track alignment.
[05/31 16:06:39    664s] z: 1, totalTracks: 1
[05/31 16:06:39    664s] z: 3, totalTracks: 1
[05/31 16:06:39    664s] z: 5, totalTracks: 1
[05/31 16:06:39    664s] z: 7, totalTracks: 1
[05/31 16:06:39    664s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:39    664s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:39    664s] Initializing Route Infrastructure for color support ...
[05/31 16:06:39    664s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3611.1M, EPOCH TIME: 1748721999.144594
[05/31 16:06:39    664s] ### Add 31 auto generated vias to default rule
[05/31 16:06:39    664s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3611.1M, EPOCH TIME: 1748721999.147530
[05/31 16:06:39    664s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:39    664s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:39    664s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3611.1M, EPOCH TIME: 1748721999.153690
[05/31 16:06:39    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:39    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:39    665s] OPERPROF:     Starting CMU at level 3, MEM:3611.1M, EPOCH TIME: 1748721999.388521
[05/31 16:06:39    665s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3611.1M, EPOCH TIME: 1748721999.390955
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:39    665s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.238, MEM:3611.1M, EPOCH TIME: 1748721999.391251
[05/31 16:06:39    665s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3611.1M, EPOCH TIME: 1748721999.391312
[05/31 16:06:39    665s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3611.1M, EPOCH TIME: 1748721999.391393
[05/31 16:06:39    665s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3611.1MB).
[05/31 16:06:39    665s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.247, MEM:3611.1M, EPOCH TIME: 1748721999.391727
[05/31 16:06:39    665s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 16:06:39    665s] Set min layer with design mode ( 3 )
[05/31 16:06:39    665s] Set max layer with default ( 127 )
[05/31 16:06:39    665s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:39    665s] Min route layer (adjusted) = 3
[05/31 16:06:39    665s] Max route layer (adjusted) = 11
[05/31 16:06:39    665s] [PSP]    Load db... (mem=3.5M)
[05/31 16:06:39    665s] [PSP]    Read data from FE... (mem=3.5M)
[05/31 16:06:39    665s] (I)      Number of ignored instance 0
[05/31 16:06:39    665s] (I)      Number of inbound cells 0
[05/31 16:06:39    665s] (I)      Number of opened ILM blockages 0
[05/31 16:06:39    665s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/31 16:06:39    665s] (I)      numMoveCells=1128, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/31 16:06:39    665s] (I)      cell height: 540, count: 1128
[05/31 16:06:39    665s] [PSP]    Read rows... (mem=3.5M)
[05/31 16:06:39    665s] (I)      rowRegion is not equal to core box, resetting core box
[05/31 16:06:39    665s] (I)      rowRegion : (3944, 4000) - (63916, 63940)
[05/31 16:06:39    665s] (I)      coreBox   : (3944, 4000) - (63916, 64000)
[05/31 16:06:39    665s] [PSP]    Done Read rows (cpu=0.000s, mem=3.5M)
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] [PSP]    Done Read data from FE (cpu=0.000s, mem=3.5M)
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] [PSP]    Done Load db (cpu=0.000s, mem=3.5M)
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] [PSP]    Constructing placeable region... (mem=3.5M)
[05/31 16:06:39    665s] (I)      Constructing bin map
[05/31 16:06:39    665s] (I)      Initialize bin information with width=5400 height=5400
[05/31 16:06:39    665s] (I)      Done constructing bin map
[05/31 16:06:39    665s] [PSP]    Compute region effective width... (mem=3.5M)
[05/31 16:06:39    665s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.5M)
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] [PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.5M)
[05/31 16:06:39    665s] 
[05/31 16:06:39    665s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/31 16:06:39    665s] Validating CTS configuration...
[05/31 16:06:39    665s] Checking module port directions...
[05/31 16:06:39    665s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:39    665s] Non-default CCOpt properties:
[05/31 16:06:39    665s]   Public non-default CCOpt properties:
[05/31 16:06:39    665s]     cts_merge_clock_gates is set for at least one object
[05/31 16:06:39    665s]     cts_merge_clock_logic is set for at least one object
[05/31 16:06:39    665s]     route_type is set for at least one object
[05/31 16:06:39    665s]     source_max_capacitance is set for at least one object
[05/31 16:06:39    665s]     target_max_trans_sdc is set for at least one object
[05/31 16:06:39    665s]   Private non-default CCOpt properties:
[05/31 16:06:39    665s]     cloning_copy_activity: 1 (default: false)
[05/31 16:06:39    665s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:39    665s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:06:39    665s] eee: pegSigSF=1.070000
[05/31 16:06:39    665s] Initializing multi-corner resistance tables ...
[05/31 16:06:39    665s] eee: Grid unit RC data computation started
[05/31 16:06:39    665s] eee: Grid unit RC data computation completed
[05/31 16:06:39    665s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:06:39    665s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:06:39    665s] eee: l=3 avDens=0.113184 usedTrk=325.968889 availTrk=2880.000000 sigTrk=325.968889
[05/31 16:06:39    665s] eee: l=4 avDens=0.146070 usedTrk=446.973335 availTrk=3060.000000 sigTrk=446.973335
[05/31 16:06:39    665s] eee: l=5 avDens=0.062869 usedTrk=181.062036 availTrk=2880.000000 sigTrk=181.062036
[05/31 16:06:39    665s] eee: l=6 avDens=0.014305 usedTrk=7.724444 availTrk=540.000000 sigTrk=7.724444
[05/31 16:06:39    665s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:39    665s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:39    665s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:39    665s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:39    665s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:39    665s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:06:39    665s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:06:39    665s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.252336 uaWl=1.000000 uaWlH=0.661100 aWlH=0.000000 lMod=0 pMax=0.906800 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:06:39    665s] eee: NetCapCache creation started. (Current Mem: 3611.051M) 
[05/31 16:06:39    665s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3611.051M) 
[05/31 16:06:39    665s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:06:39    665s] eee: Metal Layers Info:
[05/31 16:06:39    665s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:39    665s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:06:39    665s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:39    665s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:06:39    665s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:06:39    665s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:06:39    665s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:06:39    665s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:06:39    665s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:06:39    665s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:06:39    665s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:06:39    665s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:06:39    665s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:06:39    665s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:06:39    665s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:39    665s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:06:39    665s] Route type trimming info:
[05/31 16:06:39    665s]   No route type modifications were made.
[05/31 16:06:39    665s] End AAE Lib Interpolated Model. (MEM=3617.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_2P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_32
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_3
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_24
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_20
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_16
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_32
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_16
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_9
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_6
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_3
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2P75
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_2
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_7P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_MN_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P75
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_32
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_24
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1P75
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_10
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_L_1
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
[05/31 16:06:39    665s] Original list had 39 cells:
[05/31 16:06:39    665s] UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
[05/31 16:06:39    665s] New trimmed list has 18 cells:
[05/31 16:06:39    665s] UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_9
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_6
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_32
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.01
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_3
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_24
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_20
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_2
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_18
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_16
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_15
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_12
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_10
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_0P75
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
[05/31 16:06:39    665s] Original list had 18 cells:
[05/31 16:06:39    665s] UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/31 16:06:39    665s] New trimmed list has 17 cells:
[05/31 16:06:39    665s] UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_2
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_1
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_6
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_3
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_24
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_2
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_16
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_12
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_1
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_9
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_8
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_7
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_6
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.02
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_4
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P75
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P5
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_16
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_13
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_12
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_11
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:39    665s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_0P75
[05/31 16:06:39    665s] Accumulated time to calculate placeable region: 0.03
[05/31 16:06:42    668s] **WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[05/31 16:06:42    668s] Type 'man IMPCCOPT-2431' for more detail.
[05/31 16:06:44    670s] Clock tree balancer configuration for clock_tree clk:
[05/31 16:06:44    670s] Non-default CCOpt properties:
[05/31 16:06:44    670s]   Public non-default CCOpt properties:
[05/31 16:06:44    670s]     cts_merge_clock_gates: true (default: false)
[05/31 16:06:44    670s]     cts_merge_clock_logic: true (default: false)
[05/31 16:06:44    670s]     route_type (leaf): default_route_type_leaf (default: default)
[05/31 16:06:44    670s]     route_type (top): default_route_type_nonleaf (default: default)
[05/31 16:06:44    670s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/31 16:06:44    670s]     source_max_capacitance: 0.005 (default: auto)
[05/31 16:06:44    670s]   No private non-default CCOpt properties
[05/31 16:06:44    670s] For power domain auto-default:
[05/31 16:06:44    670s]   Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
[05/31 16:06:44    670s]   Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
[05/31 16:06:44    670s]   Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
[05/31 16:06:44    670s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3594.413um^2
[05/31 16:06:44    670s] Top Routing info:
[05/31 16:06:44    670s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:06:44    670s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/31 16:06:44    670s] Trunk Routing info:
[05/31 16:06:44    670s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:06:44    670s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:06:44    670s] Leaf Routing info:
[05/31 16:06:44    670s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:06:44    670s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:06:44    670s] For timing_corner dc_slow:setup, late and power domain auto-default:
[05/31 16:06:44    670s]   Slew time target (leaf):    0.060ns
[05/31 16:06:44    670s]   Slew time target (trunk):   0.060ns
[05/31 16:06:44    670s]   Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
[05/31 16:06:44    670s]   Buffer unit delay: 0.030ns
[05/31 16:06:44    670s]   Buffer max distance: 253.914um
[05/31 16:06:44    670s] Fastest wire driving cells and distances:
[05/31 16:06:44    670s]   Buffer    : {lib_cell:UDB116SVT24_BUF_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=239.728um, saturatedSlew=0.052ns, speed=4506.165um per ns, cellArea=9.668um^2 per 1000um}
[05/31 16:06:44    670s]   Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=160.919um, saturatedSlew=0.038ns, speed=5149.408um per ns, cellArea=8.175um^2 per 1000um}
[05/31 16:06:44    670s]   Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_16, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=226.134um, saturatedSlew=0.052ns, speed=3595.135um per ns, cellArea=12.742um^2 per 1000um}
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Logic Sizing Table:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] ----------------------------------------------------------
[05/31 16:06:44    670s] Cell    Instance count    Source    Eligible library cells
[05/31 16:06:44    670s] ----------------------------------------------------------
[05/31 16:06:44    670s]   (empty table)
[05/31 16:06:44    670s] ----------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Clock tree balancer configuration for skew_group clk/mode_mission:
[05/31 16:06:44    670s]  Created from constraint modes: {[]}
[05/31 16:06:44    670s]   Sources:                     pin clk
[05/31 16:06:44    670s]   Total number of sinks:       224
[05/31 16:06:44    670s]   Delay constrained sinks:     224
[05/31 16:06:44    670s]   Constrains:                  default
[05/31 16:06:44    670s]   Non-leaf sinks:              0
[05/31 16:06:44    670s]   Ignore pins:                 0
[05/31 16:06:44    670s]  Timing corner dc_slow:setup.late:
[05/31 16:06:44    670s]   Skew target:                 0.030ns
[05/31 16:06:44    670s] Primary reporting skew groups are:
[05/31 16:06:44    670s] skew_group clk/mode_mission with 224 clock sinks
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Constraint summary
[05/31 16:06:44    670s] ==================
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Transition constraints are active in the following delay corners:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] dc_slow:setup.late
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Cap constraints are active in the following delay corners:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] dc_slow:setup.late
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Transition constraint summary:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] ------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
[05/31 16:06:44    670s] ------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] dc_slow:setup.late (primary)         -            -              -                 -
[05/31 16:06:44    670s]              -                     0.060         226       auto extracted    all
[05/31 16:06:44    670s] ------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Capacitance constraint summary:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] ----------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
[05/31 16:06:44    670s] ----------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] dc_slow:setup.late (primary)        -            -                       -                         -
[05/31 16:06:44    670s]              -                    0.005          1        source_max_capacitance_property    all
[05/31 16:06:44    670s] ----------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Clock DAG hash initial state: 17643871726192905787 8366003674244087075
[05/31 16:06:44    670s] CTS services accumulated run-time stats initial state:
[05/31 16:06:44    670s]   delay calculator: calls=31097, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:44    670s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:44    670s]   steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:44    670s] Clock DAG stats initial state:
[05/31 16:06:44    670s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:44    670s]   sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:44    670s]   misc counts      : r=1, pp=0, mci=0
[05/31 16:06:44    670s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:44    670s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:44    670s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:06:44    670s] UM:*                                                                   InitialState
[05/31 16:06:44    670s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:06:44    670s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Layer information for route type default_route_type_leaf:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] Layer    Preferred    Route    Res.          Cap.          RC
[05/31 16:06:44    670s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] M1       N            V           8.420        0.183         1.540
[05/31 16:06:44    670s] M2       N            H          11.284        0.177         2.003
[05/31 16:06:44    670s] C1       Y            V           5.521        0.191         1.052
[05/31 16:06:44    670s] C2       Y            H           5.425        0.167         0.908
[05/31 16:06:44    670s] C3       N            V           5.425        0.168         0.911
[05/31 16:06:44    670s] C4       N            H           5.425        0.170         0.920
[05/31 16:06:44    670s] C5       N            V           5.425        0.170         0.923
[05/31 16:06:44    670s] JA       N            H           0.034        0.304         0.010
[05/31 16:06:44    670s] QA       N            V           0.006        0.374         0.002
[05/31 16:06:44    670s] QB       N            H           0.006        0.422         0.003
[05/31 16:06:44    670s] LB       N            V           0.007        0.455         0.003
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:06:44    670s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Layer information for route type default_route_type_nonleaf:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] Layer    Preferred    Route    Res.          Cap.          RC
[05/31 16:06:44    670s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] M1       N            V          14.765        0.210         3.102
[05/31 16:06:44    670s] M2       N            H          20.553        0.184         3.778
[05/31 16:06:44    670s] C1       Y            V          12.709        0.216         2.742
[05/31 16:06:44    670s] C2       Y            H          12.752        0.186         2.378
[05/31 16:06:44    670s] C3       N            V          12.710        0.188         2.388
[05/31 16:06:44    670s] C4       N            H          12.702        0.191         2.431
[05/31 16:06:44    670s] C5       N            V          12.752        0.192         2.451
[05/31 16:06:44    670s] JA       N            H           0.034        0.378         0.013
[05/31 16:06:44    670s] QA       N            V           0.006        0.421         0.003
[05/31 16:06:44    670s] QB       N            H           0.006        0.468         0.003
[05/31 16:06:44    670s] LB       N            V           0.007        0.495         0.004
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:06:44    670s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Layer information for route type default_route_type_nonleaf:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] Layer    Preferred    Route    Res.          Cap.          RC
[05/31 16:06:44    670s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] M1       N            V           8.420        0.183         1.540
[05/31 16:06:44    670s] M2       N            H          11.284        0.177         2.003
[05/31 16:06:44    670s] C1       Y            V           5.521        0.191         1.052
[05/31 16:06:44    670s] C2       Y            H           5.425        0.167         0.908
[05/31 16:06:44    670s] C3       N            V           5.425        0.168         0.911
[05/31 16:06:44    670s] C4       N            H           5.425        0.170         0.920
[05/31 16:06:44    670s] C5       N            V           5.425        0.170         0.923
[05/31 16:06:44    670s] JA       N            H           0.034        0.304         0.010
[05/31 16:06:44    670s] QA       N            V           0.006        0.374         0.002
[05/31 16:06:44    670s] QB       N            H           0.006        0.422         0.003
[05/31 16:06:44    670s] LB       N            V           0.007        0.455         0.003
[05/31 16:06:44    670s] --------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Via selection for estimated routes (rule default):
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] --------------------------------------------------------------------------
[05/31 16:06:44    670s] Layer    Via Cell                 Res.      Cap.     RC       Top of Stack
[05/31 16:06:44    670s] Range                             (Ohm)     (fF)     (fs)     Only
[05/31 16:06:44    670s] --------------------------------------------------------------------------
[05/31 16:06:44    670s] M1-M2    VIA01_0_30_0_30_HH_V1    14.000    0.016    0.221    false
[05/31 16:06:44    670s] M2-C1    VIA02_0_30_2_34_HH_AY    16.000    0.018    0.291    false
[05/31 16:06:44    670s] C1-C2    VIA03                    14.000    0.013    0.188    false
[05/31 16:06:44    670s] C2-C3    VIA04_0_25_0_32_HH_A2    14.000    0.016    0.223    false
[05/31 16:06:44    670s] C3-C4    VIA05                    14.000    0.012    0.174    false
[05/31 16:06:44    670s] C4-C5    VIA06_0_25_0_32_HH_A4    14.000    0.015    0.211    false
[05/31 16:06:44    670s] C5-JA    VIA07                     0.340    0.552    0.188    false
[05/31 16:06:44    670s] JA-QA    VIA08                     0.055    2.116    0.116    false
[05/31 16:06:44    670s] QA-QB    VIA09                     0.055    1.290    0.071    false
[05/31 16:06:44    670s] QB-LB    VIA10                     0.025    3.184    0.080    false
[05/31 16:06:44    670s] --------------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/31 16:06:44    670s] Type 'man IMPCCOPT-2314' for more detail.
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Ideal and dont_touch net fanout counts:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] -----------------------------------------------------------
[05/31 16:06:44    670s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/31 16:06:44    670s] -----------------------------------------------------------
[05/31 16:06:44    670s]       1            10                      0
[05/31 16:06:44    670s]      11           100                      0
[05/31 16:06:44    670s]     101          1000                      1
[05/31 16:06:44    670s]    1001         10000                      0
[05/31 16:06:44    670s]   10001           +                        0
[05/31 16:06:44    670s] -----------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Top ideal and dont_touch nets by fanout:
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] ---------------------
[05/31 16:06:44    670s] Net name    Fanout ()
[05/31 16:06:44    670s] ---------------------
[05/31 16:06:44    670s] clk            224
[05/31 16:06:44    670s] ---------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] No dont_touch hnets found in the clock tree
[05/31 16:06:44    670s] No dont_touch hpins found in the clock network.
[05/31 16:06:44    670s] Checking for illegal sizes of clock logic instances...
[05/31 16:06:44    670s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Filtering reasons for cell type: buffer
[05/31 16:06:44    670s] =======================================
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] Clock trees    Power domain    Reason                         Library cells
[05/31 16:06:44    670s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] all            auto-default    Library trimming               { UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_2P75
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3P75
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_5 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_7P5
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_M_4
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_2P5
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_5 }
[05/31 16:06:44    670s] all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_6
[05/31 16:06:44    670s]                                                                 UDB116SVT24_BUF_S_8 }
[05/31 16:06:44    670s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Filtering reasons for cell type: inverter
[05/31 16:06:44    670s] =========================================
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] Clock trees    Power domain    Reason                         Library cells
[05/31 16:06:44    670s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] all            auto-default    Library trimming               { UDB116SVT24_INV_1P5 }
[05/31 16:06:44    670s] all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_10
[05/31 16:06:44    670s]                                                                 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25
[05/31 16:06:44    670s]                                                                 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_20
[05/31 16:06:44    670s]                                                                 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_3
[05/31 16:06:44    670s]                                                                 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6
[05/31 16:06:44    670s]                                                                 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9 }
[05/31 16:06:44    670s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Validating CTS configuration done. (took cpu=0:00:05.1 real=0:00:05.1)
[05/31 16:06:44    670s] CCOpt configuration status: all checks passed.
[05/31 16:06:44    670s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/31 16:06:44    670s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/31 16:06:44    670s]   No exclusion drivers are needed.
[05/31 16:06:44    670s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/31 16:06:44    670s] Antenna diode management...
[05/31 16:06:44    670s]   Found 0 antenna diodes in the clock trees.
[05/31 16:06:44    670s]   
[05/31 16:06:44    670s] Antenna diode management done.
[05/31 16:06:44    670s] Adding driver cells for primary IOs...
[05/31 16:06:44    670s] Adding driver cells for primary IOs done.
[05/31 16:06:44    670s] Adding driver cells for primary IOs...
[05/31 16:06:44    670s] Adding driver cells for primary IOs done.
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] ----------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] CCOpt reported the following when adding drivers below input ports and above output ports     
[05/31 16:06:44    670s] ----------------------------------------------------------------------------------------------
[05/31 16:06:44    670s]   (empty table)
[05/31 16:06:44    670s] ----------------------------------------------------------------------------------------------
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Adding driver cell for primary IO roots...
[05/31 16:06:44    670s] Adding driver cell for primary IO roots done.
[05/31 16:06:44    670s] Maximizing clock DAG abstraction...
[05/31 16:06:44    670s]   Removing clock DAG drivers
[05/31 16:06:44    670s] Maximizing clock DAG abstraction done.
[05/31 16:06:44    670s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.7 real=0:00:05.8)
[05/31 16:06:44    670s] Synthesizing clock trees...
[05/31 16:06:44    670s]   Preparing To Balance...
[05/31 16:06:44    670s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:06:44    670s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3673.8M, EPOCH TIME: 1748722004.499457
[05/31 16:06:44    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:44    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:44    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:44    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:44    670s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:3673.8M, EPOCH TIME: 1748722004.533877
[05/31 16:06:44    670s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:44    670s]   Leaving CCOpt scope - Initializing placement interface...
[05/31 16:06:44    670s] OPERPROF: Starting DPlace-Init at level 1, MEM:3673.8M, EPOCH TIME: 1748722004.536209
[05/31 16:06:44    670s] Processing tracks to init pin-track alignment.
[05/31 16:06:44    670s] z: 1, totalTracks: 1
[05/31 16:06:44    670s] z: 3, totalTracks: 1
[05/31 16:06:44    670s] z: 5, totalTracks: 1
[05/31 16:06:44    670s] z: 7, totalTracks: 1
[05/31 16:06:44    670s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:44    670s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:44    670s] Initializing Route Infrastructure for color support ...
[05/31 16:06:44    670s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3673.8M, EPOCH TIME: 1748722004.537898
[05/31 16:06:44    670s] ### Add 31 auto generated vias to default rule
[05/31 16:06:44    670s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3673.8M, EPOCH TIME: 1748722004.540867
[05/31 16:06:44    670s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:44    670s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:44    670s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3673.8M, EPOCH TIME: 1748722004.547399
[05/31 16:06:44    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:44    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:44    670s] OPERPROF:     Starting CMU at level 3, MEM:3673.8M, EPOCH TIME: 1748722004.788371
[05/31 16:06:44    670s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3673.8M, EPOCH TIME: 1748722004.790830
[05/31 16:06:44    670s] 
[05/31 16:06:44    670s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:44    670s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.244, MEM:3673.8M, EPOCH TIME: 1748722004.791120
[05/31 16:06:44    670s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3673.8M, EPOCH TIME: 1748722004.791180
[05/31 16:06:44    670s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3673.8M, EPOCH TIME: 1748722004.791260
[05/31 16:06:44    670s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3673.8MB).
[05/31 16:06:44    670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.255, MEM:3673.8M, EPOCH TIME: 1748722004.791572
[05/31 16:06:44    670s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 16:06:44    670s]   Merging duplicate siblings in DAG...
[05/31 16:06:44    670s]     Clock DAG hash before merging: 17643871726192905787 8366003674244087075
[05/31 16:06:44    670s]     CTS services accumulated run-time stats before merging:
[05/31 16:06:44    670s]       delay calculator: calls=31097, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:44    670s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:44    670s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:44    670s]     Clock DAG stats before merging:
[05/31 16:06:44    670s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:44    670s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:44    670s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:44    670s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:44    670s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:44    670s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:06:44    670s] UM:*                                                                   before merging
[05/31 16:06:44    670s]     Resynthesising clock tree into netlist...
[05/31 16:06:44    670s]       Reset timing graph...
[05/31 16:06:44    670s] Ignoring AAE DB Resetting ...
[05/31 16:06:44    670s]       Reset timing graph done.
[05/31 16:06:44    670s]     Resynthesising clock tree into netlist done.
[05/31 16:06:44    670s]     Merging duplicate clock dag driver clones in DAG...
[05/31 16:06:44    670s]     Merging duplicate clock dag driver clones in DAG done.
[05/31 16:06:44    670s]     
[05/31 16:06:44    670s]     Disconnecting clock tree from netlist...
[05/31 16:06:44    670s]     Disconnecting clock tree from netlist done.
[05/31 16:06:44    670s]   Merging duplicate siblings in DAG done.
[05/31 16:06:44    670s]   Applying movement limits...
[05/31 16:06:44    670s]   Applying movement limits done.
[05/31 16:06:44    670s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/31 16:06:44    670s]   CCOpt::Phase::Construction...
[05/31 16:06:44    670s]   Stage::Clustering...
[05/31 16:06:44    670s]   Clustering...
[05/31 16:06:44    670s]     Clock DAG hash before 'Clustering': 17643871726192905787 8366003674244087075
[05/31 16:06:44    670s]     CTS services accumulated run-time stats before 'Clustering':
[05/31 16:06:44    670s]       delay calculator: calls=31097, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:44    670s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:44    670s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:44    670s]     Initialize for clustering...
[05/31 16:06:44    670s]     Clock DAG hash before clustering: 17643871726192905787 8366003674244087075
[05/31 16:06:44    670s]     CTS services accumulated run-time stats before clustering:
[05/31 16:06:44    670s]       delay calculator: calls=31097, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:44    670s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:44    670s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:44    670s]     Clock DAG stats before clustering:
[05/31 16:06:44    670s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:44    670s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:44    670s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:44    670s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:44    670s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:44    670s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:06:44    670s] UM:*                                                                   before clustering
[05/31 16:06:44    670s]     Computing max distances from locked parents...
[05/31 16:06:44    670s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/31 16:06:44    670s]     Computing max distances from locked parents done.
[05/31 16:06:44    670s]     Computing optimal clock node locations...
[05/31 16:06:44    670s]     : End AAE Lib Interpolated Model. (MEM=3673.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:44    670s] ...20% ...40% ...60% ...80% ...100% 
[05/31 16:06:44    670s]     Optimal path computation stats:
[05/31 16:06:44    670s]       Successful          : 0
[05/31 16:06:44    670s]       Unsuccessful        : 0
[05/31 16:06:44    670s]       Immovable           : 1
[05/31 16:06:44    670s]       lockedParentLocation: 0
[05/31 16:06:44    670s]       Region hash         : e4d0d11cb7a6f7ec
[05/31 16:06:44    670s]     Unsuccessful details:
[05/31 16:06:44    670s]     
[05/31 16:06:44    670s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:44    670s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:06:44    670s]     Bottom-up phase...
[05/31 16:06:44    670s]     Clustering bottom-up starting from leaves...
[05/31 16:06:44    670s]       Clustering clock_tree clk...
[05/31 16:06:44    670s]       Clustering clock_tree clk done.
[05/31 16:06:44    670s]     Clustering bottom-up starting from leaves done.
[05/31 16:06:44    670s]     Rebuilding the clock tree after clustering...
[05/31 16:06:44    670s]     Rebuilding the clock tree after clustering done.
[05/31 16:06:44    670s]     Clock DAG hash after bottom-up phase: 17643871726192905787 8366003674244087075
[05/31 16:06:44    670s]     CTS services accumulated run-time stats after bottom-up phase:
[05/31 16:06:44    670s]       delay calculator: calls=31098, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:44    670s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:44    670s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:44    670s]     Clock DAG stats after bottom-up phase:
[05/31 16:06:44    670s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:44    670s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:44    670s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:44    670s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:44    670s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:44    670s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:06:44    670s] UM:*                                                                   after bottom-up phase
[05/31 16:06:44    670s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:06:44    670s]     Legalizing clock trees...
[05/31 16:06:44    670s]     Resynthesising clock tree into netlist...
[05/31 16:06:44    670s]       Reset timing graph...
[05/31 16:06:45    670s] Ignoring AAE DB Resetting ...
[05/31 16:06:45    670s]       Reset timing graph done.
[05/31 16:06:45    670s]     Resynthesising clock tree into netlist done.
[05/31 16:06:45    670s]     Commiting net attributes....
[05/31 16:06:45    670s]     Commiting net attributes. done.
[05/31 16:06:45    670s]     Leaving CCOpt scope - ClockRefiner...
[05/31 16:06:45    670s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3673.8M, EPOCH TIME: 1748722005.002295
[05/31 16:06:45    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    670s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:3619.8M, EPOCH TIME: 1748722005.024920
[05/31 16:06:45    670s]     Assigned high priority to 224 instances.
[05/31 16:06:45    670s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/31 16:06:45    670s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/31 16:06:45    670s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3619.8M, EPOCH TIME: 1748722005.038956
[05/31 16:06:45    670s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3619.8M, EPOCH TIME: 1748722005.039069
[05/31 16:06:45    670s] Processing tracks to init pin-track alignment.
[05/31 16:06:45    670s] z: 1, totalTracks: 1
[05/31 16:06:45    670s] z: 3, totalTracks: 1
[05/31 16:06:45    670s] z: 5, totalTracks: 1
[05/31 16:06:45    670s] z: 7, totalTracks: 1
[05/31 16:06:45    670s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:45    670s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:45    670s] Initializing Route Infrastructure for color support ...
[05/31 16:06:45    670s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3619.8M, EPOCH TIME: 1748722005.039301
[05/31 16:06:45    670s] ### Add 31 auto generated vias to default rule
[05/31 16:06:45    670s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.003, MEM:3619.8M, EPOCH TIME: 1748722005.042172
[05/31 16:06:45    670s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:45    670s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:45    670s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3619.8M, EPOCH TIME: 1748722005.048318
[05/31 16:06:45    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:45    671s] OPERPROF:       Starting CMU at level 4, MEM:3619.8M, EPOCH TIME: 1748722005.283647
[05/31 16:06:45    671s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:3619.8M, EPOCH TIME: 1748722005.286064
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:45    671s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.240, REAL:0.238, MEM:3619.8M, EPOCH TIME: 1748722005.286357
[05/31 16:06:45    671s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3619.8M, EPOCH TIME: 1748722005.286417
[05/31 16:06:45    671s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3619.8M, EPOCH TIME: 1748722005.286499
[05/31 16:06:45    671s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3619.8MB).
[05/31 16:06:45    671s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.248, MEM:3619.8M, EPOCH TIME: 1748722005.286819
[05/31 16:06:45    671s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.250, REAL:0.248, MEM:3619.8M, EPOCH TIME: 1748722005.286867
[05/31 16:06:45    671s] TDRefine: refinePlace mode is spiral
[05/31 16:06:45    671s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.4
[05/31 16:06:45    671s] OPERPROF: Starting Refine-Place at level 1, MEM:3619.8M, EPOCH TIME: 1748722005.286994
[05/31 16:06:45    671s] *** Starting refinePlace (0:11:11 mem=3619.8M) ***
[05/31 16:06:45    671s] Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.410e+02)
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:45    671s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3619.8M, EPOCH TIME: 1748722005.287971
[05/31 16:06:45    671s] # Found 0 legal fixed insts to color.
[05/31 16:06:45    671s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3619.8M, EPOCH TIME: 1748722005.288074
[05/31 16:06:45    671s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3619.8M, EPOCH TIME: 1748722005.288421
[05/31 16:06:45    671s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:06:45    671s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3619.8M, EPOCH TIME: 1748722005.288966
[05/31 16:06:45    671s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:45    671s] Set min layer with design mode ( 3 )
[05/31 16:06:45    671s] Set max layer with default ( 127 )
[05/31 16:06:45    671s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:45    671s] Min route layer (adjusted) = 3
[05/31 16:06:45    671s] Max route layer (adjusted) = 11
[05/31 16:06:45    671s] Set min layer with design mode ( 3 )
[05/31 16:06:45    671s] Set max layer with default ( 127 )
[05/31 16:06:45    671s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:45    671s] Min route layer (adjusted) = 3
[05/31 16:06:45    671s] Max route layer (adjusted) = 11
[05/31 16:06:45    671s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3619.8M, EPOCH TIME: 1748722005.293149
[05/31 16:06:45    671s] Starting refinePlace ...
[05/31 16:06:45    671s] Set min layer with design mode ( 3 )
[05/31 16:06:45    671s] Set max layer with default ( 127 )
[05/31 16:06:45    671s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:45    671s] Min route layer (adjusted) = 3
[05/31 16:06:45    671s] Max route layer (adjusted) = 11
[05/31 16:06:45    671s] One DDP V2 for no tweak run.
[05/31 16:06:45    671s] Set min layer with design mode ( 3 )
[05/31 16:06:45    671s] Set max layer with default ( 127 )
[05/31 16:06:45    671s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:45    671s] Min route layer (adjusted) = 3
[05/31 16:06:45    671s] Max route layer (adjusted) = 11
[05/31 16:06:45    671s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:06:45    671s] DDP markSite nrRow 111 nrJob 111
[05/31 16:06:45    671s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 16:06:45    671s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3619.8MB) @(0:11:11 - 0:11:11).
[05/31 16:06:45    671s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:45    671s] wireLenOptFixPriorityInst 224 inst fixed
[05/31 16:06:45    671s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s]  Info: 0 filler has been deleted!
[05/31 16:06:45    671s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 16:06:45    671s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/31 16:06:45    671s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:45    671s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3587.8MB) @(0:11:11 - 0:11:11).
[05/31 16:06:45    671s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:45    671s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3587.8MB
[05/31 16:06:45    671s] Statistics of distance of Instance movement in refine placement:
[05/31 16:06:45    671s]   maximum (X+Y) =         0.00 um
[05/31 16:06:45    671s]   mean    (X+Y) =         0.00 um
[05/31 16:06:45    671s] Summary Report:
[05/31 16:06:45    671s] Instances move: 0 (out of 1128 movable)
[05/31 16:06:45    671s] Instances flipped: 0
[05/31 16:06:45    671s] Mean displacement: 0.00 um
[05/31 16:06:45    671s] Max displacement: 0.00 um 
[05/31 16:06:45    671s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:06:45    671s] Total instances moved : 0
[05/31 16:06:45    671s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.150, REAL:0.148, MEM:3587.8M, EPOCH TIME: 1748722005.441491
[05/31 16:06:45    671s] Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.410e+02)
[05/31 16:06:45    671s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3587.8MB
[05/31 16:06:45    671s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3587.8MB) @(0:11:11 - 0:11:11).
[05/31 16:06:45    671s] *** Finished refinePlace (0:11:11 mem=3587.8M) ***
[05/31 16:06:45    671s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.4
[05/31 16:06:45    671s] OPERPROF: Finished Refine-Place at level 1, CPU:0.160, REAL:0.156, MEM:3587.8M, EPOCH TIME: 1748722005.442497
[05/31 16:06:45    671s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3587.8M, EPOCH TIME: 1748722005.442604
[05/31 16:06:45    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:06:45    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:3587.8M, EPOCH TIME: 1748722005.463330
[05/31 16:06:45    671s]     ClockRefiner summary
[05/31 16:06:45    671s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/31 16:06:45    671s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/31 16:06:45    671s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/31 16:06:45    671s]     Revert refine place priority changes on 0 instances.
[05/31 16:06:45    671s] OPERPROF: Starting DPlace-Init at level 1, MEM:3587.8M, EPOCH TIME: 1748722005.477187
[05/31 16:06:45    671s] Processing tracks to init pin-track alignment.
[05/31 16:06:45    671s] z: 1, totalTracks: 1
[05/31 16:06:45    671s] z: 3, totalTracks: 1
[05/31 16:06:45    671s] z: 5, totalTracks: 1
[05/31 16:06:45    671s] z: 7, totalTracks: 1
[05/31 16:06:45    671s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:45    671s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:45    671s] Initializing Route Infrastructure for color support ...
[05/31 16:06:45    671s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3587.8M, EPOCH TIME: 1748722005.477434
[05/31 16:06:45    671s] ### Add 31 auto generated vias to default rule
[05/31 16:06:45    671s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3587.8M, EPOCH TIME: 1748722005.480344
[05/31 16:06:45    671s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:45    671s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:45    671s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3587.8M, EPOCH TIME: 1748722005.486573
[05/31 16:06:45    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:45    671s] OPERPROF:     Starting CMU at level 3, MEM:3587.8M, EPOCH TIME: 1748722005.721651
[05/31 16:06:45    671s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3587.8M, EPOCH TIME: 1748722005.724088
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:45    671s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.238, MEM:3587.8M, EPOCH TIME: 1748722005.724387
[05/31 16:06:45    671s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3587.8M, EPOCH TIME: 1748722005.724447
[05/31 16:06:45    671s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3587.8M, EPOCH TIME: 1748722005.724530
[05/31 16:06:45    671s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3587.8MB).
[05/31 16:06:45    671s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.248, MEM:3587.8M, EPOCH TIME: 1748722005.724849
[05/31 16:06:45    671s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/31 16:06:45    671s]     Disconnecting clock tree from netlist...
[05/31 16:06:45    671s]     Disconnecting clock tree from netlist done.
[05/31 16:06:45    671s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:06:45    671s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3587.8M, EPOCH TIME: 1748722005.725390
[05/31 16:06:45    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:3587.8M, EPOCH TIME: 1748722005.745748
[05/31 16:06:45    671s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:45    671s]     Leaving CCOpt scope - Initializing placement interface...
[05/31 16:06:45    671s] OPERPROF: Starting DPlace-Init at level 1, MEM:3587.8M, EPOCH TIME: 1748722005.746033
[05/31 16:06:45    671s] Processing tracks to init pin-track alignment.
[05/31 16:06:45    671s] z: 1, totalTracks: 1
[05/31 16:06:45    671s] z: 3, totalTracks: 1
[05/31 16:06:45    671s] z: 5, totalTracks: 1
[05/31 16:06:45    671s] z: 7, totalTracks: 1
[05/31 16:06:45    671s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:45    671s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:45    671s] Initializing Route Infrastructure for color support ...
[05/31 16:06:45    671s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3587.8M, EPOCH TIME: 1748722005.746286
[05/31 16:06:45    671s] ### Add 31 auto generated vias to default rule
[05/31 16:06:45    671s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3587.8M, EPOCH TIME: 1748722005.749222
[05/31 16:06:45    671s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:45    671s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:45    671s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3587.8M, EPOCH TIME: 1748722005.754845
[05/31 16:06:45    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:45    671s] OPERPROF:     Starting CMU at level 3, MEM:3587.8M, EPOCH TIME: 1748722005.989879
[05/31 16:06:45    671s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3587.8M, EPOCH TIME: 1748722005.992059
[05/31 16:06:45    671s] 
[05/31 16:06:45    671s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:45    671s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.238, MEM:3587.8M, EPOCH TIME: 1748722005.992357
[05/31 16:06:45    671s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3587.8M, EPOCH TIME: 1748722005.992417
[05/31 16:06:45    671s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3587.8M, EPOCH TIME: 1748722005.992489
[05/31 16:06:45    671s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3587.8MB).
[05/31 16:06:45    671s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.247, MEM:3587.8M, EPOCH TIME: 1748722005.992800
[05/31 16:06:45    671s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 16:06:45    671s]     Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:06:46    671s] End AAE Lib Interpolated Model. (MEM=3593.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:46    671s]     Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:46    671s]     
[05/31 16:06:46    671s]     Clock tree legalization - Histogram:
[05/31 16:06:46    671s]     ====================================
[05/31 16:06:46    671s]     
[05/31 16:06:46    671s]     --------------------------------
[05/31 16:06:46    671s]     Movement (um)    Number of cells
[05/31 16:06:46    671s]     --------------------------------
[05/31 16:06:46    671s]       (empty table)
[05/31 16:06:46    671s]     --------------------------------
[05/31 16:06:46    671s]     
[05/31 16:06:46    671s]     
[05/31 16:06:46    671s]     Clock tree legalization - There are no Movements:
[05/31 16:06:46    671s]     =================================================
[05/31 16:06:46    671s]     
[05/31 16:06:46    671s]     ---------------------------------------------
[05/31 16:06:46    671s]     Movement (um)    Desired     Achieved    Node
[05/31 16:06:46    671s]                      location    location    
[05/31 16:06:46    671s]     ---------------------------------------------
[05/31 16:06:46    671s]       (empty table)
[05/31 16:06:46    671s]     ---------------------------------------------
[05/31 16:06:46    671s]     
[05/31 16:06:46    671s]     Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/31 16:06:46    671s]     Clock DAG hash after 'Clustering': 17643871726192905787 8366003674244087075
[05/31 16:06:46    671s]     CTS services accumulated run-time stats after 'Clustering':
[05/31 16:06:46    671s]       delay calculator: calls=31099, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:46    671s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:46    671s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:46    671s]     Clock DAG stats after 'Clustering':
[05/31 16:06:46    671s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:46    671s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:46    671s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:46    671s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:46    671s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:46    671s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:46    671s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:46    671s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:46    671s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:46    671s]     Clock DAG net violations after 'Clustering':
[05/31 16:06:46    671s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:46    671s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/31 16:06:46    671s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:46    671s]     Primary reporting skew groups after 'Clustering':
[05/31 16:06:46    671s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:46    671s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:46    671s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:46    671s]     Skew group summary after 'Clustering':
[05/31 16:06:46    671s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:46    671s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:46    671s]   Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Post-Clustering Statistics Report
[05/31 16:06:46    671s]   =================================
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Fanout Statistics:
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   -----------------------------------------------------------------------------
[05/31 16:06:46    671s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[05/31 16:06:46    671s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[05/31 16:06:46    671s]   -----------------------------------------------------------------------------
[05/31 16:06:46    671s]   Trunk         1        1.000       1         1        0.000      {1 <= 2}
[05/31 16:06:46    671s]   Leaf          1      224.000     224       224        0.000      {1 <= 224}
[05/31 16:06:46    671s]   -----------------------------------------------------------------------------
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Clustering Failure Statistics:
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   --------------------------------
[05/31 16:06:46    671s]   Net Type    Clusters    Clusters
[05/31 16:06:46    671s]               Tried       Failed
[05/31 16:06:46    671s]   --------------------------------
[05/31 16:06:46    671s]     (empty table)
[05/31 16:06:46    671s]   --------------------------------
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Clustering Partition Statistics:
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   ----------------------------------------------------------------------------------
[05/31 16:06:46    671s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[05/31 16:06:46    671s]               Fraction    Fraction    Count        Size    Size    Size    Size
[05/31 16:06:46    671s]   ----------------------------------------------------------------------------------
[05/31 16:06:46    671s]     (empty table)
[05/31 16:06:46    671s]   ----------------------------------------------------------------------------------
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Longest 5 runtime clustering solutions:
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   ----------------------------------------------------------------------------
[05/31 16:06:46    671s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[05/31 16:06:46    671s]   ----------------------------------------------------------------------------
[05/31 16:06:46    671s]   4809.443      224         0                  1          clk           clk
[05/31 16:06:46    671s]   ----------------------------------------------------------------------------
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Bottom-up runtime statistics:
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   -----------------------------------------------------
[05/31 16:06:46    671s]   Mean        Min         Max         Std. Dev    Count
[05/31 16:06:46    671s]   -----------------------------------------------------
[05/31 16:06:46    671s]   4809.443    4809.443    4809.443     0.000         1
[05/31 16:06:46    671s]   -----------------------------------------------------
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   
[05/31 16:06:46    671s]   Looking for fanout violations...
[05/31 16:06:46    671s]   Looking for fanout violations done.
[05/31 16:06:46    671s]   CongRepair After Initial Clustering...
[05/31 16:06:46    671s]   Reset timing graph...
[05/31 16:06:46    671s] Ignoring AAE DB Resetting ...
[05/31 16:06:46    671s]   Reset timing graph done.
[05/31 16:06:46    671s]   Leaving CCOpt scope - Early Global Route...
[05/31 16:06:46    671s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3641.9M, EPOCH TIME: 1748722006.051194
[05/31 16:06:46    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/31 16:06:46    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    671s] Cell TOP LLGs are deleted
[05/31 16:06:46    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    671s] # Resetting pin-track-align track data.
[05/31 16:06:46    671s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.023, MEM:3587.9M, EPOCH TIME: 1748722006.073734
[05/31 16:06:46    671s]   Clock implementation routing...
[05/31 16:06:46    671s] Net route status summary:
[05/31 16:06:46    671s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:46    671s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:46    671s]     Routing using eGR only...
[05/31 16:06:46    671s]       Early Global Route - eGR only step...
[05/31 16:06:46    671s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[05/31 16:06:46    671s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/31 16:06:46    671s] (ccopt eGR): Start to route 1 all nets
[05/31 16:06:46    671s] Running pre-eGR process
[05/31 16:06:46    671s] (I)      Started Early Global Route ( Curr Mem: 3.46 MB )
[05/31 16:06:46    671s] (I)      Initializing eGR engine (clean)
[05/31 16:06:46    671s] Set min layer with design mode ( 3 )
[05/31 16:06:46    671s] Set max layer with default ( 127 )
[05/31 16:06:46    671s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:46    671s] Min route layer (adjusted) = 3
[05/31 16:06:46    671s] Max route layer (adjusted) = 11
[05/31 16:06:46    671s] (I)      clean place blk overflow:
[05/31 16:06:46    671s] (I)      H : enabled 1.00 0
[05/31 16:06:46    671s] (I)      V : enabled 1.00 0
[05/31 16:06:46    671s] (I)      Initializing eGR engine (clean)
[05/31 16:06:46    671s] Set min layer with design mode ( 3 )
[05/31 16:06:46    671s] Set max layer with default ( 127 )
[05/31 16:06:46    671s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:46    671s] Min route layer (adjusted) = 3
[05/31 16:06:46    671s] Max route layer (adjusted) = 11
[05/31 16:06:46    671s] (I)      clean place blk overflow:
[05/31 16:06:46    671s] (I)      H : enabled 1.00 0
[05/31 16:06:46    671s] (I)      V : enabled 1.00 0
[05/31 16:06:46    671s] (I)      Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[05/31 16:06:46    671s] (I)      Running eGR Cong Clean flow
[05/31 16:06:46    671s] (I)      # wire layers (front) : 12
[05/31 16:06:46    671s] (I)      # wire layers (back)  : 0
[05/31 16:06:46    671s] (I)      min wire layer : 1
[05/31 16:06:46    671s] (I)      max wire layer : 11
[05/31 16:06:46    671s] (I)      # cut layers (front) : 11
[05/31 16:06:46    671s] (I)      # cut layers (back)  : 0
[05/31 16:06:46    671s] (I)      min cut layer : 1
[05/31 16:06:46    671s] (I)      max cut layer : 10
[05/31 16:06:46    671s] (I)      ================================== Layers ===================================
[05/31 16:06:46    671s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    671s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:46    671s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    671s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:46    671s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:46    671s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    671s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    671s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    671s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    671s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    671s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:46    671s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:46    671s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:46    671s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:46    671s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    671s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:46    671s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:46    671s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    671s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[05/31 16:06:46    671s] (I)      == Non-default Options ==
[05/31 16:06:46    671s] (I)      Clean congestion better                            : true
[05/31 16:06:46    671s] (I)      Estimate vias on DPT layer                         : true
[05/31 16:06:46    671s] (I)      Rerouting rounds                                   : 10
[05/31 16:06:46    671s] (I)      Clean congestion layer assignment rounds           : 3
[05/31 16:06:46    671s] (I)      Layer constraints as soft constraints              : true
[05/31 16:06:46    671s] (I)      Soft top layer                                     : true
[05/31 16:06:46    671s] (I)      Skip prospective layer relax nets                  : true
[05/31 16:06:46    671s] (I)      Better NDR handling                                : true
[05/31 16:06:46    671s] (I)      Improved NDR modeling in LA                        : true
[05/31 16:06:46    671s] (I)      Routing cost fix for NDR handling                  : true
[05/31 16:06:46    671s] (I)      Block tracks for preroutes                         : true
[05/31 16:06:46    671s] (I)      Assign IRoute by net group key                     : true
[05/31 16:06:46    671s] (I)      Block unroutable channels                          : true
[05/31 16:06:46    671s] (I)      Block unroutable channels 3D                       : true
[05/31 16:06:46    671s] (I)      Bound layer relaxed segment wl                     : true
[05/31 16:06:46    671s] (I)      Blocked pin reach length threshold                 : 2
[05/31 16:06:46    671s] (I)      Check blockage within NDR space in TA              : true
[05/31 16:06:46    671s] (I)      Skip must join for term with via pillar            : true
[05/31 16:06:46    671s] (I)      Model find APA for IO pin                          : true
[05/31 16:06:46    671s] (I)      On pin location for off pin term                   : true
[05/31 16:06:46    671s] (I)      Handle EOL spacing                                 : true
[05/31 16:06:46    671s] (I)      Merge PG vias by gap                               : true
[05/31 16:06:46    671s] (I)      Maximum routing layer                              : 11
[05/31 16:06:46    671s] (I)      Minimum routing layer                              : 3
[05/31 16:06:46    671s] (I)      Top routing layer                                  : 11
[05/31 16:06:46    671s] (I)      Bottom routing layer                               : 3
[05/31 16:06:46    671s] (I)      Ignore routing layer                               : true
[05/31 16:06:46    671s] (I)      Route selected nets only                           : true
[05/31 16:06:46    671s] (I)      Refine MST                                         : true
[05/31 16:06:46    671s] (I)      Honor PRL                                          : true
[05/31 16:06:46    671s] (I)      Strong congestion aware                            : true
[05/31 16:06:46    671s] (I)      Improved initial location for IRoutes              : true
[05/31 16:06:46    671s] (I)      Multi panel TA                                     : true
[05/31 16:06:46    671s] (I)      Penalize wire overlap                              : true
[05/31 16:06:46    671s] (I)      Expand small instance blockage                     : true
[05/31 16:06:46    671s] (I)      Reduce via in TA                                   : true
[05/31 16:06:46    671s] (I)      SS-aware routing                                   : true
[05/31 16:06:46    671s] (I)      Improve tree edge sharing                          : true
[05/31 16:06:46    671s] (I)      Improve 2D via estimation                          : true
[05/31 16:06:46    671s] (I)      Refine Steiner tree                                : true
[05/31 16:06:46    671s] (I)      Build spine tree                                   : true
[05/31 16:06:46    671s] (I)      Model pass through capacity                        : true
[05/31 16:06:46    671s] (I)      Extend blockages by a half GCell                   : true
[05/31 16:06:46    671s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/31 16:06:46    671s] (I)      Consider pin shapes                                : true
[05/31 16:06:46    671s] (I)      Consider pin shapes for all nodes                  : true
[05/31 16:06:46    671s] (I)      Consider NR APA                                    : true
[05/31 16:06:46    671s] (I)      Consider IO pin shape                              : true
[05/31 16:06:46    671s] (I)      Fix pin connection bug                             : true
[05/31 16:06:46    671s] (I)      Consider layer RC for local wires                  : true
[05/31 16:06:46    671s] (I)      Honor layer constraint                             : true
[05/31 16:06:46    671s] (I)      Route to clock mesh pin                            : true
[05/31 16:06:46    671s] (I)      LA-aware pin escape length                         : 2
[05/31 16:06:46    671s] (I)      Connect multiple ports                             : true
[05/31 16:06:46    671s] (I)      Split for must join                                : true
[05/31 16:06:46    671s] (I)      Number of threads                                  : 1
[05/31 16:06:46    671s] (I)      Routing effort level                               : 10000
[05/31 16:06:46    671s] (I)      Prefer layer length threshold                      : 8
[05/31 16:06:46    671s] (I)      Overflow penalty cost                              : 10
[05/31 16:06:46    671s] (I)      A-star cost                                        : 0.300000
[05/31 16:06:46    671s] (I)      Misalignment cost                                  : 10.000000
[05/31 16:06:46    671s] (I)      Threshold for short IRoute                         : 6
[05/31 16:06:46    671s] (I)      Via cost during post routing                       : 1.000000
[05/31 16:06:46    671s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/31 16:06:46    671s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 16:06:46    671s] (I)      Scenic ratio bound                                 : 3.000000
[05/31 16:06:46    671s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/31 16:06:46    671s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/31 16:06:46    671s] (I)      Layer demotion scenic scale                        : 1.000000
[05/31 16:06:46    671s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/31 16:06:46    671s] (I)      PG-aware similar topology routing                  : true
[05/31 16:06:46    671s] (I)      Maze routing via cost fix                          : true
[05/31 16:06:46    671s] (I)      Apply PRL on PG terms                              : true
[05/31 16:06:46    671s] (I)      Apply PRL on obs objects                           : true
[05/31 16:06:46    671s] (I)      Handle range-type spacing rules                    : true
[05/31 16:06:46    671s] (I)      PG gap threshold multiplier                        : 10.000000
[05/31 16:06:46    671s] (I)      Parallel spacing query fix                         : true
[05/31 16:06:46    671s] (I)      Force source to root IR                            : true
[05/31 16:06:46    671s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/31 16:06:46    671s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/31 16:06:46    671s] (I)      Route tie net to shape                             : auto
[05/31 16:06:46    671s] (I)      Do not relax to DPT layer                          : true
[05/31 16:06:46    671s] (I)      No DPT in post routing                             : true
[05/31 16:06:46    671s] (I)      Modeling PG via merging fix                        : true
[05/31 16:06:46    671s] (I)      Shield aware TA                                    : true
[05/31 16:06:46    671s] (I)      Strong shield aware TA                             : true
[05/31 16:06:46    671s] (I)      Overflow calculation fix in LA                     : true
[05/31 16:06:46    671s] (I)      Post routing fix                                   : true
[05/31 16:06:46    671s] (I)      Strong post routing                                : true
[05/31 16:06:46    671s] (I)      Violation on path threshold                        : 1
[05/31 16:06:46    671s] (I)      Pass through capacity modeling                     : true
[05/31 16:06:46    671s] (I)      Read layer and via RC                              : true
[05/31 16:06:46    671s] (I)      Select the non-relaxed segments in post routing stage : true
[05/31 16:06:46    671s] (I)      Select term pin box for io pin                     : true
[05/31 16:06:46    671s] (I)      Penalize NDR sharing                               : true
[05/31 16:06:46    671s] (I)      Enable special modeling                            : false
[05/31 16:06:46    671s] (I)      Keep fixed segments                                : true
[05/31 16:06:46    671s] (I)      Reorder net groups by key                          : true
[05/31 16:06:46    671s] (I)      Increase net scenic ratio                          : true
[05/31 16:06:46    671s] (I)      Method to set GCell size                           : row
[05/31 16:06:46    671s] (I)      Connect multiple ports and must join fix           : true
[05/31 16:06:46    671s] (I)      Avoid high resistance layers                       : true
[05/31 16:06:46    671s] (I)      Segment length threshold                           : 1
[05/31 16:06:46    671s] (I)      Model find APA for IO pin fix                      : true
[05/31 16:06:46    671s] (I)      Avoid connecting non-metal layers                  : true
[05/31 16:06:46    671s] (I)      Use track pitch for NDR                            : true
[05/31 16:06:46    671s] (I)      Decide max and min layer to relax with layer difference : true
[05/31 16:06:46    671s] (I)      Handle non-default track width                     : false
[05/31 16:06:46    671s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:06:46    671s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:06:46    671s] (I)      ============== Pin Summary ==============
[05/31 16:06:46    671s] (I)      +-------+--------+---------+------------+
[05/31 16:06:46    671s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:06:46    671s] (I)      +-------+--------+---------+------------+
[05/31 16:06:46    671s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:06:46    671s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:06:46    671s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:06:46    671s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:06:46    671s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:06:46    671s] (I)      +-------+--------+---------+------------+
[05/31 16:06:46    671s] (I)      Use row-based GCell size
[05/31 16:06:46    671s] (I)      Use row-based GCell align
[05/31 16:06:46    671s] (I)      layer 0 area = 6400
[05/31 16:06:46    671s] (I)      layer 1 area = 8800
[05/31 16:06:46    671s] (I)      layer 2 area = 11000
[05/31 16:06:46    671s] (I)      layer 3 area = 11000
[05/31 16:06:46    671s] (I)      layer 4 area = 11000
[05/31 16:06:46    671s] (I)      layer 5 area = 11000
[05/31 16:06:46    671s] (I)      layer 6 area = 11000
[05/31 16:06:46    671s] (I)      layer 7 area = 810000
[05/31 16:06:46    671s] (I)      layer 8 area = 2000000
[05/31 16:06:46    671s] (I)      layer 9 area = 2000000
[05/31 16:06:46    671s] (I)      layer 10 area = 0
[05/31 16:06:46    671s] (I)      GCell unit size   : 540
[05/31 16:06:46    671s] (I)      GCell multiplier  : 1
[05/31 16:06:46    671s] (I)      GCell row height  : 540
[05/31 16:06:46    671s] (I)      Actual row height : 540
[05/31 16:06:46    671s] (I)      GCell align ref   : 3944 4000
[05/31 16:06:46    671s] [NR-eGR] Track table information for default rule: 
[05/31 16:06:46    671s] [NR-eGR] M1 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] M2 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] C1 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] C2 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] C3 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] C4 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] C5 has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] JA has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] QA has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] QB has single uniform track structure
[05/31 16:06:46    671s] [NR-eGR] LB has single uniform track structure
[05/31 16:06:46    671s] (I)      ========================= Default via ==========================
[05/31 16:06:46    671s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:46    671s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:06:46    671s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:46    671s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:06:46    671s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 16:06:46    671s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:06:46    671s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:06:46    671s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:06:46    671s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:06:46    671s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:06:46    671s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:06:46    671s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:06:46    671s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:06:46    671s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:46    671s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:06:46    671s] [NR-eGR] Read 0 PG shapes
[05/31 16:06:46    671s] [NR-eGR] Read 0 clock shapes
[05/31 16:06:46    671s] [NR-eGR] Read 0 other shapes
[05/31 16:06:46    671s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:06:46    671s] [NR-eGR] #Instance Blockages : 676
[05/31 16:06:46    671s] [NR-eGR] #PG Blockages       : 0
[05/31 16:06:46    671s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:06:46    671s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:06:46    671s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:06:46    671s] [NR-eGR] #Other Blockages    : 0
[05/31 16:06:46    671s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:06:46    671s] (I)      Custom ignore net properties:
[05/31 16:06:46    671s] (I)      1 : NotLegal
[05/31 16:06:46    671s] (I)      2 : NotSelected
[05/31 16:06:46    671s] (I)      Default ignore net properties:
[05/31 16:06:46    671s] (I)      1 : Special
[05/31 16:06:46    671s] (I)      2 : Analog
[05/31 16:06:46    671s] (I)      3 : Fixed
[05/31 16:06:46    671s] (I)      4 : Skipped
[05/31 16:06:46    671s] (I)      5 : MixedSignal
[05/31 16:06:46    671s] (I)      Prerouted net properties:
[05/31 16:06:46    671s] (I)      1 : NotLegal
[05/31 16:06:46    671s] (I)      2 : Special
[05/31 16:06:46    671s] (I)      3 : Analog
[05/31 16:06:46    671s] (I)      4 : Fixed
[05/31 16:06:46    671s] (I)      5 : Skipped
[05/31 16:06:46    671s] (I)      6 : MixedSignal
[05/31 16:06:46    671s] [NR-eGR] Early global route reroute 1 out of 1149 routable nets
[05/31 16:06:46    671s] [NR-eGR] #prerouted nets         : 0
[05/31 16:06:46    671s] [NR-eGR] #prerouted special nets : 0
[05/31 16:06:46    671s] [NR-eGR] #prerouted wires        : 0
[05/31 16:06:46    671s] [NR-eGR] Read 1149 nets ( ignored 1148 )
[05/31 16:06:46    671s] (I)        Front-side 1149 ( ignored 1148 )
[05/31 16:06:46    671s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:06:46    671s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:06:46    671s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/31 16:06:46    671s] [NR-eGR] #via pillars        : 0
[05/31 16:06:46    671s] [NR-eGR] #must join all port : 0
[05/31 16:06:46    671s] [NR-eGR] #multiple ports     : 0
[05/31 16:06:46    671s] [NR-eGR] #has must join      : 0
[05/31 16:06:46    671s] (I)      Reading macro buffers
[05/31 16:06:46    671s] (I)      Number of macros with buffers: 0
[05/31 16:06:46    671s] (I)      ======= RC Report: Rule 0 ========
[05/31 16:06:46    671s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/31 16:06:46    671s] (I)      ----------------------------------
[05/31 16:06:46    671s] (I)          C1        12.709        0.216 
[05/31 16:06:46    671s] (I)          C2        12.752        0.186 
[05/31 16:06:46    671s] (I)          C3        12.710        0.188 
[05/31 16:06:46    671s] (I)          C4        12.702        0.191 
[05/31 16:06:46    671s] (I)          C5        12.752        0.192 
[05/31 16:06:46    671s] (I)          JA         0.034        0.378 
[05/31 16:06:46    671s] (I)          QA         0.006        0.421 
[05/31 16:06:46    671s] (I)          QB         0.006        0.468 
[05/31 16:06:46    671s] (I)          LB         0.007        0.495 
[05/31 16:06:46    671s] (I)      early_global_route_priority property id does not exist.
[05/31 16:06:46    671s] (I)      Setting up GCell size
[05/31 16:06:46    671s] (I)      Base Grid  :   126 x   126
[05/31 16:06:46    671s] (I)      Final Grid :    63 x    63
[05/31 16:06:46    671s] (I)      Read Num Blocks=676  Num Prerouted Wires=0  Num CS=0
[05/31 16:06:46    671s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    671s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:06:46    671s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:06:46    671s] (I)      Track adjustment: Reducing 5733 tracks (12.00%) for Layer3
[05/31 16:06:46    671s] (I)      Moved 1 terms for better access 
[05/31 16:06:46    671s] (I)      Number of ignored nets                =   1148
[05/31 16:06:46    671s] (I)      Number of connected nets              =      0
[05/31 16:06:46    671s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 16:06:46    671s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:06:46    671s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:06:46    671s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:06:46    671s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:06:46    671s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:06:46    671s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:06:46    671s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 16:06:46    671s] (I)      Ndr track 0 does not exist
[05/31 16:06:46    671s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:06:46    671s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:06:46    671s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:06:46    671s] (I)      Site width          :   116  (dbu)
[05/31 16:06:46    671s] (I)      Row height          :   540  (dbu)
[05/31 16:06:46    671s] (I)      GCell row height    :   540  (dbu)
[05/31 16:06:46    671s] (I)      GCell width         :  1080  (dbu)
[05/31 16:06:46    671s] (I)      GCell height        :  1080  (dbu)
[05/31 16:06:46    671s] (I)      Grid                :    63    63    11
[05/31 16:06:46    671s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:06:46    671s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:06:46    671s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:06:46    671s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:06:46    671s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:06:46    671s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:46    671s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:46    671s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:06:46    671s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:06:46    671s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:06:46    671s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:06:46    671s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:06:46    671s] (I)      --------------------------------------------------------
[05/31 16:06:46    671s] 
[05/31 16:06:46    671s] [NR-eGR] ============ Routing rule table ============
[05/31 16:06:46    671s] [NR-eGR] Rule id: 0  Nets: 1
[05/31 16:06:46    671s] [NR-eGR] ========================================
[05/31 16:06:46    671s] [NR-eGR] 
[05/31 16:06:46    671s] (I)      ======== NDR :  =========
[05/31 16:06:46    671s] (I)      +--------------+--------+
[05/31 16:06:46    671s] (I)      |           ID |      0 |
[05/31 16:06:46    671s] (I)      |         Name |        |
[05/31 16:06:46    671s] (I)      |      Default |    yes |
[05/31 16:06:46    671s] (I)      |  Clk Special |     no |
[05/31 16:06:46    671s] (I)      | Hard spacing |     no |
[05/31 16:06:46    671s] (I)      |    NDR track | (none) |
[05/31 16:06:46    671s] (I)      |      NDR via | (none) |
[05/31 16:06:46    671s] (I)      |  Extra space |      0 |
[05/31 16:06:46    671s] (I)      |      Shields |      0 |
[05/31 16:06:46    671s] (I)      |   Demand (H) |      1 |
[05/31 16:06:46    671s] (I)      |   Demand (V) |      1 |
[05/31 16:06:46    671s] (I)      |        #Nets |      1 |
[05/31 16:06:46    671s] (I)      +--------------+--------+
[05/31 16:06:46    671s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:46    671s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:06:46    671s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:46    671s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:06:46    671s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:46    671s] (I)      =============== Blocked Tracks ===============
[05/31 16:06:46    671s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:46    671s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:06:46    671s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:46    671s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     3 |   47439 |     4005 |         8.44% |
[05/31 16:06:46    671s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:06:46    671s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:46    671s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] (I)      Reset routing kernel
[05/31 16:06:46    671s] (I)      Started Global Routing ( Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] (I)      totalPins=225  totalGlobalPin=181 (80.44%)
[05/31 16:06:46    671s] (I)      ================= Net Group Info =================
[05/31 16:06:46    671s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:46    671s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:06:46    671s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:46    671s] (I)      |  1 |              1 |        C1(3) |    LB(11) |
[05/31 16:06:46    671s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:46    671s] (I)      total 2D Cap : 239120 = (101430 H, 137690 V)
[05/31 16:06:46    671s] (I)      total 2D Demand : 44 = (0 H, 44 V)
[05/31 16:06:46    671s] (I)      #blocked GCells = 0
[05/31 16:06:46    671s] (I)      #regions = 1
[05/31 16:06:46    671s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1a Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1b Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.121200e+02um
[05/31 16:06:46    671s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:06:46    671s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1c Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1d Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1e Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.121200e+02um
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1f Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1g Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1h Route ============
[05/31 16:06:46    671s] (I)      Usage: 289 = (151 H, 138 V) = (0.15% H, 0.10% V) = (1.631e+02um H, 1.490e+02um V)
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] (I)      ============  Phase 1l Route ============
[05/31 16:06:46    671s] (I)      
[05/31 16:06:46    671s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:06:46    671s] [NR-eGR]                        OverCon            
[05/31 16:06:46    671s] [NR-eGR]                         #Gcell     %Gcell
[05/31 16:06:46    671s] [NR-eGR]        Layer             (1-0)    OverCon
[05/31 16:06:46    671s] [NR-eGR] ----------------------------------------------
[05/31 16:06:46    671s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR] ----------------------------------------------
[05/31 16:06:46    671s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    671s] [NR-eGR] 
[05/31 16:06:46    671s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] (I)      Updating congestion map
[05/31 16:06:46    671s] (I)      total 2D Cap : 239393 = (101430 H, 137963 V)
[05/31 16:06:46    671s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:06:46    671s] (I)      Running track assignment and export wires
[05/31 16:06:46    671s] (I)      Delete wires for 1 nets 
[05/31 16:06:46    671s] (I)      ============= Track Assignment ============
[05/31 16:06:46    671s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:06:46    671s] (I)      Run Multi-thread track assignment
[05/31 16:06:46    671s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] (I)      Started Export ( Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:06:46    671s] [NR-eGR] Total eGR-routed clock nets wire length: 375um, number of vias: 573
[05/31 16:06:46    671s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:46    671s] [NR-eGR] Report for selected net(s) only.
[05/31 16:06:46    671s] [NR-eGR]             Length (um)  Vias 
[05/31 16:06:46    671s] [NR-eGR] ------------------------------
[05/31 16:06:46    671s] [NR-eGR]  M1  (1V)             0     0 
[05/31 16:06:46    671s] [NR-eGR]  M2  (2H)             0   224 
[05/31 16:06:46    671s] [NR-eGR]  C1  (3V)           184   349 
[05/31 16:06:46    671s] [NR-eGR]  C2  (4H)           191     0 
[05/31 16:06:46    671s] [NR-eGR]  C3  (5V)             0     0 
[05/31 16:06:46    671s] [NR-eGR]  C4  (6H)             0     0 
[05/31 16:06:46    671s] [NR-eGR]  C5  (7V)             0     0 
[05/31 16:06:46    671s] [NR-eGR]  JA  (8H)             0     0 
[05/31 16:06:46    671s] [NR-eGR]  QA  (9V)             0     0 
[05/31 16:06:46    671s] [NR-eGR]  QB  (10H)            0     0 
[05/31 16:06:46    671s] [NR-eGR]  LB  (11V)            0     0 
[05/31 16:06:46    671s] [NR-eGR] ------------------------------
[05/31 16:06:46    671s] [NR-eGR]      Total          375   573 
[05/31 16:06:46    671s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:46    671s] [NR-eGR] Total half perimeter of net bounding box: 68um
[05/31 16:06:46    671s] [NR-eGR] Total length: 375um, number of vias: 573
[05/31 16:06:46    671s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:46    671s] [NR-eGR] Total routed clock nets wire length: 375um, number of vias: 573
[05/31 16:06:46    671s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:46    671s] [NR-eGR]             Length (um)   Vias 
[05/31 16:06:46    671s] [NR-eGR] -------------------------------
[05/31 16:06:46    671s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:06:46    671s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:06:46    671s] [NR-eGR]  C1  (3V)          1807   5402 
[05/31 16:06:46    671s] [NR-eGR]  C2  (4H)          2435   1165 
[05/31 16:06:46    671s] [NR-eGR]  C3  (5V)           920     11 
[05/31 16:06:46    671s] [NR-eGR]  C4  (6H)            42      0 
[05/31 16:06:46    671s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:06:46    671s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:06:46    671s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:06:46    671s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:06:46    671s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:06:46    671s] [NR-eGR] -------------------------------
[05/31 16:06:46    671s] [NR-eGR]      Total         5204  12080 
[05/31 16:06:46    671s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:46    671s] [NR-eGR] Total half perimeter of net bounding box: 3855um
[05/31 16:06:46    671s] [NR-eGR] Total length: 5204um, number of vias: 12080
[05/31 16:06:46    671s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:46    671s] (I)      == Layer wire length by net rule ==
[05/31 16:06:46    671s] (I)                  Default 
[05/31 16:06:46    671s] (I)      --------------------
[05/31 16:06:46    671s] (I)       M1  (1V)       0um 
[05/31 16:06:46    671s] (I)       M2  (2H)       0um 
[05/31 16:06:46    671s] (I)       C1  (3V)    1807um 
[05/31 16:06:46    671s] (I)       C2  (4H)    2435um 
[05/31 16:06:46    671s] (I)       C3  (5V)     920um 
[05/31 16:06:46    671s] (I)       C4  (6H)      42um 
[05/31 16:06:46    671s] (I)       C5  (7V)       0um 
[05/31 16:06:46    671s] (I)       JA  (8H)       0um 
[05/31 16:06:46    671s] (I)       QA  (9V)       0um 
[05/31 16:06:46    671s] (I)       QB  (10H)      0um 
[05/31 16:06:46    671s] (I)       LB  (11V)      0um 
[05/31 16:06:46    671s] (I)      --------------------
[05/31 16:06:46    671s] (I)           Total   5204um 
[05/31 16:06:46    671s] (I)      == Layer via count by net rule ==
[05/31 16:06:46    671s] (I)                  Default 
[05/31 16:06:46    671s] (I)      --------------------
[05/31 16:06:46    671s] (I)       M1  (1V)      1455 
[05/31 16:06:46    671s] (I)       M2  (2H)      4047 
[05/31 16:06:46    671s] (I)       C1  (3V)      5402 
[05/31 16:06:46    671s] (I)       C2  (4H)      1165 
[05/31 16:06:46    671s] (I)       C3  (5V)        11 
[05/31 16:06:46    671s] (I)       C4  (6H)         0 
[05/31 16:06:46    671s] (I)       C5  (7V)         0 
[05/31 16:06:46    671s] (I)       JA  (8H)         0 
[05/31 16:06:46    671s] (I)       QA  (9V)         0 
[05/31 16:06:46    671s] (I)       QB  (10H)        0 
[05/31 16:06:46    671s] (I)       LB  (11V)        0 
[05/31 16:06:46    671s] (I)      --------------------
[05/31 16:06:46    671s] (I)           Total    12080 
[05/31 16:06:46    671s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/31 16:06:46    671s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:46    671s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.46 MB )
[05/31 16:06:46    671s] [NR-eGR] Finished Early Global Route ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.46 MB )
[05/31 16:06:46    671s] (I)      ========================================= Runtime Summary ==========================================
[05/31 16:06:46    671s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/31 16:06:46    671s] (I)      ----------------------------------------------------------------------------------------------------
[05/31 16:06:46    671s] (I)       Early Global Route                             100.00%  638.93 sec  638.99 sec  0.06 sec  0.06 sec 
[05/31 16:06:46    671s] (I)       +-Early Global Route kernel                     92.60%  638.94 sec  638.99 sec  0.05 sec  0.06 sec 
[05/31 16:06:46    671s] (I)       | +-Import and model                            37.07%  638.94 sec  638.96 sec  0.02 sec  0.02 sec 
[05/31 16:06:46    671s] (I)       | | +-Create place DB                            6.51%  638.94 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Import place data                        6.18%  638.94 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Read instances and placement           1.78%  638.94 sec  638.94 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Read nets                              3.73%  638.94 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Create route DB                           22.41%  638.95 sec  638.96 sec  0.01 sec  0.02 sec 
[05/31 16:06:46    671s] (I)       | | | +-Import route data (1T)                  20.82%  638.95 sec  638.96 sec  0.01 sec  0.02 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Read blockages ( Layer 3-11 )          4.68%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read routing blockages               0.01%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read instance blockages              1.10%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read PG blockages                    1.19%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read clock blockages                 0.03%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read other blockages                 0.03%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read halo blockages                  0.02%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Read boundary cut boxes              0.00%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Read blackboxes                        0.03%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Read prerouted                         1.33%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Read nets                              0.10%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Set up via pillars                     0.01%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Set up RC info                         0.68%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Initialize 3D grid graph               0.39%  638.95 sec  638.95 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Model blockage capacity                5.99%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | | +-Initialize 3D capacity               5.14%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Move terms for access (1T)             0.37%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Read aux data                              0.00%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Others data preparation                    0.04%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Create route kernel                        6.36%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | +-Global Routing                              14.95%  638.96 sec  638.97 sec  0.01 sec  0.01 sec 
[05/31 16:06:46    671s] (I)       | | +-Initialization                             0.11%  638.96 sec  638.96 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Net group 1                               12.21%  638.96 sec  638.97 sec  0.01 sec  0.01 sec 
[05/31 16:06:46    671s] (I)       | | | +-Generate topology                        1.62%  638.96 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1a                                 1.66%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Pattern routing (1T)                   0.70%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Add via demand to 2D                   0.19%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1b                                 0.21%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1c                                 0.03%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1d                                 0.03%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1e                                 0.43%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Route legalization                     0.01%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1f                                 0.03%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1g                                 0.72%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Post Routing                           0.36%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1h                                 0.70%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Post Routing                           0.34%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Phase 1l                                 1.86%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | | +-Layer assignment (1T)                  0.90%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | +-Export cong map                              2.64%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Export 2D cong map                         0.20%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | +-Extract Global 3D Wires                      0.01%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | +-Track Assignment (1T)                        6.38%  638.97 sec  638.98 sec  0.00 sec  0.01 sec 
[05/31 16:06:46    671s] (I)       | | +-Initialization                             0.04%  638.97 sec  638.97 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Track Assignment Kernel                    5.19%  638.97 sec  638.98 sec  0.00 sec  0.01 sec 
[05/31 16:06:46    671s] (I)       | | +-Free Memory                                0.01%  638.98 sec  638.98 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | +-Export                                      15.43%  638.98 sec  638.99 sec  0.01 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Export DB wires                            1.15%  638.98 sec  638.98 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Export all nets                          0.42%  638.98 sec  638.98 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | | +-Set wire vias                            0.06%  638.98 sec  638.98 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Report wirelength                          9.00%  638.98 sec  638.98 sec  0.01 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Update net boxes                           3.88%  638.98 sec  638.99 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | | +-Update timing                              0.01%  638.99 sec  638.99 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)       | +-Postprocess design                           1.12%  638.99 sec  638.99 sec  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)      ====================== Summary by functions ======================
[05/31 16:06:46    671s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:06:46    671s] (I)      ------------------------------------------------------------------
[05/31 16:06:46    671s] (I)        0  Early Global Route               100.00%  0.06 sec  0.06 sec 
[05/31 16:06:46    671s] (I)        1  Early Global Route kernel         92.60%  0.05 sec  0.06 sec 
[05/31 16:06:46    671s] (I)        2  Import and model                  37.07%  0.02 sec  0.02 sec 
[05/31 16:06:46    671s] (I)        2  Export                            15.43%  0.01 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        2  Global Routing                    14.95%  0.01 sec  0.01 sec 
[05/31 16:06:46    671s] (I)        2  Track Assignment (1T)              6.38%  0.00 sec  0.01 sec 
[05/31 16:06:46    671s] (I)        2  Export cong map                    2.64%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        2  Postprocess design                 1.12%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Create route DB                   22.41%  0.01 sec  0.02 sec 
[05/31 16:06:46    671s] (I)        3  Net group 1                       12.21%  0.01 sec  0.01 sec 
[05/31 16:06:46    671s] (I)        3  Report wirelength                  9.00%  0.01 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Create place DB                    6.51%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Create route kernel                6.36%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Track Assignment Kernel            5.19%  0.00 sec  0.01 sec 
[05/31 16:06:46    671s] (I)        3  Update net boxes                   3.88%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Export DB wires                    1.15%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Initialization                     0.15%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Others data preparation            0.04%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Import route data (1T)            20.82%  0.01 sec  0.02 sec 
[05/31 16:06:46    671s] (I)        4  Import place data                  6.18%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1l                           1.86%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1a                           1.66%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Generate topology                  1.62%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1g                           0.72%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1h                           0.70%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1e                           0.43%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Export all nets                    0.42%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1b                           0.21%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Set wire vias                      0.06%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Model blockage capacity            5.99%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Read blockages ( Layer 3-11 )      4.68%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Read nets                          3.83%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Read instances and placement       1.78%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Read prerouted                     1.33%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Layer assignment (1T)              0.90%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Post Routing                       0.70%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Pattern routing (1T)               0.70%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Set up RC info                     0.68%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Initialize 3D grid graph           0.39%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Move terms for access (1T)         0.37%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Add via demand to 2D               0.19%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Initialize 3D capacity             5.14%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read PG blockages                  1.19%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read instance blockages            1.10%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read other blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] (I)        7  Allocate memory for PG via list    0.03%  0.00 sec  0.00 sec 
[05/31 16:06:46    671s] Running post-eGR process
[05/31 16:06:46    671s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/31 16:06:46    671s]     Routing using eGR only done.
[05/31 16:06:46    671s] Net route status summary:
[05/31 16:06:46    671s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:46    671s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:46    671s] 
[05/31 16:06:46    671s] CCOPT: Done with clock implementation routing.
[05/31 16:06:46    671s] 
[05/31 16:06:46    671s]   Clock implementation routing done.
[05/31 16:06:46    671s]   Fixed 1 wires.
[05/31 16:06:46    671s]   CCOpt: Starting congestion repair using flow wrapper...
[05/31 16:06:46    671s]     Congestion Repair...
[05/31 16:06:46    671s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:11:12.0/0:16:01.7 (0.7), mem = 3592.9M
[05/31 16:06:46    671s] Info: Enable timing driven in postCTS congRepair.
[05/31 16:06:46    671s] 
[05/31 16:06:46    671s] *** Start incrementalPlace ***
[05/31 16:06:46    671s] User Input Parameters:
[05/31 16:06:46    671s] - Congestion Driven    : On
[05/31 16:06:46    671s] - Timing Driven        : On
[05/31 16:06:46    671s] - Area-Violation Based : On
[05/31 16:06:46    671s] - Start Rollback Level : -5
[05/31 16:06:46    671s] - Legalized            : On
[05/31 16:06:46    671s] - Window Based         : Off
[05/31 16:06:46    671s] - eDen incr mode       : Off
[05/31 16:06:46    671s] - Small incr mode      : Off
[05/31 16:06:46    671s] 
[05/31 16:06:46    671s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3592.9M, EPOCH TIME: 1748722006.246877
[05/31 16:06:46    671s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3592.9M, EPOCH TIME: 1748722006.246943
[05/31 16:06:46    671s] no activity file in design. spp won't run.
[05/31 16:06:46    671s] Effort level <high> specified for reg2reg path_group
[05/31 16:06:46    672s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/31 16:06:46    672s] No Views given, use default active views for adaptive view pruning
[05/31 16:06:46    672s] Active views:
[05/31 16:06:46    672s]   view_slow_mission
[05/31 16:06:46    672s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3601.0M, EPOCH TIME: 1748722006.397977
[05/31 16:06:46    672s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:3601.0M, EPOCH TIME: 1748722006.399888
[05/31 16:06:46    672s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3601.0M, EPOCH TIME: 1748722006.399963
[05/31 16:06:46    672s] Starting Early Global Route congestion estimation: mem = 3601.0M
[05/31 16:06:46    672s] (I)      Initializing eGR engine (regular)
[05/31 16:06:46    672s] Set min layer with design mode ( 3 )
[05/31 16:06:46    672s] Set max layer with default ( 127 )
[05/31 16:06:46    672s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:46    672s] Min route layer (adjusted) = 3
[05/31 16:06:46    672s] Max route layer (adjusted) = 11
[05/31 16:06:46    672s] (I)      clean place blk overflow:
[05/31 16:06:46    672s] (I)      H : enabled 1.00 0
[05/31 16:06:46    672s] (I)      V : enabled 1.00 0
[05/31 16:06:46    672s] (I)      Initializing eGR engine (regular)
[05/31 16:06:46    672s] Set min layer with design mode ( 3 )
[05/31 16:06:46    672s] Set max layer with default ( 127 )
[05/31 16:06:46    672s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:46    672s] Min route layer (adjusted) = 3
[05/31 16:06:46    672s] Max route layer (adjusted) = 11
[05/31 16:06:46    672s] (I)      clean place blk overflow:
[05/31 16:06:46    672s] (I)      H : enabled 1.00 0
[05/31 16:06:46    672s] (I)      V : enabled 1.00 0
[05/31 16:06:46    672s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[05/31 16:06:46    672s] (I)      Running eGR Regular flow
[05/31 16:06:46    672s] (I)      # wire layers (front) : 12
[05/31 16:06:46    672s] (I)      # wire layers (back)  : 0
[05/31 16:06:46    672s] (I)      min wire layer : 1
[05/31 16:06:46    672s] (I)      max wire layer : 11
[05/31 16:06:46    672s] (I)      # cut layers (front) : 11
[05/31 16:06:46    672s] (I)      # cut layers (back)  : 0
[05/31 16:06:46    672s] (I)      min cut layer : 1
[05/31 16:06:46    672s] (I)      max cut layer : 10
[05/31 16:06:46    672s] (I)      ================================== Layers ===================================
[05/31 16:06:46    672s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    672s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:46    672s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    672s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:46    672s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:46    672s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    672s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    672s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    672s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    672s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:46    672s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:46    672s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:46    672s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:46    672s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:46    672s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    672s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:46    672s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:46    672s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:46    672s] (I)      Started Import and model ( Curr Mem: 3.49 MB )
[05/31 16:06:46    672s] (I)      == Non-default Options ==
[05/31 16:06:46    672s] (I)      Maximum routing layer                              : 11
[05/31 16:06:46    672s] (I)      Minimum routing layer                              : 3
[05/31 16:06:46    672s] (I)      Top routing layer                                  : 11
[05/31 16:06:46    672s] (I)      Bottom routing layer                               : 3
[05/31 16:06:46    672s] (I)      Number of threads                                  : 1
[05/31 16:06:46    672s] (I)      Route tie net to shape                             : auto
[05/31 16:06:46    672s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 16:06:46    672s] (I)      Method to set GCell size                           : row
[05/31 16:06:46    672s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:06:46    672s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:06:46    672s] (I)      ============== Pin Summary ==============
[05/31 16:06:46    672s] (I)      +-------+--------+---------+------------+
[05/31 16:06:46    672s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:06:46    672s] (I)      +-------+--------+---------+------------+
[05/31 16:06:46    672s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:06:46    672s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:06:46    672s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:06:46    672s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:06:46    672s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:06:46    672s] (I)      +-------+--------+---------+------------+
[05/31 16:06:46    672s] (I)      Use row-based GCell size
[05/31 16:06:46    672s] (I)      Use row-based GCell align
[05/31 16:06:46    672s] (I)      layer 0 area = 6400
[05/31 16:06:46    672s] (I)      layer 1 area = 8800
[05/31 16:06:46    672s] (I)      layer 2 area = 11000
[05/31 16:06:46    672s] (I)      layer 3 area = 11000
[05/31 16:06:46    672s] (I)      layer 4 area = 11000
[05/31 16:06:46    672s] (I)      layer 5 area = 11000
[05/31 16:06:46    672s] (I)      layer 6 area = 11000
[05/31 16:06:46    672s] (I)      layer 7 area = 810000
[05/31 16:06:46    672s] (I)      layer 8 area = 2000000
[05/31 16:06:46    672s] (I)      layer 9 area = 2000000
[05/31 16:06:46    672s] (I)      layer 10 area = 0
[05/31 16:06:46    672s] (I)      GCell unit size   : 540
[05/31 16:06:46    672s] (I)      GCell multiplier  : 1
[05/31 16:06:46    672s] (I)      GCell row height  : 540
[05/31 16:06:46    672s] (I)      Actual row height : 540
[05/31 16:06:46    672s] (I)      GCell align ref   : 3944 4000
[05/31 16:06:46    672s] [NR-eGR] Track table information for default rule: 
[05/31 16:06:46    672s] [NR-eGR] M1 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] M2 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] C1 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] C2 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] C3 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] C4 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] C5 has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] JA has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] QA has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] QB has single uniform track structure
[05/31 16:06:46    672s] [NR-eGR] LB has single uniform track structure
[05/31 16:06:46    672s] (I)      ========================= Default via ==========================
[05/31 16:06:46    672s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:46    672s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:06:46    672s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:46    672s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:06:46    672s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 16:06:46    672s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:06:46    672s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:06:46    672s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:06:46    672s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:06:46    672s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:06:46    672s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:06:46    672s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:06:46    672s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:06:46    672s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:46    672s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:06:46    672s] [NR-eGR] Read 0 PG shapes
[05/31 16:06:46    672s] [NR-eGR] Read 0 clock shapes
[05/31 16:06:46    672s] [NR-eGR] Read 0 other shapes
[05/31 16:06:46    672s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:06:46    672s] [NR-eGR] #Instance Blockages : 676
[05/31 16:06:46    672s] [NR-eGR] #PG Blockages       : 0
[05/31 16:06:46    672s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:06:46    672s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:06:46    672s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:06:46    672s] [NR-eGR] #Other Blockages    : 0
[05/31 16:06:46    672s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:06:46    672s] (I)      Custom ignore net properties:
[05/31 16:06:46    672s] (I)      1 : NotLegal
[05/31 16:06:46    672s] (I)      Default ignore net properties:
[05/31 16:06:46    672s] (I)      1 : Special
[05/31 16:06:46    672s] (I)      2 : Analog
[05/31 16:06:46    672s] (I)      3 : Fixed
[05/31 16:06:46    672s] (I)      4 : Skipped
[05/31 16:06:46    672s] (I)      5 : MixedSignal
[05/31 16:06:46    672s] (I)      Prerouted net properties:
[05/31 16:06:46    672s] (I)      1 : NotLegal
[05/31 16:06:46    672s] (I)      2 : Special
[05/31 16:06:46    672s] (I)      3 : Analog
[05/31 16:06:46    672s] (I)      4 : Fixed
[05/31 16:06:46    672s] (I)      5 : Skipped
[05/31 16:06:46    672s] (I)      6 : MixedSignal
[05/31 16:06:46    672s] [NR-eGR] Early global route reroute all routable nets
[05/31 16:06:46    672s] [NR-eGR] #prerouted nets         : 1
[05/31 16:06:46    672s] [NR-eGR] #prerouted special nets : 0
[05/31 16:06:46    672s] [NR-eGR] #prerouted wires        : 680
[05/31 16:06:46    672s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/31 16:06:46    672s] (I)        Front-side 1149 ( ignored 1 )
[05/31 16:06:46    672s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:06:46    672s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:06:46    672s] (I)      Reading macro buffers
[05/31 16:06:46    672s] (I)      Number of macros with buffers: 0
[05/31 16:06:46    672s] (I)      early_global_route_priority property id does not exist.
[05/31 16:06:46    672s] (I)      Setting up GCell size
[05/31 16:06:46    672s] (I)      Base Grid  :   126 x   126
[05/31 16:06:46    672s] (I)      Final Grid :    63 x    63
[05/31 16:06:46    672s] (I)      Read Num Blocks=676  Num Prerouted Wires=680  Num CS=0
[05/31 16:06:46    672s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 563
[05/31 16:06:46    672s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 117
[05/31 16:06:46    672s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:46    672s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:06:46    672s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:06:46    672s] (I)      Track adjustment: Reducing 5453 tracks (12.00%) for Layer3
[05/31 16:06:46    672s] (I)      Number of ignored nets                =      1
[05/31 16:06:46    672s] (I)      Number of connected nets              =      0
[05/31 16:06:46    672s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/31 16:06:46    672s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:06:46    672s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:06:46    672s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:06:46    672s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:06:46    672s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:06:46    672s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:06:46    672s] (I)      Ndr track 0 does not exist
[05/31 16:06:46    672s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:06:46    672s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:06:46    672s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:06:46    672s] (I)      Site width          :   116  (dbu)
[05/31 16:06:46    672s] (I)      Row height          :   540  (dbu)
[05/31 16:06:46    672s] (I)      GCell row height    :   540  (dbu)
[05/31 16:06:46    672s] (I)      GCell width         :  1080  (dbu)
[05/31 16:06:46    672s] (I)      GCell height        :  1080  (dbu)
[05/31 16:06:46    672s] (I)      Grid                :    63    63    11
[05/31 16:06:46    672s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:06:46    672s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:06:46    672s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:06:46    672s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:06:46    672s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:06:46    672s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:46    672s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:46    672s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:06:46    672s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:06:46    672s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:06:46    672s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:06:46    672s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:06:46    672s] (I)      --------------------------------------------------------
[05/31 16:06:46    672s] 
[05/31 16:06:46    672s] [NR-eGR] ============ Routing rule table ============
[05/31 16:06:46    672s] [NR-eGR] Rule id: 0  Nets: 1148
[05/31 16:06:46    672s] [NR-eGR] ========================================
[05/31 16:06:46    672s] [NR-eGR] 
[05/31 16:06:46    672s] (I)      ======== NDR :  =========
[05/31 16:06:46    672s] (I)      +--------------+--------+
[05/31 16:06:46    672s] (I)      |           ID |      0 |
[05/31 16:06:46    672s] (I)      |         Name |        |
[05/31 16:06:46    672s] (I)      |      Default |    yes |
[05/31 16:06:46    672s] (I)      |  Clk Special |     no |
[05/31 16:06:46    672s] (I)      | Hard spacing |     no |
[05/31 16:06:46    672s] (I)      |    NDR track | (none) |
[05/31 16:06:46    672s] (I)      |      NDR via | (none) |
[05/31 16:06:46    672s] (I)      |  Extra space |      0 |
[05/31 16:06:46    672s] (I)      |      Shields |      0 |
[05/31 16:06:46    672s] (I)      |   Demand (H) |      1 |
[05/31 16:06:46    672s] (I)      |   Demand (V) |      1 |
[05/31 16:06:46    672s] (I)      |        #Nets |   1148 |
[05/31 16:06:46    672s] (I)      +--------------+--------+
[05/31 16:06:46    672s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:46    672s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:06:46    672s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:46    672s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:06:46    672s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:46    672s] (I)      =============== Blocked Tracks ===============
[05/31 16:06:46    672s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:46    672s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:06:46    672s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:46    672s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     3 |   47439 |     5532 |        11.66% |
[05/31 16:06:46    672s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:06:46    672s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:46    672s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.49 MB )
[05/31 16:06:46    672s] (I)      Reset routing kernel
[05/31 16:06:46    672s] (I)      Started Global Routing ( Curr Mem: 3.49 MB )
[05/31 16:06:46    672s] (I)      totalPins=4068  totalGlobalPin=3320 (81.61%)
[05/31 16:06:46    672s] (I)      ================= Net Group Info =================
[05/31 16:06:46    672s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:46    672s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:06:46    672s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:46    672s] (I)      |  1 |           1148 |        C1(3) |    LB(11) |
[05/31 16:06:46    672s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:46    672s] (I)      total 2D Cap : 236919 = (101430 H, 135489 V)
[05/31 16:06:46    672s] (I)      total 2D Demand : 1163 = (276 H, 887 V)
[05/31 16:06:46    672s] (I)      #blocked GCells = 0
[05/31 16:06:46    672s] (I)      #regions = 1
[05/31 16:06:46    672s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] (I)      ============  Phase 1a Route ============
[05/31 16:06:46    672s] (I)      Usage: 3936 = (1935 H, 2001 V) = (1.91% H, 1.48% V) = (2.090e+03um H, 2.161e+03um V)
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] (I)      ============  Phase 1b Route ============
[05/31 16:06:46    672s] (I)      Usage: 3936 = (1935 H, 2001 V) = (1.91% H, 1.48% V) = (2.090e+03um H, 2.161e+03um V)
[05/31 16:06:46    672s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.250880e+03um
[05/31 16:06:46    672s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:06:46    672s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] (I)      ============  Phase 1c Route ============
[05/31 16:06:46    672s] (I)      Usage: 3936 = (1935 H, 2001 V) = (1.91% H, 1.48% V) = (2.090e+03um H, 2.161e+03um V)
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] (I)      ============  Phase 1d Route ============
[05/31 16:06:46    672s] (I)      Usage: 3936 = (1935 H, 2001 V) = (1.91% H, 1.48% V) = (2.090e+03um H, 2.161e+03um V)
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] (I)      ============  Phase 1e Route ============
[05/31 16:06:46    672s] (I)      Usage: 3936 = (1935 H, 2001 V) = (1.91% H, 1.48% V) = (2.090e+03um H, 2.161e+03um V)
[05/31 16:06:46    672s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.250880e+03um
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] (I)      ============  Phase 1l Route ============
[05/31 16:06:46    672s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 16:06:46    672s] (I)      Layer  3:      37273      2731       139        1500       45372    ( 3.20%) 
[05/31 16:06:46    672s] (I)      Layer  4:      46748      2423         0           0       46872    ( 0.00%) 
[05/31 16:06:46    672s] (I)      Layer  5:      46686       909         0           0       46872    ( 0.00%) 
[05/31 16:06:46    672s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 16:06:46    672s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 16:06:46    672s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 16:06:46    672s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 16:06:46    672s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 16:06:46    672s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 16:06:46    672s] (I)      Total:        233317      6098       139        4437      239294    ( 1.82%) 
[05/31 16:06:46    672s] (I)      
[05/31 16:06:46    672s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:06:46    672s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/31 16:06:46    672s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/31 16:06:46    672s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/31 16:06:46    672s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:06:46    672s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      C1 ( 3)        74( 1.96%)        10( 0.26%)         1( 0.03%)   ( 2.25%) 
[05/31 16:06:46    672s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:46    672s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:06:46    672s] [NR-eGR]        Total        74( 0.27%)        10( 0.04%)         1( 0.00%)   ( 0.31%) 
[05/31 16:06:46    672s] [NR-eGR] 
[05/31 16:06:46    672s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.49 MB )
[05/31 16:06:46    672s] (I)      Updating congestion map
[05/31 16:06:46    672s] (I)      total 2D Cap : 237130 = (101430 H, 135700 V)
[05/31 16:06:46    672s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:06:46    672s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.49 MB )
[05/31 16:06:46    672s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3601.0M
[05/31 16:06:46    672s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.049, MEM:3601.0M, EPOCH TIME: 1748722006.449129
[05/31 16:06:46    672s] OPERPROF: Starting HotSpotCal at level 1, MEM:3601.0M, EPOCH TIME: 1748722006.449182
[05/31 16:06:46    672s] [hotspot] +------------+---------------+---------------+
[05/31 16:06:46    672s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 16:06:46    672s] [hotspot] +------------+---------------+---------------+
[05/31 16:06:46    672s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 16:06:46    672s] [hotspot] +------------+---------------+---------------+
[05/31 16:06:46    672s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:06:46    672s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 16:06:46    672s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3617.0M, EPOCH TIME: 1748722006.450170
[05/31 16:06:46    672s] 
[05/31 16:06:46    672s] === incrementalPlace Internal Loop 1 ===
[05/31 16:06:46    672s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:06:46    672s] UM:*                                                                   incrNP_iter_start
[05/31 16:06:46    672s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=10
[05/31 16:06:46    672s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3617.0M, EPOCH TIME: 1748722006.494267
[05/31 16:06:46    672s] Processing tracks to init pin-track alignment.
[05/31 16:06:46    672s] z: 1, totalTracks: 1
[05/31 16:06:46    672s] z: 3, totalTracks: 1
[05/31 16:06:46    672s] z: 5, totalTracks: 1
[05/31 16:06:46    672s] z: 7, totalTracks: 1
[05/31 16:06:46    672s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:46    672s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:46    672s] Initializing Route Infrastructure for color support ...
[05/31 16:06:46    672s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3617.0M, EPOCH TIME: 1748722006.494546
[05/31 16:06:46    672s] ### Add 31 auto generated vias to default rule
[05/31 16:06:46    672s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3617.0M, EPOCH TIME: 1748722006.497473
[05/31 16:06:46    672s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:46    672s] Cell TOP LLGs are deleted
[05/31 16:06:46    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    672s] # Building TOP llgBox search-tree.
[05/31 16:06:46    672s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:46    672s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3617.0M, EPOCH TIME: 1748722006.508279
[05/31 16:06:46    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:46    672s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3617.0M, EPOCH TIME: 1748722006.508573
[05/31 16:06:46    672s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:46    672s] Core basic site is GF22_DST
[05/31 16:06:46    672s] Processing tracks to init pin-track alignment.
[05/31 16:06:46    672s] z: 1, totalTracks: 1
[05/31 16:06:46    672s] z: 3, totalTracks: 1
[05/31 16:06:46    672s] z: 5, totalTracks: 1
[05/31 16:06:46    672s] z: 7, totalTracks: 1
[05/31 16:06:46    672s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:06:46    672s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:06:46    672s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:06:46    672s] SiteArray: use 430,080 bytes
[05/31 16:06:46    672s] SiteArray: current memory after site array memory allocation 3617.0M
[05/31 16:06:46    672s] SiteArray: FP blocked sites are writable
[05/31 16:06:46    672s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:06:46    672s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3617.0M, EPOCH TIME: 1748722006.682171
[05/31 16:06:46    672s] Process 336 wires and vias for routing blockage analysis
[05/31 16:06:46    672s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3617.0M, EPOCH TIME: 1748722006.682263
[05/31 16:06:46    672s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:06:46    672s] Atter site array init, number of instance map data is 0.
[05/31 16:06:46    672s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.243, MEM:3617.0M, EPOCH TIME: 1748722006.751328
[05/31 16:06:46    672s] 
[05/31 16:06:46    672s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:46    672s] 
[05/31 16:06:46    672s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:46    672s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.244, MEM:3617.0M, EPOCH TIME: 1748722006.752059
[05/31 16:06:46    672s] OPERPROF:   Starting post-place ADS at level 2, MEM:3617.0M, EPOCH TIME: 1748722006.752124
[05/31 16:06:46    672s] ADSU 0.144 -> 0.144. site 57387.000 -> 57387.000. GS 4.320
[05/31 16:06:46    672s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.005, MEM:3617.0M, EPOCH TIME: 1748722006.756865
[05/31 16:06:46    672s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3617.0M, EPOCH TIME: 1748722006.757366
[05/31 16:06:46    672s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3617.0M, EPOCH TIME: 1748722006.757476
[05/31 16:06:46    672s] spContextMPad 59 59.
[05/31 16:06:46    672s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:3617.0M, EPOCH TIME: 1748722006.758278
[05/31 16:06:46    672s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.002, MEM:3617.0M, EPOCH TIME: 1748722006.758942
[05/31 16:06:46    672s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3617.0M, EPOCH TIME: 1748722006.759684
[05/31 16:06:46    672s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3617.0M, EPOCH TIME: 1748722006.759816
[05/31 16:06:46    672s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3617.0M, EPOCH TIME: 1748722006.759971
[05/31 16:06:46    672s] no activity file in design. spp won't run.
[05/31 16:06:46    672s] [spp] 0
[05/31 16:06:46    672s] [adp] 0:1:1:2
[05/31 16:06:46    672s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3617.0M, EPOCH TIME: 1748722006.760295
[05/31 16:06:46    672s] SP #FI/SF FL/PI 0/0 904/224
[05/31 16:06:46    672s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.270, REAL:0.266, MEM:3617.0M, EPOCH TIME: 1748722006.760516
[05/31 16:06:46    672s] PP off. flexM 0
[05/31 16:06:46    672s] OPERPROF: Starting CDPad at level 1, MEM:3617.0M, EPOCH TIME: 1748722006.762119
[05/31 16:06:46    672s] 3DP is on.
[05/31 16:06:46    672s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[05/31 16:06:46    672s] design sh 0.091. rd 0.200
[05/31 16:06:46    672s] design sh 0.046. rd 0.200
[05/31 16:06:46    672s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/31 16:06:46    672s] design sh 0.046. rd 0.200
[05/31 16:06:46    672s] CDPadU 0.242 -> 0.204. R=0.144, N=1128, GS=1.080
[05/31 16:06:46    672s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.018, MEM:3617.0M, EPOCH TIME: 1748722006.780127
[05/31 16:06:46    672s] OPERPROF: Starting InitSKP at level 1, MEM:3617.0M, EPOCH TIME: 1748722006.780198
[05/31 16:06:46    672s] no activity file in design. spp won't run.
[05/31 16:06:46    672s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:06:46    672s] #################################################################################
[05/31 16:06:46    672s] # Design Stage: PreRoute
[05/31 16:06:46    672s] # Design Name: TOP
[05/31 16:06:46    672s] # Design Mode: 22nm
[05/31 16:06:46    672s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:06:46    672s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:06:46    672s] # Signoff Settings: SI Off 
[05/31 16:06:46    672s] #################################################################################
[05/31 16:06:46    672s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 16:06:46    672s] PreRoute RC Extraction called for design TOP.
[05/31 16:06:46    672s] RC Extraction called in multi-corner(2) mode.
[05/31 16:06:46    672s] RCMode: PreRoute
[05/31 16:06:46    672s]       RC Corner Indexes            0       1   
[05/31 16:06:46    672s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 16:06:46    672s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:46    672s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:46    672s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:46    672s] Shrink Factor                : 1.00000
[05/31 16:06:46    672s] Using Quantus QRC technology file ...
[05/31 16:06:46    672s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:46    672s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:06:46    672s] eee: pegSigSF=1.070000
[05/31 16:06:46    672s] Initializing multi-corner resistance tables ...
[05/31 16:06:47    672s] eee: Grid unit RC data computation started
[05/31 16:06:47    672s] eee: Grid unit RC data computation completed
[05/31 16:06:47    672s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:06:47    672s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:06:47    672s] eee: l=3 avDens=0.116215 usedTrk=334.699628 availTrk=2880.000000 sigTrk=334.699628
[05/31 16:06:47    672s] eee: l=4 avDens=0.147374 usedTrk=450.964443 availTrk=3060.000000 sigTrk=450.964443
[05/31 16:06:47    672s] eee: l=5 avDens=0.059148 usedTrk=170.345371 availTrk=2880.000000 sigTrk=170.345371
[05/31 16:06:47    672s] eee: l=6 avDens=0.014305 usedTrk=7.724444 availTrk=540.000000 sigTrk=7.724444
[05/31 16:06:47    672s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:47    672s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:47    672s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:47    672s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:47    672s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:47    672s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:06:47    672s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:06:47    672s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.252482 uaWl=1.000000 uaWlH=0.663800 aWlH=0.000000 lMod=0 pMax=0.907400 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:06:47    672s] eee: NetCapCache creation started. (Current Mem: 3614.973M) 
[05/31 16:06:47    672s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3614.973M) 
[05/31 16:06:47    672s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:06:47    672s] eee: Metal Layers Info:
[05/31 16:06:47    672s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:47    672s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:06:47    672s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:47    672s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:06:47    672s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:06:47    672s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:06:47    672s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:06:47    672s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:06:47    672s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:06:47    672s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:06:47    672s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:06:47    672s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:06:47    672s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:06:47    672s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:06:47    672s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:47    672s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:06:47    672s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3614.973M)
[05/31 16:06:47    672s] Calculate delays in BcWc mode...
[05/31 16:06:47    672s] Topological Sorting (REAL = 0:00:00.0, MEM = 3631.5M, InitMEM = 3631.5M)
[05/31 16:06:47    672s] Start delay calculation (fullDC) (1 T). (MEM=3910.05)
[05/31 16:06:47    672s] End AAE Lib Interpolated Model. (MEM=3631.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:47    673s] Total number of fetched objects 1149
[05/31 16:06:47    673s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:47    673s] End delay calculation. (MEM=3917.7 CPU=0:00:00.2 REAL=0:00:00.0)
[05/31 16:06:47    673s] End delay calculation (fullDC). (MEM=3917.7 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:06:47    673s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3665.2M) ***
[05/31 16:06:47    673s] no activity file in design. spp won't run.
[05/31 16:06:47    673s] *** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
[05/31 16:06:47    673s] OPERPROF: Finished InitSKP at level 1, CPU:0.950, REAL:1.012, MEM:3681.2M, EPOCH TIME: 1748722007.791866
[05/31 16:06:47    673s] NP #FI/FS/SF FL/PI: 0/0/0 1128/224
[05/31 16:06:47    673s] no activity file in design. spp won't run.
[05/31 16:06:47    673s] 
[05/31 16:06:47    673s] AB Est...
[05/31 16:06:47    673s] OPERPROF: Starting NP-Place at level 1, MEM:3681.2M, EPOCH TIME: 1748722007.796339
[05/31 16:06:47    673s] OPERPROF: Finished NP-Place at level 1, CPU:0.000, REAL:0.011, MEM:3681.2M, EPOCH TIME: 1748722007.806990
[05/31 16:06:47    673s] Iteration  4: Skipped, with CDP Off
[05/31 16:06:47    673s] 
[05/31 16:06:47    673s] AB Est...
[05/31 16:06:47    673s] OPERPROF: Starting NP-Place at level 1, MEM:3681.2M, EPOCH TIME: 1748722007.809995
[05/31 16:06:47    673s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.008, MEM:3681.2M, EPOCH TIME: 1748722007.817939
[05/31 16:06:47    673s] Iteration  5: Skipped, with CDP Off
[05/31 16:06:47    673s] 
[05/31 16:06:47    673s] AB Est...
[05/31 16:06:47    673s] OPERPROF: Starting NP-Place at level 1, MEM:3681.2M, EPOCH TIME: 1748722007.820340
[05/31 16:06:47    673s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.008, MEM:3681.2M, EPOCH TIME: 1748722007.828734
[05/31 16:06:47    673s] Iteration  6: Skipped, with CDP Off
[05/31 16:06:47    673s] 
[05/31 16:06:47    673s] AB Est...
[05/31 16:06:47    673s] OPERPROF: Starting NP-Place at level 1, MEM:3681.2M, EPOCH TIME: 1748722007.831187
[05/31 16:06:47    673s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.009, MEM:3681.2M, EPOCH TIME: 1748722007.840089
[05/31 16:06:47    673s] Iteration  7: Skipped, with CDP Off
[05/31 16:06:47    673s] Legalizing MH Cells... 0 / 0 (level 5) on TOP
[05/31 16:06:47    673s] MH packer: No MH instances from GP
[05/31 16:06:47    673s] 0 (out of 0) MH cells were successfully legalized.
[05/31 16:06:47    673s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3681.2M, DRC: 0)
[05/31 16:06:47    673s] OPERPROF: Starting NP-Place at level 1, MEM:3681.2M, EPOCH TIME: 1748722007.846237
[05/31 16:06:47    673s] Starting Early Global Route supply map. mem = 3681.2M
[05/31 16:06:47    673s] (I)      Initializing eGR engine (regular)
[05/31 16:06:47    673s] Set min layer with design mode ( 3 )
[05/31 16:06:47    673s] Set max layer with default ( 127 )
[05/31 16:06:47    673s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:47    673s] Min route layer (adjusted) = 3
[05/31 16:06:47    673s] Max route layer (adjusted) = 11
[05/31 16:06:47    673s] (I)      clean place blk overflow:
[05/31 16:06:47    673s] (I)      H : enabled 1.00 0
[05/31 16:06:47    673s] (I)      V : enabled 1.00 0
[05/31 16:06:47    673s] (I)      Initializing eGR engine (regular)
[05/31 16:06:47    673s] Set min layer with design mode ( 3 )
[05/31 16:06:47    673s] Set max layer with default ( 127 )
[05/31 16:06:47    673s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:47    673s] Min route layer (adjusted) = 3
[05/31 16:06:47    673s] Max route layer (adjusted) = 11
[05/31 16:06:47    673s] (I)      clean place blk overflow:
[05/31 16:06:47    673s] (I)      H : enabled 1.00 0
[05/31 16:06:47    673s] (I)      V : enabled 1.00 0
[05/31 16:06:47    673s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.53 MB )
[05/31 16:06:47    673s] (I)      Running eGR Regular flow
[05/31 16:06:47    673s] (I)      # wire layers (front) : 12
[05/31 16:06:47    673s] (I)      # wire layers (back)  : 0
[05/31 16:06:47    673s] (I)      min wire layer : 1
[05/31 16:06:47    673s] (I)      max wire layer : 11
[05/31 16:06:47    673s] (I)      # cut layers (front) : 11
[05/31 16:06:47    673s] (I)      # cut layers (back)  : 0
[05/31 16:06:47    673s] (I)      min cut layer : 1
[05/31 16:06:47    673s] (I)      max cut layer : 10
[05/31 16:06:47    673s] (I)      ================================== Layers ===================================
[05/31 16:06:47    673s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:47    673s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:47    673s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:47    673s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:47    673s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:47    673s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:47    673s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:47    673s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:47    673s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:47    673s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:47    673s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:47    673s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:47    673s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:47    673s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:47    673s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:47    673s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:47    673s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:47    673s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:47    673s] Finished Early Global Route supply map. mem = 3632.2M
[05/31 16:06:47    673s] SKP will use view:
[05/31 16:06:47    673s]   view_slow_mission
[05/31 16:06:48    674s] Iteration  8: Total net bbox = 3.748e+03 (1.97e+03 1.77e+03)
[05/31 16:06:48    674s]               Est.  stn bbox = 4.510e+03 (2.38e+03 2.13e+03)
[05/31 16:06:48    674s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3640.7M
[05/31 16:06:48    674s] OPERPROF: Finished NP-Place at level 1, CPU:0.620, REAL:0.620, MEM:3640.7M, EPOCH TIME: 1748722008.466171
[05/31 16:06:48    674s] Legalizing MH Cells... 0 / 0 (level 6) on TOP
[05/31 16:06:48    674s] MH packer: No MH instances from GP
[05/31 16:06:48    674s] 0 (out of 0) MH cells were successfully legalized.
[05/31 16:06:48    674s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3624.7M, DRC: 0)
[05/31 16:06:48    674s] no activity file in design. spp won't run.
[05/31 16:06:48    674s] NP #FI/FS/SF FL/PI: 0/0/0 1128/224
[05/31 16:06:48    674s] no activity file in design. spp won't run.
[05/31 16:06:48    674s] OPERPROF: Starting NP-Place at level 1, MEM:3624.7M, EPOCH TIME: 1748722008.477362
[05/31 16:06:50    676s] Iteration  9: Total net bbox = 4.066e+03 (2.14e+03 1.92e+03)
[05/31 16:06:50    676s]               Est.  stn bbox = 4.839e+03 (2.56e+03 2.28e+03)
[05/31 16:06:50    676s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 3631.7M
[05/31 16:06:50    676s] OPERPROF: Finished NP-Place at level 1, CPU:2.190, REAL:2.186, MEM:3631.7M, EPOCH TIME: 1748722010.662922
[05/31 16:06:50    676s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/31 16:06:50    676s] MH packer: No MH instances from GP
[05/31 16:06:50    676s] 0 (out of 0) MH cells were successfully legalized.
[05/31 16:06:50    676s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3631.7M, DRC: 0)
[05/31 16:06:50    676s] no activity file in design. spp won't run.
[05/31 16:06:50    676s] NP #FI/FS/SF FL/PI: 0/0/0 1128/224
[05/31 16:06:50    676s] no activity file in design. spp won't run.
[05/31 16:06:50    676s] OPERPROF: Starting NP-Place at level 1, MEM:3631.7M, EPOCH TIME: 1748722010.674111
[05/31 16:06:50    676s] GP RA stats: MHOnly 0 nrInst 1128 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 16:06:50    676s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3647.7M, EPOCH TIME: 1748722010.822729
[05/31 16:06:50    676s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3647.7M, EPOCH TIME: 1748722010.822805
[05/31 16:06:50    676s] Iteration 10: Total net bbox = 3.858e+03 (1.99e+03 1.87e+03)
[05/31 16:06:50    676s]               Est.  stn bbox = 4.608e+03 (2.39e+03 2.22e+03)
[05/31 16:06:50    676s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3647.7M
[05/31 16:06:50    676s] OPERPROF: Finished NP-Place at level 1, CPU:0.160, REAL:0.149, MEM:3647.7M, EPOCH TIME: 1748722010.823377
[05/31 16:06:50    676s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/31 16:06:50    676s] MH packer: No MH instances from GP
[05/31 16:06:50    676s] 0 (out of 0) MH cells were successfully legalized.
[05/31 16:06:50    676s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3631.7M, DRC: 0)
[05/31 16:06:50    676s] Move report: Timing Driven Placement moves 1128 insts, mean move: 0.96 um, max move: 4.63 um 
[05/31 16:06:50    676s] 	Max move on inst (U1261): (16.94, 19.66) --> (14.99, 22.34)
[05/31 16:06:50    676s] no activity file in design. spp won't run.
[05/31 16:06:50    676s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3631.7M, EPOCH TIME: 1748722010.827863
[05/31 16:06:50    676s] Saved padding area to DB
[05/31 16:06:50    676s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:50    676s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:50    676s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.030, REAL:0.027, MEM:3631.7M, EPOCH TIME: 1748722010.854861
[05/31 16:06:50    676s] 
[05/31 16:06:50    676s] Finished Incremental Placement (cpu=0:00:04.4, real=0:00:04.0, mem=3631.7M)
[05/31 16:06:50    676s] CongRepair sets shifter mode to gplace
[05/31 16:06:50    676s] TDRefine: refinePlace mode is spiral
[05/31 16:06:50    676s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3631.7M, EPOCH TIME: 1748722010.855108
[05/31 16:06:50    676s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3631.7M, EPOCH TIME: 1748722010.855160
[05/31 16:06:50    676s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3631.7M, EPOCH TIME: 1748722010.855248
[05/31 16:06:50    676s] Processing tracks to init pin-track alignment.
[05/31 16:06:50    676s] z: 1, totalTracks: 1
[05/31 16:06:50    676s] z: 3, totalTracks: 1
[05/31 16:06:50    676s] z: 5, totalTracks: 1
[05/31 16:06:50    676s] z: 7, totalTracks: 1
[05/31 16:06:50    676s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:50    676s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:50    676s] Initializing Route Infrastructure for color support ...
[05/31 16:06:50    676s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3631.7M, EPOCH TIME: 1748722010.855522
[05/31 16:06:50    676s] ### Add 31 auto generated vias to default rule
[05/31 16:06:50    676s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.003, MEM:3631.7M, EPOCH TIME: 1748722010.858417
[05/31 16:06:50    676s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:50    676s] Cell TOP LLGs are deleted
[05/31 16:06:50    676s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:50    676s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:50    676s] # Building TOP llgBox search-tree.
[05/31 16:06:50    676s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:50    676s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3631.7M, EPOCH TIME: 1748722010.865631
[05/31 16:06:50    676s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:50    676s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:50    676s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3631.7M, EPOCH TIME: 1748722010.865958
[05/31 16:06:50    676s] Max number of tech site patterns supported in site array is 256.
[05/31 16:06:50    676s] Core basic site is GF22_DST
[05/31 16:06:51    676s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:06:51    676s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:06:51    676s] Fast DP-INIT is on for default
[05/31 16:06:51    676s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:06:51    676s] Atter site array init, number of instance map data is 0.
[05/31 16:06:51    676s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.230, REAL:0.237, MEM:3631.7M, EPOCH TIME: 1748722011.102960
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:06:51    676s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.230, REAL:0.238, MEM:3631.7M, EPOCH TIME: 1748722011.103752
[05/31 16:06:51    676s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3631.7M, EPOCH TIME: 1748722011.103828
[05/31 16:06:51    676s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3631.7M, EPOCH TIME: 1748722011.103911
[05/31 16:06:51    676s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3631.7MB).
[05/31 16:06:51    676s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.240, REAL:0.249, MEM:3631.7M, EPOCH TIME: 1748722011.104268
[05/31 16:06:51    676s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.240, REAL:0.249, MEM:3631.7M, EPOCH TIME: 1748722011.104316
[05/31 16:06:51    676s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.5
[05/31 16:06:51    676s] OPERPROF:   Starting Refine-Place at level 2, MEM:3631.7M, EPOCH TIME: 1748722011.104428
[05/31 16:06:51    676s] *** Starting refinePlace (0:11:17 mem=3631.7M) ***
[05/31 16:06:51    676s] Total net bbox length = 4.136e+03 (2.239e+03 1.897e+03) (ext = 1.447e+02)
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:51    676s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3631.7M, EPOCH TIME: 1748722011.105351
[05/31 16:06:51    676s] # Found 0 legal fixed insts to color.
[05/31 16:06:51    676s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3631.7M, EPOCH TIME: 1748722011.105454
[05/31 16:06:51    676s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3631.7M, EPOCH TIME: 1748722011.110195
[05/31 16:06:51    676s] Starting refinePlace ...
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:06:51    676s] DDP markSite nrRow 111 nrJob 111
[05/31 16:06:51    676s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 16:06:51    676s] ** Cut row section cpu time 0:00:00.0.
[05/31 16:06:51    676s]  ** Cut row section real time 0:00:00.0.
[05/31 16:06:51    676s]    Spread Effort: high, pre-route mode, useDDP on.
[05/31 16:06:51    676s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3631.7MB) @(0:11:17 - 0:11:17).
[05/31 16:06:51    676s] Move report: preRPlace moves 1126 insts, mean move: 0.07 um, max move: 0.68 um 
[05/31 16:06:51    676s] 	Max move on inst (sh_sync_inst/counter_reg[6]): (32.77, 41.96) --> (33.29, 41.80)
[05/31 16:06:51    676s] 	Length: 19 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_FDPRBQ_V2_1
[05/31 16:06:51    676s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3631.7M, EPOCH TIME: 1748722011.131031
[05/31 16:06:51    676s] Tweakage: fix icg 1, fix clk 0.
[05/31 16:06:51    676s] Tweakage: density cost 0, scale 0.4.
[05/31 16:06:51    676s] Tweakage: activity cost 0, scale 1.0.
[05/31 16:06:51    676s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3631.7M, EPOCH TIME: 1748722011.133124
[05/31 16:06:51    676s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3631.7M, EPOCH TIME: 1748722011.137454
[05/31 16:06:51    676s] Tweakage perm 33 insts, flip 391 insts.
[05/31 16:06:51    676s] Tweakage perm 10 insts, flip 21 insts.
[05/31 16:06:51    676s] Tweakage perm 5 insts, flip 4 insts.
[05/31 16:06:51    676s] Tweakage perm 0 insts, flip 1 insts.
[05/31 16:06:51    676s] Tweakage perm 5 insts, flip 62 insts.
[05/31 16:06:51    676s] Tweakage perm 0 insts, flip 3 insts.
[05/31 16:06:51    676s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.030, REAL:0.032, MEM:3631.7M, EPOCH TIME: 1748722011.169342
[05/31 16:06:51    676s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.040, REAL:0.036, MEM:3631.7M, EPOCH TIME: 1748722011.169536
[05/31 16:06:51    676s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.040, REAL:0.039, MEM:3631.7M, EPOCH TIME: 1748722011.169801
[05/31 16:06:51    676s] Move report: Congestion aware Tweak moves 77 insts, mean move: 0.67 um, max move: 1.39 um 
[05/31 16:06:51    676s] 	Max move on inst (U1368): (16.82, 35.86) --> (15.43, 35.86)
[05/31 16:06:51    676s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3631.7mb) @(0:11:17 - 0:11:17).
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] Starting RTC Spread...
[05/31 16:06:51    676s] move report: RTC Spread moves 26 insts, mean move: 0.12 um, max move: 0.12 um
[05/31 16:06:51    676s] [CPU] RTC Spread cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/31 16:06:51    676s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/31 16:06:51    676s] Move report: Total RTC Spread moves 26 insts, mean move: 0.12 um, max move: 0.12 um 
[05/31 16:06:51    676s] 	Max move on inst (U1173): (19.02, 38.56) --> (18.91, 38.56)
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s]  Info: 0 filler has been deleted!
[05/31 16:06:51    676s] Move report: legalization moves 3 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/31 16:06:51    676s] 	Max move on inst (intadd_0/U8): (42.46, 42.88) --> (42.57, 42.88)
[05/31 16:06:51    676s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:51    676s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:51    676s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3599.7MB) @(0:11:17 - 0:11:17).
[05/31 16:06:51    676s] Move report: Detail placement moves 1126 insts, mean move: 0.12 um, max move: 1.53 um 
[05/31 16:06:51    676s] 	Max move on inst (U1921): (42.09, 35.67) --> (43.27, 35.32)
[05/31 16:06:51    676s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3599.7MB
[05/31 16:06:51    676s] Statistics of distance of Instance movement in refine placement:
[05/31 16:06:51    676s]   maximum (X+Y) =         1.53 um
[05/31 16:06:51    676s]   inst (U1921) with max move: (42.087, 35.672) -> (43.268, 35.32)
[05/31 16:06:51    676s]   mean    (X+Y) =         0.12 um
[05/31 16:06:51    676s] Total instances flipped for legalization: 1
[05/31 16:06:51    676s] Summary Report:
[05/31 16:06:51    676s] Instances move: 1126 (out of 1128 movable)
[05/31 16:06:51    676s] Instances flipped: 1
[05/31 16:06:51    676s] Mean displacement: 0.12 um
[05/31 16:06:51    676s] Max displacement: 1.53 um (Instance: U1921) (42.087, 35.672) -> (43.268, 35.32)
[05/31 16:06:51    676s] 	Length: 7 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AOI32_1
[05/31 16:06:51    676s] 	Violation at original loc: Overlapping with other instance
[05/31 16:06:51    676s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:06:51    676s] Total instances moved : 1126
[05/31 16:06:51    676s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.170, REAL:0.171, MEM:3599.7M, EPOCH TIME: 1748722011.281318
[05/31 16:06:51    676s] Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
[05/31 16:06:51    676s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3599.7MB
[05/31 16:06:51    676s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3599.7MB) @(0:11:17 - 0:11:17).
[05/31 16:06:51    676s] *** Finished refinePlace (0:11:17 mem=3599.7M) ***
[05/31 16:06:51    676s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.5
[05/31 16:06:51    676s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.180, REAL:0.178, MEM:3599.7M, EPOCH TIME: 1748722011.282308
[05/31 16:06:51    676s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3599.7M, EPOCH TIME: 1748722011.282419
[05/31 16:06:51    676s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:06:51    676s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    676s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    676s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    676s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.022, MEM:3596.7M, EPOCH TIME: 1748722011.304466
[05/31 16:06:51    676s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.440, REAL:0.449, MEM:3596.7M, EPOCH TIME: 1748722011.304598
[05/31 16:06:51    676s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3596.7M, EPOCH TIME: 1748722011.304735
[05/31 16:06:51    676s] Starting Early Global Route congestion estimation: mem = 3596.7M
[05/31 16:06:51    676s] (I)      Initializing eGR engine (regular)
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] (I)      clean place blk overflow:
[05/31 16:06:51    676s] (I)      H : enabled 1.00 0
[05/31 16:06:51    676s] (I)      V : enabled 1.00 0
[05/31 16:06:51    676s] (I)      Initializing eGR engine (regular)
[05/31 16:06:51    676s] Set min layer with design mode ( 3 )
[05/31 16:06:51    676s] Set max layer with default ( 127 )
[05/31 16:06:51    676s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    676s] Min route layer (adjusted) = 3
[05/31 16:06:51    676s] Max route layer (adjusted) = 11
[05/31 16:06:51    676s] (I)      clean place blk overflow:
[05/31 16:06:51    676s] (I)      H : enabled 1.00 0
[05/31 16:06:51    676s] (I)      V : enabled 1.00 0
[05/31 16:06:51    676s] (I)      Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[05/31 16:06:51    676s] (I)      Running eGR Regular flow
[05/31 16:06:51    676s] (I)      # wire layers (front) : 12
[05/31 16:06:51    676s] (I)      # wire layers (back)  : 0
[05/31 16:06:51    676s] (I)      min wire layer : 1
[05/31 16:06:51    676s] (I)      max wire layer : 11
[05/31 16:06:51    676s] (I)      # cut layers (front) : 11
[05/31 16:06:51    676s] (I)      # cut layers (back)  : 0
[05/31 16:06:51    676s] (I)      min cut layer : 1
[05/31 16:06:51    676s] (I)      max cut layer : 10
[05/31 16:06:51    676s] (I)      ================================== Layers ===================================
[05/31 16:06:51    676s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:51    676s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:51    676s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:51    676s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:51    676s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:51    676s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:51    676s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:51    676s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:51    676s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:51    676s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:51    676s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:51    676s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:51    676s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:51    676s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:51    676s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:51    676s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:51    676s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:51    676s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:51    676s] (I)      Started Import and model ( Curr Mem: 3.47 MB )
[05/31 16:06:51    676s] (I)      == Non-default Options ==
[05/31 16:06:51    676s] (I)      Maximum routing layer                              : 11
[05/31 16:06:51    676s] (I)      Minimum routing layer                              : 3
[05/31 16:06:51    676s] (I)      Top routing layer                                  : 11
[05/31 16:06:51    676s] (I)      Bottom routing layer                               : 3
[05/31 16:06:51    676s] (I)      Number of threads                                  : 1
[05/31 16:06:51    676s] (I)      Route tie net to shape                             : auto
[05/31 16:06:51    676s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 16:06:51    676s] (I)      Method to set GCell size                           : row
[05/31 16:06:51    676s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:06:51    676s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:06:51    676s] (I)      ============== Pin Summary ==============
[05/31 16:06:51    676s] (I)      +-------+--------+---------+------------+
[05/31 16:06:51    676s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:06:51    676s] (I)      +-------+--------+---------+------------+
[05/31 16:06:51    676s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:06:51    676s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:06:51    676s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:06:51    676s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:06:51    676s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:06:51    676s] (I)      +-------+--------+---------+------------+
[05/31 16:06:51    676s] (I)      Use row-based GCell size
[05/31 16:06:51    676s] (I)      Use row-based GCell align
[05/31 16:06:51    676s] (I)      layer 0 area = 6400
[05/31 16:06:51    676s] (I)      layer 1 area = 8800
[05/31 16:06:51    676s] (I)      layer 2 area = 11000
[05/31 16:06:51    676s] (I)      layer 3 area = 11000
[05/31 16:06:51    676s] (I)      layer 4 area = 11000
[05/31 16:06:51    676s] (I)      layer 5 area = 11000
[05/31 16:06:51    676s] (I)      layer 6 area = 11000
[05/31 16:06:51    676s] (I)      layer 7 area = 810000
[05/31 16:06:51    676s] (I)      layer 8 area = 2000000
[05/31 16:06:51    676s] (I)      layer 9 area = 2000000
[05/31 16:06:51    676s] (I)      layer 10 area = 0
[05/31 16:06:51    676s] (I)      GCell unit size   : 540
[05/31 16:06:51    676s] (I)      GCell multiplier  : 1
[05/31 16:06:51    676s] (I)      GCell row height  : 540
[05/31 16:06:51    676s] (I)      Actual row height : 540
[05/31 16:06:51    676s] (I)      GCell align ref   : 3944 4000
[05/31 16:06:51    676s] [NR-eGR] Track table information for default rule: 
[05/31 16:06:51    676s] [NR-eGR] M1 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] M2 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] C1 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] C2 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] C3 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] C4 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] C5 has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] JA has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] QA has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] QB has single uniform track structure
[05/31 16:06:51    676s] [NR-eGR] LB has single uniform track structure
[05/31 16:06:51    676s] (I)      ========================= Default via ==========================
[05/31 16:06:51    676s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:51    676s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:06:51    676s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:51    676s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:06:51    676s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 16:06:51    676s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:06:51    676s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:06:51    676s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:06:51    676s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:06:51    676s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:06:51    676s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:06:51    676s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:06:51    676s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:06:51    676s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:51    676s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:06:51    676s] [NR-eGR] Read 0 PG shapes
[05/31 16:06:51    676s] [NR-eGR] Read 0 clock shapes
[05/31 16:06:51    676s] [NR-eGR] Read 0 other shapes
[05/31 16:06:51    676s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:06:51    676s] [NR-eGR] #Instance Blockages : 676
[05/31 16:06:51    676s] [NR-eGR] #PG Blockages       : 0
[05/31 16:06:51    676s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:06:51    676s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:06:51    676s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:06:51    676s] [NR-eGR] #Other Blockages    : 0
[05/31 16:06:51    676s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:06:51    676s] (I)      Custom ignore net properties:
[05/31 16:06:51    676s] (I)      1 : NotLegal
[05/31 16:06:51    676s] (I)      Default ignore net properties:
[05/31 16:06:51    676s] (I)      1 : Special
[05/31 16:06:51    676s] (I)      2 : Analog
[05/31 16:06:51    676s] (I)      3 : Fixed
[05/31 16:06:51    676s] (I)      4 : Skipped
[05/31 16:06:51    676s] (I)      5 : MixedSignal
[05/31 16:06:51    676s] (I)      Prerouted net properties:
[05/31 16:06:51    676s] (I)      1 : NotLegal
[05/31 16:06:51    676s] (I)      2 : Special
[05/31 16:06:51    676s] (I)      3 : Analog
[05/31 16:06:51    676s] (I)      4 : Fixed
[05/31 16:06:51    676s] (I)      5 : Skipped
[05/31 16:06:51    676s] (I)      6 : MixedSignal
[05/31 16:06:51    676s] [NR-eGR] Early global route reroute all routable nets
[05/31 16:06:51    676s] [NR-eGR] #prerouted nets         : 1
[05/31 16:06:51    676s] [NR-eGR] #prerouted special nets : 0
[05/31 16:06:51    676s] [NR-eGR] #prerouted wires        : 680
[05/31 16:06:51    676s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/31 16:06:51    676s] (I)        Front-side 1149 ( ignored 1 )
[05/31 16:06:51    676s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:06:51    676s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:06:51    676s] (I)      Reading macro buffers
[05/31 16:06:51    676s] (I)      Number of macros with buffers: 0
[05/31 16:06:51    676s] (I)      early_global_route_priority property id does not exist.
[05/31 16:06:51    676s] (I)      Setting up GCell size
[05/31 16:06:51    676s] (I)      Base Grid  :   126 x   126
[05/31 16:06:51    676s] (I)      Final Grid :    63 x    63
[05/31 16:06:51    676s] (I)      Read Num Blocks=676  Num Prerouted Wires=680  Num CS=0
[05/31 16:06:51    676s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 563
[05/31 16:06:51    676s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 117
[05/31 16:06:51    676s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:51    676s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:06:51    676s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:06:51    676s] (I)      Track adjustment: Reducing 5437 tracks (12.00%) for Layer3
[05/31 16:06:51    676s] (I)      Number of ignored nets                =      1
[05/31 16:06:51    676s] (I)      Number of connected nets              =      0
[05/31 16:06:51    676s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/31 16:06:51    676s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:06:51    676s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:06:51    676s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:06:51    676s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:06:51    676s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:06:51    676s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:06:51    676s] (I)      Ndr track 0 does not exist
[05/31 16:06:51    676s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:06:51    676s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:06:51    676s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:06:51    676s] (I)      Site width          :   116  (dbu)
[05/31 16:06:51    676s] (I)      Row height          :   540  (dbu)
[05/31 16:06:51    676s] (I)      GCell row height    :   540  (dbu)
[05/31 16:06:51    676s] (I)      GCell width         :  1080  (dbu)
[05/31 16:06:51    676s] (I)      GCell height        :  1080  (dbu)
[05/31 16:06:51    676s] (I)      Grid                :    63    63    11
[05/31 16:06:51    676s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:06:51    676s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:06:51    676s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:06:51    676s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:06:51    676s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:06:51    676s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:51    676s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:51    676s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:06:51    676s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:06:51    676s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:06:51    676s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:06:51    676s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:06:51    676s] (I)      --------------------------------------------------------
[05/31 16:06:51    676s] 
[05/31 16:06:51    676s] [NR-eGR] ============ Routing rule table ============
[05/31 16:06:51    676s] [NR-eGR] Rule id: 0  Nets: 1148
[05/31 16:06:51    676s] [NR-eGR] ========================================
[05/31 16:06:51    676s] [NR-eGR] 
[05/31 16:06:51    676s] (I)      ======== NDR :  =========
[05/31 16:06:51    676s] (I)      +--------------+--------+
[05/31 16:06:51    676s] (I)      |           ID |      0 |
[05/31 16:06:51    676s] (I)      |         Name |        |
[05/31 16:06:51    676s] (I)      |      Default |    yes |
[05/31 16:06:51    676s] (I)      |  Clk Special |     no |
[05/31 16:06:51    676s] (I)      | Hard spacing |     no |
[05/31 16:06:51    676s] (I)      |    NDR track | (none) |
[05/31 16:06:51    676s] (I)      |      NDR via | (none) |
[05/31 16:06:51    676s] (I)      |  Extra space |      0 |
[05/31 16:06:51    676s] (I)      |      Shields |      0 |
[05/31 16:06:51    676s] (I)      |   Demand (H) |      1 |
[05/31 16:06:51    676s] (I)      |   Demand (V) |      1 |
[05/31 16:06:51    676s] (I)      |        #Nets |   1148 |
[05/31 16:06:51    676s] (I)      +--------------+--------+
[05/31 16:06:51    676s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:51    676s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:06:51    676s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:51    676s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:06:51    676s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:51    676s] (I)      =============== Blocked Tracks ===============
[05/31 16:06:51    676s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:51    676s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:06:51    676s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:51    676s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     3 |   47439 |     5223 |        11.01% |
[05/31 16:06:51    676s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:06:51    676s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:51    676s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.48 MB )
[05/31 16:06:51    676s] (I)      Reset routing kernel
[05/31 16:06:51    676s] (I)      Started Global Routing ( Curr Mem: 3.48 MB )
[05/31 16:06:51    676s] (I)      totalPins=4068  totalGlobalPin=3444 (84.66%)
[05/31 16:06:51    676s] (I)      ================= Net Group Info =================
[05/31 16:06:51    676s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:51    676s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:06:51    676s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:51    676s] (I)      |  1 |           1148 |        C1(3) |    LB(11) |
[05/31 16:06:51    676s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:51    676s] (I)      total 2D Cap : 237066 = (101430 H, 135636 V)
[05/31 16:06:51    676s] (I)      total 2D Demand : 1049 = (276 H, 773 V)
[05/31 16:06:51    676s] (I)      #blocked GCells = 0
[05/31 16:06:51    676s] (I)      #regions = 1
[05/31 16:06:51    676s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] (I)      ============  Phase 1a Route ============
[05/31 16:06:51    676s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] (I)      ============  Phase 1b Route ============
[05/31 16:06:51    676s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:06:51    676s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.336200e+03um
[05/31 16:06:51    676s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:06:51    676s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] (I)      ============  Phase 1c Route ============
[05/31 16:06:51    676s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] (I)      ============  Phase 1d Route ============
[05/31 16:06:51    676s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] (I)      ============  Phase 1e Route ============
[05/31 16:06:51    676s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:06:51    676s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.336200e+03um
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] (I)      ============  Phase 1l Route ============
[05/31 16:06:51    676s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 16:06:51    676s] (I)      Layer  3:      37407      2660       143        1272       45600    ( 2.71%) 
[05/31 16:06:51    676s] (I)      Layer  4:      46748      2480         0           0       46872    ( 0.00%) 
[05/31 16:06:51    676s] (I)      Layer  5:      46686       878         0           0       46872    ( 0.00%) 
[05/31 16:06:51    676s] (I)      Layer  6:      46748        15         0           0       46872    ( 0.00%) 
[05/31 16:06:51    676s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 16:06:51    676s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 16:06:51    676s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 16:06:51    676s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 16:06:51    676s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 16:06:51    676s] (I)      Total:        233451      6033       143        4209      239522    ( 1.73%) 
[05/31 16:06:51    676s] (I)      
[05/31 16:06:51    676s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:06:51    676s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/31 16:06:51    676s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/31 16:06:51    676s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[05/31 16:06:51    676s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/31 16:06:51    676s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      C1 ( 3)        71( 1.87%)        14( 0.37%)         0( 0.00%)         1( 0.03%)   ( 2.26%) 
[05/31 16:06:51    676s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:51    676s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/31 16:06:51    676s] [NR-eGR]        Total        71( 0.26%)        14( 0.05%)         0( 0.00%)         1( 0.00%)   ( 0.31%) 
[05/31 16:06:51    676s] [NR-eGR] 
[05/31 16:06:51    676s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.48 MB )
[05/31 16:06:51    676s] (I)      Updating congestion map
[05/31 16:06:51    676s] (I)      total 2D Cap : 237254 = (101430 H, 135824 V)
[05/31 16:06:51    676s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:06:51    676s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.48 MB )
[05/31 16:06:51    676s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3604.7M
[05/31 16:06:51    676s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.049, MEM:3604.7M, EPOCH TIME: 1748722011.353647
[05/31 16:06:51    676s] OPERPROF: Starting HotSpotCal at level 1, MEM:3604.7M, EPOCH TIME: 1748722011.353707
[05/31 16:06:51    676s] [hotspot] +------------+---------------+---------------+
[05/31 16:06:51    676s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 16:06:51    676s] [hotspot] +------------+---------------+---------------+
[05/31 16:06:51    676s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 16:06:51    676s] [hotspot] +------------+---------------+---------------+
[05/31 16:06:51    676s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:06:51    676s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 16:06:51    676s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3620.7M, EPOCH TIME: 1748722011.355076
[05/31 16:06:51    676s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3620.7M, EPOCH TIME: 1748722011.355179
[05/31 16:06:51    676s] Starting Early Global Route wiring: mem = 3620.7M
[05/31 16:06:51    676s] (I)      Running track assignment and export wires
[05/31 16:06:51    676s] (I)      Delete wires for 1148 nets 
[05/31 16:06:51    676s] (I)      ============= Track Assignment ============
[05/31 16:06:51    676s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.50 MB )
[05/31 16:06:51    676s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:06:51    676s] (I)      Run Multi-thread track assignment
[05/31 16:06:51    676s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.50 MB )
[05/31 16:06:51    676s] (I)      Started Export ( Curr Mem: 3.50 MB )
[05/31 16:06:51    676s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:06:51    676s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 16:06:51    676s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:51    676s] [NR-eGR]             Length (um)   Vias 
[05/31 16:06:51    676s] [NR-eGR] -------------------------------
[05/31 16:06:51    676s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:06:51    676s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:06:51    676s] [NR-eGR]  C1  (3V)          1792   5395 
[05/31 16:06:51    676s] [NR-eGR]  C2  (4H)          2507   1107 
[05/31 16:06:51    676s] [NR-eGR]  C3  (5V)           891     11 
[05/31 16:06:51    676s] [NR-eGR]  C4  (6H)            20      2 
[05/31 16:06:51    676s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:06:51    676s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:06:51    676s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:06:51    676s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:06:51    676s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:06:51    676s] [NR-eGR] -------------------------------
[05/31 16:06:51    676s] [NR-eGR]      Total         5209  12017 
[05/31 16:06:51    676s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:51    676s] [NR-eGR] Total half perimeter of net bounding box: 3938um
[05/31 16:06:51    676s] [NR-eGR] Total length: 5209um, number of vias: 12017
[05/31 16:06:51    676s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:51    676s] (I)      == Layer wire length by net rule ==
[05/31 16:06:51    676s] (I)                  Default 
[05/31 16:06:51    676s] (I)      --------------------
[05/31 16:06:51    676s] (I)       M1  (1V)       0um 
[05/31 16:06:51    676s] (I)       M2  (2H)       0um 
[05/31 16:06:51    676s] (I)       C1  (3V)    1792um 
[05/31 16:06:51    676s] (I)       C2  (4H)    2507um 
[05/31 16:06:51    676s] (I)       C3  (5V)     891um 
[05/31 16:06:51    676s] (I)       C4  (6H)      20um 
[05/31 16:06:51    676s] (I)       C5  (7V)       0um 
[05/31 16:06:51    676s] (I)       JA  (8H)       0um 
[05/31 16:06:51    676s] (I)       QA  (9V)       0um 
[05/31 16:06:51    676s] (I)       QB  (10H)      0um 
[05/31 16:06:51    676s] (I)       LB  (11V)      0um 
[05/31 16:06:51    676s] (I)      --------------------
[05/31 16:06:51    676s] (I)           Total   5209um 
[05/31 16:06:51    676s] (I)      == Layer via count by net rule ==
[05/31 16:06:51    676s] (I)                  Default 
[05/31 16:06:51    676s] (I)      --------------------
[05/31 16:06:51    676s] (I)       M1  (1V)      1455 
[05/31 16:06:51    676s] (I)       M2  (2H)      4047 
[05/31 16:06:51    676s] (I)       C1  (3V)      5395 
[05/31 16:06:51    676s] (I)       C2  (4H)      1107 
[05/31 16:06:51    676s] (I)       C3  (5V)        11 
[05/31 16:06:51    676s] (I)       C4  (6H)         2 
[05/31 16:06:51    676s] (I)       C5  (7V)         0 
[05/31 16:06:51    676s] (I)       JA  (8H)         0 
[05/31 16:06:51    676s] (I)       QA  (9V)         0 
[05/31 16:06:51    676s] (I)       QB  (10H)        0 
[05/31 16:06:51    676s] (I)       LB  (11V)        0 
[05/31 16:06:51    676s] (I)      --------------------
[05/31 16:06:51    676s] (I)           Total    12017 
[05/31 16:06:51    676s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.50 MB )
[05/31 16:06:51    676s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:51    676s] (I)      Global routing data unavailable, rerun eGR
[05/31 16:06:51    676s] (I)      Initializing eGR engine (regular)
[05/31 16:06:51    677s] Set min layer with design mode ( 3 )
[05/31 16:06:51    677s] Set max layer with default ( 127 )
[05/31 16:06:51    677s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:51    677s] Min route layer (adjusted) = 3
[05/31 16:06:51    677s] Max route layer (adjusted) = 11
[05/31 16:06:51    677s] (I)      clean place blk overflow:
[05/31 16:06:51    677s] (I)      H : enabled 1.00 0
[05/31 16:06:51    677s] (I)      V : enabled 1.00 0
[05/31 16:06:51    677s] Early Global Route wiring runtime: 0.03 seconds, mem = 3620.7M
[05/31 16:06:51    677s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.028, MEM:3620.7M, EPOCH TIME: 1748722011.383123
[05/31 16:06:51    677s] SKP cleared!
[05/31 16:06:51    677s] 
[05/31 16:06:51    677s] *** Finished incrementalPlace (cpu=0:00:05.0, real=0:00:05.0)***
[05/31 16:06:51    677s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3620.7M, EPOCH TIME: 1748722011.404234
[05/31 16:06:51    677s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3620.7M, EPOCH TIME: 1748722011.404322
[05/31 16:06:51    677s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:11:17.0/0:16:06.9 (0.7), mem = 3620.7M
[05/31 16:06:51    677s] 
[05/31 16:06:51    677s] =============================================================================================
[05/31 16:06:51    677s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.10-p003_1
[05/31 16:06:51    677s] =============================================================================================
[05/31 16:06:51    677s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:06:51    677s] ---------------------------------------------------------------------------------------------
[05/31 16:06:51    677s] [ RefinePlace            ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:06:51    677s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:06:51    677s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.1
[05/31 16:06:51    677s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.4 % )     0:00:00.5 /  0:00:00.4    0.9
[05/31 16:06:51    677s] [ TimingUpdate           ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:06:51    677s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:06:51    677s] [ MISC                   ]          0:00:04.2  (  81.3 % )     0:00:04.2 /  0:00:04.2    1.0
[05/31 16:06:51    677s] ---------------------------------------------------------------------------------------------
[05/31 16:06:51    677s]  IncrReplace #1 TOTAL               0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.1    1.0
[05/31 16:06:51    677s] ---------------------------------------------------------------------------------------------
[05/31 16:06:51    677s] 
[05/31 16:06:51    677s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/31 16:06:51    677s]     Congestion Repair done. (took cpu=0:00:05.2 real=0:00:05.2)
[05/31 16:06:51    677s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/31 16:06:51    677s] OPERPROF: Starting DPlace-Init at level 1, MEM:3620.7M, EPOCH TIME: 1748722011.443921
[05/31 16:06:51    677s] Processing tracks to init pin-track alignment.
[05/31 16:06:51    677s] z: 1, totalTracks: 1
[05/31 16:06:51    677s] z: 3, totalTracks: 1
[05/31 16:06:51    677s] z: 5, totalTracks: 1
[05/31 16:06:51    677s] z: 7, totalTracks: 1
[05/31 16:06:51    677s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:51    677s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:51    677s] Initializing Route Infrastructure for color support ...
[05/31 16:06:51    677s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3620.7M, EPOCH TIME: 1748722011.444178
[05/31 16:06:51    677s] ### Add 31 auto generated vias to default rule
[05/31 16:06:51    677s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3620.7M, EPOCH TIME: 1748722011.447130
[05/31 16:06:51    677s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:51    677s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:51    677s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3620.7M, EPOCH TIME: 1748722011.453729
[05/31 16:06:51    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    677s] Processing tracks to init pin-track alignment.
[05/31 16:06:51    677s] z: 1, totalTracks: 1
[05/31 16:06:51    677s] z: 3, totalTracks: 1
[05/31 16:06:51    677s] z: 5, totalTracks: 1
[05/31 16:06:51    677s] z: 7, totalTracks: 1
[05/31 16:06:51    677s] 
[05/31 16:06:51    677s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:51    677s] 
[05/31 16:06:51    677s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:51    677s] OPERPROF:     Starting CMU at level 3, MEM:3620.7M, EPOCH TIME: 1748722011.690428
[05/31 16:06:51    677s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3620.7M, EPOCH TIME: 1748722011.692643
[05/31 16:06:51    677s] 
[05/31 16:06:51    677s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:51    677s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.239, MEM:3620.7M, EPOCH TIME: 1748722011.692946
[05/31 16:06:51    677s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3620.7M, EPOCH TIME: 1748722011.693007
[05/31 16:06:51    677s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3620.7M, EPOCH TIME: 1748722011.693085
[05/31 16:06:51    677s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3620.7MB).
[05/31 16:06:51    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.249, MEM:3620.7M, EPOCH TIME: 1748722011.693403
[05/31 16:06:51    677s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.6 real=0:00:05.6)
[05/31 16:06:51    677s]   Leaving CCOpt scope - extractRC...
[05/31 16:06:51    677s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 16:06:51    677s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 16:06:51    677s] PreRoute RC Extraction called for design TOP.
[05/31 16:06:51    677s] RC Extraction called in multi-corner(2) mode.
[05/31 16:06:51    677s] RCMode: PreRoute
[05/31 16:06:51    677s]       RC Corner Indexes            0       1   
[05/31 16:06:51    677s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 16:06:51    677s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:51    677s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:51    677s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:51    677s] Shrink Factor                : 1.00000
[05/31 16:06:51    677s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 16:06:51    677s] Using Quantus QRC technology file ...
[05/31 16:06:51    677s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:51    677s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:06:51    677s] eee: pegSigSF=1.070000
[05/31 16:06:51    677s] Initializing multi-corner resistance tables ...
[05/31 16:06:51    677s] eee: Grid unit RC data computation started
[05/31 16:06:51    677s] eee: Grid unit RC data computation completed
[05/31 16:06:51    677s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:06:51    677s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:06:51    677s] eee: l=3 avDens=0.112848 usedTrk=331.773332 availTrk=2940.000000 sigTrk=331.773332
[05/31 16:06:51    677s] eee: l=4 avDens=0.154749 usedTrk=464.247778 availTrk=3000.000000 sigTrk=464.247778
[05/31 16:06:51    677s] eee: l=5 avDens=0.059752 usedTrk=164.916297 availTrk=2760.000000 sigTrk=164.916297
[05/31 16:06:51    677s] eee: l=6 avDens=0.007551 usedTrk=3.624444 availTrk=480.000000 sigTrk=3.624444
[05/31 16:06:51    677s] eee: l=7 avDens=0.000556 usedTrk=0.033333 availTrk=60.000000 sigTrk=0.033333
[05/31 16:06:51    677s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:51    677s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:51    677s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:51    677s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:51    677s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:06:51    677s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:06:51    677s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.264270 uaWl=1.000000 uaWlH=0.667400 aWlH=0.000000 lMod=0 pMax=0.908200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:06:51    677s] eee: NetCapCache creation started. (Current Mem: 3620.684M) 
[05/31 16:06:51    677s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3620.684M) 
[05/31 16:06:51    677s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:06:51    677s] eee: Metal Layers Info:
[05/31 16:06:51    677s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:51    677s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:06:51    677s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:51    677s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:06:51    677s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:06:51    677s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:06:51    677s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:06:51    677s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:06:51    677s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:06:51    677s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:06:51    677s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:06:51    677s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:06:51    677s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:06:51    677s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:06:51    677s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:51    677s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:06:51    677s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3620.684M)
[05/31 16:06:51    677s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 16:06:51    677s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:06:51    677s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:06:51    677s] End AAE Lib Interpolated Model. (MEM=3626.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:51    677s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Clock DAG hash after clustering cong repair call: 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]   CTS services accumulated run-time stats after clustering cong repair call:
[05/31 16:06:51    677s]     delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]     steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]   Clock DAG stats after clustering cong repair call:
[05/31 16:06:51    677s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]     misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]   Clock DAG net violations after clustering cong repair call:
[05/31 16:06:51    677s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/31 16:06:51    677s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]   Primary reporting skew groups after clustering cong repair call:
[05/31 16:06:51    677s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]   Skew group summary after clustering cong repair call:
[05/31 16:06:51    677s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]   CongRepair After Initial Clustering done. (took cpu=0:00:05.7 real=0:00:05.8)
[05/31 16:06:51    677s]   Stage::Clustering done. (took cpu=0:00:06.9 real=0:00:06.9)
[05/31 16:06:51    677s]   Stage::DRV Fixing...
[05/31 16:06:51    677s]   Fixing clock tree slew time and max cap violations...
[05/31 16:06:51    677s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:06:51    677s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/31 16:06:51    677s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:06:51    677s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::Insertion Delay Reduction...
[05/31 16:06:51    677s]   Removing unnecessary root buffering...
[05/31 16:06:51    677s]     Clock DAG hash before 'Removing unnecessary root buffering': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Removing unnecessary root buffering': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Removing unnecessary root buffering':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Removing unconstrained drivers...
[05/31 16:06:51    677s]     Clock DAG hash before 'Removing unconstrained drivers': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Removing unconstrained drivers': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Removing unconstrained drivers':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Reducing insertion delay 1...
[05/31 16:06:51    677s]     Clock DAG hash before 'Reducing insertion delay 1': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Reducing insertion delay 1': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Reducing insertion delay 1':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Removing longest path buffering...
[05/31 16:06:51    677s]     Clock DAG hash before 'Removing longest path buffering': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Removing longest path buffering': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Removing longest path buffering':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Removing longest path buffering':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Removing longest path buffering':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Reducing delay of long paths...
[05/31 16:06:51    677s]     Clock DAG hash before 'Reducing delay of long paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Reducing delay of long paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Reducing delay of long paths':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Reducing delay of long paths':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Reducing delay of long paths':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Reducing delay of long paths':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.9 real=0:00:07.0)
[05/31 16:06:51    677s]   
[05/31 16:06:51    677s]   
[05/31 16:06:51    677s]   CCOpt::Phase::Implementation...
[05/31 16:06:51    677s]   Stage::Reducing Power...
[05/31 16:06:51    677s]   Improving clock tree routing...
[05/31 16:06:51    677s]     Clock DAG hash before 'Improving clock tree routing': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Iteration 1...
[05/31 16:06:51    677s]     Iteration 1 done.
[05/31 16:06:51    677s]     Clock DAG hash after 'Improving clock tree routing': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Improving clock tree routing':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Improving clock tree routing':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Improving clock tree routing':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Reducing clock tree power 1...
[05/31 16:06:51    677s]     Clock DAG hash before 'Reducing clock tree power 1': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Resizing gates: 
[05/31 16:06:51    677s]     Legalizer releasing space for clock trees
[05/31 16:06:51    677s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/31 16:06:51    677s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     100% 
[05/31 16:06:51    677s]     Clock DAG hash after 'Reducing clock tree power 1': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Reducing clock tree power 1':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Reducing clock tree power 2...
[05/31 16:06:51    677s]     Clock DAG hash before 'Reducing clock tree power 2': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Path optimization required 0 stage delay updates 
[05/31 16:06:51    677s]     Clock DAG hash after 'Reducing clock tree power 2': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Reducing clock tree power 2':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::Balancing...
[05/31 16:06:51    677s]   Improving subtree skew...
[05/31 16:06:51    677s]     Clock DAG hash before 'Improving subtree skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Improving subtree skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Improving subtree skew':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Improving subtree skew':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Improving subtree skew':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Improving subtree skew':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Offloading subtrees by buffering...
[05/31 16:06:51    677s]     Clock DAG hash before 'Offloading subtrees by buffering': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Offloading subtrees by buffering': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Offloading subtrees by buffering':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   AdjustingMinPinPIDs for balancing...
[05/31 16:06:51    677s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[05/31 16:06:51    677s]       delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Approximately balancing fragments step...
[05/31 16:06:51    677s]       Clock DAG hash before 'Approximately balancing fragments step': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[05/31 16:06:51    677s]         delay calculator: calls=31100, total_wall_time=1.350s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22186, total_wall_time=0.181s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       Resolve constraints - Approximately balancing fragments...
[05/31 16:06:51    677s]       Resolving skew group constraints...
[05/31 16:06:51    677s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/31 16:06:51    677s]       Resolving skew group constraints done.
[05/31 16:06:51    677s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[05/31 16:06:51    677s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/31 16:06:51    677s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Approximately balancing fragments...
[05/31 16:06:51    677s]         Moving gates to improve sub-tree skew...
[05/31 16:06:51    677s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[05/31 16:06:51    677s]             delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]           Tried: 2 Succeeded: 0
[05/31 16:06:51    677s]           Topology Tried: 0 Succeeded: 0
[05/31 16:06:51    677s]           0 Succeeded with SS ratio
[05/31 16:06:51    677s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/31 16:06:51    677s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/31 16:06:51    677s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[05/31 16:06:51    677s]             delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/31 16:06:51    677s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]             misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/31 16:06:51    677s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/31 16:06:51    677s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]         Approximately balancing fragments bottom up...
[05/31 16:06:51    677s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[05/31 16:06:51    677s]             delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[05/31 16:06:51    677s]             delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/31 16:06:51    677s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]             misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/31 16:06:51    677s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/31 16:06:51    677s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]         Approximately balancing fragments, wire and cell delays...
[05/31 16:06:51    677s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[05/31 16:06:51    677s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]             delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]             misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/31 16:06:51    677s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Approximately balancing fragments done.
[05/31 16:06:51    677s]       Clock DAG hash after 'Approximately balancing fragments step': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[05/31 16:06:51    677s]         delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       Clock DAG stats after 'Approximately balancing fragments step':
[05/31 16:06:51    677s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]         misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       Clock DAG net violations after 'Approximately balancing fragments step':
[05/31 16:06:51    677s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/31 16:06:51    677s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Clock DAG hash after Approximately balancing fragments: 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[05/31 16:06:51    677s]       delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after Approximately balancing fragments:
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after Approximately balancing fragments:
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after Approximately balancing fragments:
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after Approximately balancing fragments:
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Improving fragments clock skew...
[05/31 16:06:51    677s]       Clock DAG hash before 'Improving fragments clock skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[05/31 16:06:51    677s]         delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       Clock DAG hash after 'Improving fragments clock skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[05/31 16:06:51    677s]         delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       Clock DAG stats after 'Improving fragments clock skew':
[05/31 16:06:51    677s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]         misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       Clock DAG net violations after 'Improving fragments clock skew':
[05/31 16:06:51    677s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/31 16:06:51    677s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]       Primary reporting skew groups after 'Improving fragments clock skew':
[05/31 16:06:51    677s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]       Skew group summary after 'Improving fragments clock skew':
[05/31 16:06:51    677s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Approximately balancing step...
[05/31 16:06:51    677s]     Clock DAG hash before 'Approximately balancing step': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[05/31 16:06:51    677s]       delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Resolve constraints - Approximately balancing...
[05/31 16:06:51    677s]     Resolving skew group constraints...
[05/31 16:06:51    677s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/31 16:06:51    677s]     Resolving skew group constraints done.
[05/31 16:06:51    677s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Approximately balancing...
[05/31 16:06:51    677s]       Approximately balancing, wire and cell delays...
[05/31 16:06:51    677s]       Approximately balancing, wire and cell delays, iteration 1...
[05/31 16:06:51    677s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]           delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]           sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]           misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]           Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/31 16:06:51    677s]           Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/31 16:06:51    677s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Approximately balancing done.
[05/31 16:06:51    677s]     Clock DAG hash after 'Approximately balancing step': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[05/31 16:06:51    677s]       delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Approximately balancing step':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Approximately balancing step':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Approximately balancing step':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Approximately balancing step':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Approximately balancing paths...
[05/31 16:06:51    677s]     Clock DAG hash before 'Approximately balancing paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[05/31 16:06:51    677s]       delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Added 0 buffers.
[05/31 16:06:51    677s]     Clock DAG hash after 'Approximately balancing paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[05/31 16:06:51    677s]       delay calculator: calls=31108, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Approximately balancing paths':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Approximately balancing paths':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Approximately balancing paths':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Stage::Polishing...
[05/31 16:06:51    677s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:06:51    677s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Clock DAG hash before polishing: 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]   CTS services accumulated run-time stats before polishing:
[05/31 16:06:51    677s]     delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]     steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]   Clock DAG stats before polishing:
[05/31 16:06:51    677s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]     misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]   Clock DAG net violations before polishing:
[05/31 16:06:51    677s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]   Clock DAG primary half-corner transition distribution before polishing:
[05/31 16:06:51    677s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]   Primary reporting skew groups before polishing:
[05/31 16:06:51    677s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]   Skew group summary before polishing:
[05/31 16:06:51    677s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]   
[05/31 16:06:51    677s]   
[05/31 16:06:51    677s]   Merging balancing drivers for power...
[05/31 16:06:51    677s]     Clock DAG hash before 'Merging balancing drivers for power': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Tried: 2 Succeeded: 0
[05/31 16:06:51    677s]     Clock DAG hash after 'Merging balancing drivers for power': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Merging balancing drivers for power':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Improving clock skew...
[05/31 16:06:51    677s]     Clock DAG hash before 'Improving clock skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Improving clock skew':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Improving clock skew': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Improving clock skew':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Improving clock skew':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Improving clock skew':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Improving clock skew':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Improving clock skew':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Moving gates to reduce wire capacitance...
[05/31 16:06:51    677s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/31 16:06:51    677s]     Iteration 1...
[05/31 16:06:51    677s]       Artificially removing short and long paths...
[05/31 16:06:51    677s]         Clock DAG hash before 'Artificially removing short and long paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         For skew_group clk/mode_mission target band (0.000, 0.000)
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/31 16:06:51    677s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Legalizer releasing space for clock trees
[05/31 16:06:51    677s]         Legalizing clock trees...
[05/31 16:06:51    677s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/31 16:06:51    677s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Moving gates: 
[05/31 16:06:51    677s]         Legalizer releasing space for clock trees
[05/31 16:06:51    677s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/31 16:06:51    677s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]         100% 
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Iteration 1 done.
[05/31 16:06:51    677s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/31 16:06:51    677s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Reducing clock tree power 3...
[05/31 16:06:51    677s]     Clock DAG hash before 'Reducing clock tree power 3': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Artificially removing short and long paths...
[05/31 16:06:51    677s]       Clock DAG hash before 'Artificially removing short and long paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/31 16:06:51    677s]         delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       For skew_group clk/mode_mission target band (0.000, 0.000)
[05/31 16:06:51    677s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[05/31 16:06:51    677s]     Resizing gates: 
[05/31 16:06:51    677s]     Legalizer releasing space for clock trees
[05/31 16:06:51    677s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/31 16:06:51    677s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     100% 
[05/31 16:06:51    677s]     Clock DAG hash after 'Reducing clock tree power 3': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Reducing clock tree power 3':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Improving insertion delay...
[05/31 16:06:51    677s]     Clock DAG hash before 'Improving insertion delay': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG hash after 'Improving insertion delay': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Improving insertion delay':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Improving insertion delay':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Improving insertion delay':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Improving insertion delay':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]   Wire Opt OverFix...
[05/31 16:06:51    677s]     Clock DAG hash before 'Wire Opt OverFix': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[05/31 16:06:51    677s]       delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Wire Reduction extra effort...
[05/31 16:06:51    677s]       Clock DAG hash before 'Wire Reduction extra effort': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/31 16:06:51    677s]       Artificially removing short and long paths...
[05/31 16:06:51    677s]         Clock DAG hash before 'Artificially removing short and long paths': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         For skew_group clk/mode_mission target band (0.000, 0.000)
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Global shorten wires A0...
[05/31 16:06:51    677s]         Clock DAG hash before 'Global shorten wires A0': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Move For Wirelength - core...
[05/31 16:06:51    677s]         Clock DAG hash before 'Move For Wirelength - core': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/31 16:06:51    677s]         Max accepted move=0.000um, total accepted move=0.000um
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Global shorten wires A1...
[05/31 16:06:51    677s]         Clock DAG hash before 'Global shorten wires A1': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Move For Wirelength - core...
[05/31 16:06:51    677s]         Clock DAG hash before 'Move For Wirelength - core': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/31 16:06:51    677s]         Max accepted move=0.000um, total accepted move=0.000um
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Global shorten wires B...
[05/31 16:06:51    677s]         Clock DAG hash before 'Global shorten wires B': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Move For Wirelength - branch...
[05/31 16:06:51    677s]         Clock DAG hash before 'Move For Wirelength - branch': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[05/31 16:06:51    677s]           delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/31 16:06:51    677s]         Max accepted move=0.000um, total accepted move=0.000um
[05/31 16:06:51    677s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/31 16:06:51    677s]       Clock DAG hash after 'Wire Reduction extra effort': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         delay calculator: calls=31109, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]         misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]       Skew group summary after 'Wire Reduction extra effort':
[05/31 16:06:51    677s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Optimizing orientation...
[05/31 16:06:51    677s]     FlipOpt...
[05/31 16:06:51    677s]     Disconnecting clock tree from netlist...
[05/31 16:06:51    677s]     Disconnecting clock tree from netlist done.
[05/31 16:06:51    677s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[05/31 16:06:51    677s]     Resynthesising clock tree into netlist...
[05/31 16:06:51    677s]       Reset timing graph...
[05/31 16:06:51    677s] Ignoring AAE DB Resetting ...
[05/31 16:06:51    677s]       Reset timing graph done.
[05/31 16:06:51    677s]     Resynthesising clock tree into netlist done.
[05/31 16:06:51    677s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s] End AAE Lib Interpolated Model. (MEM=3674.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:51    677s]     Clock DAG hash after 'Wire Opt OverFix': 14344819093932002708 12723582949218706284
[05/31 16:06:51    677s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[05/31 16:06:51    677s]       delay calculator: calls=31110, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:51    677s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:51    677s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:51    677s]     Clock DAG stats after 'Wire Opt OverFix':
[05/31 16:06:51    677s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:51    677s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:51    677s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:06:51    677s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:51    677s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:51    677s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:51    677s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:51    677s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/31 16:06:51    677s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:51    677s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/31 16:06:51    677s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:51    677s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:51    677s]     Skew group summary after 'Wire Opt OverFix':
[05/31 16:06:51    677s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:51    677s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:51    677s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:51    677s] **WARN: (IMPCCOPT-1484):	No activity file is loaded; therefore the CTS activity driven optimization will not be triggered.
[05/31 16:06:51    677s] Type 'man IMPCCOPT-1484' for more detail.
[05/31 16:06:51    677s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[05/31 16:06:51    677s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:06:51    677s]   Stage::Updating netlist...
[05/31 16:06:51    677s]   Reset timing graph...
[05/31 16:06:51    677s] Ignoring AAE DB Resetting ...
[05/31 16:06:51    677s]   Reset timing graph done.
[05/31 16:06:51    677s]   Setting non-default rules before calling refine place.
[05/31 16:06:51    677s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:06:51    677s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3674.9M, EPOCH TIME: 1748722011.963565
[05/31 16:06:51    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/31 16:06:51    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:51    677s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.023, MEM:3616.9M, EPOCH TIME: 1748722011.986895
[05/31 16:06:51    677s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    677s]   Leaving CCOpt scope - ClockRefiner...
[05/31 16:06:52    677s]   Assigned high priority to 0 instances.
[05/31 16:06:52    677s]   Soft fixed 0 clock instances.
[05/31 16:06:52    677s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[05/31 16:06:52    677s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[05/31 16:06:52    677s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3616.9M, EPOCH TIME: 1748722012.001114
[05/31 16:06:52    677s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3616.9M, EPOCH TIME: 1748722012.001226
[05/31 16:06:52    677s] Processing tracks to init pin-track alignment.
[05/31 16:06:52    677s] z: 1, totalTracks: 1
[05/31 16:06:52    677s] z: 3, totalTracks: 1
[05/31 16:06:52    677s] z: 5, totalTracks: 1
[05/31 16:06:52    677s] z: 7, totalTracks: 1
[05/31 16:06:52    677s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:52    677s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:52    677s] Initializing Route Infrastructure for color support ...
[05/31 16:06:52    677s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3616.9M, EPOCH TIME: 1748722012.001462
[05/31 16:06:52    677s] ### Add 31 auto generated vias to default rule
[05/31 16:06:52    677s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.003, MEM:3616.9M, EPOCH TIME: 1748722012.004318
[05/31 16:06:52    677s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:52    677s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:52    677s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3616.9M, EPOCH TIME: 1748722012.010614
[05/31 16:06:52    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:52    677s] OPERPROF:       Starting CMU at level 4, MEM:3616.9M, EPOCH TIME: 1748722012.250035
[05/31 16:06:52    677s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:3616.9M, EPOCH TIME: 1748722012.252506
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:52    677s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.240, REAL:0.242, MEM:3616.9M, EPOCH TIME: 1748722012.252830
[05/31 16:06:52    677s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3616.9M, EPOCH TIME: 1748722012.252894
[05/31 16:06:52    677s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3616.9M, EPOCH TIME: 1748722012.252980
[05/31 16:06:52    677s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3616.9MB).
[05/31 16:06:52    677s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.252, MEM:3616.9M, EPOCH TIME: 1748722012.253305
[05/31 16:06:52    677s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.250, REAL:0.252, MEM:3616.9M, EPOCH TIME: 1748722012.253354
[05/31 16:06:52    677s] TDRefine: refinePlace mode is spiral
[05/31 16:06:52    677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.6
[05/31 16:06:52    677s] OPERPROF: Starting Refine-Place at level 1, MEM:3616.9M, EPOCH TIME: 1748722012.253479
[05/31 16:06:52    677s] *** Starting refinePlace (0:11:18 mem=3616.9M) ***
[05/31 16:06:52    677s] Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:52    677s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3616.9M, EPOCH TIME: 1748722012.254486
[05/31 16:06:52    677s] # Found 0 legal fixed insts to color.
[05/31 16:06:52    677s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3616.9M, EPOCH TIME: 1748722012.254597
[05/31 16:06:52    677s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3616.9M, EPOCH TIME: 1748722012.255000
[05/31 16:06:52    677s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:06:52    677s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3616.9M, EPOCH TIME: 1748722012.255576
[05/31 16:06:52    677s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:52    677s] Set min layer with design mode ( 3 )
[05/31 16:06:52    677s] Set max layer with default ( 127 )
[05/31 16:06:52    677s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:52    677s] Min route layer (adjusted) = 3
[05/31 16:06:52    677s] Max route layer (adjusted) = 11
[05/31 16:06:52    677s] Set min layer with design mode ( 3 )
[05/31 16:06:52    677s] Set max layer with default ( 127 )
[05/31 16:06:52    677s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:52    677s] Min route layer (adjusted) = 3
[05/31 16:06:52    677s] Max route layer (adjusted) = 11
[05/31 16:06:52    677s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3616.9M, EPOCH TIME: 1748722012.259977
[05/31 16:06:52    677s] Starting refinePlace ...
[05/31 16:06:52    677s] Set min layer with design mode ( 3 )
[05/31 16:06:52    677s] Set max layer with default ( 127 )
[05/31 16:06:52    677s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:52    677s] Min route layer (adjusted) = 3
[05/31 16:06:52    677s] Max route layer (adjusted) = 11
[05/31 16:06:52    677s] One DDP V2 for no tweak run.
[05/31 16:06:52    677s] Set min layer with design mode ( 3 )
[05/31 16:06:52    677s] Set max layer with default ( 127 )
[05/31 16:06:52    677s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:52    677s] Min route layer (adjusted) = 3
[05/31 16:06:52    677s] Max route layer (adjusted) = 11
[05/31 16:06:52    677s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:06:52    677s] DDP markSite nrRow 111 nrJob 111
[05/31 16:06:52    677s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 16:06:52    677s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3616.9MB) @(0:11:18 - 0:11:18).
[05/31 16:06:52    677s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:52    677s] wireLenOptFixPriorityInst 224 inst fixed
[05/31 16:06:52    677s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:06:52    677s] 
[05/31 16:06:52    677s]  Info: 0 filler has been deleted!
[05/31 16:06:52    677s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 16:06:52    677s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:52    677s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:52    677s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3592.9MB) @(0:11:18 - 0:11:18).
[05/31 16:06:52    677s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:52    677s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3592.9MB
[05/31 16:06:52    677s] Statistics of distance of Instance movement in refine placement:
[05/31 16:06:52    677s]   maximum (X+Y) =         0.00 um
[05/31 16:06:52    677s]   mean    (X+Y) =         0.00 um
[05/31 16:06:52    677s] Summary Report:
[05/31 16:06:52    677s] Instances move: 0 (out of 1128 movable)
[05/31 16:06:52    677s] Instances flipped: 0
[05/31 16:06:52    677s] Mean displacement: 0.00 um
[05/31 16:06:52    677s] Max displacement: 0.00 um 
[05/31 16:06:52    677s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:06:52    677s] Total instances moved : 0
[05/31 16:06:52    677s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.140, REAL:0.145, MEM:3592.9M, EPOCH TIME: 1748722012.405225
[05/31 16:06:52    677s] Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
[05/31 16:06:52    677s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3592.9MB
[05/31 16:06:52    677s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3592.9MB) @(0:11:18 - 0:11:18).
[05/31 16:06:52    677s] *** Finished refinePlace (0:11:18 mem=3592.9M) ***
[05/31 16:06:52    677s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.6
[05/31 16:06:52    677s] OPERPROF: Finished Refine-Place at level 1, CPU:0.140, REAL:0.153, MEM:3592.9M, EPOCH TIME: 1748722012.406246
[05/31 16:06:52    677s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3592.9M, EPOCH TIME: 1748722012.406352
[05/31 16:06:52    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:06:52    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    678s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.021, MEM:3592.9M, EPOCH TIME: 1748722012.427661
[05/31 16:06:52    678s]   ClockRefiner summary
[05/31 16:06:52    678s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/31 16:06:52    678s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/31 16:06:52    678s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/31 16:06:52    678s]   Restoring pStatusCts on 0 clock instances.
[05/31 16:06:52    678s]   Revert refine place priority changes on 0 instances.
[05/31 16:06:52    678s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/31 16:06:52    678s]   Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/31 16:06:52    678s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/31 16:06:52    678s]   CCOpt::Phase::eGRPC...
[05/31 16:06:52    678s]   eGR Post Conditioning...
[05/31 16:06:52    678s]     Clock implementation routing...
[05/31 16:06:52    678s]       Leaving CCOpt scope - Routing Tools...
[05/31 16:06:52    678s] Net route status summary:
[05/31 16:06:52    678s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:52    678s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:52    678s]       Routing using eGR only...
[05/31 16:06:52    678s]         Early Global Route - eGR only step...
[05/31 16:06:52    678s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[05/31 16:06:52    678s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/31 16:06:52    678s] (ccopt eGR): Start to route 1 all nets
[05/31 16:06:52    678s] Running pre-eGR process
[05/31 16:06:52    678s] (I)      Started Early Global Route ( Curr Mem: 3.46 MB )
[05/31 16:06:52    678s] (I)      Initializing eGR engine (clean)
[05/31 16:06:52    678s] Set min layer with design mode ( 3 )
[05/31 16:06:52    678s] Set max layer with default ( 127 )
[05/31 16:06:52    678s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:52    678s] Min route layer (adjusted) = 3
[05/31 16:06:52    678s] Max route layer (adjusted) = 11
[05/31 16:06:52    678s] (I)      clean place blk overflow:
[05/31 16:06:52    678s] (I)      H : enabled 1.00 0
[05/31 16:06:52    678s] (I)      V : enabled 1.00 0
[05/31 16:06:52    678s] (I)      Initializing eGR engine (clean)
[05/31 16:06:52    678s] Set min layer with design mode ( 3 )
[05/31 16:06:52    678s] Set max layer with default ( 127 )
[05/31 16:06:52    678s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:52    678s] Min route layer (adjusted) = 3
[05/31 16:06:52    678s] Max route layer (adjusted) = 11
[05/31 16:06:52    678s] (I)      clean place blk overflow:
[05/31 16:06:52    678s] (I)      H : enabled 1.00 0
[05/31 16:06:52    678s] (I)      V : enabled 1.00 0
[05/31 16:06:52    678s] (I)      Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[05/31 16:06:52    678s] (I)      Running eGR Cong Clean flow
[05/31 16:06:52    678s] (I)      # wire layers (front) : 12
[05/31 16:06:52    678s] (I)      # wire layers (back)  : 0
[05/31 16:06:52    678s] (I)      min wire layer : 1
[05/31 16:06:52    678s] (I)      max wire layer : 11
[05/31 16:06:52    678s] (I)      # cut layers (front) : 11
[05/31 16:06:52    678s] (I)      # cut layers (back)  : 0
[05/31 16:06:52    678s] (I)      min cut layer : 1
[05/31 16:06:52    678s] (I)      max cut layer : 10
[05/31 16:06:52    678s] (I)      ================================== Layers ===================================
[05/31 16:06:52    678s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:52    678s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:52    678s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:52    678s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:52    678s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:52    678s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:52    678s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:52    678s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:52    678s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:52    678s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:52    678s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:52    678s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:52    678s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:52    678s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:52    678s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:52    678s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:52    678s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:52    678s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:52    678s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[05/31 16:06:52    678s] (I)      == Non-default Options ==
[05/31 16:06:52    678s] (I)      Clean congestion better                            : true
[05/31 16:06:52    678s] (I)      Estimate vias on DPT layer                         : true
[05/31 16:06:52    678s] (I)      Rerouting rounds                                   : 10
[05/31 16:06:52    678s] (I)      Clean congestion layer assignment rounds           : 3
[05/31 16:06:52    678s] (I)      Layer constraints as soft constraints              : true
[05/31 16:06:52    678s] (I)      Soft top layer                                     : true
[05/31 16:06:52    678s] (I)      Skip prospective layer relax nets                  : true
[05/31 16:06:52    678s] (I)      Better NDR handling                                : true
[05/31 16:06:52    678s] (I)      Improved NDR modeling in LA                        : true
[05/31 16:06:52    678s] (I)      Routing cost fix for NDR handling                  : true
[05/31 16:06:52    678s] (I)      Block tracks for preroutes                         : true
[05/31 16:06:52    678s] (I)      Assign IRoute by net group key                     : true
[05/31 16:06:52    678s] (I)      Block unroutable channels                          : true
[05/31 16:06:52    678s] (I)      Block unroutable channels 3D                       : true
[05/31 16:06:52    678s] (I)      Bound layer relaxed segment wl                     : true
[05/31 16:06:52    678s] (I)      Blocked pin reach length threshold                 : 2
[05/31 16:06:52    678s] (I)      Check blockage within NDR space in TA              : true
[05/31 16:06:52    678s] (I)      Skip must join for term with via pillar            : true
[05/31 16:06:52    678s] (I)      Model find APA for IO pin                          : true
[05/31 16:06:52    678s] (I)      On pin location for off pin term                   : true
[05/31 16:06:52    678s] (I)      Handle EOL spacing                                 : true
[05/31 16:06:52    678s] (I)      Merge PG vias by gap                               : true
[05/31 16:06:52    678s] (I)      Maximum routing layer                              : 11
[05/31 16:06:52    678s] (I)      Minimum routing layer                              : 3
[05/31 16:06:52    678s] (I)      Top routing layer                                  : 11
[05/31 16:06:52    678s] (I)      Bottom routing layer                               : 3
[05/31 16:06:52    678s] (I)      Ignore routing layer                               : true
[05/31 16:06:52    678s] (I)      Route selected nets only                           : true
[05/31 16:06:52    678s] (I)      Refine MST                                         : true
[05/31 16:06:52    678s] (I)      Honor PRL                                          : true
[05/31 16:06:52    678s] (I)      Strong congestion aware                            : true
[05/31 16:06:52    678s] (I)      Improved initial location for IRoutes              : true
[05/31 16:06:52    678s] (I)      Multi panel TA                                     : true
[05/31 16:06:52    678s] (I)      Penalize wire overlap                              : true
[05/31 16:06:52    678s] (I)      Expand small instance blockage                     : true
[05/31 16:06:52    678s] (I)      Reduce via in TA                                   : true
[05/31 16:06:52    678s] (I)      SS-aware routing                                   : true
[05/31 16:06:52    678s] (I)      Improve tree edge sharing                          : true
[05/31 16:06:52    678s] (I)      Improve 2D via estimation                          : true
[05/31 16:06:52    678s] (I)      Refine Steiner tree                                : true
[05/31 16:06:52    678s] (I)      Build spine tree                                   : true
[05/31 16:06:52    678s] (I)      Model pass through capacity                        : true
[05/31 16:06:52    678s] (I)      Extend blockages by a half GCell                   : true
[05/31 16:06:52    678s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/31 16:06:52    678s] (I)      Consider pin shapes                                : true
[05/31 16:06:52    678s] (I)      Consider pin shapes for all nodes                  : true
[05/31 16:06:52    678s] (I)      Consider NR APA                                    : true
[05/31 16:06:52    678s] (I)      Consider IO pin shape                              : true
[05/31 16:06:52    678s] (I)      Fix pin connection bug                             : true
[05/31 16:06:52    678s] (I)      Consider layer RC for local wires                  : true
[05/31 16:06:52    678s] (I)      Honor layer constraint                             : true
[05/31 16:06:52    678s] (I)      Route to clock mesh pin                            : true
[05/31 16:06:52    678s] (I)      LA-aware pin escape length                         : 2
[05/31 16:06:52    678s] (I)      Connect multiple ports                             : true
[05/31 16:06:52    678s] (I)      Split for must join                                : true
[05/31 16:06:52    678s] (I)      Number of threads                                  : 1
[05/31 16:06:52    678s] (I)      Routing effort level                               : 10000
[05/31 16:06:52    678s] (I)      Prefer layer length threshold                      : 8
[05/31 16:06:52    678s] (I)      Overflow penalty cost                              : 10
[05/31 16:06:52    678s] (I)      A-star cost                                        : 0.300000
[05/31 16:06:52    678s] (I)      Misalignment cost                                  : 10.000000
[05/31 16:06:52    678s] (I)      Threshold for short IRoute                         : 6
[05/31 16:06:52    678s] (I)      Via cost during post routing                       : 1.000000
[05/31 16:06:52    678s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/31 16:06:52    678s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 16:06:52    678s] (I)      Scenic ratio bound                                 : 3.000000
[05/31 16:06:52    678s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/31 16:06:52    678s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/31 16:06:52    678s] (I)      Layer demotion scenic scale                        : 1.000000
[05/31 16:06:52    678s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/31 16:06:52    678s] (I)      PG-aware similar topology routing                  : true
[05/31 16:06:52    678s] (I)      Maze routing via cost fix                          : true
[05/31 16:06:52    678s] (I)      Apply PRL on PG terms                              : true
[05/31 16:06:52    678s] (I)      Apply PRL on obs objects                           : true
[05/31 16:06:52    678s] (I)      Handle range-type spacing rules                    : true
[05/31 16:06:52    678s] (I)      PG gap threshold multiplier                        : 10.000000
[05/31 16:06:52    678s] (I)      Parallel spacing query fix                         : true
[05/31 16:06:52    678s] (I)      Force source to root IR                            : true
[05/31 16:06:52    678s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/31 16:06:52    678s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/31 16:06:52    678s] (I)      Route tie net to shape                             : auto
[05/31 16:06:52    678s] (I)      Do not relax to DPT layer                          : true
[05/31 16:06:52    678s] (I)      No DPT in post routing                             : true
[05/31 16:06:52    678s] (I)      Modeling PG via merging fix                        : true
[05/31 16:06:52    678s] (I)      Shield aware TA                                    : true
[05/31 16:06:52    678s] (I)      Strong shield aware TA                             : true
[05/31 16:06:52    678s] (I)      Overflow calculation fix in LA                     : true
[05/31 16:06:52    678s] (I)      Post routing fix                                   : true
[05/31 16:06:52    678s] (I)      Strong post routing                                : true
[05/31 16:06:52    678s] (I)      Violation on path threshold                        : 1
[05/31 16:06:52    678s] (I)      Pass through capacity modeling                     : true
[05/31 16:06:52    678s] (I)      Read layer and via RC                              : true
[05/31 16:06:52    678s] (I)      Select the non-relaxed segments in post routing stage : true
[05/31 16:06:52    678s] (I)      Select term pin box for io pin                     : true
[05/31 16:06:52    678s] (I)      Penalize NDR sharing                               : true
[05/31 16:06:52    678s] (I)      Enable special modeling                            : false
[05/31 16:06:52    678s] (I)      Keep fixed segments                                : true
[05/31 16:06:52    678s] (I)      Reorder net groups by key                          : true
[05/31 16:06:52    678s] (I)      Increase net scenic ratio                          : true
[05/31 16:06:52    678s] (I)      Method to set GCell size                           : row
[05/31 16:06:52    678s] (I)      Connect multiple ports and must join fix           : true
[05/31 16:06:52    678s] (I)      Avoid high resistance layers                       : true
[05/31 16:06:52    678s] (I)      Segment length threshold                           : 1
[05/31 16:06:52    678s] (I)      Model find APA for IO pin fix                      : true
[05/31 16:06:52    678s] (I)      Avoid connecting non-metal layers                  : true
[05/31 16:06:52    678s] (I)      Use track pitch for NDR                            : true
[05/31 16:06:52    678s] (I)      Decide max and min layer to relax with layer difference : true
[05/31 16:06:52    678s] (I)      Handle non-default track width                     : false
[05/31 16:06:52    678s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:06:52    678s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:06:52    678s] (I)      ============== Pin Summary ==============
[05/31 16:06:52    678s] (I)      +-------+--------+---------+------------+
[05/31 16:06:52    678s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:06:52    678s] (I)      +-------+--------+---------+------------+
[05/31 16:06:52    678s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:06:52    678s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:06:52    678s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:06:52    678s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:06:52    678s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:06:52    678s] (I)      +-------+--------+---------+------------+
[05/31 16:06:52    678s] (I)      Use row-based GCell size
[05/31 16:06:52    678s] (I)      Use row-based GCell align
[05/31 16:06:52    678s] (I)      layer 0 area = 6400
[05/31 16:06:52    678s] (I)      layer 1 area = 8800
[05/31 16:06:52    678s] (I)      layer 2 area = 11000
[05/31 16:06:52    678s] (I)      layer 3 area = 11000
[05/31 16:06:52    678s] (I)      layer 4 area = 11000
[05/31 16:06:52    678s] (I)      layer 5 area = 11000
[05/31 16:06:52    678s] (I)      layer 6 area = 11000
[05/31 16:06:52    678s] (I)      layer 7 area = 810000
[05/31 16:06:52    678s] (I)      layer 8 area = 2000000
[05/31 16:06:52    678s] (I)      layer 9 area = 2000000
[05/31 16:06:52    678s] (I)      layer 10 area = 0
[05/31 16:06:52    678s] (I)      GCell unit size   : 540
[05/31 16:06:52    678s] (I)      GCell multiplier  : 1
[05/31 16:06:52    678s] (I)      GCell row height  : 540
[05/31 16:06:52    678s] (I)      Actual row height : 540
[05/31 16:06:52    678s] (I)      GCell align ref   : 3944 4000
[05/31 16:06:52    678s] [NR-eGR] Track table information for default rule: 
[05/31 16:06:52    678s] [NR-eGR] M1 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] M2 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] C1 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] C2 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] C3 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] C4 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] C5 has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] JA has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] QA has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] QB has single uniform track structure
[05/31 16:06:52    678s] [NR-eGR] LB has single uniform track structure
[05/31 16:06:52    678s] (I)      ========================= Default via ==========================
[05/31 16:06:52    678s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:52    678s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:06:52    678s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:52    678s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:06:52    678s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 16:06:52    678s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:06:52    678s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:06:52    678s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:06:52    678s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:06:52    678s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:06:52    678s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:06:52    678s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:06:52    678s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:06:52    678s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:52    678s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:06:52    678s] [NR-eGR] Read 0 PG shapes
[05/31 16:06:52    678s] [NR-eGR] Read 0 clock shapes
[05/31 16:06:52    678s] [NR-eGR] Read 0 other shapes
[05/31 16:06:52    678s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:06:52    678s] [NR-eGR] #Instance Blockages : 676
[05/31 16:06:52    678s] [NR-eGR] #PG Blockages       : 0
[05/31 16:06:52    678s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:06:52    678s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:06:52    678s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:06:52    678s] [NR-eGR] #Other Blockages    : 0
[05/31 16:06:52    678s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:06:52    678s] (I)      Custom ignore net properties:
[05/31 16:06:52    678s] (I)      1 : NotLegal
[05/31 16:06:52    678s] (I)      2 : NotSelected
[05/31 16:06:52    678s] (I)      Default ignore net properties:
[05/31 16:06:52    678s] (I)      1 : Special
[05/31 16:06:52    678s] (I)      2 : Analog
[05/31 16:06:52    678s] (I)      3 : Fixed
[05/31 16:06:52    678s] (I)      4 : Skipped
[05/31 16:06:52    678s] (I)      5 : MixedSignal
[05/31 16:06:52    678s] (I)      Prerouted net properties:
[05/31 16:06:52    678s] (I)      1 : NotLegal
[05/31 16:06:52    678s] (I)      2 : Special
[05/31 16:06:52    678s] (I)      3 : Analog
[05/31 16:06:52    678s] (I)      4 : Fixed
[05/31 16:06:52    678s] (I)      5 : Skipped
[05/31 16:06:52    678s] (I)      6 : MixedSignal
[05/31 16:06:52    678s] [NR-eGR] Early global route reroute 1 out of 1149 routable nets
[05/31 16:06:52    678s] [NR-eGR] #prerouted nets         : 0
[05/31 16:06:52    678s] [NR-eGR] #prerouted special nets : 0
[05/31 16:06:52    678s] [NR-eGR] #prerouted wires        : 0
[05/31 16:06:52    678s] [NR-eGR] Read 1149 nets ( ignored 1148 )
[05/31 16:06:52    678s] (I)        Front-side 1149 ( ignored 1148 )
[05/31 16:06:52    678s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:06:52    678s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:06:52    678s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/31 16:06:52    678s] [NR-eGR] #via pillars        : 0
[05/31 16:06:52    678s] [NR-eGR] #must join all port : 0
[05/31 16:06:52    678s] [NR-eGR] #multiple ports     : 0
[05/31 16:06:52    678s] [NR-eGR] #has must join      : 0
[05/31 16:06:52    678s] (I)      Reading macro buffers
[05/31 16:06:52    678s] (I)      Number of macros with buffers: 0
[05/31 16:06:52    678s] (I)      ======= RC Report: Rule 0 ========
[05/31 16:06:52    678s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/31 16:06:52    678s] (I)      ----------------------------------
[05/31 16:06:52    678s] (I)          C1        12.709        0.216 
[05/31 16:06:52    678s] (I)          C2        12.752        0.186 
[05/31 16:06:52    678s] (I)          C3        12.710        0.188 
[05/31 16:06:52    678s] (I)          C4        12.702        0.191 
[05/31 16:06:52    678s] (I)          C5        12.752        0.192 
[05/31 16:06:52    678s] (I)          JA         0.034        0.378 
[05/31 16:06:52    678s] (I)          QA         0.006        0.421 
[05/31 16:06:52    678s] (I)          QB         0.006        0.468 
[05/31 16:06:52    678s] (I)          LB         0.007        0.495 
[05/31 16:06:52    678s] (I)      early_global_route_priority property id does not exist.
[05/31 16:06:52    678s] (I)      Setting up GCell size
[05/31 16:06:52    678s] (I)      Base Grid  :   126 x   126
[05/31 16:06:52    678s] (I)      Final Grid :    63 x    63
[05/31 16:06:52    678s] (I)      Read Num Blocks=676  Num Prerouted Wires=0  Num CS=0
[05/31 16:06:52    678s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:52    678s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:06:52    678s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:06:52    678s] (I)      Track adjustment: Reducing 5733 tracks (12.00%) for Layer3
[05/31 16:06:52    678s] (I)      Moved 1 terms for better access 
[05/31 16:06:52    678s] (I)      Number of ignored nets                =   1148
[05/31 16:06:52    678s] (I)      Number of connected nets              =      0
[05/31 16:06:52    678s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 16:06:52    678s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:06:52    678s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:06:52    678s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:06:52    678s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:06:52    678s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:06:52    678s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:06:52    678s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 16:06:52    678s] (I)      Ndr track 0 does not exist
[05/31 16:06:52    678s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:06:52    678s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:06:52    678s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:06:52    678s] (I)      Site width          :   116  (dbu)
[05/31 16:06:52    678s] (I)      Row height          :   540  (dbu)
[05/31 16:06:52    678s] (I)      GCell row height    :   540  (dbu)
[05/31 16:06:52    678s] (I)      GCell width         :  1080  (dbu)
[05/31 16:06:52    678s] (I)      GCell height        :  1080  (dbu)
[05/31 16:06:52    678s] (I)      Grid                :    63    63    11
[05/31 16:06:52    678s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:06:52    678s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:06:52    678s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:06:52    678s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:06:52    678s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:06:52    678s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:52    678s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:52    678s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:06:52    678s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:06:52    678s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:06:52    678s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:06:52    678s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:06:52    678s] (I)      --------------------------------------------------------
[05/31 16:06:52    678s] 
[05/31 16:06:52    678s] [NR-eGR] ============ Routing rule table ============
[05/31 16:06:52    678s] [NR-eGR] Rule id: 0  Nets: 1
[05/31 16:06:52    678s] [NR-eGR] ========================================
[05/31 16:06:52    678s] [NR-eGR] 
[05/31 16:06:52    678s] (I)      ======== NDR :  =========
[05/31 16:06:52    678s] (I)      +--------------+--------+
[05/31 16:06:52    678s] (I)      |           ID |      0 |
[05/31 16:06:52    678s] (I)      |         Name |        |
[05/31 16:06:52    678s] (I)      |      Default |    yes |
[05/31 16:06:52    678s] (I)      |  Clk Special |     no |
[05/31 16:06:52    678s] (I)      | Hard spacing |     no |
[05/31 16:06:52    678s] (I)      |    NDR track | (none) |
[05/31 16:06:52    678s] (I)      |      NDR via | (none) |
[05/31 16:06:52    678s] (I)      |  Extra space |      0 |
[05/31 16:06:52    678s] (I)      |      Shields |      0 |
[05/31 16:06:52    678s] (I)      |   Demand (H) |      1 |
[05/31 16:06:52    678s] (I)      |   Demand (V) |      1 |
[05/31 16:06:52    678s] (I)      |        #Nets |      1 |
[05/31 16:06:52    678s] (I)      +--------------+--------+
[05/31 16:06:52    678s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:52    678s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:06:52    678s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:52    678s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:06:52    678s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:52    678s] (I)      =============== Blocked Tracks ===============
[05/31 16:06:52    678s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:52    678s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:06:52    678s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:52    678s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     3 |   47439 |     3931 |         8.29% |
[05/31 16:06:52    678s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:06:52    678s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:52    678s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] (I)      Reset routing kernel
[05/31 16:06:52    678s] (I)      Started Global Routing ( Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] (I)      totalPins=225  totalGlobalPin=184 (81.78%)
[05/31 16:06:52    678s] (I)      ================= Net Group Info =================
[05/31 16:06:52    678s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:52    678s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:06:52    678s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:52    678s] (I)      |  1 |              1 |        C1(3) |    LB(11) |
[05/31 16:06:52    678s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:52    678s] (I)      total 2D Cap : 239148 = (101430 H, 137718 V)
[05/31 16:06:52    678s] (I)      total 2D Demand : 41 = (0 H, 41 V)
[05/31 16:06:52    678s] (I)      #blocked GCells = 0
[05/31 16:06:52    678s] (I)      #regions = 1
[05/31 16:06:52    678s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1a Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1b Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.797200e+02um
[05/31 16:06:52    678s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:06:52    678s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1c Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1d Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1e Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.797200e+02um
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1f Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1g Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1h Route ============
[05/31 16:06:52    678s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] (I)      ============  Phase 1l Route ============
[05/31 16:06:52    678s] (I)      
[05/31 16:06:52    678s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:06:52    678s] [NR-eGR]                        OverCon            
[05/31 16:06:52    678s] [NR-eGR]                         #Gcell     %Gcell
[05/31 16:06:52    678s] [NR-eGR]        Layer             (1-0)    OverCon
[05/31 16:06:52    678s] [NR-eGR] ----------------------------------------------
[05/31 16:06:52    678s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR] ----------------------------------------------
[05/31 16:06:52    678s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/31 16:06:52    678s] [NR-eGR] 
[05/31 16:06:52    678s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] (I)      Updating congestion map
[05/31 16:06:52    678s] (I)      total 2D Cap : 239390 = (101430 H, 137960 V)
[05/31 16:06:52    678s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:06:52    678s] (I)      Running track assignment and export wires
[05/31 16:06:52    678s] (I)      Delete wires for 1 nets 
[05/31 16:06:52    678s] (I)      ============= Track Assignment ============
[05/31 16:06:52    678s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:06:52    678s] (I)      Run Multi-thread track assignment
[05/31 16:06:52    678s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] (I)      Started Export ( Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:06:52    678s] [NR-eGR] Total eGR-routed clock nets wire length: 333um, number of vias: 525
[05/31 16:06:52    678s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:52    678s] [NR-eGR] Report for selected net(s) only.
[05/31 16:06:52    678s] [NR-eGR]             Length (um)  Vias 
[05/31 16:06:52    678s] [NR-eGR] ------------------------------
[05/31 16:06:52    678s] [NR-eGR]  M1  (1V)             0     0 
[05/31 16:06:52    678s] [NR-eGR]  M2  (2H)             0   224 
[05/31 16:06:52    678s] [NR-eGR]  C1  (3V)           186   301 
[05/31 16:06:52    678s] [NR-eGR]  C2  (4H)           146     0 
[05/31 16:06:52    678s] [NR-eGR]  C3  (5V)             0     0 
[05/31 16:06:52    678s] [NR-eGR]  C4  (6H)             0     0 
[05/31 16:06:52    678s] [NR-eGR]  C5  (7V)             0     0 
[05/31 16:06:52    678s] [NR-eGR]  JA  (8H)             0     0 
[05/31 16:06:52    678s] [NR-eGR]  QA  (9V)             0     0 
[05/31 16:06:52    678s] [NR-eGR]  QB  (10H)            0     0 
[05/31 16:06:52    678s] [NR-eGR]  LB  (11V)            0     0 
[05/31 16:06:52    678s] [NR-eGR] ------------------------------
[05/31 16:06:52    678s] [NR-eGR]      Total          333   525 
[05/31 16:06:52    678s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:52    678s] [NR-eGR] Total half perimeter of net bounding box: 67um
[05/31 16:06:52    678s] [NR-eGR] Total length: 333um, number of vias: 525
[05/31 16:06:52    678s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:52    678s] [NR-eGR] Total routed clock nets wire length: 333um, number of vias: 525
[05/31 16:06:52    678s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:52    678s] [NR-eGR]             Length (um)   Vias 
[05/31 16:06:52    678s] [NR-eGR] -------------------------------
[05/31 16:06:52    678s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:06:52    678s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:06:52    678s] [NR-eGR]  C1  (3V)          1794   5347 
[05/31 16:06:52    678s] [NR-eGR]  C2  (4H)          2462   1107 
[05/31 16:06:52    678s] [NR-eGR]  C3  (5V)           891     11 
[05/31 16:06:52    678s] [NR-eGR]  C4  (6H)            20      2 
[05/31 16:06:52    678s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:06:52    678s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:06:52    678s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:06:52    678s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:06:52    678s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:06:52    678s] [NR-eGR] -------------------------------
[05/31 16:06:52    678s] [NR-eGR]      Total         5166  11969 
[05/31 16:06:52    678s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:52    678s] [NR-eGR] Total half perimeter of net bounding box: 3938um
[05/31 16:06:52    678s] [NR-eGR] Total length: 5166um, number of vias: 11969
[05/31 16:06:52    678s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:52    678s] (I)      == Layer wire length by net rule ==
[05/31 16:06:52    678s] (I)                  Default 
[05/31 16:06:52    678s] (I)      --------------------
[05/31 16:06:52    678s] (I)       M1  (1V)       0um 
[05/31 16:06:52    678s] (I)       M2  (2H)       0um 
[05/31 16:06:52    678s] (I)       C1  (3V)    1794um 
[05/31 16:06:52    678s] (I)       C2  (4H)    2462um 
[05/31 16:06:52    678s] (I)       C3  (5V)     891um 
[05/31 16:06:52    678s] (I)       C4  (6H)      20um 
[05/31 16:06:52    678s] (I)       C5  (7V)       0um 
[05/31 16:06:52    678s] (I)       JA  (8H)       0um 
[05/31 16:06:52    678s] (I)       QA  (9V)       0um 
[05/31 16:06:52    678s] (I)       QB  (10H)      0um 
[05/31 16:06:52    678s] (I)       LB  (11V)      0um 
[05/31 16:06:52    678s] (I)      --------------------
[05/31 16:06:52    678s] (I)           Total   5166um 
[05/31 16:06:52    678s] (I)      == Layer via count by net rule ==
[05/31 16:06:52    678s] (I)                  Default 
[05/31 16:06:52    678s] (I)      --------------------
[05/31 16:06:52    678s] (I)       M1  (1V)      1455 
[05/31 16:06:52    678s] (I)       M2  (2H)      4047 
[05/31 16:06:52    678s] (I)       C1  (3V)      5347 
[05/31 16:06:52    678s] (I)       C2  (4H)      1107 
[05/31 16:06:52    678s] (I)       C3  (5V)        11 
[05/31 16:06:52    678s] (I)       C4  (6H)         2 
[05/31 16:06:52    678s] (I)       C5  (7V)         0 
[05/31 16:06:52    678s] (I)       JA  (8H)         0 
[05/31 16:06:52    678s] (I)       QA  (9V)         0 
[05/31 16:06:52    678s] (I)       QB  (10H)        0 
[05/31 16:06:52    678s] (I)       LB  (11V)        0 
[05/31 16:06:52    678s] (I)      --------------------
[05/31 16:06:52    678s] (I)           Total    11969 
[05/31 16:06:52    678s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:52    678s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] [NR-eGR] Finished Early Global Route ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.47 MB )
[05/31 16:06:52    678s] (I)      ========================================= Runtime Summary ==========================================
[05/31 16:06:52    678s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/31 16:06:52    678s] (I)      ----------------------------------------------------------------------------------------------------
[05/31 16:06:52    678s] (I)       Early Global Route                             100.00%  645.29 sec  645.34 sec  0.06 sec  0.06 sec 
[05/31 16:06:52    678s] (I)       +-Early Global Route kernel                     92.65%  645.29 sec  645.34 sec  0.05 sec  0.06 sec 
[05/31 16:06:52    678s] (I)       | +-Import and model                            37.48%  645.30 sec  645.32 sec  0.02 sec  0.02 sec 
[05/31 16:06:52    678s] (I)       | | +-Create place DB                            6.52%  645.30 sec  645.30 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Import place data                        6.18%  645.30 sec  645.30 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Read instances and placement           1.72%  645.30 sec  645.30 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Read nets                              3.75%  645.30 sec  645.30 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Create route DB                           22.72%  645.30 sec  645.32 sec  0.01 sec  0.02 sec 
[05/31 16:06:52    678s] (I)       | | | +-Import route data (1T)                  21.17%  645.30 sec  645.32 sec  0.01 sec  0.02 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Read blockages ( Layer 3-11 )          4.81%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read routing blockages               0.01%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read instance blockages              1.10%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read PG blockages                    1.22%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read clock blockages                 0.03%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read other blockages                 0.03%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read halo blockages                  0.02%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Read boundary cut boxes              0.00%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Read blackboxes                        0.02%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Read prerouted                         1.40%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Read nets                              0.11%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Set up via pillars                     0.01%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Set up RC info                         0.65%  645.31 sec  645.31 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Initialize 3D grid graph               0.36%  645.31 sec  645.31 sec  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Model blockage capacity                6.04%  645.31 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | | +-Initialize 3D capacity               5.17%  645.31 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Move terms for access (1T)             0.38%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Read aux data                              0.01%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Others data preparation                    0.04%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Create route kernel                        6.39%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | +-Global Routing                              15.16%  645.32 sec  645.33 sec  0.01 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | +-Initialization                             0.11%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Net group 1                               12.34%  645.32 sec  645.33 sec  0.01 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | | +-Generate topology                        1.59%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1a                                 1.66%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Pattern routing (1T)                   0.72%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Add via demand to 2D                   0.17%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1b                                 0.20%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1c                                 0.03%  645.32 sec  645.32 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1d                                 0.03%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1e                                 0.49%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Route legalization                     0.01%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1f                                 0.03%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1g                                 0.67%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Post Routing                           0.30%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1h                                 0.65%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Post Routing                           0.28%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | | +-Phase 1l                                 1.84%  645.33 sec  645.33 sec  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | | | +-Layer assignment (1T)                  0.87%  645.33 sec  645.33 sec  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | +-Export cong map                              2.63%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Export 2D cong map                         0.20%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | +-Extract Global 3D Wires                      0.01%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | +-Track Assignment (1T)                        6.09%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Initialization                             0.06%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Track Assignment Kernel                    4.81%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Free Memory                                0.01%  645.33 sec  645.33 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | +-Export                                      15.58%  645.33 sec  645.34 sec  0.01 sec  0.02 sec 
[05/31 16:06:52    678s] (I)       | | +-Export DB wires                            1.15%  645.33 sec  645.34 sec  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | | +-Export all nets                          0.38%  645.34 sec  645.34 sec  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | | +-Set wire vias                            0.06%  645.34 sec  645.34 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Report wirelength                          9.01%  645.34 sec  645.34 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | | +-Update net boxes                           3.98%  645.34 sec  645.34 sec  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)       | | +-Update timing                              0.01%  645.34 sec  645.34 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)       | +-Postprocess design                           0.71%  645.34 sec  645.34 sec  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)      ====================== Summary by functions ======================
[05/31 16:06:52    678s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:06:52    678s] (I)      ------------------------------------------------------------------
[05/31 16:06:52    678s] (I)        0  Early Global Route               100.00%  0.06 sec  0.06 sec 
[05/31 16:06:52    678s] (I)        1  Early Global Route kernel         92.65%  0.05 sec  0.06 sec 
[05/31 16:06:52    678s] (I)        2  Import and model                  37.48%  0.02 sec  0.02 sec 
[05/31 16:06:52    678s] (I)        2  Export                            15.58%  0.01 sec  0.02 sec 
[05/31 16:06:52    678s] (I)        2  Global Routing                    15.16%  0.01 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        2  Track Assignment (1T)              6.09%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        2  Export cong map                    2.63%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        2  Postprocess design                 0.71%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Create route DB                   22.72%  0.01 sec  0.02 sec 
[05/31 16:06:52    678s] (I)        3  Net group 1                       12.34%  0.01 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        3  Report wirelength                  9.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Create place DB                    6.52%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Create route kernel                6.39%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Track Assignment Kernel            4.81%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Update net boxes                   3.98%  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        3  Export DB wires                    1.15%  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        3  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Initialization                     0.18%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Others data preparation            0.04%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Import route data (1T)            21.17%  0.01 sec  0.02 sec 
[05/31 16:06:52    678s] (I)        4  Import place data                  6.18%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1l                           1.84%  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1a                           1.66%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Generate topology                  1.59%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1g                           0.67%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1h                           0.65%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1e                           0.49%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Export all nets                    0.38%  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1b                           0.20%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Set wire vias                      0.06%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Model blockage capacity            6.04%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Read blockages ( Layer 3-11 )      4.81%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Read nets                          3.86%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Read instances and placement       1.72%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Read prerouted                     1.40%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Layer assignment (1T)              0.87%  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        5  Pattern routing (1T)               0.72%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Set up RC info                     0.65%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Post Routing                       0.58%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Move terms for access (1T)         0.38%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Initialize 3D grid graph           0.36%  0.00 sec  0.01 sec 
[05/31 16:06:52    678s] (I)        5  Add via demand to 2D               0.17%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Initialize 3D capacity             5.17%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read PG blockages                  1.22%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read instance blockages            1.10%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read other blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] (I)        7  Allocate memory for PG via list    0.03%  0.00 sec  0.00 sec 
[05/31 16:06:52    678s] Running post-eGR process
[05/31 16:06:52    678s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/31 16:06:52    678s]       Routing using eGR only done.
[05/31 16:06:52    678s] Net route status summary:
[05/31 16:06:52    678s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:52    678s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:52    678s] 
[05/31 16:06:52    678s] CCOPT: Done with clock implementation routing.
[05/31 16:06:52    678s] 
[05/31 16:06:52    678s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/31 16:06:52    678s]     Clock implementation routing done.
[05/31 16:06:52    678s]     Leaving CCOpt scope - extractRC...
[05/31 16:06:52    678s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 16:06:52    678s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 16:06:52    678s] PreRoute RC Extraction called for design TOP.
[05/31 16:06:52    678s] RC Extraction called in multi-corner(2) mode.
[05/31 16:06:52    678s] RCMode: PreRoute
[05/31 16:06:52    678s]       RC Corner Indexes            0       1   
[05/31 16:06:52    678s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 16:06:52    678s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:52    678s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:52    678s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 16:06:52    678s] Shrink Factor                : 1.00000
[05/31 16:06:52    678s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 16:06:52    678s] Using Quantus QRC technology file ...
[05/31 16:06:52    678s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:52    678s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:06:52    678s] eee: pegSigSF=1.070000
[05/31 16:06:52    678s] Initializing multi-corner resistance tables ...
[05/31 16:06:52    678s] eee: Grid unit RC data computation started
[05/31 16:06:52    678s] eee: Grid unit RC data computation completed
[05/31 16:06:52    678s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:06:52    678s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:06:52    678s] eee: l=3 avDens=0.113014 usedTrk=332.261109 availTrk=2940.000000 sigTrk=332.261109
[05/31 16:06:52    678s] eee: l=4 avDens=0.151971 usedTrk=455.914442 availTrk=3000.000000 sigTrk=455.914442
[05/31 16:06:52    678s] eee: l=5 avDens=0.059752 usedTrk=164.916297 availTrk=2760.000000 sigTrk=164.916297
[05/31 16:06:52    678s] eee: l=6 avDens=0.007551 usedTrk=3.624444 availTrk=480.000000 sigTrk=3.624444
[05/31 16:06:52    678s] eee: l=7 avDens=0.000556 usedTrk=0.033333 availTrk=60.000000 sigTrk=0.033333
[05/31 16:06:52    678s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:52    678s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:52    678s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:52    678s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:06:52    678s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:06:52    678s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:06:52    678s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.264592 uaWl=1.000000 uaWlH=0.667400 aWlH=0.000000 lMod=0 pMax=0.908200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:06:52    678s] eee: NetCapCache creation started. (Current Mem: 3600.859M) 
[05/31 16:06:52    678s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3600.859M) 
[05/31 16:06:52    678s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:06:52    678s] eee: Metal Layers Info:
[05/31 16:06:52    678s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:52    678s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:06:52    678s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:52    678s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:06:52    678s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:06:52    678s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:06:52    678s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:06:52    678s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:06:52    678s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:06:52    678s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:06:52    678s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:06:52    678s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:06:52    678s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:06:52    678s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:06:52    678s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:06:52    678s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:06:52    678s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3600.859M)
[05/31 16:06:52    678s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 16:06:52    678s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:06:52    678s]     Leaving CCOpt scope - Initializing placement interface...
[05/31 16:06:52    678s] OPERPROF: Starting DPlace-Init at level 1, MEM:3600.9M, EPOCH TIME: 1748722012.677041
[05/31 16:06:52    678s] Processing tracks to init pin-track alignment.
[05/31 16:06:52    678s] z: 1, totalTracks: 1
[05/31 16:06:52    678s] z: 3, totalTracks: 1
[05/31 16:06:52    678s] z: 5, totalTracks: 1
[05/31 16:06:52    678s] z: 7, totalTracks: 1
[05/31 16:06:52    678s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:52    678s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:52    678s] Initializing Route Infrastructure for color support ...
[05/31 16:06:52    678s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3600.9M, EPOCH TIME: 1748722012.677287
[05/31 16:06:52    678s] ### Add 31 auto generated vias to default rule
[05/31 16:06:52    678s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3600.9M, EPOCH TIME: 1748722012.680168
[05/31 16:06:52    678s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:52    678s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:52    678s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3600.9M, EPOCH TIME: 1748722012.686732
[05/31 16:06:52    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:52    678s] 
[05/31 16:06:52    678s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:52    678s] 
[05/31 16:06:52    678s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:52    678s] OPERPROF:     Starting CMU at level 3, MEM:3600.9M, EPOCH TIME: 1748722012.922335
[05/31 16:06:52    678s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3600.9M, EPOCH TIME: 1748722012.924745
[05/31 16:06:52    678s] 
[05/31 16:06:52    678s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:52    678s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.238, MEM:3600.9M, EPOCH TIME: 1748722012.925041
[05/31 16:06:52    678s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3600.9M, EPOCH TIME: 1748722012.925102
[05/31 16:06:52    678s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3600.9M, EPOCH TIME: 1748722012.925184
[05/31 16:06:52    678s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3600.9MB).
[05/31 16:06:52    678s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.248, MEM:3600.9M, EPOCH TIME: 1748722012.925510
[05/31 16:06:52    678s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/31 16:06:52    678s]     Legalizer reserving space for clock trees
[05/31 16:06:52    678s]     Calling post conditioning for eGRPC...
[05/31 16:06:52    678s]       eGRPC...
[05/31 16:06:52    678s]         eGRPC active optimizations:
[05/31 16:06:52    678s]          - Move Down
[05/31 16:06:52    678s]          - Downsizing before DRV sizing
[05/31 16:06:52    678s]          - DRV fixing with sizing
[05/31 16:06:52    678s]          - Move to fanout
[05/31 16:06:52    678s]          - Cloning
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Currently running CTS, using active skew data
[05/31 16:06:52    678s]         Loading clock net RC data...
[05/31 16:06:52    678s]         Preprocessing clock nets...
[05/31 16:06:52    678s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[05/31 16:06:52    678s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         ProEngine running disconnected to DB
[05/31 16:06:52    678s]         Disconnecting...
[05/31 16:06:52    678s]         Disconnecting Clock Trees
[05/31 16:06:52    678s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         Reset bufferability constraints...
[05/31 16:06:52    678s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/31 16:06:52    678s]         Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:06:52    678s] End AAE Lib Interpolated Model. (MEM=3606.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:52    678s]         Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         Clock DAG hash eGRPC initial state: 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]         CTS services accumulated run-time stats eGRPC initial state:
[05/31 16:06:52    678s]           delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]         Clock DAG stats eGRPC initial state:
[05/31 16:06:52    678s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:52    678s]           sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:52    678s]           misc counts      : r=1, pp=0, mci=0
[05/31 16:06:52    678s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:52    678s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:52    678s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:52    678s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:52    678s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]         Clock DAG net violations eGRPC initial state:
[05/31 16:06:52    678s]           Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:52    678s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/31 16:06:52    678s]           Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:52    678s]         Primary reporting skew groups eGRPC initial state:
[05/31 16:06:52    678s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:52    678s]               min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]               max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]         Skew group summary eGRPC initial state:
[05/31 16:06:52    678s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:52    678s]         eGRPC Moving buffers...
[05/31 16:06:52    678s]           Clock DAG hash before 'eGRPC Moving buffers': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]           Violation analysis...
[05/31 16:06:52    678s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]           Clock DAG hash after 'eGRPC Moving buffers': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:52    678s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:52    678s]             misc counts      : r=1, pp=0, mci=0
[05/31 16:06:52    678s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:52    678s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:52    678s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:52    678s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:52    678s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:52    678s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:52    678s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:52    678s]                 min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]                 max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]           Skew group summary after 'eGRPC Moving buffers':
[05/31 16:06:52    678s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:52    678s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:52    678s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/31 16:06:52    678s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]           Modifying slew-target multiplier from 1 to 0.9
[05/31 16:06:52    678s]           Artificially removing short and long paths...
[05/31 16:06:52    678s]             Clock DAG hash before 'Artificially removing short and long paths': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/31 16:06:52    678s]               delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]               legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]               steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]             For skew_group clk/mode_mission target band (0.000, 0.000)
[05/31 16:06:52    678s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:52    678s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]           Downsizing prefiltering...
[05/31 16:06:52    678s]           Downsizing prefiltering done.
[05/31 16:06:52    678s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/31 16:06:52    678s]           Downsizing Pass 0...
[05/31 16:06:52    678s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:06:52    678s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]           Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
[05/31 16:06:52    678s]           DoDownSizing Summary : numSized = 0
[05/31 16:06:52    678s]           Reverting slew-target multiplier from 0.9 to 1
[05/31 16:06:52    678s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:52    678s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:52    678s]             misc counts      : r=1, pp=0, mci=0
[05/31 16:06:52    678s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:52    678s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:52    678s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:52    678s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:52    678s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:52    678s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:52    678s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:52    678s]                 min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]                 max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/31 16:06:52    678s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:52    678s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:52    678s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         eGRPC Fixing DRVs...
[05/31 16:06:52    678s]           Clock DAG hash before 'eGRPC Fixing DRVs': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:06:52    678s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 16:06:52    678s]           
[05/31 16:06:52    678s]           Statistics: Fix DRVs (cell sizing):
[05/31 16:06:52    678s]           ===================================
[05/31 16:06:52    678s]           
[05/31 16:06:52    678s]           Cell changes by Net Type:
[05/31 16:06:52    678s]           
[05/31 16:06:52    678s]           -------------------------------------------------------------------------------------------------
[05/31 16:06:52    678s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/31 16:06:52    678s]           -------------------------------------------------------------------------------------------------
[05/31 16:06:52    678s]           top                0            0           0            0                    0                0
[05/31 16:06:52    678s]           trunk              0            0           0            0                    0                0
[05/31 16:06:52    678s]           leaf               0            0           0            0                    0                0
[05/31 16:06:52    678s]           -------------------------------------------------------------------------------------------------
[05/31 16:06:52    678s]           Total              0            0           0            0                    0                0
[05/31 16:06:52    678s]           -------------------------------------------------------------------------------------------------
[05/31 16:06:52    678s]           
[05/31 16:06:52    678s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/31 16:06:52    678s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 16:06:52    678s]           
[05/31 16:06:52    678s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14344819093932002708 12723582949218706284
[05/31 16:06:52    678s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             delay calculator: calls=31111, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:52    678s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:52    678s]             steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:52    678s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:52    678s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:52    678s]             misc counts      : r=1, pp=0, mci=0
[05/31 16:06:52    678s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:52    678s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:52    678s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:52    678s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:52    678s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:52    678s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:52    678s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:52    678s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:52    678s]                 min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]                 max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:52    678s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/31 16:06:52    678s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:06:52    678s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:52    678s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Slew Diagnostics: After DRV fixing
[05/31 16:06:52    678s]         ==================================
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Global Causes:
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         -------------------------------------
[05/31 16:06:52    678s]         Cause
[05/31 16:06:52    678s]         -------------------------------------
[05/31 16:06:52    678s]         DRV fixing with buffering is disabled
[05/31 16:06:52    678s]         -------------------------------------
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Top 5 overslews:
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         ---------------------------------
[05/31 16:06:52    678s]         Overslew    Causes    Driving Pin
[05/31 16:06:52    678s]         ---------------------------------
[05/31 16:06:52    678s]           (empty table)
[05/31 16:06:52    678s]         ---------------------------------
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         -------------------
[05/31 16:06:52    678s]         Cause    Occurences
[05/31 16:06:52    678s]         -------------------
[05/31 16:06:52    678s]           (empty table)
[05/31 16:06:52    678s]         -------------------
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Violation diagnostics counts from the 0 nodes that have violations:
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         -------------------
[05/31 16:06:52    678s]         Cause    Occurences
[05/31 16:06:52    678s]         -------------------
[05/31 16:06:52    678s]           (empty table)
[05/31 16:06:52    678s]         -------------------
[05/31 16:06:52    678s]         
[05/31 16:06:52    678s]         Reconnecting optimized routes...
[05/31 16:06:52    678s]         Reset timing graph...
[05/31 16:06:52    678s] Ignoring AAE DB Resetting ...
[05/31 16:06:52    678s]         Reset timing graph done.
[05/31 16:06:52    678s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:52    678s]         Violation analysis...
[05/31 16:06:52    678s] End AAE Lib Interpolated Model. (MEM=3655.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:06:53    678s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:53    678s]         Clock instances to consider for cloning: 0
[05/31 16:06:53    678s]         Reset timing graph...
[05/31 16:06:53    678s] Ignoring AAE DB Resetting ...
[05/31 16:06:53    678s]         Reset timing graph done.
[05/31 16:06:53    678s]         Set dirty flag on 0 instances, 0 nets
[05/31 16:06:53    678s]         Clock DAG hash before routing clock trees: 14344819093932002708 12723582949218706284
[05/31 16:06:53    678s]         CTS services accumulated run-time stats before routing clock trees:
[05/31 16:06:53    678s]           delay calculator: calls=31112, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:06:53    678s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:06:53    678s]           steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:06:53    678s]         Clock DAG stats before routing clock trees:
[05/31 16:06:53    678s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:06:53    678s]           sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:06:53    678s]           misc counts      : r=1, pp=0, mci=0
[05/31 16:06:53    678s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:06:53    678s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:06:53    678s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:06:53    678s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:06:53    678s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:53    678s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:06:53    678s]         Clock DAG net violations before routing clock trees:
[05/31 16:06:53    678s]           Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:06:53    678s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/31 16:06:53    678s]           Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:06:53    678s]         Primary reporting skew groups before routing clock trees:
[05/31 16:06:53    678s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:53    678s]               min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:53    678s]               max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:06:53    678s]         Skew group summary before routing clock trees:
[05/31 16:06:53    678s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:06:53    678s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:06:53    678s]       eGRPC done.
[05/31 16:06:53    678s]     Calling post conditioning for eGRPC done.
[05/31 16:06:53    678s]   eGR Post Conditioning done.
[05/31 16:06:53    678s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/31 16:06:53    678s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:06:53    678s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3655.0M, EPOCH TIME: 1748722013.004936
[05/31 16:06:53    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    678s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.022, MEM:3601.0M, EPOCH TIME: 1748722013.027354
[05/31 16:06:53    678s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:06:53    678s]   Leaving CCOpt scope - ClockRefiner...
[05/31 16:06:53    678s]   Assigned high priority to 0 instances.
[05/31 16:06:53    678s]   Soft fixed 0 clock instances.
[05/31 16:06:53    678s]   Performing Single Pass Refine Place.
[05/31 16:06:53    678s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/31 16:06:53    678s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3601.0M, EPOCH TIME: 1748722013.041539
[05/31 16:06:53    678s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3601.0M, EPOCH TIME: 1748722013.041653
[05/31 16:06:53    678s] Processing tracks to init pin-track alignment.
[05/31 16:06:53    678s] z: 1, totalTracks: 1
[05/31 16:06:53    678s] z: 3, totalTracks: 1
[05/31 16:06:53    678s] z: 5, totalTracks: 1
[05/31 16:06:53    678s] z: 7, totalTracks: 1
[05/31 16:06:53    678s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:06:53    678s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:06:53    678s] Initializing Route Infrastructure for color support ...
[05/31 16:06:53    678s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3601.0M, EPOCH TIME: 1748722013.041903
[05/31 16:06:53    678s] ### Add 31 auto generated vias to default rule
[05/31 16:06:53    678s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.003, MEM:3601.0M, EPOCH TIME: 1748722013.044787
[05/31 16:06:53    678s] Route Infrastructure Initialized for color support successfully.
[05/31 16:06:53    678s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:06:53    678s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3601.0M, EPOCH TIME: 1748722013.050954
[05/31 16:06:53    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:53    678s] OPERPROF:       Starting CMU at level 4, MEM:3601.0M, EPOCH TIME: 1748722013.286194
[05/31 16:06:53    678s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:3601.0M, EPOCH TIME: 1748722013.288632
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:06:53    678s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.230, REAL:0.238, MEM:3601.0M, EPOCH TIME: 1748722013.288936
[05/31 16:06:53    678s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3601.0M, EPOCH TIME: 1748722013.288997
[05/31 16:06:53    678s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3601.0M, EPOCH TIME: 1748722013.289078
[05/31 16:06:53    678s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3601.0MB).
[05/31 16:06:53    678s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.248, MEM:3601.0M, EPOCH TIME: 1748722013.289398
[05/31 16:06:53    678s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.240, REAL:0.248, MEM:3601.0M, EPOCH TIME: 1748722013.289446
[05/31 16:06:53    678s] TDRefine: refinePlace mode is spiral
[05/31 16:06:53    678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.7
[05/31 16:06:53    678s] OPERPROF: Starting Refine-Place at level 1, MEM:3601.0M, EPOCH TIME: 1748722013.289573
[05/31 16:06:53    678s] *** Starting refinePlace (0:11:19 mem=3601.0M) ***
[05/31 16:06:53    678s] Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:06:53    678s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3601.0M, EPOCH TIME: 1748722013.290540
[05/31 16:06:53    678s] # Found 0 legal fixed insts to color.
[05/31 16:06:53    678s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3601.0M, EPOCH TIME: 1748722013.290642
[05/31 16:06:53    678s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3601.0M, EPOCH TIME: 1748722013.291009
[05/31 16:06:53    678s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:06:53    678s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3601.0M, EPOCH TIME: 1748722013.291580
[05/31 16:06:53    678s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:53    678s] Set min layer with design mode ( 3 )
[05/31 16:06:53    678s] Set max layer with default ( 127 )
[05/31 16:06:53    678s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:53    678s] Min route layer (adjusted) = 3
[05/31 16:06:53    678s] Max route layer (adjusted) = 11
[05/31 16:06:53    678s] Set min layer with design mode ( 3 )
[05/31 16:06:53    678s] Set max layer with default ( 127 )
[05/31 16:06:53    678s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:53    678s] Min route layer (adjusted) = 3
[05/31 16:06:53    678s] Max route layer (adjusted) = 11
[05/31 16:06:53    678s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3601.0M, EPOCH TIME: 1748722013.295781
[05/31 16:06:53    678s] Starting refinePlace ...
[05/31 16:06:53    678s] Set min layer with design mode ( 3 )
[05/31 16:06:53    678s] Set max layer with default ( 127 )
[05/31 16:06:53    678s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:53    678s] Min route layer (adjusted) = 3
[05/31 16:06:53    678s] Max route layer (adjusted) = 11
[05/31 16:06:53    678s] One DDP V2 for no tweak run.
[05/31 16:06:53    678s] Set min layer with design mode ( 3 )
[05/31 16:06:53    678s] Set max layer with default ( 127 )
[05/31 16:06:53    678s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:53    678s] Min route layer (adjusted) = 3
[05/31 16:06:53    678s] Max route layer (adjusted) = 11
[05/31 16:06:53    678s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:06:53    678s] DDP markSite nrRow 111 nrJob 111
[05/31 16:06:53    678s]   Spread Effort: high, standalone mode, useDDP on.
[05/31 16:06:53    678s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3617.0MB) @(0:11:19 - 0:11:19).
[05/31 16:06:53    678s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:53    678s] wireLenOptFixPriorityInst 224 inst fixed
[05/31 16:06:53    678s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:06:53    678s] 
[05/31 16:06:53    678s]  Info: 0 filler has been deleted!
[05/31 16:06:53    678s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 16:06:53    678s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/31 16:06:53    678s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:06:53    678s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3593.0MB) @(0:11:19 - 0:11:19).
[05/31 16:06:53    678s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:06:53    678s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3593.0MB
[05/31 16:06:53    678s] Statistics of distance of Instance movement in refine placement:
[05/31 16:06:53    678s]   maximum (X+Y) =         0.00 um
[05/31 16:06:53    678s]   mean    (X+Y) =         0.00 um
[05/31 16:06:53    678s] Summary Report:
[05/31 16:06:53    678s] Instances move: 0 (out of 1128 movable)
[05/31 16:06:53    678s] Instances flipped: 0
[05/31 16:06:53    678s] Mean displacement: 0.00 um
[05/31 16:06:53    678s] Max displacement: 0.00 um 
[05/31 16:06:53    678s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:06:53    678s] Total instances moved : 0
[05/31 16:06:53    678s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.140, REAL:0.145, MEM:3593.0M, EPOCH TIME: 1748722013.441117
[05/31 16:06:53    678s] Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
[05/31 16:06:53    678s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3593.0MB
[05/31 16:06:53    678s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3593.0MB) @(0:11:19 - 0:11:19).
[05/31 16:06:53    678s] *** Finished refinePlace (0:11:19 mem=3593.0M) ***
[05/31 16:06:53    678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.7
[05/31 16:06:53    678s] OPERPROF: Finished Refine-Place at level 1, CPU:0.160, REAL:0.153, MEM:3593.0M, EPOCH TIME: 1748722013.442115
[05/31 16:06:53    678s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3593.0M, EPOCH TIME: 1748722013.442221
[05/31 16:06:53    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:06:53    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:06:53    679s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:3593.0M, EPOCH TIME: 1748722013.463464
[05/31 16:06:53    679s]   ClockRefiner summary
[05/31 16:06:53    679s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/31 16:06:53    679s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/31 16:06:53    679s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/31 16:06:53    679s]   Restoring pStatusCts on 0 clock instances.
[05/31 16:06:53    679s]   Revert refine place priority changes on 0 instances.
[05/31 16:06:53    679s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/31 16:06:53    679s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/31 16:06:53    679s]   CCOpt::Phase::Routing...
[05/31 16:06:53    679s]   Clock implementation routing...
[05/31 16:06:53    679s]     Leaving CCOpt scope - Routing Tools...
[05/31 16:06:53    679s] Net route status summary:
[05/31 16:06:53    679s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:53    679s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:06:53    679s]     Routing using eGR in eGR->NR Step...
[05/31 16:06:53    679s]       Early Global Route - eGR->Nr High Frequency step...
[05/31 16:06:53    679s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[05/31 16:06:53    679s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/31 16:06:53    679s] (ccopt eGR): Start to route 1 all nets
[05/31 16:06:53    679s] Running pre-eGR process
[05/31 16:06:53    679s] (I)      Started Early Global Route ( Curr Mem: 3.46 MB )
[05/31 16:06:53    679s] (I)      Initializing eGR engine (clean)
[05/31 16:06:53    679s] Set min layer with design mode ( 3 )
[05/31 16:06:53    679s] Set max layer with default ( 127 )
[05/31 16:06:53    679s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:53    679s] Min route layer (adjusted) = 3
[05/31 16:06:53    679s] Max route layer (adjusted) = 11
[05/31 16:06:53    679s] (I)      clean place blk overflow:
[05/31 16:06:53    679s] (I)      H : enabled 1.00 0
[05/31 16:06:53    679s] (I)      V : enabled 1.00 0
[05/31 16:06:53    679s] (I)      Initializing eGR engine (clean)
[05/31 16:06:53    679s] Set min layer with design mode ( 3 )
[05/31 16:06:53    679s] Set max layer with default ( 127 )
[05/31 16:06:53    679s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:06:53    679s] Min route layer (adjusted) = 3
[05/31 16:06:53    679s] Max route layer (adjusted) = 11
[05/31 16:06:53    679s] (I)      clean place blk overflow:
[05/31 16:06:53    679s] (I)      H : enabled 1.00 0
[05/31 16:06:53    679s] (I)      V : enabled 1.00 0
[05/31 16:06:53    679s] (I)      Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[05/31 16:06:53    679s] (I)      Running eGR Cong Clean flow
[05/31 16:06:53    679s] (I)      # wire layers (front) : 12
[05/31 16:06:53    679s] (I)      # wire layers (back)  : 0
[05/31 16:06:53    679s] (I)      min wire layer : 1
[05/31 16:06:53    679s] (I)      max wire layer : 11
[05/31 16:06:53    679s] (I)      # cut layers (front) : 11
[05/31 16:06:53    679s] (I)      # cut layers (back)  : 0
[05/31 16:06:53    679s] (I)      min cut layer : 1
[05/31 16:06:53    679s] (I)      max cut layer : 10
[05/31 16:06:53    679s] (I)      ================================== Layers ===================================
[05/31 16:06:53    679s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:53    679s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:06:53    679s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:53    679s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:06:53    679s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:06:53    679s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:53    679s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:53    679s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:53    679s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:53    679s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:06:53    679s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:06:53    679s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:53    679s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:06:53    679s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:06:53    679s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:53    679s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:06:53    679s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:06:53    679s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:06:53    679s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[05/31 16:06:53    679s] (I)      == Non-default Options ==
[05/31 16:06:53    679s] (I)      Clean congestion better                            : true
[05/31 16:06:53    679s] (I)      Estimate vias on DPT layer                         : true
[05/31 16:06:53    679s] (I)      Rerouting rounds                                   : 10
[05/31 16:06:53    679s] (I)      Clean congestion layer assignment rounds           : 3
[05/31 16:06:53    679s] (I)      Layer constraints as soft constraints              : true
[05/31 16:06:53    679s] (I)      Soft top layer                                     : true
[05/31 16:06:53    679s] (I)      Skip prospective layer relax nets                  : true
[05/31 16:06:53    679s] (I)      Better NDR handling                                : true
[05/31 16:06:53    679s] (I)      Improved NDR modeling in LA                        : true
[05/31 16:06:53    679s] (I)      Routing cost fix for NDR handling                  : true
[05/31 16:06:53    679s] (I)      Block tracks for preroutes                         : true
[05/31 16:06:53    679s] (I)      Assign IRoute by net group key                     : true
[05/31 16:06:53    679s] (I)      Block unroutable channels                          : true
[05/31 16:06:53    679s] (I)      Block unroutable channels 3D                       : true
[05/31 16:06:53    679s] (I)      Bound layer relaxed segment wl                     : true
[05/31 16:06:53    679s] (I)      Blocked pin reach length threshold                 : 2
[05/31 16:06:53    679s] (I)      Check blockage within NDR space in TA              : true
[05/31 16:06:53    679s] (I)      Skip must join for term with via pillar            : true
[05/31 16:06:53    679s] (I)      Model find APA for IO pin                          : true
[05/31 16:06:53    679s] (I)      On pin location for off pin term                   : true
[05/31 16:06:53    679s] (I)      Handle EOL spacing                                 : true
[05/31 16:06:53    679s] (I)      Merge PG vias by gap                               : true
[05/31 16:06:53    679s] (I)      Maximum routing layer                              : 11
[05/31 16:06:53    679s] (I)      Minimum routing layer                              : 3
[05/31 16:06:53    679s] (I)      Top routing layer                                  : 11
[05/31 16:06:53    679s] (I)      Bottom routing layer                               : 3
[05/31 16:06:53    679s] (I)      Ignore routing layer                               : true
[05/31 16:06:53    679s] (I)      Route selected nets only                           : true
[05/31 16:06:53    679s] (I)      Refine MST                                         : true
[05/31 16:06:53    679s] (I)      Honor PRL                                          : true
[05/31 16:06:53    679s] (I)      Strong congestion aware                            : true
[05/31 16:06:53    679s] (I)      Improved initial location for IRoutes              : true
[05/31 16:06:53    679s] (I)      Multi panel TA                                     : true
[05/31 16:06:53    679s] (I)      Penalize wire overlap                              : true
[05/31 16:06:53    679s] (I)      Expand small instance blockage                     : true
[05/31 16:06:53    679s] (I)      Reduce via in TA                                   : true
[05/31 16:06:53    679s] (I)      SS-aware routing                                   : true
[05/31 16:06:53    679s] (I)      Improve tree edge sharing                          : true
[05/31 16:06:53    679s] (I)      Improve 2D via estimation                          : true
[05/31 16:06:53    679s] (I)      Refine Steiner tree                                : true
[05/31 16:06:53    679s] (I)      Build spine tree                                   : true
[05/31 16:06:53    679s] (I)      Model pass through capacity                        : true
[05/31 16:06:53    679s] (I)      Extend blockages by a half GCell                   : true
[05/31 16:06:53    679s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/31 16:06:53    679s] (I)      Consider pin shapes                                : true
[05/31 16:06:53    679s] (I)      Consider pin shapes for all nodes                  : true
[05/31 16:06:53    679s] (I)      Consider NR APA                                    : true
[05/31 16:06:53    679s] (I)      Consider IO pin shape                              : true
[05/31 16:06:53    679s] (I)      Fix pin connection bug                             : true
[05/31 16:06:53    679s] (I)      Consider layer RC for local wires                  : true
[05/31 16:06:53    679s] (I)      Honor layer constraint                             : true
[05/31 16:06:53    679s] (I)      Route to clock mesh pin                            : true
[05/31 16:06:53    679s] (I)      LA-aware pin escape length                         : 2
[05/31 16:06:53    679s] (I)      Connect multiple ports                             : true
[05/31 16:06:53    679s] (I)      Split for must join                                : true
[05/31 16:06:53    679s] (I)      Number of threads                                  : 1
[05/31 16:06:53    679s] (I)      Routing effort level                               : 10000
[05/31 16:06:53    679s] (I)      Prefer layer length threshold                      : 8
[05/31 16:06:53    679s] (I)      Overflow penalty cost                              : 10
[05/31 16:06:53    679s] (I)      A-star cost                                        : 0.300000
[05/31 16:06:53    679s] (I)      Misalignment cost                                  : 10.000000
[05/31 16:06:53    679s] (I)      Threshold for short IRoute                         : 6
[05/31 16:06:53    679s] (I)      Via cost during post routing                       : 1.000000
[05/31 16:06:53    679s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/31 16:06:53    679s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 16:06:53    679s] (I)      Scenic ratio bound                                 : 3.000000
[05/31 16:06:53    679s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/31 16:06:53    679s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/31 16:06:53    679s] (I)      Layer demotion scenic scale                        : 1.000000
[05/31 16:06:53    679s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/31 16:06:53    679s] (I)      PG-aware similar topology routing                  : true
[05/31 16:06:53    679s] (I)      Maze routing via cost fix                          : true
[05/31 16:06:53    679s] (I)      Apply PRL on PG terms                              : true
[05/31 16:06:53    679s] (I)      Apply PRL on obs objects                           : true
[05/31 16:06:53    679s] (I)      Handle range-type spacing rules                    : true
[05/31 16:06:53    679s] (I)      PG gap threshold multiplier                        : 10.000000
[05/31 16:06:53    679s] (I)      Parallel spacing query fix                         : true
[05/31 16:06:53    679s] (I)      Force source to root IR                            : true
[05/31 16:06:53    679s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/31 16:06:53    679s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/31 16:06:53    679s] (I)      Route tie net to shape                             : auto
[05/31 16:06:53    679s] (I)      Do not relax to DPT layer                          : true
[05/31 16:06:53    679s] (I)      No DPT in post routing                             : true
[05/31 16:06:53    679s] (I)      Modeling PG via merging fix                        : true
[05/31 16:06:53    679s] (I)      Shield aware TA                                    : true
[05/31 16:06:53    679s] (I)      Strong shield aware TA                             : true
[05/31 16:06:53    679s] (I)      Overflow calculation fix in LA                     : true
[05/31 16:06:53    679s] (I)      Post routing fix                                   : true
[05/31 16:06:53    679s] (I)      Strong post routing                                : true
[05/31 16:06:53    679s] (I)      Violation on path threshold                        : 1
[05/31 16:06:53    679s] (I)      Pass through capacity modeling                     : true
[05/31 16:06:53    679s] (I)      Read layer and via RC                              : true
[05/31 16:06:53    679s] (I)      Select the non-relaxed segments in post routing stage : true
[05/31 16:06:53    679s] (I)      Select term pin box for io pin                     : true
[05/31 16:06:53    679s] (I)      Penalize NDR sharing                               : true
[05/31 16:06:53    679s] (I)      Enable special modeling                            : false
[05/31 16:06:53    679s] (I)      Keep fixed segments                                : true
[05/31 16:06:53    679s] (I)      Reorder net groups by key                          : true
[05/31 16:06:53    679s] (I)      Increase net scenic ratio                          : true
[05/31 16:06:53    679s] (I)      Method to set GCell size                           : row
[05/31 16:06:53    679s] (I)      Connect multiple ports and must join fix           : true
[05/31 16:06:53    679s] (I)      Avoid high resistance layers                       : true
[05/31 16:06:53    679s] (I)      Segment length threshold                           : 1
[05/31 16:06:53    679s] (I)      Model find APA for IO pin fix                      : true
[05/31 16:06:53    679s] (I)      Avoid connecting non-metal layers                  : true
[05/31 16:06:53    679s] (I)      Use track pitch for NDR                            : true
[05/31 16:06:53    679s] (I)      Decide max and min layer to relax with layer difference : true
[05/31 16:06:53    679s] (I)      Handle non-default track width                     : false
[05/31 16:06:53    679s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:06:53    679s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:06:53    679s] (I)      ============== Pin Summary ==============
[05/31 16:06:53    679s] (I)      +-------+--------+---------+------------+
[05/31 16:06:53    679s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:06:53    679s] (I)      +-------+--------+---------+------------+
[05/31 16:06:53    679s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:06:53    679s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:06:53    679s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:06:53    679s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:06:53    679s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:06:53    679s] (I)      +-------+--------+---------+------------+
[05/31 16:06:53    679s] (I)      Use row-based GCell size
[05/31 16:06:53    679s] (I)      Use row-based GCell align
[05/31 16:06:53    679s] (I)      layer 0 area = 6400
[05/31 16:06:53    679s] (I)      layer 1 area = 8800
[05/31 16:06:53    679s] (I)      layer 2 area = 11000
[05/31 16:06:53    679s] (I)      layer 3 area = 11000
[05/31 16:06:53    679s] (I)      layer 4 area = 11000
[05/31 16:06:53    679s] (I)      layer 5 area = 11000
[05/31 16:06:53    679s] (I)      layer 6 area = 11000
[05/31 16:06:53    679s] (I)      layer 7 area = 810000
[05/31 16:06:53    679s] (I)      layer 8 area = 2000000
[05/31 16:06:53    679s] (I)      layer 9 area = 2000000
[05/31 16:06:53    679s] (I)      layer 10 area = 0
[05/31 16:06:53    679s] (I)      GCell unit size   : 540
[05/31 16:06:53    679s] (I)      GCell multiplier  : 1
[05/31 16:06:53    679s] (I)      GCell row height  : 540
[05/31 16:06:53    679s] (I)      Actual row height : 540
[05/31 16:06:53    679s] (I)      GCell align ref   : 3944 4000
[05/31 16:06:53    679s] [NR-eGR] Track table information for default rule: 
[05/31 16:06:53    679s] [NR-eGR] M1 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] M2 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] C1 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] C2 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] C3 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] C4 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] C5 has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] JA has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] QA has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] QB has single uniform track structure
[05/31 16:06:53    679s] [NR-eGR] LB has single uniform track structure
[05/31 16:06:53    679s] (I)      ========================= Default via ==========================
[05/31 16:06:53    679s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:53    679s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:06:53    679s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:53    679s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:06:53    679s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 16:06:53    679s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:06:53    679s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:06:53    679s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:06:53    679s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:06:53    679s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:06:53    679s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:06:53    679s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:06:53    679s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:06:53    679s] (I)      +----+------------------+--------------------------------------+
[05/31 16:06:53    679s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:06:53    679s] [NR-eGR] Read 0 PG shapes
[05/31 16:06:53    679s] [NR-eGR] Read 0 clock shapes
[05/31 16:06:53    679s] [NR-eGR] Read 0 other shapes
[05/31 16:06:53    679s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:06:53    679s] [NR-eGR] #Instance Blockages : 676
[05/31 16:06:53    679s] [NR-eGR] #PG Blockages       : 0
[05/31 16:06:53    679s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:06:53    679s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:06:53    679s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:06:53    679s] [NR-eGR] #Other Blockages    : 0
[05/31 16:06:53    679s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:06:53    679s] (I)      Custom ignore net properties:
[05/31 16:06:53    679s] (I)      1 : NotLegal
[05/31 16:06:53    679s] (I)      2 : NotSelected
[05/31 16:06:53    679s] (I)      Default ignore net properties:
[05/31 16:06:53    679s] (I)      1 : Special
[05/31 16:06:53    679s] (I)      2 : Analog
[05/31 16:06:53    679s] (I)      3 : Fixed
[05/31 16:06:53    679s] (I)      4 : Skipped
[05/31 16:06:53    679s] (I)      5 : MixedSignal
[05/31 16:06:53    679s] (I)      Prerouted net properties:
[05/31 16:06:53    679s] (I)      1 : NotLegal
[05/31 16:06:53    679s] (I)      2 : Special
[05/31 16:06:53    679s] (I)      3 : Analog
[05/31 16:06:53    679s] (I)      4 : Fixed
[05/31 16:06:53    679s] (I)      5 : Skipped
[05/31 16:06:53    679s] (I)      6 : MixedSignal
[05/31 16:06:53    679s] [NR-eGR] Early global route reroute 1 out of 1149 routable nets
[05/31 16:06:53    679s] [NR-eGR] #prerouted nets         : 0
[05/31 16:06:53    679s] [NR-eGR] #prerouted special nets : 0
[05/31 16:06:53    679s] [NR-eGR] #prerouted wires        : 0
[05/31 16:06:53    679s] [NR-eGR] Read 1149 nets ( ignored 1148 )
[05/31 16:06:53    679s] (I)        Front-side 1149 ( ignored 1148 )
[05/31 16:06:53    679s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:06:53    679s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:06:53    679s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/31 16:06:53    679s] [NR-eGR] #via pillars        : 0
[05/31 16:06:53    679s] [NR-eGR] #must join all port : 0
[05/31 16:06:53    679s] [NR-eGR] #multiple ports     : 0
[05/31 16:06:53    679s] [NR-eGR] #has must join      : 0
[05/31 16:06:53    679s] (I)      Reading macro buffers
[05/31 16:06:53    679s] (I)      Number of macros with buffers: 0
[05/31 16:06:53    679s] (I)      ======= RC Report: Rule 0 ========
[05/31 16:06:53    679s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/31 16:06:53    679s] (I)      ----------------------------------
[05/31 16:06:53    679s] (I)          C1        12.709        0.216 
[05/31 16:06:53    679s] (I)          C2        12.752        0.186 
[05/31 16:06:53    679s] (I)          C3        12.710        0.188 
[05/31 16:06:53    679s] (I)          C4        12.702        0.191 
[05/31 16:06:53    679s] (I)          C5        12.752        0.192 
[05/31 16:06:53    679s] (I)          JA         0.034        0.378 
[05/31 16:06:53    679s] (I)          QA         0.006        0.421 
[05/31 16:06:53    679s] (I)          QB         0.006        0.468 
[05/31 16:06:53    679s] (I)          LB         0.007        0.495 
[05/31 16:06:53    679s] (I)      early_global_route_priority property id does not exist.
[05/31 16:06:53    679s] (I)      Setting up GCell size
[05/31 16:06:53    679s] (I)      Base Grid  :   126 x   126
[05/31 16:06:53    679s] (I)      Final Grid :    63 x    63
[05/31 16:06:53    679s] (I)      Read Num Blocks=676  Num Prerouted Wires=0  Num CS=0
[05/31 16:06:53    679s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:06:53    679s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:06:53    679s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:06:53    679s] (I)      Track adjustment: Reducing 5733 tracks (12.00%) for Layer3
[05/31 16:06:53    679s] (I)      Moved 1 terms for better access 
[05/31 16:06:53    679s] (I)      Number of ignored nets                =   1148
[05/31 16:06:53    679s] (I)      Number of connected nets              =      0
[05/31 16:06:53    679s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 16:06:53    679s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:06:53    679s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:06:53    679s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:06:53    679s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:06:53    679s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:06:53    679s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:06:53    679s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/31 16:06:53    679s] (I)      Ndr track 0 does not exist
[05/31 16:06:53    679s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:06:53    679s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:06:53    679s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:06:53    679s] (I)      Site width          :   116  (dbu)
[05/31 16:06:53    679s] (I)      Row height          :   540  (dbu)
[05/31 16:06:53    679s] (I)      GCell row height    :   540  (dbu)
[05/31 16:06:53    679s] (I)      GCell width         :  1080  (dbu)
[05/31 16:06:53    679s] (I)      GCell height        :  1080  (dbu)
[05/31 16:06:53    679s] (I)      Grid                :    63    63    11
[05/31 16:06:53    679s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:06:53    679s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:06:53    679s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:06:53    679s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:06:53    679s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:06:53    679s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:53    679s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:06:53    679s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:06:53    679s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:06:53    679s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:06:53    679s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:06:53    679s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:06:53    679s] (I)      --------------------------------------------------------
[05/31 16:06:53    679s] 
[05/31 16:06:53    679s] [NR-eGR] ============ Routing rule table ============
[05/31 16:06:53    679s] [NR-eGR] Rule id: 0  Nets: 1
[05/31 16:06:53    679s] [NR-eGR] ========================================
[05/31 16:06:53    679s] [NR-eGR] 
[05/31 16:06:53    679s] (I)      ======== NDR :  =========
[05/31 16:06:53    679s] (I)      +--------------+--------+
[05/31 16:06:53    679s] (I)      |           ID |      0 |
[05/31 16:06:53    679s] (I)      |         Name |        |
[05/31 16:06:53    679s] (I)      |      Default |    yes |
[05/31 16:06:53    679s] (I)      |  Clk Special |     no |
[05/31 16:06:53    679s] (I)      | Hard spacing |     no |
[05/31 16:06:53    679s] (I)      |    NDR track | (none) |
[05/31 16:06:53    679s] (I)      |      NDR via | (none) |
[05/31 16:06:53    679s] (I)      |  Extra space |      0 |
[05/31 16:06:53    679s] (I)      |      Shields |      0 |
[05/31 16:06:53    679s] (I)      |   Demand (H) |      1 |
[05/31 16:06:53    679s] (I)      |   Demand (V) |      1 |
[05/31 16:06:53    679s] (I)      |        #Nets |      1 |
[05/31 16:06:53    679s] (I)      +--------------+--------+
[05/31 16:06:53    679s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:53    679s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:06:53    679s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:53    679s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:06:53    679s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:06:53    679s] (I)      =============== Blocked Tracks ===============
[05/31 16:06:53    679s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:53    679s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:06:53    679s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:53    679s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     3 |   47439 |     3931 |         8.29% |
[05/31 16:06:53    679s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:06:53    679s] (I)      +-------+---------+----------+---------------+
[05/31 16:06:53    679s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] (I)      Reset routing kernel
[05/31 16:06:53    679s] (I)      Started Global Routing ( Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] (I)      totalPins=225  totalGlobalPin=184 (81.78%)
[05/31 16:06:53    679s] (I)      ================= Net Group Info =================
[05/31 16:06:53    679s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:53    679s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:06:53    679s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:53    679s] (I)      |  1 |              1 |        C1(3) |    LB(11) |
[05/31 16:06:53    679s] (I)      +----+----------------+--------------+-----------+
[05/31 16:06:53    679s] (I)      total 2D Cap : 239148 = (101430 H, 137718 V)
[05/31 16:06:53    679s] (I)      total 2D Demand : 41 = (0 H, 41 V)
[05/31 16:06:53    679s] (I)      #blocked GCells = 0
[05/31 16:06:53    679s] (I)      #regions = 1
[05/31 16:06:53    679s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1a Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1b Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.797200e+02um
[05/31 16:06:53    679s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:06:53    679s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1c Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1d Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1e Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.797200e+02um
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1f Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1g Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1h Route ============
[05/31 16:06:53    679s] (I)      Usage: 259 = (124 H, 135 V) = (0.12% H, 0.10% V) = (1.339e+02um H, 1.458e+02um V)
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] (I)      ============  Phase 1l Route ============
[05/31 16:06:53    679s] (I)      
[05/31 16:06:53    679s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:06:53    679s] [NR-eGR]                        OverCon            
[05/31 16:06:53    679s] [NR-eGR]                         #Gcell     %Gcell
[05/31 16:06:53    679s] [NR-eGR]        Layer             (1-0)    OverCon
[05/31 16:06:53    679s] [NR-eGR] ----------------------------------------------
[05/31 16:06:53    679s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR] ----------------------------------------------
[05/31 16:06:53    679s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/31 16:06:53    679s] [NR-eGR] 
[05/31 16:06:53    679s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] (I)      Updating congestion map
[05/31 16:06:53    679s] (I)      total 2D Cap : 239390 = (101430 H, 137960 V)
[05/31 16:06:53    679s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:06:53    679s] (I)      Running track assignment and export wires
[05/31 16:06:53    679s] (I)      Delete wires for 1 nets 
[05/31 16:06:53    679s] (I)      ============= Track Assignment ============
[05/31 16:06:53    679s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:06:53    679s] (I)      Run Multi-thread track assignment
[05/31 16:06:53    679s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] (I)      Started Export ( Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:06:53    679s] [NR-eGR] Total eGR-routed clock nets wire length: 333um, number of vias: 525
[05/31 16:06:53    679s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:53    679s] [NR-eGR] Report for selected net(s) only.
[05/31 16:06:53    679s] [NR-eGR]             Length (um)  Vias 
[05/31 16:06:53    679s] [NR-eGR] ------------------------------
[05/31 16:06:53    679s] [NR-eGR]  M1  (1V)             0     0 
[05/31 16:06:53    679s] [NR-eGR]  M2  (2H)             0   224 
[05/31 16:06:53    679s] [NR-eGR]  C1  (3V)           186   301 
[05/31 16:06:53    679s] [NR-eGR]  C2  (4H)           146     0 
[05/31 16:06:53    679s] [NR-eGR]  C3  (5V)             0     0 
[05/31 16:06:53    679s] [NR-eGR]  C4  (6H)             0     0 
[05/31 16:06:53    679s] [NR-eGR]  C5  (7V)             0     0 
[05/31 16:06:53    679s] [NR-eGR]  JA  (8H)             0     0 
[05/31 16:06:53    679s] [NR-eGR]  QA  (9V)             0     0 
[05/31 16:06:53    679s] [NR-eGR]  QB  (10H)            0     0 
[05/31 16:06:53    679s] [NR-eGR]  LB  (11V)            0     0 
[05/31 16:06:53    679s] [NR-eGR] ------------------------------
[05/31 16:06:53    679s] [NR-eGR]      Total          333   525 
[05/31 16:06:53    679s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:53    679s] [NR-eGR] Total half perimeter of net bounding box: 67um
[05/31 16:06:53    679s] [NR-eGR] Total length: 333um, number of vias: 525
[05/31 16:06:53    679s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:53    679s] [NR-eGR] Total routed clock nets wire length: 333um, number of vias: 525
[05/31 16:06:53    679s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:53    679s] [NR-eGR]             Length (um)   Vias 
[05/31 16:06:53    679s] [NR-eGR] -------------------------------
[05/31 16:06:53    679s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:06:53    679s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:06:53    679s] [NR-eGR]  C1  (3V)          1794   5347 
[05/31 16:06:53    679s] [NR-eGR]  C2  (4H)          2462   1107 
[05/31 16:06:53    679s] [NR-eGR]  C3  (5V)           891     11 
[05/31 16:06:53    679s] [NR-eGR]  C4  (6H)            20      2 
[05/31 16:06:53    679s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:06:53    679s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:06:53    679s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:06:53    679s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:06:53    679s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:06:53    679s] [NR-eGR] -------------------------------
[05/31 16:06:53    679s] [NR-eGR]      Total         5166  11969 
[05/31 16:06:53    679s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:53    679s] [NR-eGR] Total half perimeter of net bounding box: 3938um
[05/31 16:06:53    679s] [NR-eGR] Total length: 5166um, number of vias: 11969
[05/31 16:06:53    679s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:06:53    679s] (I)      == Layer wire length by net rule ==
[05/31 16:06:53    679s] (I)                  Default 
[05/31 16:06:53    679s] (I)      --------------------
[05/31 16:06:53    679s] (I)       M1  (1V)       0um 
[05/31 16:06:53    679s] (I)       M2  (2H)       0um 
[05/31 16:06:53    679s] (I)       C1  (3V)    1794um 
[05/31 16:06:53    679s] (I)       C2  (4H)    2462um 
[05/31 16:06:53    679s] (I)       C3  (5V)     891um 
[05/31 16:06:53    679s] (I)       C4  (6H)      20um 
[05/31 16:06:53    679s] (I)       C5  (7V)       0um 
[05/31 16:06:53    679s] (I)       JA  (8H)       0um 
[05/31 16:06:53    679s] (I)       QA  (9V)       0um 
[05/31 16:06:53    679s] (I)       QB  (10H)      0um 
[05/31 16:06:53    679s] (I)       LB  (11V)      0um 
[05/31 16:06:53    679s] (I)      --------------------
[05/31 16:06:53    679s] (I)           Total   5166um 
[05/31 16:06:53    679s] (I)      == Layer via count by net rule ==
[05/31 16:06:53    679s] (I)                  Default 
[05/31 16:06:53    679s] (I)      --------------------
[05/31 16:06:53    679s] (I)       M1  (1V)      1455 
[05/31 16:06:53    679s] (I)       M2  (2H)      4047 
[05/31 16:06:53    679s] (I)       C1  (3V)      5347 
[05/31 16:06:53    679s] (I)       C2  (4H)      1107 
[05/31 16:06:53    679s] (I)       C3  (5V)        11 
[05/31 16:06:53    679s] (I)       C4  (6H)         2 
[05/31 16:06:53    679s] (I)       C5  (7V)         0 
[05/31 16:06:53    679s] (I)       JA  (8H)         0 
[05/31 16:06:53    679s] (I)       QA  (9V)         0 
[05/31 16:06:53    679s] (I)       QB  (10H)        0 
[05/31 16:06:53    679s] (I)       LB  (11V)        0 
[05/31 16:06:53    679s] (I)      --------------------
[05/31 16:06:53    679s] (I)           Total    11969 
[05/31 16:06:53    679s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:06:53    679s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] [NR-eGR] Finished Early Global Route ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.47 MB )
[05/31 16:06:53    679s] (I)      ========================================= Runtime Summary ==========================================
[05/31 16:06:53    679s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/31 16:06:53    679s] (I)      ----------------------------------------------------------------------------------------------------
[05/31 16:06:53    679s] (I)       Early Global Route                             100.00%  646.34 sec  646.39 sec  0.06 sec  0.07 sec 
[05/31 16:06:53    679s] (I)       +-Early Global Route kernel                     92.66%  646.34 sec  646.39 sec  0.05 sec  0.06 sec 
[05/31 16:06:53    679s] (I)       | +-Import and model                            37.64%  646.35 sec  646.37 sec  0.02 sec  0.02 sec 
[05/31 16:06:53    679s] (I)       | | +-Create place DB                            6.53%  646.35 sec  646.35 sec  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)       | | | +-Import place data                        6.19%  646.35 sec  646.35 sec  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Read instances and placement           1.74%  646.35 sec  646.35 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Read nets                              3.74%  646.35 sec  646.35 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Create route DB                           22.86%  646.35 sec  646.36 sec  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Import route data (1T)                  21.25%  646.35 sec  646.36 sec  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Read blockages ( Layer 3-11 )          4.83%  646.35 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read routing blockages               0.01%  646.35 sec  646.35 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read instance blockages              1.09%  646.35 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read PG blockages                    1.22%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read clock blockages                 0.03%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read other blockages                 0.03%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read halo blockages                  0.02%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Read boundary cut boxes              0.00%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Read blackboxes                        0.02%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Read prerouted                         1.40%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Read nets                              0.11%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Set up via pillars                     0.01%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Set up RC info                         0.65%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Initialize 3D grid graph               0.36%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Model blockage capacity                6.03%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | | +-Initialize 3D capacity               5.17%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Move terms for access (1T)             0.37%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Read aux data                              0.01%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Others data preparation                    0.04%  646.36 sec  646.36 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Create route kernel                        6.37%  646.36 sec  646.37 sec  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)       | +-Global Routing                              15.08%  646.37 sec  646.38 sec  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Initialization                             0.12%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Net group 1                               12.27%  646.37 sec  646.38 sec  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Generate topology                        1.65%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1a                                 1.67%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Pattern routing (1T)                   0.73%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Add via demand to 2D                   0.15%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1b                                 0.20%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1c                                 0.03%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1d                                 0.03%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1e                                 0.43%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Route legalization                     0.01%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1f                                 0.03%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1g                                 0.66%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Post Routing                           0.30%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1h                                 0.66%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Post Routing                           0.29%  646.37 sec  646.37 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Phase 1l                                 1.82%  646.37 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | | +-Layer assignment (1T)                  0.88%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | +-Export cong map                              2.74%  646.38 sec  646.38 sec  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)       | | +-Export 2D cong map                         0.20%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | +-Extract Global 3D Wires                      0.01%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | +-Track Assignment (1T)                        6.04%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Initialization                             0.04%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Track Assignment Kernel                    4.78%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Free Memory                                0.01%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | +-Export                                      15.53%  646.38 sec  646.39 sec  0.01 sec  0.02 sec 
[05/31 16:06:53    679s] (I)       | | +-Export DB wires                            1.14%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Export all nets                          0.39%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | | +-Set wire vias                            0.06%  646.38 sec  646.38 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Report wirelength                          8.97%  646.38 sec  646.39 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | | +-Update net boxes                           3.97%  646.39 sec  646.39 sec  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)       | | +-Update timing                              0.01%  646.39 sec  646.39 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)       | +-Postprocess design                           0.68%  646.39 sec  646.39 sec  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)      ====================== Summary by functions ======================
[05/31 16:06:53    679s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:06:53    679s] (I)      ------------------------------------------------------------------
[05/31 16:06:53    679s] (I)        0  Early Global Route               100.00%  0.06 sec  0.07 sec 
[05/31 16:06:53    679s] (I)        1  Early Global Route kernel         92.66%  0.05 sec  0.06 sec 
[05/31 16:06:53    679s] (I)        2  Import and model                  37.64%  0.02 sec  0.02 sec 
[05/31 16:06:53    679s] (I)        2  Export                            15.53%  0.01 sec  0.02 sec 
[05/31 16:06:53    679s] (I)        2  Global Routing                    15.08%  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        2  Track Assignment (1T)              6.04%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        2  Export cong map                    2.74%  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)        2  Postprocess design                 0.68%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Create route DB                   22.86%  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Net group 1                       12.27%  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Report wirelength                  8.97%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Create place DB                    6.53%  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)        3  Create route kernel                6.37%  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)        3  Track Assignment Kernel            4.78%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Update net boxes                   3.97%  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)        3  Export DB wires                    1.14%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Initialization                     0.15%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Others data preparation            0.04%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Import route data (1T)            21.25%  0.01 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Import place data                  6.19%  0.00 sec  0.01 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1l                           1.82%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1a                           1.67%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Generate topology                  1.65%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1g                           0.66%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1h                           0.66%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1e                           0.43%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Export all nets                    0.39%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1b                           0.20%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Set wire vias                      0.06%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Model blockage capacity            6.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Read blockages ( Layer 3-11 )      4.83%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Read nets                          3.85%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Read instances and placement       1.74%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Read prerouted                     1.40%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Layer assignment (1T)              0.88%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Pattern routing (1T)               0.73%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Set up RC info                     0.65%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Post Routing                       0.59%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Move terms for access (1T)         0.37%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Initialize 3D grid graph           0.36%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Add via demand to 2D               0.15%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Initialize 3D capacity             5.17%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read PG blockages                  1.22%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read instance blockages            1.09%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read other blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] (I)        7  Allocate memory for PG via list    0.03%  0.00 sec  0.00 sec 
[05/31 16:06:53    679s] Running post-eGR process
[05/31 16:06:53    679s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/31 16:06:53    679s]     Routing using eGR in eGR->NR Step done.
[05/31 16:06:53    679s]     Routing using NR in eGR->NR Step...
[05/31 16:06:53    679s] 
[05/31 16:06:53    679s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[05/31 16:06:53    679s]   All net are default rule.
[05/31 16:06:53    679s]   Preferred NanoRoute mode settings: Current
[05/31 16:06:53    679s]       Clock detailed routing...
[05/31 16:06:53    679s]         NanoRoute...
[05/31 16:06:53    679s] #% Begin globalDetailRoute (date=05/31 16:06:53, mem=3872.6M)
[05/31 16:06:53    679s] 
[05/31 16:06:53    679s] globalDetailRoute
[05/31 16:06:53    679s] 
[05/31 16:06:53    679s] #Start globalDetailRoute on Sat May 31 16:06:53 2025
[05/31 16:06:53    679s] #
[05/31 16:06:53    679s] ### Time Record (globalDetailRoute) is installed.
[05/31 16:06:53    679s] ### Time Record (Pre Callback) is installed.
[05/31 16:06:53    679s] ### Time Record (Pre Callback) is uninstalled.
[05/31 16:06:53    679s] ### Time Record (DB Import) is installed.
[05/31 16:06:53    679s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:06:53    679s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:06:53    679s] ### Add 31 auto generated vias to default rule
[05/31 16:06:53    679s] ### info: trigger full reload of library data.
[05/31 16:06:53    679s] ### Add 137 auto generated vias to default rule
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:06:54    680s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:06:54    680s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:06:54    680s] ### Net info: total nets: 1151
[05/31 16:06:54    680s] ### Net info: dirty nets: 0
[05/31 16:06:54    680s] ### Net info: marked as disconnected nets: 0
[05/31 16:06:54    680s] ### Net info: fully routed nets: 1
[05/31 16:06:54    680s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:06:54    680s] ### Net info: unrouted nets: 1148
[05/31 16:06:54    680s] ### Net info: re-extraction nets: 0
[05/31 16:06:54    680s] ### Net info: selected nets: 1
[05/31 16:06:54    680s] ### Net info: ignored nets: 0
[05/31 16:06:54    680s] ### Net info: skip routing nets: 0
[05/31 16:06:54    680s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:06:54    680s] ### import design signature (4): route=760591958 fixed_route=361598059 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2137162205 dirty_area=0 del_dirty_area=0 cell=820024997 placement=365986148 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=361598059 sns=361598059
[05/31 16:06:54    680s] ### Time Record (DB Import) is uninstalled.
[05/31 16:06:54    680s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 16:06:54    680s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:06:54    680s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:06:54    680s] #
[05/31 16:06:54    680s] #Wire/Via statistics before line assignment ...
[05/31 16:06:54    680s] #Total wire length = 333 um.
[05/31 16:06:54    680s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:06:54    680s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER C1 = 186 um.
[05/31 16:06:54    680s] #Total wire length on LAYER C2 = 146 um.
[05/31 16:06:54    680s] #Total wire length on LAYER C3 = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER JA = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER QA = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER QB = 0 um.
[05/31 16:06:54    680s] #Total wire length on LAYER LB = 0 um.
[05/31 16:06:54    680s] #Total number of vias = 525
[05/31 16:06:54    680s] #Up-Via Summary (total 525):
[05/31 16:06:54    680s] #           
[05/31 16:06:54    680s] #-----------------------
[05/31 16:06:54    680s] # M2                224
[05/31 16:06:54    680s] # C1                301
[05/31 16:06:54    680s] #-----------------------
[05/31 16:06:54    680s] #                   525 
[05/31 16:06:54    680s] #
[05/31 16:06:54    680s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:06:54    680s] ### Time Record (Data Preparation) is installed.
[05/31 16:06:54    680s] #Start routing data preparation on Sat May 31 16:06:54 2025
[05/31 16:06:54    680s] #
[05/31 16:06:54    680s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:06:54    680s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:06:56    681s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:06:56    681s] #Initial pin access analysis.
[05/31 16:07:01    686s] #Detail pin access analysis.
[05/31 16:07:42    727s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:07:42    727s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:07:42    727s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:07:42    727s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:07:42    727s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:07:42    727s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:07:42    727s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:07:42    727s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:07:42    727s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:07:42    727s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:07:42    727s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:07:42    727s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:07:42    727s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:07:42    727s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:07:42    727s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:07:42    727s] #pin_access_rlayer=3(C1)
[05/31 16:07:42    727s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:07:42    727s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:07:42    727s] #enable_dpt_layer_shield=F
[05/31 16:07:42    727s] #has_line_end_grid=F
[05/31 16:07:42    727s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3855.17 (MB), peak = 3931.30 (MB)
[05/31 16:07:42    727s] #Regenerating Ggrids automatically.
[05/31 16:07:42    727s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:07:42    727s] #Using automatically generated G-grids.
[05/31 16:07:43    729s] #Done routing data preparation.
[05/31 16:07:43    729s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 3878.75 (MB), peak = 3931.30 (MB)
[05/31 16:07:43    729s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:07:43    729s] ### Time Record (Data Preparation) is installed.
[05/31 16:07:43    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:43    729s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:07:43    729s] #Start instance access analysis using 1 thread...
[05/31 16:07:43    729s] #Set layer M1 to be advanced pin access layer.
[05/31 16:07:43    729s] ### Time Record (Instance Pin Access) is installed.
[05/31 16:07:43    729s] #Set instance access analysis scope -2.16000, 19.79000, 47.32400, 46.53000
[05/31 16:07:43    729s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 16:07:43    729s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:07:43    729s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:07:43    729s] eee: pegSigSF=1.070000
[05/31 16:07:43    729s] Initializing multi-corner resistance tables ...
[05/31 16:07:43    729s] eee: Grid unit RC data computation started
[05/31 16:07:43    729s] eee: Grid unit RC data computation completed
[05/31 16:07:43    729s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:07:43    729s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:07:43    729s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:43    729s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:07:43    729s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:07:43    729s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.667400 aWlH=0.000000 lMod=0 pMax=0.908200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:07:43    729s] eee: NetCapCache creation started. (Current Mem: 3610.383M) 
[05/31 16:07:43    729s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3610.383M) 
[05/31 16:07:43    729s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:07:43    729s] eee: Metal Layers Info:
[05/31 16:07:43    729s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:07:43    729s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:07:43    729s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:07:43    729s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:07:43    729s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:07:43    729s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:07:43    729s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:07:43    729s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:07:43    729s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:07:43    729s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:07:43    729s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:07:43    729s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:07:43    729s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:07:43    729s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:07:43    729s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:07:43    729s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:07:43    729s] ### Successfully loaded pre-route RC model
[05/31 16:07:43    729s] ### Time Record (Line Assignment) is installed.
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] #Distribution of nets:
[05/31 16:07:43    729s] #  
[05/31 16:07:43    729s] # #pin range           #net       % 
[05/31 16:07:43    729s] #------------------------------------
[05/31 16:07:43    729s] #          2             472 ( 41.0%)
[05/31 16:07:43    729s] #          3             337 ( 29.3%)
[05/31 16:07:43    729s] #          4             178 ( 15.5%)
[05/31 16:07:43    729s] #          5              59 (  5.1%)
[05/31 16:07:43    729s] #          6              34 (  3.0%)
[05/31 16:07:43    729s] #          7              17 (  1.5%)
[05/31 16:07:43    729s] #          8              17 (  1.5%)
[05/31 16:07:43    729s] #          9               7 (  0.6%)
[05/31 16:07:43    729s] #  10  -  19              18 (  1.6%)
[05/31 16:07:43    729s] #  20  -  29               5 (  0.4%)
[05/31 16:07:43    729s] #  40  -  49               1 (  0.1%)
[05/31 16:07:43    729s] #  50  -  59               1 (  0.1%)
[05/31 16:07:43    729s] #  60  -  69               1 (  0.1%)
[05/31 16:07:43    729s] #  70  -  79               1 (  0.1%)
[05/31 16:07:43    729s] #  200 - 299               1 (  0.1%)
[05/31 16:07:43    729s] #     >=2000               0 (  0.0%)
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] #Total: 1151 nets, 1149 non-trivial nets
[05/31 16:07:43    729s] #                                    #net       % 
[05/31 16:07:43    729s] #-------------------------------------------------
[05/31 16:07:43    729s] #  Fully global routed                  1 ( 0.1%)
[05/31 16:07:43    729s] #  Clock                                1
[05/31 16:07:43    729s] #  Prefer layer range                1149
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] #Nets in 2 layer ranges:
[05/31 16:07:43    729s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[05/31 16:07:43    729s] #---------------------------------------------------------
[05/31 16:07:43    729s] #              -----             7 C5*       1148 ( 99.9%)
[05/31 16:07:43    729s] #          *    4 C2             7 C5*          1 (  0.1%)
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] #1 net selected.
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] ### 
[05/31 16:07:43    729s] ### Net length summary before Line Assignment:
[05/31 16:07:43    729s] ### Layer   H-Len   V-Len         Total       #Up-Via
[05/31 16:07:43    729s] ### -------------------------------------------------
[05/31 16:07:43    729s] ###  1 M1       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ###  2 M2       0       0       0(  0%)     224( 23%)
[05/31 16:07:43    729s] ###  3 C1       0     181     181( 54%)     733( 77%)
[05/31 16:07:43    729s] ###  4 C2     151       0     151( 46%)       0(  0%)
[05/31 16:07:43    729s] ###  5 C3       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ###  6 C4       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ###  7 C5       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ###  8 JA       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ###  9 QA       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ### 10 QB       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ### 11 LB       0       0       0(  0%)       0(  0%)
[05/31 16:07:43    729s] ### -------------------------------------------------
[05/31 16:07:43    729s] ###           151     181     332           957      
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] #..
[05/31 16:07:43    729s] #
[05/31 16:07:43    729s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:43    729s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:43    729s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:43    729s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] ### 
[05/31 16:07:44    729s] ### Top 8 overlap violations ...
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (7.97200, 33.34050, 8.01600, 33.69950), length: 0.35900, total: 0.35900
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (28.04200, 36.48650, 28.08600, 36.76350), length: 0.27700, total: 0.27700
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (16.25200, 26.85650, 16.29600, 27.04350), length: 0.18700, total: 0.74800
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (16.25200, 27.39650, 16.29600, 27.58350), length: 0.18700, total: 0.74800
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (16.25200, 27.93650, 16.29600, 28.12350), length: 0.18700, total: 0.74800
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (16.25200, 29.55650, 16.29600, 29.74350), length: 0.18700, total: 0.74800
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (14.18200, 33.87650, 14.22600, 34.06350), length: 0.18700, total: 0.37400
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ###   Net: clk
[05/31 16:07:44    729s] ###     C1: (14.18200, 34.41650, 14.22600, 34.60350), length: 0.18700, total: 0.37400
[05/31 16:07:44    729s] ###       fixed object
[05/31 16:07:44    729s] ### 
[05/31 16:07:44    729s] ### Net length and overlap summary after Line Assignment:
[05/31 16:07:44    729s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[05/31 16:07:44    729s] ### --------------------------------------------------------------------------
[05/31 16:07:44    729s] ###  1 M1       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  2 M2       0       0       0(  0%)     224( 32%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  3 C1       0     191     191( 54%)     487( 68%)    8(100%)     2(100.0%)
[05/31 16:07:44    729s] ###  4 C2     160       0     160( 46%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  5 C3       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  6 C4       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  7 C5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  8 JA       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ###  9 QA       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ### 10 QB       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ### 11 LB       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/31 16:07:44    729s] ### --------------------------------------------------------------------------
[05/31 16:07:44    729s] ###           160     191     351           711          8           2        
[05/31 16:07:44    729s] #
[05/31 16:07:44    729s] #Line Assignment statistics:
[05/31 16:07:44    729s] #Cpu time = 00:00:00
[05/31 16:07:44    729s] #Elapsed time = 00:00:00
[05/31 16:07:44    729s] #Increased memory = 1.62 (MB)
[05/31 16:07:44    729s] #Total memory = 3884.21 (MB)
[05/31 16:07:44    729s] #Peak memory = 3931.30 (MB)
[05/31 16:07:44    729s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
[05/31 16:07:44    729s] ### Time Record (Line Assignment) is uninstalled.
[05/31 16:07:44    729s] #
[05/31 16:07:44    729s] #Wire/Via statistics after line assignment ...
[05/31 16:07:44    729s] #Total wire length = 352 um.
[05/31 16:07:44    729s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:07:44    729s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER C1 = 191 um.
[05/31 16:07:44    729s] #Total wire length on LAYER C2 = 161 um.
[05/31 16:07:44    729s] #Total wire length on LAYER C3 = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER JA = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER QA = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER QB = 0 um.
[05/31 16:07:44    729s] #Total wire length on LAYER LB = 0 um.
[05/31 16:07:44    729s] #Total number of vias = 711
[05/31 16:07:44    729s] #Up-Via Summary (total 711):
[05/31 16:07:44    729s] #           
[05/31 16:07:44    729s] #-----------------------
[05/31 16:07:44    729s] # M2                224
[05/31 16:07:44    729s] # C1                487
[05/31 16:07:44    729s] #-----------------------
[05/31 16:07:44    729s] #                   711 
[05/31 16:07:44    729s] #
[05/31 16:07:44    729s] #Routing data preparation, pin analysis, line assignment statistics:
[05/31 16:07:44    729s] #Cpu time = 00:00:49
[05/31 16:07:44    729s] #Elapsed time = 00:00:49
[05/31 16:07:44    729s] #Increased memory = 36.10 (MB)
[05/31 16:07:44    729s] #Total memory = 3882.38 (MB)
[05/31 16:07:44    729s] #Peak memory = 3931.30 (MB)
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] #Skip comparing routing design signature in db-snapshot flow
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] ### Time Record (Detail Routing) is installed.
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] ### Time Record (Data Preparation) is installed.
[05/31 16:07:44    729s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:44    729s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:07:44    729s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:07:44    729s] #
[05/31 16:07:44    729s] #Start Detail Routing..
[05/31 16:07:44    729s] #start initial detail routing ...
[05/31 16:07:44    729s] ### Design has 1 dirty net
[05/31 16:07:45    730s] ### Gcell dirty-map stats: routing = 37.00%
[05/31 16:07:45    730s] #   number of violations = 136
[05/31 16:07:45    730s] #
[05/31 16:07:45    730s] #  By Layer and Type:
[05/31 16:07:45    730s] #
[05/31 16:07:45    730s] #---------+-------+-------+------+-------+-------+----+-------+-------+
[05/31 16:07:45    730s] #  -      | MetSpc| EOLSpc| Notch| MinStp| C2MCon| Enc| Others| Totals|
[05/31 16:07:45    730s] #---------+-------+-------+------+-------+-------+----+-------+-------+
[05/31 16:07:45    730s] #  M1     |      0|      0|     0|      0|      0|   0|      0|      0|
[05/31 16:07:45    730s] #  M2     |     33|      0|     2|      3|     11|   5|      2|     56|
[05/31 16:07:45    730s] #  C1     |     39|     37|     0|      2|      0|   0|      2|     80|
[05/31 16:07:45    730s] #  Totals |     72|     37|     2|      5|     11|   5|      4|    136|
[05/31 16:07:45    730s] #---------+-------+-------+------+-------+-------+----+-------+-------+
[05/31 16:07:45    730s] #
[05/31 16:07:45    730s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3894.21 (MB), peak = 3952.10 (MB)
[05/31 16:07:45    730s] #start 1st optimization iteration ...
[05/31 16:07:46    731s] ### Gcell dirty-map stats: routing = 37.00%
[05/31 16:07:46    731s] #   number of violations = 2
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #  By Layer and Type:
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #---------+-------+-------+-------+
[05/31 16:07:46    731s] #  -      | MetSpc| EOLSpc| Totals|
[05/31 16:07:46    731s] #---------+-------+-------+-------+
[05/31 16:07:46    731s] #  M1     |      0|      0|      0|
[05/31 16:07:46    731s] #  M2     |      0|      0|      0|
[05/31 16:07:46    731s] #  C1     |      1|      1|      2|
[05/31 16:07:46    731s] #  Totals |      1|      1|      2|
[05/31 16:07:46    731s] #---------+-------+-------+-------+
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3898.38 (MB), peak = 3952.10 (MB)
[05/31 16:07:46    731s] #start 2nd optimization iteration ...
[05/31 16:07:46    731s] ### Gcell dirty-map stats: routing = 37.00%
[05/31 16:07:46    731s] #   number of violations = 0
[05/31 16:07:46    731s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3898.40 (MB), peak = 3952.10 (MB)
[05/31 16:07:46    731s] #Complete Detail Routing.
[05/31 16:07:46    731s] #Total wire length = 360 um.
[05/31 16:07:46    731s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:07:46    731s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER C1 = 189 um.
[05/31 16:07:46    731s] #Total wire length on LAYER C2 = 165 um.
[05/31 16:07:46    731s] #Total wire length on LAYER C3 = 5 um.
[05/31 16:07:46    731s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER JA = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER QA = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER QB = 0 um.
[05/31 16:07:46    731s] #Total wire length on LAYER LB = 0 um.
[05/31 16:07:46    731s] #Total number of vias = 389
[05/31 16:07:46    731s] #Up-Via Summary (total 389):
[05/31 16:07:46    731s] #           
[05/31 16:07:46    731s] #-----------------------
[05/31 16:07:46    731s] # M2                224
[05/31 16:07:46    731s] # C1                155
[05/31 16:07:46    731s] # C2                 10
[05/31 16:07:46    731s] #-----------------------
[05/31 16:07:46    731s] #                   389 
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #Total number of DRC violations = 0
[05/31 16:07:46    731s] ### Time Record (Detail Routing) is uninstalled.
[05/31 16:07:46    731s] #Cpu time = 00:00:02
[05/31 16:07:46    731s] #Elapsed time = 00:00:02
[05/31 16:07:46    731s] #Increased memory = 15.99 (MB)
[05/31 16:07:46    731s] #Total memory = 3898.41 (MB)
[05/31 16:07:46    731s] #Peak memory = 3952.10 (MB)
[05/31 16:07:46    731s] #detailRoute Statistics:
[05/31 16:07:46    731s] #Cpu time = 00:00:02
[05/31 16:07:46    731s] #Elapsed time = 00:00:02
[05/31 16:07:46    731s] #Increased memory = 16.05 (MB)
[05/31 16:07:46    731s] #Total memory = 3898.43 (MB)
[05/31 16:07:46    731s] #Peak memory = 3952.10 (MB)
[05/31 16:07:46    731s] ### Time Record (DB Export) is installed.
[05/31 16:07:46    731s] Extracting standard cell pins and blockage ...... 
[05/31 16:07:46    731s] Pin and blockage extraction finished
[05/31 16:07:46    731s] ### export design design signature (13): route=2029307909 fixed_route=361598059 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1174698551 dirty_area=0 del_dirty_area=0 cell=820024997 placement=365697380 pin_access=2142481407 inst_pattern=1013254480 inst_orient=201505396 via=1681576828 routing_via=1401398896 timing=361598059 sns=361598059
[05/31 16:07:46    731s] ### Time Record (DB Export) is uninstalled.
[05/31 16:07:46    731s] ### Time Record (Post Callback) is installed.
[05/31 16:07:46    731s] ### Time Record (Post Callback) is uninstalled.
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #globalDetailRoute statistics:
[05/31 16:07:46    731s] #Cpu time = 00:00:53
[05/31 16:07:46    731s] #Elapsed time = 00:00:53
[05/31 16:07:46    731s] #Increased memory = 26.98 (MB)
[05/31 16:07:46    731s] #Total memory = 3899.64 (MB)
[05/31 16:07:46    731s] #Peak memory = 3952.10 (MB)
[05/31 16:07:46    731s] #Number of warnings = 36
[05/31 16:07:46    731s] #Total number of warnings = 69
[05/31 16:07:46    731s] #Number of fails = 0
[05/31 16:07:46    731s] #Total number of fails = 0
[05/31 16:07:46    731s] #Complete globalDetailRoute on Sat May 31 16:07:46 2025
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2142481407 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:07:46    731s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:46    731s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:46    731s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:46    731s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:07:46    731s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #  Scalability Statistics
[05/31 16:07:46    731s] #
[05/31 16:07:46    731s] #-------------------------+---------+-------------+------------+
[05/31 16:07:46    731s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/31 16:07:46    731s] #-------------------------+---------+-------------+------------+
[05/31 16:07:46    731s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/31 16:07:46    731s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/31 16:07:46    731s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/31 16:07:46    731s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[05/31 16:07:46    731s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/31 16:07:46    731s] #  Cell Pin Access        | 00:00:46|     00:00:46|         1.0|
[05/31 16:07:46    731s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/31 16:07:46    731s] #  Data Preparation       | 00:00:03|     00:00:03|         1.0|
[05/31 16:07:46    731s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[05/31 16:07:46    731s] #  Detail Routing         | 00:00:02|     00:00:02|         1.0|
[05/31 16:07:46    731s] #  Entire Command         | 00:00:53|     00:00:53|         1.0|
[05/31 16:07:46    731s] #-------------------------+---------+-------------+------------+
[05/31 16:07:46    731s] #
[05/31 16:07:46    732s] #% End globalDetailRoute (date=05/31 16:07:46, total cpu=0:00:52.8, real=0:00:53.0, peak res=3952.1M, current mem=3898.9M)
[05/31 16:07:46    732s]         NanoRoute done. (took cpu=0:00:52.8 real=0:00:52.8)
[05/31 16:07:46    732s]       Clock detailed routing done.
[05/31 16:07:46    732s] Skipping check of guided vs. routed net lengths.
[05/31 16:07:46    732s] Set FIXED routing status on 1 net(s)
[05/31 16:07:46    732s]       Route Remaining Unrouted Nets...
[05/31 16:07:46    732s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/31 16:07:46    732s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3611.6M, EPOCH TIME: 1748722066.531835
[05/31 16:07:46    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] Cell TOP LLGs are deleted
[05/31 16:07:46    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3611.6M, EPOCH TIME: 1748722066.532217
[05/31 16:07:46    732s] [oiLAM] Zs 11, 12
[05/31 16:07:46    732s] ### Creating LA Mngr. totSessionCpu=0:12:12 mem=3611.6M
[05/31 16:07:46    732s] ### Creating LA Mngr, finished. totSessionCpu=0:12:12 mem=3611.6M
[05/31 16:07:46    732s] Running pre-eGR process
[05/31 16:07:46    732s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      Initializing eGR engine (regular)
[05/31 16:07:46    732s] Set min layer with design mode ( 3 )
[05/31 16:07:46    732s] Set max layer with default ( 127 )
[05/31 16:07:46    732s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:07:46    732s] Min route layer (adjusted) = 3
[05/31 16:07:46    732s] Max route layer (adjusted) = 11
[05/31 16:07:46    732s] (I)      clean place blk overflow:
[05/31 16:07:46    732s] (I)      H : enabled 1.00 0
[05/31 16:07:46    732s] (I)      V : enabled 1.00 0
[05/31 16:07:46    732s] (I)      Initializing eGR engine (regular)
[05/31 16:07:46    732s] Set min layer with design mode ( 3 )
[05/31 16:07:46    732s] Set max layer with default ( 127 )
[05/31 16:07:46    732s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:07:46    732s] Min route layer (adjusted) = 3
[05/31 16:07:46    732s] Max route layer (adjusted) = 11
[05/31 16:07:46    732s] (I)      clean place blk overflow:
[05/31 16:07:46    732s] (I)      H : enabled 1.00 0
[05/31 16:07:46    732s] (I)      V : enabled 1.00 0
[05/31 16:07:46    732s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      Running eGR Regular flow
[05/31 16:07:46    732s] (I)      # wire layers (front) : 12
[05/31 16:07:46    732s] (I)      # wire layers (back)  : 0
[05/31 16:07:46    732s] (I)      min wire layer : 1
[05/31 16:07:46    732s] (I)      max wire layer : 11
[05/31 16:07:46    732s] (I)      # cut layers (front) : 11
[05/31 16:07:46    732s] (I)      # cut layers (back)  : 0
[05/31 16:07:46    732s] (I)      min cut layer : 1
[05/31 16:07:46    732s] (I)      max cut layer : 10
[05/31 16:07:46    732s] (I)      ================================== Layers ===================================
[05/31 16:07:46    732s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:07:46    732s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:07:46    732s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:07:46    732s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:07:46    732s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:07:46    732s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:07:46    732s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:07:46    732s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:07:46    732s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:07:46    732s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:07:46    732s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:07:46    732s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:07:46    732s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:07:46    732s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:07:46    732s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:07:46    732s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:07:46    732s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:07:46    732s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:07:46    732s] (I)      Started Import and model ( Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      == Non-default Options ==
[05/31 16:07:46    732s] (I)      Maximum routing layer                              : 11
[05/31 16:07:46    732s] (I)      Minimum routing layer                              : 3
[05/31 16:07:46    732s] (I)      Top routing layer                                  : 11
[05/31 16:07:46    732s] (I)      Bottom routing layer                               : 3
[05/31 16:07:46    732s] (I)      Number of threads                                  : 1
[05/31 16:07:46    732s] (I)      Route tie net to shape                             : auto
[05/31 16:07:46    732s] (I)      Method to set GCell size                           : row
[05/31 16:07:46    732s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:07:46    732s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:07:46    732s] (I)      ============== Pin Summary ==============
[05/31 16:07:46    732s] (I)      +-------+--------+---------+------------+
[05/31 16:07:46    732s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:07:46    732s] (I)      +-------+--------+---------+------------+
[05/31 16:07:46    732s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:07:46    732s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:07:46    732s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:07:46    732s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:07:46    732s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:07:46    732s] (I)      +-------+--------+---------+------------+
[05/31 16:07:46    732s] (I)      Use row-based GCell size
[05/31 16:07:46    732s] (I)      Use row-based GCell align
[05/31 16:07:46    732s] (I)      layer 0 area = 6400
[05/31 16:07:46    732s] (I)      layer 1 area = 8800
[05/31 16:07:46    732s] (I)      layer 2 area = 11000
[05/31 16:07:46    732s] (I)      layer 3 area = 11000
[05/31 16:07:46    732s] (I)      layer 4 area = 11000
[05/31 16:07:46    732s] (I)      layer 5 area = 11000
[05/31 16:07:46    732s] (I)      layer 6 area = 11000
[05/31 16:07:46    732s] (I)      layer 7 area = 810000
[05/31 16:07:46    732s] (I)      layer 8 area = 2000000
[05/31 16:07:46    732s] (I)      layer 9 area = 2000000
[05/31 16:07:46    732s] (I)      layer 10 area = 0
[05/31 16:07:46    732s] (I)      GCell unit size   : 540
[05/31 16:07:46    732s] (I)      GCell multiplier  : 1
[05/31 16:07:46    732s] (I)      GCell row height  : 540
[05/31 16:07:46    732s] (I)      Actual row height : 540
[05/31 16:07:46    732s] (I)      GCell align ref   : 3944 4000
[05/31 16:07:46    732s] [NR-eGR] Track table information for default rule: 
[05/31 16:07:46    732s] [NR-eGR] M1 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] M2 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] C1 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] C2 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] C3 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] C4 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] C5 has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] JA has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] QA has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] QB has single uniform track structure
[05/31 16:07:46    732s] [NR-eGR] LB has single uniform track structure
[05/31 16:07:46    732s] (I)      ========================= Default via ==========================
[05/31 16:07:46    732s] (I)      +----+------------------+--------------------------------------+
[05/31 16:07:46    732s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:07:46    732s] (I)      +----+------------------+--------------------------------------+
[05/31 16:07:46    732s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:07:46    732s] (I)      |  2 |  220  VIA02      |  331  VIA02_BAR_V_20_10_2_30_AY_LN   |
[05/31 16:07:46    732s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:07:46    732s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:07:46    732s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:07:46    732s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:07:46    732s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:07:46    732s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:07:46    732s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:07:46    732s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:07:46    732s] (I)      +----+------------------+--------------------------------------+
[05/31 16:07:46    732s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:07:46    732s] [NR-eGR] Read 0 PG shapes
[05/31 16:07:46    732s] [NR-eGR] Read 0 clock shapes
[05/31 16:07:46    732s] [NR-eGR] Read 0 other shapes
[05/31 16:07:46    732s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:07:46    732s] [NR-eGR] #Instance Blockages : 676
[05/31 16:07:46    732s] [NR-eGR] #PG Blockages       : 0
[05/31 16:07:46    732s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:07:46    732s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:07:46    732s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:07:46    732s] [NR-eGR] #Other Blockages    : 0
[05/31 16:07:46    732s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:07:46    732s] (I)      Custom ignore net properties:
[05/31 16:07:46    732s] (I)      1 : NotLegal
[05/31 16:07:46    732s] (I)      Default ignore net properties:
[05/31 16:07:46    732s] (I)      1 : Special
[05/31 16:07:46    732s] (I)      2 : Analog
[05/31 16:07:46    732s] (I)      3 : Fixed
[05/31 16:07:46    732s] (I)      4 : Skipped
[05/31 16:07:46    732s] (I)      5 : MixedSignal
[05/31 16:07:46    732s] (I)      Prerouted net properties:
[05/31 16:07:46    732s] (I)      1 : NotLegal
[05/31 16:07:46    732s] (I)      2 : Special
[05/31 16:07:46    732s] (I)      3 : Analog
[05/31 16:07:46    732s] (I)      4 : Fixed
[05/31 16:07:46    732s] (I)      5 : Skipped
[05/31 16:07:46    732s] (I)      6 : MixedSignal
[05/31 16:07:46    732s] [NR-eGR] Early global route reroute all routable nets
[05/31 16:07:46    732s] [NR-eGR] #prerouted nets         : 1
[05/31 16:07:46    732s] [NR-eGR] #prerouted special nets : 0
[05/31 16:07:46    732s] [NR-eGR] #prerouted wires        : 418
[05/31 16:07:46    732s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/31 16:07:46    732s] (I)        Front-side 1149 ( ignored 1 )
[05/31 16:07:46    732s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:07:46    732s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:07:46    732s] (I)      Reading macro buffers
[05/31 16:07:46    732s] (I)      Number of macros with buffers: 0
[05/31 16:07:46    732s] (I)      early_global_route_priority property id does not exist.
[05/31 16:07:46    732s] (I)      Setting up GCell size
[05/31 16:07:46    732s] (I)      Base Grid  :   126 x   126
[05/31 16:07:46    732s] (I)      Final Grid :    63 x    63
[05/31 16:07:46    732s] (I)      Read Num Blocks=676  Num Prerouted Wires=418  Num CS=0
[05/31 16:07:46    732s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 336
[05/31 16:07:46    732s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 78
[05/31 16:07:46    732s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 4
[05/31 16:07:46    732s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:07:46    732s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:07:46    732s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:07:46    732s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:07:46    732s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:07:46    732s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:07:46    732s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:07:46    732s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:07:46    732s] (I)      Track adjustment: Reducing 5437 tracks (12.00%) for Layer3
[05/31 16:07:46    732s] (I)      Number of ignored nets                =      1
[05/31 16:07:46    732s] (I)      Number of connected nets              =      0
[05/31 16:07:46    732s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/31 16:07:46    732s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:07:46    732s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:07:46    732s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:07:46    732s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:07:46    732s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:07:46    732s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:07:46    732s] (I)      Ndr track 0 does not exist
[05/31 16:07:46    732s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:07:46    732s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:07:46    732s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:07:46    732s] (I)      Site width          :   116  (dbu)
[05/31 16:07:46    732s] (I)      Row height          :   540  (dbu)
[05/31 16:07:46    732s] (I)      GCell row height    :   540  (dbu)
[05/31 16:07:46    732s] (I)      GCell width         :  1080  (dbu)
[05/31 16:07:46    732s] (I)      GCell height        :  1080  (dbu)
[05/31 16:07:46    732s] (I)      Grid                :    63    63    11
[05/31 16:07:46    732s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:07:46    732s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:07:46    732s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:07:46    732s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:07:46    732s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:07:46    732s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:07:46    732s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:07:46    732s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:07:46    732s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:07:46    732s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:07:46    732s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:07:46    732s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:07:46    732s] (I)      --------------------------------------------------------
[05/31 16:07:46    732s] 
[05/31 16:07:46    732s] [NR-eGR] ============ Routing rule table ============
[05/31 16:07:46    732s] [NR-eGR] Rule id: 0  Nets: 1148
[05/31 16:07:46    732s] [NR-eGR] ========================================
[05/31 16:07:46    732s] [NR-eGR] 
[05/31 16:07:46    732s] (I)      ======== NDR :  =========
[05/31 16:07:46    732s] (I)      +--------------+--------+
[05/31 16:07:46    732s] (I)      |           ID |      0 |
[05/31 16:07:46    732s] (I)      |         Name |        |
[05/31 16:07:46    732s] (I)      |      Default |    yes |
[05/31 16:07:46    732s] (I)      |  Clk Special |     no |
[05/31 16:07:46    732s] (I)      | Hard spacing |     no |
[05/31 16:07:46    732s] (I)      |    NDR track | (none) |
[05/31 16:07:46    732s] (I)      |      NDR via | (none) |
[05/31 16:07:46    732s] (I)      |  Extra space |      0 |
[05/31 16:07:46    732s] (I)      |      Shields |      0 |
[05/31 16:07:46    732s] (I)      |   Demand (H) |      1 |
[05/31 16:07:46    732s] (I)      |   Demand (V) |      1 |
[05/31 16:07:46    732s] (I)      |        #Nets |   1148 |
[05/31 16:07:46    732s] (I)      +--------------+--------+
[05/31 16:07:46    732s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:07:46    732s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:07:46    732s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:07:46    732s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:07:46    732s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:07:46    732s] (I)      =============== Blocked Tracks ===============
[05/31 16:07:46    732s] (I)      +-------+---------+----------+---------------+
[05/31 16:07:46    732s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:07:46    732s] (I)      +-------+---------+----------+---------------+
[05/31 16:07:46    732s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     3 |   47439 |     5223 |        11.01% |
[05/31 16:07:46    732s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:07:46    732s] (I)      +-------+---------+----------+---------------+
[05/31 16:07:46    732s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      Reset routing kernel
[05/31 16:07:46    732s] (I)      Started Global Routing ( Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      totalPins=4068  totalGlobalPin=3444 (84.66%)
[05/31 16:07:46    732s] (I)      ================= Net Group Info =================
[05/31 16:07:46    732s] (I)      +----+----------------+--------------+-----------+
[05/31 16:07:46    732s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:07:46    732s] (I)      +----+----------------+--------------+-----------+
[05/31 16:07:46    732s] (I)      |  1 |           1148 |        C1(3) |    LB(11) |
[05/31 16:07:46    732s] (I)      +----+----------------+--------------+-----------+
[05/31 16:07:46    732s] (I)      total 2D Cap : 237066 = (101430 H, 135636 V)
[05/31 16:07:46    732s] (I)      total 2D Demand : 995 = (212 H, 783 V)
[05/31 16:07:46    732s] (I)      #blocked GCells = 0
[05/31 16:07:46    732s] (I)      #regions = 1
[05/31 16:07:46    732s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] (I)      ============  Phase 1a Route ============
[05/31 16:07:46    732s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] (I)      ============  Phase 1b Route ============
[05/31 16:07:46    732s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:07:46    732s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.336200e+03um
[05/31 16:07:46    732s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:07:46    732s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] (I)      ============  Phase 1c Route ============
[05/31 16:07:46    732s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] (I)      ============  Phase 1d Route ============
[05/31 16:07:46    732s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] (I)      ============  Phase 1e Route ============
[05/31 16:07:46    732s] (I)      Usage: 4015 = (2003 H, 2012 V) = (1.97% H, 1.48% V) = (2.163e+03um H, 2.173e+03um V)
[05/31 16:07:46    732s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.336200e+03um
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] (I)      ============  Phase 1l Route ============
[05/31 16:07:46    732s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 16:07:46    732s] (I)      Layer  3:      37407      2655       143        1272       45600    ( 2.71%) 
[05/31 16:07:46    732s] (I)      Layer  4:      46748      2453         0           0       46872    ( 0.00%) 
[05/31 16:07:46    732s] (I)      Layer  5:      46686       898         0           0       46872    ( 0.00%) 
[05/31 16:07:46    732s] (I)      Layer  6:      46748        15         0           0       46872    ( 0.00%) 
[05/31 16:07:46    732s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 16:07:46    732s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 16:07:46    732s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 16:07:46    732s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 16:07:46    732s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 16:07:46    732s] (I)      Total:        233451      6021       143        4209      239522    ( 1.73%) 
[05/31 16:07:46    732s] (I)      
[05/31 16:07:46    732s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:07:46    732s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/31 16:07:46    732s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/31 16:07:46    732s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[05/31 16:07:46    732s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:07:46    732s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      C1 ( 3)        72( 1.89%)        15( 0.39%)         1( 0.03%)   ( 2.32%) 
[05/31 16:07:46    732s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:07:46    732s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:07:46    732s] [NR-eGR]        Total        72( 0.26%)        15( 0.05%)         1( 0.00%)   ( 0.32%) 
[05/31 16:07:46    732s] [NR-eGR] 
[05/31 16:07:46    732s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      Updating congestion map
[05/31 16:07:46    732s] (I)      total 2D Cap : 237254 = (101430 H, 135824 V)
[05/31 16:07:46    732s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:07:46    732s] (I)      Running track assignment and export wires
[05/31 16:07:46    732s] (I)      Delete wires for 1148 nets 
[05/31 16:07:46    732s] (I)      ============= Track Assignment ============
[05/31 16:07:46    732s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:07:46    732s] (I)      Run Multi-thread track assignment
[05/31 16:07:46    732s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      Started Export ( Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:07:46    732s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 16:07:46    732s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:07:46    732s] [NR-eGR]             Length (um)   Vias 
[05/31 16:07:46    732s] [NR-eGR] -------------------------------
[05/31 16:07:46    732s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:07:46    732s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:07:46    732s] [NR-eGR]  C1  (3V)          1792   5179 
[05/31 16:07:46    732s] [NR-eGR]  C2  (4H)          2479   1118 
[05/31 16:07:46    732s] [NR-eGR]  C3  (5V)           902      9 
[05/31 16:07:46    732s] [NR-eGR]  C4  (6H)            19      2 
[05/31 16:07:46    732s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:07:46    732s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:07:46    732s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:07:46    732s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:07:46    732s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:07:46    732s] [NR-eGR] -------------------------------
[05/31 16:07:46    732s] [NR-eGR]      Total         5193  11810 
[05/31 16:07:46    732s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:07:46    732s] [NR-eGR] Total half perimeter of net bounding box: 3940um
[05/31 16:07:46    732s] [NR-eGR] Total length: 5193um, number of vias: 11810
[05/31 16:07:46    732s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:07:46    732s] (I)      == Layer wire length by net rule ==
[05/31 16:07:46    732s] (I)                  Default 
[05/31 16:07:46    732s] (I)      --------------------
[05/31 16:07:46    732s] (I)       M1  (1V)       0um 
[05/31 16:07:46    732s] (I)       M2  (2H)       0um 
[05/31 16:07:46    732s] (I)       C1  (3V)    1792um 
[05/31 16:07:46    732s] (I)       C2  (4H)    2479um 
[05/31 16:07:46    732s] (I)       C3  (5V)     902um 
[05/31 16:07:46    732s] (I)       C4  (6H)      19um 
[05/31 16:07:46    732s] (I)       C5  (7V)       0um 
[05/31 16:07:46    732s] (I)       JA  (8H)       0um 
[05/31 16:07:46    732s] (I)       QA  (9V)       0um 
[05/31 16:07:46    732s] (I)       QB  (10H)      0um 
[05/31 16:07:46    732s] (I)       LB  (11V)      0um 
[05/31 16:07:46    732s] (I)      --------------------
[05/31 16:07:46    732s] (I)           Total   5193um 
[05/31 16:07:46    732s] (I)      == Layer via count by net rule ==
[05/31 16:07:46    732s] (I)                  Default 
[05/31 16:07:46    732s] (I)      --------------------
[05/31 16:07:46    732s] (I)       M1  (1V)      1455 
[05/31 16:07:46    732s] (I)       M2  (2H)      4047 
[05/31 16:07:46    732s] (I)       C1  (3V)      5179 
[05/31 16:07:46    732s] (I)       C2  (4H)      1118 
[05/31 16:07:46    732s] (I)       C3  (5V)         9 
[05/31 16:07:46    732s] (I)       C4  (6H)         2 
[05/31 16:07:46    732s] (I)       C5  (7V)         0 
[05/31 16:07:46    732s] (I)       JA  (8H)         0 
[05/31 16:07:46    732s] (I)       QA  (9V)         0 
[05/31 16:07:46    732s] (I)       QB  (10H)        0 
[05/31 16:07:46    732s] (I)       LB  (11V)        0 
[05/31 16:07:46    732s] (I)      --------------------
[05/31 16:07:46    732s] (I)           Total    11810 
[05/31 16:07:46    732s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:07:46    732s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] [NR-eGR] Finished Early Global Route ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.49 MB )
[05/31 16:07:46    732s] (I)      ========================================= Runtime Summary ==========================================
[05/31 16:07:46    732s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/31 16:07:46    732s] (I)      ----------------------------------------------------------------------------------------------------
[05/31 16:07:46    732s] (I)       Early Global Route                             100.00%  699.33 sec  699.41 sec  0.08 sec  0.07 sec 
[05/31 16:07:46    732s] (I)       +-Early Global Route kernel                     94.10%  699.33 sec  699.41 sec  0.07 sec  0.06 sec 
[05/31 16:07:46    732s] (I)       | +-Import and model                            25.25%  699.34 sec  699.36 sec  0.02 sec  0.02 sec 
[05/31 16:07:46    732s] (I)       | | +-Create place DB                            5.40%  699.34 sec  699.35 sec  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | | +-Import place data                        5.15%  699.34 sec  699.35 sec  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Read instances and placement           1.48%  699.34 sec  699.34 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Read nets                              3.10%  699.34 sec  699.35 sec  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | +-Create route DB                           13.75%  699.35 sec  699.36 sec  0.01 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Import route data (1T)                  13.25%  699.35 sec  699.36 sec  0.01 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Read blockages ( Layer 3-11 )          3.13%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read routing blockages               0.00%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read instance blockages              0.77%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read PG blockages                    0.53%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read clock blockages                 0.02%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read other blockages                 0.02%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read halo blockages                  0.02%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Read boundary cut boxes              0.00%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Read blackboxes                        0.02%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Read prerouted                         0.68%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Read nets                              0.51%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Set up via pillars                     0.03%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Initialize 3D grid graph               0.18%  699.35 sec  699.35 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Model blockage capacity                3.84%  699.35 sec  699.36 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | | +-Initialize 3D capacity               3.34%  699.35 sec  699.36 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Read aux data                              0.00%  699.36 sec  699.36 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Others data preparation                    0.00%  699.36 sec  699.36 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Create route kernel                        4.76%  699.36 sec  699.36 sec  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | +-Global Routing                              24.35%  699.36 sec  699.38 sec  0.02 sec  0.02 sec 
[05/31 16:07:46    732s] (I)       | | +-Initialization                             0.82%  699.36 sec  699.36 sec  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | +-Net group 1                               20.74%  699.36 sec  699.38 sec  0.02 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | | +-Generate topology                        1.09%  699.36 sec  699.36 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Phase 1a                                 2.71%  699.36 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Pattern routing (1T)                   1.76%  699.36 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Add via demand to 2D                   0.37%  699.37 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Phase 1b                                 0.70%  699.37 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Phase 1c                                 0.02%  699.37 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Phase 1d                                 0.02%  699.37 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Phase 1e                                 0.34%  699.37 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Route legalization                     0.00%  699.37 sec  699.37 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | | +-Phase 1l                                13.04%  699.37 sec  699.38 sec  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | | | +-Layer assignment (1T)                 12.34%  699.37 sec  699.38 sec  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | +-Export cong map                              1.99%  699.38 sec  699.38 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Export 2D cong map                         0.14%  699.38 sec  699.38 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | +-Extract Global 3D Wires                      0.18%  699.38 sec  699.38 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | +-Track Assignment (1T)                       14.11%  699.38 sec  699.39 sec  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | +-Initialization                             0.13%  699.38 sec  699.38 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Track Assignment Kernel                   13.13%  699.38 sec  699.39 sec  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | +-Free Memory                                0.01%  699.39 sec  699.39 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | +-Export                                      16.82%  699.39 sec  699.41 sec  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | +-Export DB wires                            8.12%  699.39 sec  699.40 sec  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | | +-Export all nets                          6.30%  699.39 sec  699.40 sec  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)       | | | +-Set wire vias                            1.16%  699.40 sec  699.40 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Report wirelength                          4.96%  699.40 sec  699.40 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Update net boxes                           2.74%  699.40 sec  699.41 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | | +-Update timing                              0.00%  699.41 sec  699.41 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)       | +-Postprocess design                           0.56%  699.41 sec  699.41 sec  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)      ====================== Summary by functions ======================
[05/31 16:07:46    732s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:07:46    732s] (I)      ------------------------------------------------------------------
[05/31 16:07:46    732s] (I)        0  Early Global Route               100.00%  0.08 sec  0.07 sec 
[05/31 16:07:46    732s] (I)        1  Early Global Route kernel         94.10%  0.07 sec  0.06 sec 
[05/31 16:07:46    732s] (I)        2  Import and model                  25.25%  0.02 sec  0.02 sec 
[05/31 16:07:46    732s] (I)        2  Global Routing                    24.35%  0.02 sec  0.02 sec 
[05/31 16:07:46    732s] (I)        2  Export                            16.82%  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        2  Track Assignment (1T)             14.11%  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        2  Export cong map                    1.99%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        2  Postprocess design                 0.56%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        2  Extract Global 3D Wires            0.18%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Net group 1                       20.74%  0.02 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        3  Create route DB                   13.75%  0.01 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Track Assignment Kernel           13.13%  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        3  Export DB wires                    8.12%  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        3  Create place DB                    5.40%  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        3  Report wirelength                  4.96%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Create route kernel                4.76%  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        3  Update net boxes                   2.74%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Initialization                     0.95%  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        3  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Import route data (1T)            13.25%  0.01 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Phase 1l                          13.04%  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        4  Export all nets                    6.30%  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        4  Import place data                  5.15%  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        4  Phase 1a                           2.71%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Set wire vias                      1.16%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Generate topology                  1.09%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Phase 1b                           0.70%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Phase 1e                           0.34%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Layer assignment (1T)             12.34%  0.01 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        5  Model blockage capacity            3.84%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Read nets                          3.61%  0.00 sec  0.01 sec 
[05/31 16:07:46    732s] (I)        5  Read blockages ( Layer 3-11 )      3.13%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Pattern routing (1T)               1.76%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Read instances and placement       1.48%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Read prerouted                     0.68%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Add via demand to 2D               0.37%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Initialize 3D grid graph           0.18%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Initialize 3D capacity             3.34%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read instance blockages            0.77%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read PG blockages                  0.53%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] (I)        7  Allocate memory for PG via list    0.02%  0.00 sec  0.00 sec 
[05/31 16:07:46    732s] Running post-eGR process
[05/31 16:07:46    732s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:07:46    732s]     Routing using NR in eGR->NR Step done.
[05/31 16:07:46    732s] Net route status summary:
[05/31 16:07:46    732s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:07:46    732s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:07:46    732s] 
[05/31 16:07:46    732s] CCOPT: Done with clock implementation routing.
[05/31 16:07:46    732s] 
[05/31 16:07:46    732s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:53.1 real=0:00:53.2)
[05/31 16:07:46    732s]   Clock implementation routing done.
[05/31 16:07:46    732s]   Leaving CCOpt scope - extractRC...
[05/31 16:07:46    732s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/31 16:07:46    732s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 16:07:46    732s] PreRoute RC Extraction called for design TOP.
[05/31 16:07:46    732s] RC Extraction called in multi-corner(2) mode.
[05/31 16:07:46    732s] RCMode: PreRoute
[05/31 16:07:46    732s]       RC Corner Indexes            0       1   
[05/31 16:07:46    732s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 16:07:46    732s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 16:07:46    732s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 16:07:46    732s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 16:07:46    732s] Shrink Factor                : 1.00000
[05/31 16:07:46    732s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 16:07:46    732s] Using Quantus QRC technology file ...
[05/31 16:07:46    732s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:07:46    732s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:07:46    732s] eee: pegSigSF=1.070000
[05/31 16:07:46    732s] Initializing multi-corner resistance tables ...
[05/31 16:07:46    732s] eee: Grid unit RC data computation started
[05/31 16:07:46    732s] eee: Grid unit RC data computation completed
[05/31 16:07:46    732s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:07:46    732s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:07:46    732s] eee: l=3 avDens=0.112862 usedTrk=331.815740 availTrk=2940.000000 sigTrk=331.815740
[05/31 16:07:46    732s] eee: l=4 avDens=0.153025 usedTrk=459.076292 availTrk=3000.000000 sigTrk=459.076292
[05/31 16:07:46    732s] eee: l=5 avDens=0.061872 usedTrk=167.053518 availTrk=2700.000000 sigTrk=167.053518
[05/31 16:07:46    732s] eee: l=6 avDens=0.008590 usedTrk=3.607778 availTrk=420.000000 sigTrk=3.607778
[05/31 16:07:46    732s] eee: l=7 avDens=0.000556 usedTrk=0.033333 availTrk=60.000000 sigTrk=0.033333
[05/31 16:07:46    732s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:46    732s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:46    732s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:46    732s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:07:46    732s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:07:46    732s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:07:46    732s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.262592 uaWl=1.000000 uaWlH=0.668400 aWlH=0.000000 lMod=0 pMax=0.908400 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:07:46    732s] eee: NetCapCache creation started. (Current Mem: 3611.555M) 
[05/31 16:07:46    732s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3611.555M) 
[05/31 16:07:46    732s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:07:46    732s] eee: Metal Layers Info:
[05/31 16:07:46    732s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:07:46    732s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:07:46    732s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:07:46    732s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:07:46    732s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:07:46    732s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:07:46    732s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:07:46    732s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:07:46    732s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:07:46    732s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:07:46    732s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:07:46    732s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:07:46    732s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:07:46    732s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:07:46    732s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:07:46    732s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:07:46    732s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3611.555M)
[05/31 16:07:46    732s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/31 16:07:46    732s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/31 16:07:46    732s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:07:46    732s] End AAE Lib Interpolated Model. (MEM=3617.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:07:46    732s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:46    732s]   Clock DAG hash after routing clock trees: 14344819093932002708 12723582949218706284
[05/31 16:07:46    732s]   CTS services accumulated run-time stats after routing clock trees:
[05/31 16:07:46    732s]     delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:46    732s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:46    732s]     steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:46    732s]   Clock DAG stats after routing clock trees:
[05/31 16:07:46    732s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:46    732s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:46    732s]     misc counts      : r=1, pp=0, mci=0
[05/31 16:07:46    732s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:46    732s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:46    732s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:46    732s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:46    732s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:46    732s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:46    732s]   Clock DAG net violations after routing clock trees:
[05/31 16:07:46    732s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:46    732s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/31 16:07:46    732s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:46    732s]   Primary reporting skew groups after routing clock trees:
[05/31 16:07:46    732s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:46    732s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:46    732s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:46    732s]   Skew group summary after routing clock trees:
[05/31 16:07:46    732s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:46    732s]   CCOpt::Phase::Routing done. (took cpu=0:00:53.2 real=0:00:53.3)
[05/31 16:07:46    732s]   CCOpt::Phase::PostConditioning...
[05/31 16:07:46    732s]   Leaving CCOpt scope - Initializing placement interface...
[05/31 16:07:46    732s] OPERPROF: Starting DPlace-Init at level 1, MEM:3665.7M, EPOCH TIME: 1748722066.740554
[05/31 16:07:46    732s] Processing tracks to init pin-track alignment.
[05/31 16:07:46    732s] z: 1, totalTracks: 1
[05/31 16:07:46    732s] z: 3, totalTracks: 1
[05/31 16:07:46    732s] z: 5, totalTracks: 1
[05/31 16:07:46    732s] z: 7, totalTracks: 1
[05/31 16:07:46    732s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:07:46    732s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:07:46    732s] Initializing Route Infrastructure for color support ...
[05/31 16:07:46    732s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3665.7M, EPOCH TIME: 1748722066.740838
[05/31 16:07:46    732s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3665.7M, EPOCH TIME: 1748722066.743821
[05/31 16:07:46    732s] Route Infrastructure Initialized for color support successfully.
[05/31 16:07:46    732s] Cell TOP LLGs are deleted
[05/31 16:07:46    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] # Building TOP llgBox search-tree.
[05/31 16:07:46    732s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:07:46    732s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3665.7M, EPOCH TIME: 1748722066.751223
[05/31 16:07:46    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:46    732s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3665.7M, EPOCH TIME: 1748722066.751779
[05/31 16:07:46    732s] Max number of tech site patterns supported in site array is 256.
[05/31 16:07:46    732s] Core basic site is GF22_DST
[05/31 16:07:46    732s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:07:46    732s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:07:46    732s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:07:46    732s] SiteArray: use 430,080 bytes
[05/31 16:07:46    732s] SiteArray: current memory after site array memory allocation 3665.7M
[05/31 16:07:46    732s] SiteArray: FP blocked sites are writable
[05/31 16:07:46    732s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:07:46    732s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3665.7M, EPOCH TIME: 1748722066.936359
[05/31 16:07:46    732s] Process 25246 wires and vias for routing blockage analysis
[05/31 16:07:46    732s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3665.7M, EPOCH TIME: 1748722066.942949
[05/31 16:07:47    732s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:07:47    732s] Atter site array init, number of instance map data is 0.
[05/31 16:07:47    732s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.259, MEM:3665.7M, EPOCH TIME: 1748722067.011268
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:07:47    732s] OPERPROF:     Starting CMU at level 3, MEM:3665.7M, EPOCH TIME: 1748722067.012631
[05/31 16:07:47    732s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3665.7M, EPOCH TIME: 1748722067.016020
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:07:47    732s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.265, MEM:3665.7M, EPOCH TIME: 1748722067.016317
[05/31 16:07:47    732s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3665.7M, EPOCH TIME: 1748722067.016377
[05/31 16:07:47    732s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3665.7M, EPOCH TIME: 1748722067.016466
[05/31 16:07:47    732s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3665.7MB).
[05/31 16:07:47    732s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.276, MEM:3665.7M, EPOCH TIME: 1748722067.016814
[05/31 16:07:47    732s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 16:07:47    732s]   Removing CTS place status from clock tree and sinks.
[05/31 16:07:47    732s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/31 16:07:47    732s]   Legalizer reserving space for clock trees
[05/31 16:07:47    732s]   PostConditioning...
[05/31 16:07:47    732s]     PostConditioning active optimizations:
[05/31 16:07:47    732s]      - DRV fixing with initial upsizing, sizing and buffering
[05/31 16:07:47    732s]      - Skew fixing with sizing
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     Currently running CTS, using active skew data
[05/31 16:07:47    732s]     ProEngine running partially connected to DB
[05/31 16:07:47    732s]     Reset bufferability constraints...
[05/31 16:07:47    732s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/31 16:07:47    732s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]     PostConditioning Upsizing To Fix DRVs...
[05/31 16:07:47    732s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:07:47    732s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Statistics: Fix DRVs (initial upsizing):
[05/31 16:07:47    732s]       ========================================
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Cell changes by Net Type:
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       top                0            0           0            0                    0                0
[05/31 16:07:47    732s]       trunk              0            0           0            0                    0                0
[05/31 16:07:47    732s]       leaf               0            0           0            0                    0                0
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       Total              0            0           0            0                    0                0
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/31 16:07:47    732s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:47    732s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:47    732s]         misc counts      : r=1, pp=0, mci=0
[05/31 16:07:47    732s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:47    732s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:47    732s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:47    732s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:47    732s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:47    732s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:47    732s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:07:47    732s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/31 16:07:47    732s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:07:47    732s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:07:47    732s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]     Recomputing CTS skew targets...
[05/31 16:07:47    732s]     Resolving skew group constraints...
[05/31 16:07:47    732s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/31 16:07:47    732s]     Resolving skew group constraints done.
[05/31 16:07:47    732s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]     PostConditioning Fixing DRVs...
[05/31 16:07:47    732s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:07:47    732s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Statistics: Fix DRVs (cell sizing):
[05/31 16:07:47    732s]       ===================================
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Cell changes by Net Type:
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       top                0            0           0            0                    0                0
[05/31 16:07:47    732s]       trunk              0            0           0            0                    0                0
[05/31 16:07:47    732s]       leaf               0            0           0            0                    0                0
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       Total              0            0           0            0                    0                0
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/31 16:07:47    732s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:47    732s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:47    732s]         misc counts      : r=1, pp=0, mci=0
[05/31 16:07:47    732s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:47    732s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:47    732s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:47    732s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:47    732s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:47    732s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:47    732s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:07:47    732s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/31 16:07:47    732s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:07:47    732s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:07:47    732s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]     Buffering to fix DRVs...
[05/31 16:07:47    732s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/31 16:07:47    732s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:07:47    732s]     Inserted 0 buffers and inverters.
[05/31 16:07:47    732s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/31 16:07:47    732s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/31 16:07:47    732s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[05/31 16:07:47    732s]       delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]       steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/31 16:07:47    732s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:47    732s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:47    732s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:07:47    732s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:47    732s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:47    732s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:47    732s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:47    732s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/31 16:07:47    732s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:47    732s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/31 16:07:47    732s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:47    732s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/31 16:07:47    732s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/31 16:07:47    732s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     Slew Diagnostics: After DRV fixing
[05/31 16:07:47    732s]     ==================================
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     Global Causes:
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     -----
[05/31 16:07:47    732s]     Cause
[05/31 16:07:47    732s]     -----
[05/31 16:07:47    732s]       (empty table)
[05/31 16:07:47    732s]     -----
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     Top 5 overslews:
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     ---------------------------------
[05/31 16:07:47    732s]     Overslew    Causes    Driving Pin
[05/31 16:07:47    732s]     ---------------------------------
[05/31 16:07:47    732s]       (empty table)
[05/31 16:07:47    732s]     ---------------------------------
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     -------------------
[05/31 16:07:47    732s]     Cause    Occurences
[05/31 16:07:47    732s]     -------------------
[05/31 16:07:47    732s]       (empty table)
[05/31 16:07:47    732s]     -------------------
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     -------------------
[05/31 16:07:47    732s]     Cause    Occurences
[05/31 16:07:47    732s]     -------------------
[05/31 16:07:47    732s]       (empty table)
[05/31 16:07:47    732s]     -------------------
[05/31 16:07:47    732s]     
[05/31 16:07:47    732s]     PostConditioning Fixing Skew by cell sizing...
[05/31 16:07:47    732s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]       Path optimization required 0 stage delay updates 
[05/31 16:07:47    732s]       Resized 0 clock insts to decrease delay.
[05/31 16:07:47    732s]       Fixing short paths with downsize only
[05/31 16:07:47    732s]       Path optimization required 0 stage delay updates 
[05/31 16:07:47    732s]       Resized 0 clock insts to increase delay.
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Statistics: Fix Skew (cell sizing):
[05/31 16:07:47    732s]       ===================================
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Cell changes by Net Type:
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       top                0            0           0            0                    0                0
[05/31 16:07:47    732s]       trunk              0            0           0            0                    0                0
[05/31 16:07:47    732s]       leaf               0            0           0            0                    0                0
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       Total              0            0           0            0                    0                0
[05/31 16:07:47    732s]       -------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/31 16:07:47    732s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 16:07:47    732s]       
[05/31 16:07:47    732s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         delay calculator: calls=31113, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]         steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:47    732s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:47    732s]         misc counts      : r=1, pp=0, mci=0
[05/31 16:07:47    732s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:47    732s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:47    732s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:47    732s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:47    732s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:47    732s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:47    732s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/31 16:07:47    732s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:07:47    732s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]     Reconnecting optimized routes...
[05/31 16:07:47    732s]     Reset timing graph...
[05/31 16:07:47    732s] Ignoring AAE DB Resetting ...
[05/31 16:07:47    732s]     Reset timing graph done.
[05/31 16:07:47    732s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[05/31 16:07:47    732s]     Set dirty flag on 0 instances, 0 nets
[05/31 16:07:47    732s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:07:47    732s]   PostConditioning done.
[05/31 16:07:47    732s] Net route status summary:
[05/31 16:07:47    732s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:07:47    732s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:07:47    732s]   Update timing and DAG stats after post-conditioning...
[05/31 16:07:47    732s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:07:47    732s] End AAE Lib Interpolated Model. (MEM=3665.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:07:47    732s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s]   Clock DAG hash after post-conditioning: 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]   CTS services accumulated run-time stats after post-conditioning:
[05/31 16:07:47    732s]     delay calculator: calls=31114, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]     steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]   Clock DAG stats after post-conditioning:
[05/31 16:07:47    732s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:47    732s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:47    732s]     misc counts      : r=1, pp=0, mci=0
[05/31 16:07:47    732s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:47    732s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:47    732s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:47    732s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:47    732s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]   Clock DAG net violations after post-conditioning:
[05/31 16:07:47    732s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:47    732s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/31 16:07:47    732s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:47    732s]   Primary reporting skew groups after post-conditioning:
[05/31 16:07:47    732s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]   Skew group summary after post-conditioning:
[05/31 16:07:47    732s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/31 16:07:47    732s]   Setting CTS place status to fixed for clock tree and sinks.
[05/31 16:07:47    732s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/31 16:07:47    732s]   Post-balance tidy up or trial balance steps...
[05/31 16:07:47    732s]   Clock DAG hash at end of CTS: 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s]   CTS services accumulated run-time stats at end of CTS:
[05/31 16:07:47    732s]     delay calculator: calls=31114, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]     steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG stats at end of CTS:
[05/31 16:07:47    732s]   ==============================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   -------------------------------------------------------
[05/31 16:07:47    732s]   Cell type                 Count    Area     Capacitance
[05/31 16:07:47    732s]   -------------------------------------------------------
[05/31 16:07:47    732s]   Buffers                     0      0.000       0.000
[05/31 16:07:47    732s]   Inverters                   0      0.000       0.000
[05/31 16:07:47    732s]   Integrated Clock Gates      0      0.000       0.000
[05/31 16:07:47    732s]   Discrete Clock Gates        0      0.000       0.000
[05/31 16:07:47    732s]   Clock Logic                 0      0.000       0.000
[05/31 16:07:47    732s]   All                         0      0.000       0.000
[05/31 16:07:47    732s]   -------------------------------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG miscellaneous counts at end of CTS:
[05/31 16:07:47    732s]   =============================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   ------------------------------
[05/31 16:07:47    732s]   Type                     Count
[05/31 16:07:47    732s]   ------------------------------
[05/31 16:07:47    732s]   Roots                      1
[05/31 16:07:47    732s]   Preserved Ports            0
[05/31 16:07:47    732s]   Multiple Clock Inputs      0
[05/31 16:07:47    732s]   ------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG sink counts at end of CTS:
[05/31 16:07:47    732s]   ====================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   -------------------------
[05/31 16:07:47    732s]   Sink type           Count
[05/31 16:07:47    732s]   -------------------------
[05/31 16:07:47    732s]   Regular              224
[05/31 16:07:47    732s]   Enable Latch           0
[05/31 16:07:47    732s]   Load Capacitance       0
[05/31 16:07:47    732s]   Antenna Diode          0
[05/31 16:07:47    732s]   Node Sink              0
[05/31 16:07:47    732s]   Total                224
[05/31 16:07:47    732s]   -------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG wire lengths at end of CTS:
[05/31 16:07:47    732s]   =====================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   --------------------
[05/31 16:07:47    732s]   Type     Wire Length
[05/31 16:07:47    732s]   --------------------
[05/31 16:07:47    732s]   Top         0.000
[05/31 16:07:47    732s]   Trunk       0.000
[05/31 16:07:47    732s]   Leaf        0.000
[05/31 16:07:47    732s]   Total       0.000
[05/31 16:07:47    732s]   --------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG hp wire lengths at end of CTS:
[05/31 16:07:47    732s]   ========================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   -----------------------
[05/31 16:07:47    732s]   Type     hp Wire Length
[05/31 16:07:47    732s]   -----------------------
[05/31 16:07:47    732s]   Top          0.000
[05/31 16:07:47    732s]   Trunk        0.000
[05/31 16:07:47    732s]   Leaf         0.000
[05/31 16:07:47    732s]   Total        0.000
[05/31 16:07:47    732s]   -----------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG capacitances at end of CTS:
[05/31 16:07:47    732s]   =====================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   --------------------------------
[05/31 16:07:47    732s]   Type     Gate     Wire     Total
[05/31 16:07:47    732s]   --------------------------------
[05/31 16:07:47    732s]   Top      0.000    0.000    0.000
[05/31 16:07:47    732s]   Trunk    0.000    0.000    0.000
[05/31 16:07:47    732s]   Leaf     0.000    0.000    0.000
[05/31 16:07:47    732s]   Total    0.000    0.000    0.000
[05/31 16:07:47    732s]   --------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG sink capacitances at end of CTS:
[05/31 16:07:47    732s]   ==========================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   -----------------------------------------------
[05/31 16:07:47    732s]   Total    Average    Std. Dev.    Min      Max
[05/31 16:07:47    732s]   -----------------------------------------------
[05/31 16:07:47    732s]   0.000     0.000       0.000      0.000    0.000
[05/31 16:07:47    732s]   -----------------------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG net violations at end of CTS:
[05/31 16:07:47    732s]   =======================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   ----------------------------------------------------------------------------
[05/31 16:07:47    732s]   Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
[05/31 16:07:47    732s]   ----------------------------------------------------------------------------
[05/31 16:07:47    732s]   Fanout      -        1        124          0        124    [124]
[05/31 16:07:47    732s]   ----------------------------------------------------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/31 16:07:47    732s]   ====================================================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   Leaf        0.060       1       0.000       0.000      0.000    0.000    {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}         -
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Primary reporting skew groups summary at end of CTS:
[05/31 16:07:47    732s]   ====================================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Skew group summary at end of CTS:
[05/31 16:07:47    732s]   =================================
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[05/31 16:07:47    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Found a total of 0 clock tree pins with a slew violation.
[05/31 16:07:47    732s]   
[05/31 16:07:47    732s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s] Synthesizing clock trees done.
[05/31 16:07:47    732s] Tidy Up And Update Timing...
[05/31 16:07:47    732s] External - Set all clocks to propagated mode...
[05/31 16:07:47    732s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/31 16:07:47    732s]  * The following are in propagated mode:
[05/31 16:07:47    732s]    - SDC clock clk in view view_slow_mission
[05/31 16:07:47    732s]    - SDC clock clk in view view_fast_mission
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] Setting all clocks to propagated mode.
[05/31 16:07:47    732s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/31 16:07:47    732s] Clock DAG hash after update timingGraph: 14344819093932002708 12723582949218706284
[05/31 16:07:47    732s] CTS services accumulated run-time stats after update timingGraph:
[05/31 16:07:47    732s]   delay calculator: calls=31114, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:07:47    732s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:07:47    732s]   steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:07:47    732s] Clock DAG stats after update timingGraph:
[05/31 16:07:47    732s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:07:47    732s]   sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:07:47    732s]   misc counts      : r=1, pp=0, mci=0
[05/31 16:07:47    732s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:07:47    732s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:07:47    732s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:07:47    732s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:07:47    732s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:07:47    732s] Clock DAG net violations after update timingGraph:
[05/31 16:07:47    732s]   Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:07:47    732s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/31 16:07:47    732s]   Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:07:47    732s] Primary reporting skew groups after update timingGraph:
[05/31 16:07:47    732s]   skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s]       min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s]       max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:07:47    732s] Skew group summary after update timingGraph:
[05/31 16:07:47    732s]   skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:07:47    732s] Logging CTS constraint violations...
[05/31 16:07:47    732s]   Clock tree clk has 1 cts_max_fanout violation.
[05/31 16:07:47    732s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (0.000,33.340), in power domain auto-default, has 224 fanout.
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] Type 'man IMPCCOPT-1157' for more detail.
[05/31 16:07:47    732s] Logging CTS constraint violations done.
[05/31 16:07:47    732s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/31 16:07:47    732s] Runtime done. (took cpu=0:01:10 real=0:01:10)
[05/31 16:07:47    732s] Runtime Report Coverage % = 98.2
[05/31 16:07:47    732s] Runtime Summary
[05/31 16:07:47    732s] ===============
[05/31 16:07:47    732s] Clock Runtime:  (11%) Core CTS           8.20 (Init 6.50, Construction 0.52, Implementation 0.18, eGRPC 0.38, PostConditioning 0.36, Other 0.26)
[05/31 16:07:47    732s] Clock Runtime:  (80%) CTS services      55.26 (RefinePlace 1.57, EarlyGlobalClock 0.61, NanoRoute 52.84, ExtractRC 0.23, TimingAnalysis 0.00)
[05/31 16:07:47    732s] Clock Runtime:   (8%) Other CTS          5.55 (Init 0.13, CongRepair/EGR-DP 5.27, TimingUpdate 0.15, Other 0.00)
[05/31 16:07:47    732s] Clock Runtime: (100%) Total             69.01
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] Runtime Summary:
[05/31 16:07:47    732s] ================
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] --------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s] wall   % time  children  called  name
[05/31 16:07:47    732s] --------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s] 70.28  100.00   70.28      0       
[05/31 16:07:47    732s] 70.28  100.00   69.01      1     Runtime
[05/31 16:07:47    732s]  0.25    0.35    0.00      1     Updating ideal nets and annotations
[05/31 16:07:47    732s]  0.26    0.37    0.26      1     CCOpt::Phase::Initialization
[05/31 16:07:47    732s]  0.26    0.37    0.03      1       Check Prerequisites
[05/31 16:07:47    732s]  0.03    0.05    0.00      1         Leaving CCOpt scope - CheckPlace
[05/31 16:07:47    732s]  5.76    8.19    5.75      1     CCOpt::Phase::PreparingToBalance
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing activity data
[05/31 16:07:47    732s]  0.09    0.13    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/31 16:07:47    732s]  0.56    0.80    0.54      1       Legalization setup
[05/31 16:07:47    732s]  0.52    0.74    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/31 16:07:47    732s]  0.02    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/31 16:07:47    732s]  5.10    7.26    0.00      1       Validating CTS configuration
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Checking module port directions
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/31 16:07:47    732s]  0.37    0.52    0.29      1     Preparing To Balance
[05/31 16:07:47    732s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/31 16:07:47    732s]  0.26    0.37    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/31 16:07:47    732s]  6.96    9.90    6.96      1     CCOpt::Phase::Construction
[05/31 16:07:47    732s]  6.93    9.86    6.93      1       Stage::Clustering
[05/31 16:07:47    732s]  1.15    1.64    1.14      1         Clustering
[05/31 16:07:47    732s]  0.05    0.08    0.01      1           Initialize for clustering
[05/31 16:07:47    732s]  0.01    0.01    0.00      1             Computing optimal clock node locations
[05/31 16:07:47    732s]  0.05    0.07    0.00      1           Bottom-up phase
[05/31 16:07:47    732s]  1.04    1.48    1.01      1           Legalizing clock trees
[05/31 16:07:47    732s]  0.72    1.03    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/31 16:07:47    732s]  0.02    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/31 16:07:47    732s]  0.25    0.35    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/31 16:07:47    732s]  0.02    0.02    0.00      1             Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/31 16:07:47    732s]  5.78    8.22    5.74      1         CongRepair After Initial Clustering
[05/31 16:07:47    732s]  5.64    8.03    5.34      1           Leaving CCOpt scope - Early Global Route
[05/31 16:07:47    732s]  0.15    0.22    0.00      1             Early Global Route - eGR only step
[05/31 16:07:47    732s]  5.18    7.37    0.00      1             Congestion Repair
[05/31 16:07:47    732s]  0.08    0.11    0.00      1           Leaving CCOpt scope - extractRC
[05/31 16:07:47    732s]  0.02    0.03    0.00      1           Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/31 16:07:47    732s]  0.01    0.01    0.01      1       Stage::DRV Fixing
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/31 16:07:47    732s]  0.02    0.02    0.02      1       Stage::Insertion Delay Reduction
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Removing unnecessary root buffering
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Removing unconstrained drivers
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Reducing insertion delay 1
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Removing longest path buffering
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Reducing delay of long paths
[05/31 16:07:47    732s]  0.61    0.86    0.61      1     CCOpt::Phase::Implementation
[05/31 16:07:47    732s]  0.01    0.02    0.01      1       Stage::Reducing Power
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Improving clock tree routing
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Reducing clock tree power 1
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Reducing clock tree power 2
[05/31 16:07:47    732s]  0.05    0.07    0.05      1       Stage::Balancing
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Improving subtree skew
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Offloading subtrees by buffering
[05/31 16:07:47    732s]  0.03    0.04    0.02      1         AdjustingMinPinPIDs for balancing
[05/31 16:07:47    732s]  0.02    0.03    0.02      1           Approximately balancing fragments step
[05/31 16:07:47    732s]  0.01    0.01    0.00      1             Resolve constraints - Approximately balancing fragments
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Moving gates to improve sub-tree skew
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Approximately balancing fragments bottom up
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Approximately balancing fragments, wire and cell delays
[05/31 16:07:47    732s]  0.00    0.01    0.00      1           Improving fragments clock skew
[05/31 16:07:47    732s]  0.01    0.01    0.00      1         Approximately balancing step
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Resolve constraints - Approximately balancing
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Approximately balancing, wire and cell delays
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Approximately balancing paths
[05/31 16:07:47    732s]  0.08    0.11    0.07      1       Stage::Polishing
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Merging balancing drivers for power
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Improving clock skew
[05/31 16:07:47    732s]  0.01    0.01    0.00      1         Moving gates to reduce wire capacitance
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Legalizing clock trees
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Legalizing clock trees
[05/31 16:07:47    732s]  0.01    0.01    0.00      1         Reducing clock tree power 3
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[05/31 16:07:47    732s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/31 16:07:47    732s]  0.00    0.01    0.00      1         Improving insertion delay
[05/31 16:07:47    732s]  0.05    0.07    0.04      1         Wire Opt OverFix
[05/31 16:07:47    732s]  0.01    0.01    0.00      1           Wire Reduction extra effort
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Global shorten wires A0
[05/31 16:07:47    732s]  0.00    0.00    0.00      2             Move For Wirelength - core
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Global shorten wires A1
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Global shorten wires B
[05/31 16:07:47    732s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[05/31 16:07:47    732s]  0.03    0.04    0.03      1           Optimizing orientation
[05/31 16:07:47    732s]  0.03    0.04    0.00      1             FlipOpt
[05/31 16:07:47    732s]  0.47    0.66    0.45      1       Stage::Updating netlist
[05/31 16:07:47    732s]  0.02    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/31 16:07:47    732s]  0.43    0.61    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/31 16:07:47    732s]  1.04    1.47    0.99      1     CCOpt::Phase::eGRPC
[05/31 16:07:47    732s]  0.16    0.22    0.15      1       Leaving CCOpt scope - Routing Tools
[05/31 16:07:47    732s]  0.15    0.22    0.00      1         Early Global Route - eGR only step
[05/31 16:07:47    732s]  0.08    0.11    0.00      1       Leaving CCOpt scope - extractRC
[05/31 16:07:47    732s]  0.25    0.35    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Loading clock net RC data
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Preprocessing clock nets
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Disconnecting
[05/31 16:07:47    732s]  0.02    0.02    0.02      1       Reset bufferability constraints
[05/31 16:07:47    732s]  0.02    0.02    0.00      1         Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       eGRPC Moving buffers
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Violation analysis
[05/31 16:07:47    732s]  0.01    0.01    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Artificially removing short and long paths
[05/31 16:07:47    732s]  0.00    0.00    0.00      1         Downsizing Pass 0
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       eGRPC Fixing DRVs
[05/31 16:07:47    732s]  0.03    0.05    0.00      1       Reconnecting optimized routes
[05/31 16:07:47    732s]  0.00    0.01    0.00      1       Violation analysis
[05/31 16:07:47    732s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/31 16:07:47    732s]  0.42    0.60    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/31 16:07:47    732s] 53.26   75.78   53.25      1     CCOpt::Phase::Routing
[05/31 16:07:47    732s] 53.15   75.63   53.09      1       Leaving CCOpt scope - Routing Tools
[05/31 16:07:47    732s]  0.17    0.24    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/31 16:07:47    732s] 52.84   75.18    0.00      1         NanoRoute
[05/31 16:07:47    732s]  0.09    0.12    0.00      1         Route Remaining Unrouted Nets
[05/31 16:07:47    732s]  0.08    0.11    0.00      1       Leaving CCOpt scope - extractRC
[05/31 16:07:47    732s]  0.02    0.02    0.00      1       Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/31 16:07:47    732s]  0.36    0.52    0.34      1     CCOpt::Phase::PostConditioning
[05/31 16:07:47    732s]  0.28    0.39    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/31 16:07:47    732s]  0.01    0.01    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Recomputing CTS skew targets
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       PostConditioning Fixing DRVs
[05/31 16:07:47    732s]  0.00    0.01    0.00      1       Buffering to fix DRVs
[05/31 16:07:47    732s]  0.00    0.01    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/31 16:07:47    732s]  0.04    0.05    0.00      1       Reconnecting optimized routes
[05/31 16:07:47    732s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/31 16:07:47    732s]  0.01    0.01    0.00      1       Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/31 16:07:47    732s]  0.00    0.00    0.00      1     Post-balance tidy up or trial balance steps
[05/31 16:07:47    732s]  0.16    0.22    0.15      1     Tidy Up And Update Timing
[05/31 16:07:47    732s]  0.15    0.22    0.00      1       External - Set all clocks to propagated mode
[05/31 16:07:47    732s] --------------------------------------------------------------------------------------------------------------------
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 16:07:47    732s] Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:07:47    732s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3665.7M, EPOCH TIME: 1748722067.265451
[05/31 16:07:47    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/31 16:07:47    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    732s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.032, MEM:3617.7M, EPOCH TIME: 1748722067.297523
[05/31 16:07:47    732s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:07:47    732s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:08.2/0:01:08.6 (1.0), totSession cpu/real = 0:12:12.7/0:17:02.8 (0.7), mem = 3617.7M
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] =============================================================================================
[05/31 16:07:47    732s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.10-p003_1
[05/31 16:07:47    732s] =============================================================================================
[05/31 16:07:47    732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:07:47    732s] ---------------------------------------------------------------------------------------------
[05/31 16:07:47    732s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:07:47    732s] [ IncrReplace            ]      1   0:00:04.4  (   6.5 % )     0:00:05.2 /  0:00:05.1    1.0
[05/31 16:07:47    732s] [ RefinePlace            ]      4   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 16:07:47    732s] [ DetailPlaceInit        ]     11   0:00:02.8  (   4.1 % )     0:00:02.8 /  0:00:02.8    1.0
[05/31 16:07:47    732s] [ EarlyGlobalRoute       ]      5   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.1
[05/31 16:07:47    732s] [ DetailRoute            ]      1   0:00:02.3  (   3.3 % )     0:00:02.3 /  0:00:02.3    1.0
[05/31 16:07:47    732s] [ ExtractRC              ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/31 16:07:47    732s] [ FullDelayCalc          ]      1   0:00:00.4  (   0.6 % )     0:00:00.5 /  0:00:00.4    0.9
[05/31 16:07:47    732s] [ TimingUpdate           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:07:47    732s] [ MISC                   ]          0:00:57.4  (  83.7 % )     0:00:57.4 /  0:00:57.2    1.0
[05/31 16:07:47    732s] ---------------------------------------------------------------------------------------------
[05/31 16:07:47    732s]  CTS #1 TOTAL                       0:01:08.6  ( 100.0 % )     0:01:08.6 /  0:01:08.2    1.0
[05/31 16:07:47    732s] ---------------------------------------------------------------------------------------------
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] Synthesizing clock trees with CCOpt done.
[05/31 16:07:47    732s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:07:47    732s] UM:*                                                                   cts
[05/31 16:07:47    732s] Begin: Reorder Scan Chains
[05/31 16:07:47    732s] End: Reorder Scan Chains
[05/31 16:07:47    732s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3920.8M, totSessionCpu=0:12:13 **
[05/31 16:07:47    732s] 
[05/31 16:07:47    732s] Active Setup views: view_slow_mission 
[05/31 16:07:47    732s] GigaOpt running with 1 threads.
[05/31 16:07:47    732s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:12:12.8/0:17:02.9 (0.7), mem = 3617.7M
[05/31 16:07:47    732s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 16:07:47    732s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 16:07:47    732s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 16:07:47    732s] OPERPROF: Starting DPlace-Init at level 1, MEM:3617.7M, EPOCH TIME: 1748722067.386879
[05/31 16:07:47    732s] Processing tracks to init pin-track alignment.
[05/31 16:07:47    732s] z: 1, totalTracks: 1
[05/31 16:07:47    732s] z: 3, totalTracks: 1
[05/31 16:07:47    732s] z: 5, totalTracks: 1
[05/31 16:07:47    732s] z: 7, totalTracks: 1
[05/31 16:07:47    732s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:07:47    732s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:07:47    732s] Initializing Route Infrastructure for color support ...
[05/31 16:07:47    732s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3617.7M, EPOCH TIME: 1748722067.387171
[05/31 16:07:47    732s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3617.7M, EPOCH TIME: 1748722067.390138
[05/31 16:07:47    732s] Route Infrastructure Initialized for color support successfully.
[05/31 16:07:47    732s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:07:47    732s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3617.7M, EPOCH TIME: 1748722067.397885
[05/31 16:07:47    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    733s] 
[05/31 16:07:47    733s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:07:47    733s] 
[05/31 16:07:47    733s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:07:47    733s] OPERPROF:     Starting CMU at level 3, MEM:3617.7M, EPOCH TIME: 1748722067.637223
[05/31 16:07:47    733s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:3617.7M, EPOCH TIME: 1748722067.639802
[05/31 16:07:47    733s] 
[05/31 16:07:47    733s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:07:47    733s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.242, MEM:3617.7M, EPOCH TIME: 1748722067.640100
[05/31 16:07:47    733s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3617.7M, EPOCH TIME: 1748722067.640160
[05/31 16:07:47    733s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3617.7M, EPOCH TIME: 1748722067.640240
[05/31 16:07:47    733s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3617.7MB).
[05/31 16:07:47    733s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.254, MEM:3617.7M, EPOCH TIME: 1748722067.640557
[05/31 16:07:47    733s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3617.7M, EPOCH TIME: 1748722067.640728
[05/31 16:07:47    733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:07:47    733s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:3617.7M, EPOCH TIME: 1748722067.660918
[05/31 16:07:47    733s] 
[05/31 16:07:47    733s] Creating Lib Analyzer ...
[05/31 16:07:48    733s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:07:48    733s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:07:48    733s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:07:48    733s] 
[05/31 16:07:48    733s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:07:49    735s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:15 mem=3633.7M
[05/31 16:07:50    735s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:16 mem=3633.7M
[05/31 16:07:50    735s] Creating Lib Analyzer, finished. 
[05/31 16:07:50    735s] Effort level <high> specified for reg2reg path_group
[05/31 16:07:50    735s] Info: IPO magic value 0x82DFBEEF.
[05/31 16:07:50    735s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/31 16:07:50    735s]       SynthesisEngine workers will not check out additional licenses.
[05/31 16:08:07    736s] #################################################################################
[05/31 16:08:07    736s] # Design Stage: PreRoute
[05/31 16:08:07    736s] # Design Name: TOP
[05/31 16:08:07    736s] # Design Mode: 22nm
[05/31 16:08:07    736s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:08:07    736s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:08:07    736s] # Signoff Settings: SI Off 
[05/31 16:08:07    736s] #################################################################################
[05/31 16:08:07    736s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3643.3M) ***
[05/31 16:08:08    736s]              0V	    gnd
[05/31 16:08:08    736s]           0.72V	    vdd
[05/31 16:08:09    736s] Processing average sequential pin duty cycle 
[05/31 16:08:09    736s] Processing average sequential pin duty cycle 
[05/31 16:08:09    736s] 
[05/31 16:08:09    736s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:13:14    986s] Processing average sequential pin duty cycle 
[05/31 16:16:52   1204s] **INFO: Using Advanced Metric Collection system.
[05/31 16:16:52   1204s] **optDesign ... cpu = 0:07:52, real = 0:09:05, mem = 3859.9M, totSessionCpu=0:20:05 **
[05/31 16:16:52   1204s] #optDebug: { P: 22 W: 5195 FE: standard PE: high LDR: 0.5}
[05/31 16:16:52   1204s] *** optDesign -postCTS ***
[05/31 16:16:52   1204s] DRC Margin: user margin 0.0; extra margin 0.2
[05/31 16:16:52   1204s] Hold Target Slack: user slack 0.05
[05/31 16:16:52   1204s] Setup Target Slack: user slack 0; extra slack 0.0
[05/31 16:16:52   1204s] setUsefulSkewMode -opt_skew_eco_route false
[05/31 16:16:52   1204s] **INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[05/31 16:16:52   1204s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3554.7M, EPOCH TIME: 1748722612.656745
[05/31 16:16:52   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:52   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:52   1204s] 
[05/31 16:16:52   1204s] 
[05/31 16:16:52   1204s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:16:52   1204s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.258, MEM:3559.7M, EPOCH TIME: 1748722612.914257
[05/31 16:16:52   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:52   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:53   1205s] **WARN: (IMPOPT-7324):	The length of logic cell list for skewClock is 1020, it may lead to skewClock long TAT. It is better to set cell list if nothing has been set.
[05/31 16:16:53   1205s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3559.7M, EPOCH TIME: 1748722613.049878
[05/31 16:16:53   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:53   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:53   1205s] Cell TOP LLGs are deleted
[05/31 16:16:53   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:53   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:53   1205s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3559.7M, EPOCH TIME: 1748722613.050135
[05/31 16:16:53   1205s] Start to check current routing status for nets...
[05/31 16:16:53   1205s] All nets are already routed correctly.
[05/31 16:16:53   1205s] End to check current routing status for nets (mem=3559.7M)
[05/31 16:16:53   1205s] #optDebug: Start CG creation (mem=3588.8M)
[05/31 16:16:53   1205s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:16:53   1205s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:16:53   1205s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:16:53   1205s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:16:54   1206s] ToF 92.5190um
[05/31 16:16:54   1206s] (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgPrt (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgEgp (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgPbk (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgNrb(cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgObs (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgCon (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s]  ...processing cgPdm (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=3785.7M)
[05/31 16:16:54   1206s] Compute RC Scale Done ...
[05/31 16:16:54   1206s] Cell TOP LLGs are deleted
[05/31 16:16:54   1206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:54   1206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:54   1206s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3785.7M, EPOCH TIME: 1748722614.211713
[05/31 16:16:54   1206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:54   1206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:54   1206s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3785.7M, EPOCH TIME: 1748722614.212079
[05/31 16:16:54   1206s] Max number of tech site patterns supported in site array is 256.
[05/31 16:16:54   1206s] Core basic site is GF22_DST
[05/31 16:16:54   1206s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:16:54   1206s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:16:54   1206s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:16:54   1206s] SiteArray: use 430,080 bytes
[05/31 16:16:54   1206s] SiteArray: current memory after site array memory allocation 3785.7M
[05/31 16:16:54   1206s] SiteArray: FP blocked sites are writable
[05/31 16:16:54   1206s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3785.7M, EPOCH TIME: 1748722614.383708
[05/31 16:16:54   1206s] Process 336 wires and vias for routing blockage analysis
[05/31 16:16:54   1206s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3785.7M, EPOCH TIME: 1748722614.383803
[05/31 16:16:54   1206s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:16:54   1206s] Atter site array init, number of instance map data is 0.
[05/31 16:16:54   1206s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.236, MEM:3785.7M, EPOCH TIME: 1748722614.448200
[05/31 16:16:54   1206s] 
[05/31 16:16:54   1206s] 
[05/31 16:16:54   1206s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:16:54   1206s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:3785.7M, EPOCH TIME: 1748722614.448977
[05/31 16:16:54   1206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:54   1206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:54   1206s] Starting delay calculation for Setup views
[05/31 16:16:54   1206s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:16:54   1206s] #################################################################################
[05/31 16:16:54   1206s] # Design Stage: PreRoute
[05/31 16:16:54   1206s] # Design Name: TOP
[05/31 16:16:54   1206s] # Design Mode: 22nm
[05/31 16:16:54   1206s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:16:54   1206s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:16:54   1206s] # Signoff Settings: SI Off 
[05/31 16:16:54   1206s] #################################################################################
[05/31 16:16:54   1206s] Calculate delays in BcWc mode...
[05/31 16:16:54   1206s] Topological Sorting (REAL = 0:00:00.0, MEM = 3795.2M, InitMEM = 3795.2M)
[05/31 16:16:54   1206s] Start delay calculation (fullDC) (1 T). (MEM=4008.23)
[05/31 16:16:54   1206s] End AAE Lib Interpolated Model. (MEM=3795.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:16:55   1207s] Total number of fetched objects 1149
[05/31 16:16:55   1207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:16:55   1207s] End delay calculation. (MEM=4020.01 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 16:16:55   1207s] End delay calculation (fullDC). (MEM=4020.01 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 16:16:55   1207s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3771.2M) ***
[05/31 16:16:55   1207s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:20:08 mem=3771.2M)
[05/31 16:16:55   1207s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.115  | 49.724  | 49.115  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
------------------------------------------------------------------

[05/31 16:16:55   1207s] **optDesign ... cpu = 0:07:55, real = 0:09:08, mem = 4008.7M, totSessionCpu=0:20:08 **
[05/31 16:16:55   1207s] Begin: Collecting metrics
[05/31 16:16:55   1207s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.115 | 49.115 |   0 |       14.37 | 0:00:01  |        3694 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/31 16:16:55   1207s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4022.8M, current mem=4008.7M)

[05/31 16:16:55   1207s] End: Collecting metrics
[05/31 16:16:55   1207s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:07:54.8/0:09:08.3 (0.9), totSession cpu/real = 0:20:07.6/0:26:11.1 (0.8), mem = 3694.2M
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s] =============================================================================================
[05/31 16:16:55   1207s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.10-p003_1
[05/31 16:16:55   1207s] =============================================================================================
[05/31 16:16:55   1207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:16:55   1207s] ---------------------------------------------------------------------------------------------
[05/31 16:16:55   1207s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:16:55   1207s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/31 16:16:55   1207s] [ MetricReport           ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:16:55   1207s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:16:55   1207s] [ LibAnalyzerInit        ]      1   0:00:02.5  (   0.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/31 16:16:55   1207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:02.7 /  0:00:00.7    0.3
[05/31 16:16:55   1207s] [ SteinerInterfaceInit   ]      1   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/31 16:16:55   1207s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:16:55   1207s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:16:55   1207s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   0.1 % )     0:00:01.0 /  0:00:01.0    0.9
[05/31 16:16:55   1207s] [ FullDelayCalc          ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    0.9
[05/31 16:16:55   1207s] [ TimingUpdate           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:16:55   1207s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:16:55   1207s] [ PropagateActivity      ]      1   0:00:02.7  (   0.5 % )     0:00:02.7 /  0:00:00.7    0.3
[05/31 16:16:55   1207s] [ MISC                   ]          0:09:00.2  (  98.5 % )     0:09:00.2 /  0:07:48.9    0.9
[05/31 16:16:55   1207s] ---------------------------------------------------------------------------------------------
[05/31 16:16:55   1207s]  InitOpt #1 TOTAL                   0:09:08.3  ( 100.0 % )     0:09:08.3 /  0:07:54.8    0.9
[05/31 16:16:55   1207s] ---------------------------------------------------------------------------------------------
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s] ** INFO : this run is activating low effort ccoptDesign flow
[05/31 16:16:55   1207s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:16:55   1207s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:08 mem=3694.2M
[05/31 16:16:55   1207s] OPERPROF: Starting DPlace-Init at level 1, MEM:3694.2M, EPOCH TIME: 1748722615.643266
[05/31 16:16:55   1207s] Processing tracks to init pin-track alignment.
[05/31 16:16:55   1207s] z: 1, totalTracks: 1
[05/31 16:16:55   1207s] z: 3, totalTracks: 1
[05/31 16:16:55   1207s] z: 5, totalTracks: 1
[05/31 16:16:55   1207s] z: 7, totalTracks: 1
[05/31 16:16:55   1207s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:16:55   1207s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:16:55   1207s] Initializing Route Infrastructure for color support ...
[05/31 16:16:55   1207s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3694.2M, EPOCH TIME: 1748722615.643568
[05/31 16:16:55   1207s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3694.2M, EPOCH TIME: 1748722615.648753
[05/31 16:16:55   1207s] Route Infrastructure Initialized for color support successfully.
[05/31 16:16:55   1207s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:16:55   1207s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3694.2M, EPOCH TIME: 1748722615.659006
[05/31 16:16:55   1207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:55   1207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:16:55   1207s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.242, MEM:3694.2M, EPOCH TIME: 1748722615.900599
[05/31 16:16:55   1207s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3694.2M, EPOCH TIME: 1748722615.900736
[05/31 16:16:55   1207s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3694.2M, EPOCH TIME: 1748722615.900828
[05/31 16:16:55   1207s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3694.2MB).
[05/31 16:16:55   1207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.258, MEM:3694.2M, EPOCH TIME: 1748722615.901159
[05/31 16:16:55   1207s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:08 mem=3694.2M
[05/31 16:16:55   1207s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3694.2M, EPOCH TIME: 1748722615.902986
[05/31 16:16:55   1207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:55   1207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:55   1207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:55   1207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:55   1207s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:3694.2M, EPOCH TIME: 1748722615.923477
[05/31 16:16:55   1207s] OPTC: m4 20.0 50.0
[05/31 16:16:55   1207s] OPTC: view 50.0
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s] Power view               = view_slow_mission
[05/31 16:16:55   1207s] Number of VT partitions  = 2
[05/31 16:16:55   1207s] Standard cells in design = 1371
[05/31 16:16:55   1207s] Instances in design      = 1128
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s] Instance distribution across the VT partitions:
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s]  LVT : inst = 979 (86.8%), cells = 728 (53.10%)
[05/31 16:16:55   1207s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 979 (86.8%)
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s]  HVT : inst = 149 (13.2%), cells = 613 (44.71%)
[05/31 16:16:55   1207s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.2%)
[05/31 16:16:55   1207s] 
[05/31 16:16:55   1207s] Reporting took 0 sec
[05/31 16:16:56   1208s] #optDebug: fT-E <X 2 0 0 1>
[05/31 16:16:56   1208s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[05/31 16:16:56   1208s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -30.5 -useBottleneckAnalyzer -drvRatio 0.4
[05/31 16:16:56   1208s] Begin: GigaOpt Route Type Constraints Refinement
[05/31 16:16:56   1208s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:08.1/0:26:11.7 (0.8), mem = 3695.2M
[05/31 16:16:56   1208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.9
[05/31 16:16:56   1208s] ### Creating RouteCongInterface, started
[05/31 16:16:56   1208s] 
[05/31 16:16:56   1208s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:16:56   1208s] 
[05/31 16:16:56   1208s] #optDebug: {0, 1.000}
[05/31 16:16:56   1208s] ### Creating RouteCongInterface, finished
[05/31 16:16:56   1208s] Updated routing constraints on 0 nets.
[05/31 16:16:56   1208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.9
[05/31 16:16:56   1208s] Bottom Preferred Layer:
[05/31 16:16:56   1208s]     None
[05/31 16:16:56   1208s] Via Pillar Rule:
[05/31 16:16:56   1208s]     None
[05/31 16:16:56   1208s] Finished writing unified metrics of routing constraints.
[05/31 16:16:56   1208s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.5), totSession cpu/real = 0:20:08.1/0:26:11.7 (0.8), mem = 3695.2M
[05/31 16:16:56   1208s] 
[05/31 16:16:56   1208s] =============================================================================================
[05/31 16:16:56   1208s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.10-p003_1
[05/31 16:16:56   1208s] =============================================================================================
[05/31 16:16:56   1208s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:16:56   1208s] ---------------------------------------------------------------------------------------------
[05/31 16:16:56   1208s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  88.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:16:56   1208s] [ MISC                   ]          0:00:00.0  (  11.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:16:56   1208s] ---------------------------------------------------------------------------------------------
[05/31 16:16:56   1208s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:16:56   1208s] ---------------------------------------------------------------------------------------------
[05/31 16:16:56   1208s] 
[05/31 16:16:56   1208s] End: GigaOpt Route Type Constraints Refinement
[05/31 16:16:56   1208s] Begin: Collecting metrics
[05/31 16:16:56   1208s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    49.115 | 49.115 |   0 |       14.37 | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement |           |        |     |             | 0:00:00  |        3695 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[05/31 16:16:56   1208s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4009.2M, current mem=4009.2M)

[05/31 16:16:56   1208s] End: Collecting metrics
[05/31 16:16:56   1208s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:16:56   1208s] optDesignOneStep: Power Flow
[05/31 16:16:56   1208s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:16:56   1208s] Deleting Lib Analyzer.
[05/31 16:16:56   1208s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:08.2/0:26:11.8 (0.8), mem = 3695.2M
[05/31 16:16:56   1208s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:16:56   1208s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:16:56   1208s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:16:56   1208s] ### Creating LA Mngr. totSessionCpu=0:20:08 mem=3695.2M
[05/31 16:16:56   1208s] ### Creating LA Mngr, finished. totSessionCpu=0:20:08 mem=3695.2M
[05/31 16:16:56   1208s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/31 16:16:56   1208s] Processing average sequential pin duty cycle 
[05/31 16:16:56   1208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.10
[05/31 16:16:56   1208s] 
[05/31 16:16:56   1208s] Creating Lib Analyzer ...
[05/31 16:16:57   1209s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:16:57   1209s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:16:57   1209s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:16:57   1209s] 
[05/31 16:16:57   1209s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:16:59   1211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:11 mem=3695.2M
[05/31 16:16:59   1211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:11 mem=3695.2M
[05/31 16:16:59   1211s] Creating Lib Analyzer, finished. 
[05/31 16:16:59   1211s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:16:59   1211s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:16:59   1211s] 
[05/31 16:16:59   1211s] Active Setup views: view_slow_mission 
[05/31 16:16:59   1211s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3695.2M, EPOCH TIME: 1748722619.967417
[05/31 16:16:59   1211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:16:59   1211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:00   1212s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.173, MEM:3695.2M, EPOCH TIME: 1748722620.140719
[05/31 16:17:00   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 16:17:00   1212s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:00   1212s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:00   1212s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:12 mem=3695.2M
[05/31 16:17:00   1212s] OPERPROF: Starting DPlace-Init at level 1, MEM:3695.2M, EPOCH TIME: 1748722620.144037
[05/31 16:17:00   1212s] Processing tracks to init pin-track alignment.
[05/31 16:17:00   1212s] z: 1, totalTracks: 1
[05/31 16:17:00   1212s] z: 3, totalTracks: 1
[05/31 16:17:00   1212s] z: 5, totalTracks: 1
[05/31 16:17:00   1212s] z: 7, totalTracks: 1
[05/31 16:17:00   1212s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:00   1212s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:00   1212s] Initializing Route Infrastructure for color support ...
[05/31 16:17:00   1212s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3695.2M, EPOCH TIME: 1748722620.144292
[05/31 16:17:00   1212s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3695.2M, EPOCH TIME: 1748722620.147136
[05/31 16:17:00   1212s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:00   1212s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:00   1212s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3695.2M, EPOCH TIME: 1748722620.152580
[05/31 16:17:00   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:00   1212s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3695.2M, EPOCH TIME: 1748722620.324049
[05/31 16:17:00   1212s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3695.2M, EPOCH TIME: 1748722620.324151
[05/31 16:17:00   1212s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3695.2M, EPOCH TIME: 1748722620.324233
[05/31 16:17:00   1212s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3695.2MB).
[05/31 16:17:00   1212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.181, MEM:3695.2M, EPOCH TIME: 1748722620.324554
[05/31 16:17:00   1212s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:00   1212s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:00   1212s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:12 mem=3695.2M
[05/31 16:17:00   1212s] ### Creating RouteCongInterface, started
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] #optDebug: {0, 1.000}
[05/31 16:17:00   1212s] ### Creating RouteCongInterface, finished
[05/31 16:17:00   1212s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:00   1212s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3753.4M, EPOCH TIME: 1748722620.362126
[05/31 16:17:00   1212s] Found 0 hard placement blockage before merging.
[05/31 16:17:00   1212s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3753.4M, EPOCH TIME: 1748722620.362231
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] Netlist preparation processing... 
[05/31 16:17:00   1212s] Removed 0 instance
[05/31 16:17:00   1212s] *info: Marking 0 isolation instances dont touch
[05/31 16:17:00   1212s] *info: Marking 0 level shifter instances dont touch
[05/31 16:17:00   1212s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:00   1212s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:00   1212s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3798.4M, EPOCH TIME: 1748722620.387890
[05/31 16:17:00   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:00   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:00   1212s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3711.4M, EPOCH TIME: 1748722620.393425
[05/31 16:17:00   1212s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:17:00   1212s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:00   1212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.10
[05/31 16:17:00   1212s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:20:12.4/0:26:15.9 (0.8), mem = 3711.4M
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] =============================================================================================
[05/31 16:17:00   1212s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.10-p003_1
[05/31 16:17:00   1212s] =============================================================================================
[05/31 16:17:00   1212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:00   1212s] ---------------------------------------------------------------------------------------------
[05/31 16:17:00   1212s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  60.8 % )     0:00:02.5 /  0:00:02.5    1.0
[05/31 16:17:00   1212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:00   1212s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:00   1212s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:17:00   1212s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:00   1212s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:00   1212s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:00   1212s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:00   1212s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:00   1212s] [ MISC                   ]          0:00:01.4  (  34.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/31 16:17:00   1212s] ---------------------------------------------------------------------------------------------
[05/31 16:17:00   1212s]  SimplifyNetlist #1 TOTAL           0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[05/31 16:17:00   1212s] ---------------------------------------------------------------------------------------------
[05/31 16:17:00   1212s] 
[05/31 16:17:00   1212s] Begin: Collecting metrics
[05/31 16:17:00   1212s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary       |    49.115 | 49.115 |   0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement |           |        |     |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist      |           |        |     |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:00   1212s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4012.3M, current mem=4012.3M)

[05/31 16:17:00   1212s] End: Collecting metrics
[05/31 16:17:00   1212s] *** Starting optimizing excluded clock nets MEM= 3711.4M) ***
[05/31 16:17:00   1212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3711.4M) ***
[05/31 16:17:00   1212s] *** Starting optimizing excluded clock nets MEM= 3711.4M) ***
[05/31 16:17:00   1212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3711.4M) ***
[05/31 16:17:00   1212s] Begin: Collecting metrics
[05/31 16:17:00   1212s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 | 49.115 |   0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |        |     |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |        |     |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |        |     |             |            |              |                |               | 0:00:00  |        3711 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:00   1212s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4012.3M, current mem=4012.3M)

[05/31 16:17:00   1212s] End: Collecting metrics
[05/31 16:17:00   1212s] Info: Done creating the CCOpt slew target map.
[05/31 16:17:00   1212s] Begin: GigaOpt high fanout net optimization
[05/31 16:17:00   1212s] GigaOpt HFN: use maxLocalDensity 1.2
[05/31 16:17:00   1212s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/31 16:17:00   1212s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:12.5/0:26:16.1 (0.8), mem = 3711.4M
[05/31 16:17:00   1212s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:00   1212s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:00   1212s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:00   1212s] Processing average sequential pin duty cycle 
[05/31 16:17:00   1212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.11
[05/31 16:17:00   1212s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:17:01   1213s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:17:01   1213s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s] Active Setup views: view_slow_mission 
[05/31 16:17:01   1213s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3711.4M, EPOCH TIME: 1748722621.081350
[05/31 16:17:01   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:01   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:01   1213s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.171, MEM:3711.4M, EPOCH TIME: 1748722621.252255
[05/31 16:17:01   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:01   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:01   1213s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 16:17:01   1213s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:01   1213s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 16:17:01   1213s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:13 mem=3711.4M
[05/31 16:17:01   1213s] OPERPROF: Starting DPlace-Init at level 1, MEM:3711.4M, EPOCH TIME: 1748722621.255480
[05/31 16:17:01   1213s] Processing tracks to init pin-track alignment.
[05/31 16:17:01   1213s] z: 1, totalTracks: 1
[05/31 16:17:01   1213s] z: 3, totalTracks: 1
[05/31 16:17:01   1213s] z: 5, totalTracks: 1
[05/31 16:17:01   1213s] z: 7, totalTracks: 1
[05/31 16:17:01   1213s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:01   1213s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:01   1213s] Initializing Route Infrastructure for color support ...
[05/31 16:17:01   1213s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3711.4M, EPOCH TIME: 1748722621.255742
[05/31 16:17:01   1213s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3711.4M, EPOCH TIME: 1748722621.258555
[05/31 16:17:01   1213s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:01   1213s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:01   1213s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3711.4M, EPOCH TIME: 1748722621.264118
[05/31 16:17:01   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:01   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:01   1213s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3711.4M, EPOCH TIME: 1748722621.435351
[05/31 16:17:01   1213s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3711.4M, EPOCH TIME: 1748722621.435455
[05/31 16:17:01   1213s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3711.4M, EPOCH TIME: 1748722621.435535
[05/31 16:17:01   1213s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3711.4MB).
[05/31 16:17:01   1213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3711.4M, EPOCH TIME: 1748722621.435878
[05/31 16:17:01   1213s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:01   1213s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:01   1213s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:13 mem=3711.4M
[05/31 16:17:01   1213s] ### Creating RouteCongInterface, started
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 16:17:01   1213s] 
[05/31 16:17:01   1213s] #optDebug: {0, 1.000}
[05/31 16:17:01   1213s] ### Creating RouteCongInterface, finished
[05/31 16:17:01   1213s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:01   1213s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:01   1213s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:01   1213s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:02   1214s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:02   1214s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:02   1214s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:02   1214s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:02   1214s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:02   1214s] AoF 587.8910um
[05/31 16:17:02   1214s]  unitDynamic=0.296662014110 unitLeakage=2.71201, designSmallDynamic=2.548163882382 designSmallLeakge=11.741881957826 largestInvLkgPwrAreaRatio=0.000107444538 smallCellArea_=125280.0 
[05/31 16:17:03   1215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:17:03   1215s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5192.57, Stn-len 0
[05/31 16:17:03   1215s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:03   1215s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3770.6M, EPOCH TIME: 1748722623.396373
[05/31 16:17:03   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:03   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:03   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:03   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:03   1215s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:3712.6M, EPOCH TIME: 1748722623.401442
[05/31 16:17:03   1215s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:17:03   1215s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:03   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.11
[05/31 16:17:03   1215s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:20:15.3/0:26:18.9 (0.8), mem = 3712.6M
[05/31 16:17:03   1215s] 
[05/31 16:17:03   1215s] =============================================================================================
[05/31 16:17:03   1215s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.10-p003_1
[05/31 16:17:03   1215s] =============================================================================================
[05/31 16:17:03   1215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:03   1215s] ---------------------------------------------------------------------------------------------
[05/31 16:17:03   1215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:03   1215s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:03   1215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:03   1215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:03   1215s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:03   1215s] [ PowerUnitCalc          ]      1   0:00:00.7  (  24.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 16:17:03   1215s] [ DetailPlaceInit        ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:03   1215s] [ MISC                   ]          0:00:01.9  (  68.1 % )     0:00:01.9 /  0:00:01.9    1.0
[05/31 16:17:03   1215s] ---------------------------------------------------------------------------------------------
[05/31 16:17:03   1215s]  DrvOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[05/31 16:17:03   1215s] ---------------------------------------------------------------------------------------------
[05/31 16:17:03   1215s] 
[05/31 16:17:03   1215s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/31 16:17:03   1215s] End: GigaOpt high fanout net optimization
[05/31 16:17:03   1215s] skipped the cell partition in DRV
[05/31 16:17:03   1215s] Number of setup views: 1
[05/31 16:17:03   1215s] Leakage Power Opt: re-selecting buf/inv list 
[05/31 16:17:03   1215s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 16:17:03   1215s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:03   1215s] optDesignOneStep: Power Flow
[05/31 16:17:03   1215s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:03   1215s] Deleting Lib Analyzer.
[05/31 16:17:03   1215s] Begin: GigaOpt Global Optimization
[05/31 16:17:03   1215s] *info: use new DP (enabled)
[05/31 16:17:03   1215s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[05/31 16:17:03   1215s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:03   1215s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:03   1215s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:03   1215s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:15.4/0:26:19.0 (0.8), mem = 3712.6M
[05/31 16:17:03   1215s] Processing average sequential pin duty cycle 
[05/31 16:17:03   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.12
[05/31 16:17:03   1215s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:17:03   1215s] 
[05/31 16:17:03   1215s] Creating Lib Analyzer ...
[05/31 16:17:03   1215s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:17:03   1215s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:17:03   1215s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:17:03   1215s] 
[05/31 16:17:03   1215s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:17:05   1217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:18 mem=3712.6M
[05/31 16:17:06   1217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:18 mem=3712.6M
[05/31 16:17:06   1217s] Creating Lib Analyzer, finished. 
[05/31 16:17:06   1218s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:17:06   1218s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s] Active Setup views: view_slow_mission 
[05/31 16:17:06   1218s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3712.6M, EPOCH TIME: 1748722626.511978
[05/31 16:17:06   1218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:06   1218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:06   1218s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.171, MEM:3712.6M, EPOCH TIME: 1748722626.683466
[05/31 16:17:06   1218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:06   1218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:06   1218s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 16:17:06   1218s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:06   1218s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 16:17:06   1218s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:19 mem=3712.6M
[05/31 16:17:06   1218s] OPERPROF: Starting DPlace-Init at level 1, MEM:3712.6M, EPOCH TIME: 1748722626.686670
[05/31 16:17:06   1218s] Processing tracks to init pin-track alignment.
[05/31 16:17:06   1218s] z: 1, totalTracks: 1
[05/31 16:17:06   1218s] z: 3, totalTracks: 1
[05/31 16:17:06   1218s] z: 5, totalTracks: 1
[05/31 16:17:06   1218s] z: 7, totalTracks: 1
[05/31 16:17:06   1218s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:06   1218s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:06   1218s] Initializing Route Infrastructure for color support ...
[05/31 16:17:06   1218s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3712.6M, EPOCH TIME: 1748722626.686942
[05/31 16:17:06   1218s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3712.6M, EPOCH TIME: 1748722626.689743
[05/31 16:17:06   1218s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:06   1218s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:06   1218s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3712.6M, EPOCH TIME: 1748722626.695196
[05/31 16:17:06   1218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:06   1218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:06   1218s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3712.6M, EPOCH TIME: 1748722626.865859
[05/31 16:17:06   1218s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3712.6M, EPOCH TIME: 1748722626.865954
[05/31 16:17:06   1218s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3712.6M, EPOCH TIME: 1748722626.866035
[05/31 16:17:06   1218s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3712.6MB).
[05/31 16:17:06   1218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3712.6M, EPOCH TIME: 1748722626.866357
[05/31 16:17:06   1218s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:06   1218s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:06   1218s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:19 mem=3712.6M
[05/31 16:17:06   1218s] ### Creating RouteCongInterface, started
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:06   1218s] 
[05/31 16:17:06   1218s] #optDebug: {0, 1.000}
[05/31 16:17:06   1218s] ### Creating RouteCongInterface, finished
[05/31 16:17:06   1218s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:07   1219s] *info: 1 clock net excluded
[05/31 16:17:07   1219s] *info: 1 ideal net excluded from IPO operation.
[05/31 16:17:07   1219s] *info: 1 net with fixed/cover wires excluded.
[05/31 16:17:07   1219s]  unitDynamic=0.296662014110 unitLeakage=2.71201, designSmallDynamic=2.548163882382 designSmallLeakge=11.741881957826 largestInvLkgPwrAreaRatio=0.000107444538 smallCellArea_=125280.0 
[05/31 16:17:07   1219s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3791.8M, EPOCH TIME: 1748722627.951835
[05/31 16:17:07   1219s] Found 0 hard placement blockage before merging.
[05/31 16:17:07   1219s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3791.8M, EPOCH TIME: 1748722627.951936
[05/31 16:17:09   1221s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/31 16:17:09   1221s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/31 16:17:09   1221s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
[05/31 16:17:09   1221s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/31 16:17:09   1221s] |   0.000|   0.000|   14.37%|   0:00:00.0| 3793.8M|view_slow_mission|       NA| NA                                      |
[05/31 16:17:09   1221s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3793.8M) ***
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3793.8M) ***
[05/31 16:17:09   1221s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:09   1221s] Bottom Preferred Layer:
[05/31 16:17:09   1221s]     None
[05/31 16:17:09   1221s] Via Pillar Rule:
[05/31 16:17:09   1221s]     None
[05/31 16:17:09   1221s] Finished writing unified metrics of routing constraints.
[05/31 16:17:09   1221s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/31 16:17:09   1221s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5192.57, Stn-len 0
[05/31 16:17:09   1221s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:09   1221s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3793.8M, EPOCH TIME: 1748722629.341547
[05/31 16:17:09   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:09   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.006, MEM:3733.8M, EPOCH TIME: 1748722629.347935
[05/31 16:17:09   1221s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:17:09   1221s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:09   1221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.12
[05/31 16:17:09   1221s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:20:21.3/0:26:24.9 (0.8), mem = 3733.8M
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] =============================================================================================
[05/31 16:17:09   1221s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.10-p003_1
[05/31 16:17:09   1221s] =============================================================================================
[05/31 16:17:09   1221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:09   1221s] ---------------------------------------------------------------------------------------------
[05/31 16:17:09   1221s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:09   1221s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  43.4 % )     0:00:02.6 /  0:00:02.5    1.0
[05/31 16:17:09   1221s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:09   1221s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:09   1221s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:17:09   1221s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:09   1221s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:09   1221s] [ TransformInit          ]      1   0:00:00.4  (   6.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 16:17:09   1221s] [ PowerUnitCalc          ]      1   0:00:00.7  (  11.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 16:17:09   1221s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:09   1221s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:09   1221s] [ MISC                   ]          0:00:02.1  (  34.8 % )     0:00:02.1 /  0:00:02.1    1.0
[05/31 16:17:09   1221s] ---------------------------------------------------------------------------------------------
[05/31 16:17:09   1221s]  GlobalOpt #1 TOTAL                 0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[05/31 16:17:09   1221s] ---------------------------------------------------------------------------------------------
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] End: GigaOpt Global Optimization
[05/31 16:17:09   1221s] Leakage Power Opt: resetting the buf/inv selection
[05/31 16:17:09   1221s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 16:17:09   1221s] Begin: Collecting metrics
[05/31 16:17:09   1221s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3734 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:09   1221s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4037.9M, current mem=4031.7M)

[05/31 16:17:09   1221s] End: Collecting metrics
[05/31 16:17:09   1221s] *** Timing Is met
[05/31 16:17:09   1221s] *** Check timing (0:00:00.0)
[05/31 16:17:09   1221s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:09   1221s] optDesignOneStep: Power Flow
[05/31 16:17:09   1221s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:09   1221s] Deleting Lib Analyzer.
[05/31 16:17:09   1221s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -nonLegal  -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[05/31 16:17:09   1221s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:09   1221s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:09   1221s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:09   1221s] ### Creating LA Mngr. totSessionCpu=0:20:21 mem=3733.8M
[05/31 16:17:09   1221s] ### Creating LA Mngr, finished. totSessionCpu=0:20:21 mem=3733.8M
[05/31 16:17:09   1221s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] Begin: Area Power Optimization
[05/31 16:17:09   1221s] Processing average sequential pin duty cycle 
[05/31 16:17:09   1221s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3791.9M, EPOCH TIME: 1748722629.484601
[05/31 16:17:09   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:09   1221s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.172, MEM:3791.9M, EPOCH TIME: 1748722629.656105
[05/31 16:17:09   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/31 16:17:09   1221s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:09   1221s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:09   1221s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:22 mem=3791.9M
[05/31 16:17:09   1221s] OPERPROF: Starting DPlace-Init at level 1, MEM:3791.9M, EPOCH TIME: 1748722629.659211
[05/31 16:17:09   1221s] Processing tracks to init pin-track alignment.
[05/31 16:17:09   1221s] z: 1, totalTracks: 1
[05/31 16:17:09   1221s] z: 3, totalTracks: 1
[05/31 16:17:09   1221s] z: 5, totalTracks: 1
[05/31 16:17:09   1221s] z: 7, totalTracks: 1
[05/31 16:17:09   1221s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:09   1221s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:09   1221s] Initializing Route Infrastructure for color support ...
[05/31 16:17:09   1221s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3791.9M, EPOCH TIME: 1748722629.659454
[05/31 16:17:09   1221s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3791.9M, EPOCH TIME: 1748722629.662262
[05/31 16:17:09   1221s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:09   1221s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:09   1221s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3791.9M, EPOCH TIME: 1748722629.667705
[05/31 16:17:09   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:09   1221s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3791.9M, EPOCH TIME: 1748722629.839078
[05/31 16:17:09   1221s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3791.9M, EPOCH TIME: 1748722629.839173
[05/31 16:17:09   1221s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3791.9M, EPOCH TIME: 1748722629.839254
[05/31 16:17:09   1221s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3791.9MB).
[05/31 16:17:09   1221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3791.9M, EPOCH TIME: 1748722629.839586
[05/31 16:17:09   1221s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:09   1221s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:09   1221s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:22 mem=3791.9M
[05/31 16:17:09   1221s] Begin: Area Power Reclaim Optimization
[05/31 16:17:09   1221s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:21.8/0:26:25.3 (0.8), mem = 3791.9M
[05/31 16:17:09   1221s] 
[05/31 16:17:09   1221s] Creating Lib Analyzer ...
[05/31 16:17:10   1222s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:17:10   1222s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:17:10   1222s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:17:10   1222s] 
[05/31 16:17:10   1222s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:17:12   1223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:24 mem=3793.9M
[05/31 16:17:12   1224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:24 mem=3793.9M
[05/31 16:17:12   1224s] Creating Lib Analyzer, finished. 
[05/31 16:17:12   1224s] Processing average sequential pin duty cycle 
[05/31 16:17:12   1224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.13
[05/31 16:17:12   1224s] (I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
[05/31 16:17:12   1224s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:12   1224s] 
[05/31 16:17:12   1224s] Active Setup views: view_slow_mission 
[05/31 16:17:12   1224s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 16:17:12   1224s] ### Creating RouteCongInterface, started
[05/31 16:17:12   1224s] 
[05/31 16:17:12   1224s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:12   1224s] 
[05/31 16:17:12   1224s] #optDebug: {0, 1.000}
[05/31 16:17:12   1224s] ### Creating RouteCongInterface, finished
[05/31 16:17:12   1224s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:12   1224s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3793.9M, EPOCH TIME: 1748722632.825811
[05/31 16:17:12   1224s] Found 0 hard placement blockage before merging.
[05/31 16:17:12   1224s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3793.9M, EPOCH TIME: 1748722632.825923
[05/31 16:17:12   1224s] Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 14.37
[05/31 16:17:12   1224s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:12   1224s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 16:17:12   1224s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:12   1224s] |   14.37%|        -|   0.018|   0.000|   0:00:00.0| 3793.9M|
[05/31 16:17:13   1225s] |   14.37%|        0|   0.018|   0.000|   0:00:01.0| 3795.4M|
[05/31 16:17:13   1225s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:13   1225s] |   14.37%|        0|   0.018|   0.000|   0:00:00.0| 3795.4M|
[05/31 16:17:13   1225s] |   14.37%|        0|   0.018|   0.000|   0:00:00.0| 3795.4M|
[05/31 16:17:13   1225s] |   14.36%|        1|   0.018|   0.000|   0:00:00.0| 3819.0M|
[05/31 16:17:13   1225s] |   14.36%|        0|   0.018|   0.000|   0:00:00.0| 3819.0M|
[05/31 16:17:13   1225s] Running power reclaim iteration with 0.02487 cutoff 
[05/31 16:17:15   1226s] |   14.36%|        1|   0.018|   0.000|   0:00:02.0| 3827.0M|
[05/31 16:17:15   1226s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:15   1226s] |   14.36%|        0|   0.018|   0.000|   0:00:00.0| 3827.0M|
[05/31 16:17:15   1226s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:15   1226s] Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 14.36
[05/31 16:17:15   1226s] 
[05/31 16:17:15   1226s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[05/31 16:17:15   1226s] --------------------------------------------------------------
[05/31 16:17:15   1226s] |                                   | Total     | Sequential |
[05/31 16:17:15   1226s] --------------------------------------------------------------
[05/31 16:17:15   1226s] | Num insts resized                 |       2  |       0    |
[05/31 16:17:15   1226s] | Num insts undone                  |       0  |       0    |
[05/31 16:17:15   1226s] | Num insts Downsized               |       1  |       0    |
[05/31 16:17:15   1226s] | Num insts Samesized               |       1  |       0    |
[05/31 16:17:15   1226s] | Num insts Upsized                 |       0  |       0    |
[05/31 16:17:15   1226s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 16:17:15   1226s] --------------------------------------------------------------
[05/31 16:17:15   1226s] Bottom Preferred Layer:
[05/31 16:17:15   1226s]     None
[05/31 16:17:15   1226s] Via Pillar Rule:
[05/31 16:17:15   1226s]     None
[05/31 16:17:15   1226s] Finished writing unified metrics of routing constraints.
[05/31 16:17:15   1226s] 
[05/31 16:17:15   1226s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 1
[05/31 16:17:15   1226s] End: Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:06.0) **
[05/31 16:17:15   1226s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:15   1226s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/31 16:17:15   1226s] (I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
[05/31 16:17:15   1226s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:15   1226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.13
[05/31 16:17:15   1226s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:20:27.0/0:26:30.5 (0.8), mem = 3827.0M
[05/31 16:17:15   1226s] 
[05/31 16:17:15   1226s] =============================================================================================
[05/31 16:17:15   1226s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.10-p003_1
[05/31 16:17:15   1226s] =============================================================================================
[05/31 16:17:15   1226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:15   1226s] ---------------------------------------------------------------------------------------------
[05/31 16:17:15   1226s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:15   1226s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  47.7 % )     0:00:02.5 /  0:00:02.5    1.0
[05/31 16:17:15   1226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:15   1226s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:17:15   1226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:15   1226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:15   1226s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 16:17:15   1226s] [ OptimizationStep       ]      1   0:00:01.4  (  27.3 % )     0:00:02.2 /  0:00:02.2    1.0
[05/31 16:17:15   1226s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.4 % )     0:00:00.7 /  0:00:00.8    1.0
[05/31 16:17:15   1226s] [ OptGetWeight           ]    663   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[05/31 16:17:15   1226s] [ OptEval                ]    663   0:00:00.5  (   9.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:15   1226s] [ OptCommit              ]    663   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[05/31 16:17:15   1226s] [ PostCommitDelayUpdate  ]    661   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:17:15   1226s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:17:15   1226s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.1
[05/31 16:17:15   1226s] [ MISC                   ]          0:00:00.5  (   9.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:15   1226s] ---------------------------------------------------------------------------------------------
[05/31 16:17:15   1226s]  AreaOpt #1 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.2    1.0
[05/31 16:17:15   1226s] ---------------------------------------------------------------------------------------------
[05/31 16:17:15   1226s] 
[05/31 16:17:15   1226s] Executing incremental physical updates
[05/31 16:17:15   1226s] Executing incremental physical updates
[05/31 16:17:15   1226s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:15   1226s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3827.0M, EPOCH TIME: 1748722635.042605
[05/31 16:17:15   1226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:15   1226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:15   1226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:15   1226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:15   1226s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3746.0M, EPOCH TIME: 1748722635.048162
[05/31 16:17:15   1226s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=3746.03M, totSessionCpu=0:20:27).
[05/31 16:17:15   1226s] Begin: Collecting metrics
[05/31 16:17:15   1227s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3746 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:15   1227s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4041.8M, current mem=4034.8M)

[05/31 16:17:15   1227s] End: Collecting metrics
[05/31 16:17:15   1227s] skipped the cell partition in DRV
[05/31 16:17:15   1227s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:15   1227s] optDesignOneStep: Power Flow
[05/31 16:17:15   1227s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:15   1227s] Deleting Lib Analyzer.
[05/31 16:17:15   1227s] Begin: GigaOpt Optimization in WNS mode
[05/31 16:17:15   1227s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/31 16:17:15   1227s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:15   1227s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:15   1227s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:15   1227s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:27.1/0:26:30.7 (0.8), mem = 3746.0M
[05/31 16:17:15   1227s] Processing average sequential pin duty cycle 
[05/31 16:17:15   1227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.14
[05/31 16:17:15   1227s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:17:15   1227s] 
[05/31 16:17:15   1227s] Creating Lib Analyzer ...
[05/31 16:17:15   1227s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:17:15   1227s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:17:15   1227s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:17:15   1227s] 
[05/31 16:17:15   1227s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:17:17   1229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:29 mem=3746.0M
[05/31 16:17:17   1229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:30 mem=3746.0M
[05/31 16:17:17   1229s] Creating Lib Analyzer, finished. 
[05/31 16:17:18   1230s] (I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
[05/31 16:17:18   1230s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s] Active Setup views: view_slow_mission 
[05/31 16:17:18   1230s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3746.0M, EPOCH TIME: 1748722638.367736
[05/31 16:17:18   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:18   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:18   1230s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.238, MEM:3746.0M, EPOCH TIME: 1748722638.605700
[05/31 16:17:18   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:18   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:18   1230s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/31 16:17:18   1230s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:18   1230s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[05/31 16:17:18   1230s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:31 mem=3746.0M
[05/31 16:17:18   1230s] OPERPROF: Starting DPlace-Init at level 1, MEM:3746.0M, EPOCH TIME: 1748722638.623663
[05/31 16:17:18   1230s] Processing tracks to init pin-track alignment.
[05/31 16:17:18   1230s] z: 1, totalTracks: 1
[05/31 16:17:18   1230s] z: 3, totalTracks: 1
[05/31 16:17:18   1230s] z: 5, totalTracks: 1
[05/31 16:17:18   1230s] z: 7, totalTracks: 1
[05/31 16:17:18   1230s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:18   1230s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:18   1230s] Initializing Route Infrastructure for color support ...
[05/31 16:17:18   1230s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3746.0M, EPOCH TIME: 1748722638.623927
[05/31 16:17:18   1230s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3746.0M, EPOCH TIME: 1748722638.626796
[05/31 16:17:18   1230s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:18   1230s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:18   1230s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3746.0M, EPOCH TIME: 1748722638.632386
[05/31 16:17:18   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:18   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:18   1230s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.237, MEM:3746.0M, EPOCH TIME: 1748722638.869073
[05/31 16:17:18   1230s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3746.0M, EPOCH TIME: 1748722638.869186
[05/31 16:17:18   1230s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.000, MEM:3746.0M, EPOCH TIME: 1748722638.869273
[05/31 16:17:18   1230s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3746.0MB).
[05/31 16:17:18   1230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.246, MEM:3746.0M, EPOCH TIME: 1748722638.869610
[05/31 16:17:18   1230s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:18   1230s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:18   1230s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:31 mem=3746.0M
[05/31 16:17:18   1230s] ### Creating RouteCongInterface, started
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8500} {7, 0.032, 0.8500} {8, 0.016, 0.8500} {9, 0.016, 0.8500} {10, 0.004, 0.8500} {11, 0.004, 0.8500} 
[05/31 16:17:18   1230s] 
[05/31 16:17:18   1230s] #optDebug: {0, 1.000}
[05/31 16:17:18   1230s] ### Creating RouteCongInterface, finished
[05/31 16:17:18   1230s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:19   1231s] *info: 1 clock net excluded
[05/31 16:17:19   1231s] *info: 1 ideal net excluded from IPO operation.
[05/31 16:17:19   1231s] *info: 1 net with fixed/cover wires excluded.
[05/31 16:17:19   1231s]  unitDynamic=0.296607336896 unitLeakage=2.71163, designSmallDynamic=2.548028534381 designSmallLeakge=11.742908783835 largestInvLkgPwrAreaRatio=0.000107453934 smallCellArea_=125280.0 
[05/31 16:17:19   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.22565.1
[05/31 16:17:19   1231s] PathGroup :  reg2reg  TargetSlack : 0.0061 
[05/31 16:17:19   1231s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 14.36
[05/31 16:17:19   1231s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.044|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.044|0.000|
+----------+------+-----+

[05/31 16:17:19   1231s] Bottom Preferred Layer:
[05/31 16:17:19   1231s]     None
[05/31 16:17:19   1231s] Via Pillar Rule:
[05/31 16:17:19   1231s]     None
[05/31 16:17:19   1231s] Finished writing unified metrics of routing constraints.
[05/31 16:17:19   1231s] 
[05/31 16:17:19   1231s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3813.2M) ***
[05/31 16:17:19   1231s] 
[05/31 16:17:19   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.22565.1
[05/31 16:17:19   1231s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5192.57, Stn-len 0
[05/31 16:17:20   1231s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:20   1231s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3813.2M, EPOCH TIME: 1748722640.001050
[05/31 16:17:20   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1231s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:3753.2M, EPOCH TIME: 1748722640.022161
[05/31 16:17:20   1231s] (I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
[05/31 16:17:20   1231s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:20   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.14
[05/31 16:17:20   1231s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:20:31.9/0:26:35.5 (0.8), mem = 3753.2M
[05/31 16:17:20   1231s] 
[05/31 16:17:20   1231s] =============================================================================================
[05/31 16:17:20   1231s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              23.10-p003_1
[05/31 16:17:20   1231s] =============================================================================================
[05/31 16:17:20   1231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:20   1231s] ---------------------------------------------------------------------------------------------
[05/31 16:17:20   1231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:20   1231s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  55.1 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:17:20   1231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:20   1231s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:17:20   1231s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:20   1231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:20   1231s] [ TransformInit          ]      1   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 16:17:20   1231s] [ PowerUnitCalc          ]      1   0:00:00.7  (  14.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 16:17:20   1231s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.3    1.0
[05/31 16:17:20   1231s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:20   1231s] [ MISC                   ]          0:00:00.8  (  17.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 16:17:20   1231s] ---------------------------------------------------------------------------------------------
[05/31 16:17:20   1231s]  WnsOpt #1 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[05/31 16:17:20   1231s] ---------------------------------------------------------------------------------------------
[05/31 16:17:20   1231s] 
[05/31 16:17:20   1231s] Begin: Collecting metrics
[05/31 16:17:20   1231s] 
	GigaOpt Setup Optimization summary:
[05/31 16:17:20   1231s] 
	 -------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------|
	| end_setup_fixing |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3813 |
	 -------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:20   1231s] 
[05/31 16:17:20   1232s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3813 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:20   1232s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4047.3M, current mem=4043.8M)

[05/31 16:17:20   1232s] End: Collecting metrics
[05/31 16:17:20   1232s] End: GigaOpt Optimization in WNS mode
[05/31 16:17:20   1232s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:20   1232s] optDesignOneStep: Power Flow
[05/31 16:17:20   1232s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:17:20   1232s] Deleting Lib Analyzer.
[05/31 16:17:20   1232s] GigaOpt: target slack met, skip TNS optimization
[05/31 16:17:20   1232s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[05/31 16:17:20   1232s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:20   1232s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:20   1232s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:20   1232s] ### Creating LA Mngr. totSessionCpu=0:20:32 mem=3751.2M
[05/31 16:17:20   1232s] ### Creating LA Mngr, finished. totSessionCpu=0:20:32 mem=3751.2M
[05/31 16:17:20   1232s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s] Begin: Area Power Optimization
[05/31 16:17:20   1232s] Processing average sequential pin duty cycle 
[05/31 16:17:20   1232s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3809.3M, EPOCH TIME: 1748722640.205468
[05/31 16:17:20   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:20   1232s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.171, MEM:3809.3M, EPOCH TIME: 1748722640.376075
[05/31 16:17:20   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1232s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/31 16:17:20   1232s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:20   1232s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:20   1232s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:32 mem=3809.3M
[05/31 16:17:20   1232s] OPERPROF: Starting DPlace-Init at level 1, MEM:3809.3M, EPOCH TIME: 1748722640.379173
[05/31 16:17:20   1232s] Processing tracks to init pin-track alignment.
[05/31 16:17:20   1232s] z: 1, totalTracks: 1
[05/31 16:17:20   1232s] z: 3, totalTracks: 1
[05/31 16:17:20   1232s] z: 5, totalTracks: 1
[05/31 16:17:20   1232s] z: 7, totalTracks: 1
[05/31 16:17:20   1232s] #spOpts: N=22 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 16:17:20   1232s] #spOpts: rpCkHalo=4 
[05/31 16:17:20   1232s] Initializing Route Infrastructure for color support ...
[05/31 16:17:20   1232s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3809.3M, EPOCH TIME: 1748722640.379413
[05/31 16:17:20   1232s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3809.3M, EPOCH TIME: 1748722640.382249
[05/31 16:17:20   1232s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:20   1232s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:20   1232s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3809.3M, EPOCH TIME: 1748722640.387690
[05/31 16:17:20   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:20   1232s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3809.3M, EPOCH TIME: 1748722640.558459
[05/31 16:17:20   1232s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3809.3M, EPOCH TIME: 1748722640.558566
[05/31 16:17:20   1232s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3809.3M, EPOCH TIME: 1748722640.558641
[05/31 16:17:20   1232s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3809.3MB).
[05/31 16:17:20   1232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3809.3M, EPOCH TIME: 1748722640.559001
[05/31 16:17:20   1232s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:20   1232s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:20   1232s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:32 mem=3809.3M
[05/31 16:17:20   1232s] Begin: Area Power Reclaim Optimization
[05/31 16:17:20   1232s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:32.5/0:26:36.1 (0.8), mem = 3809.3M
[05/31 16:17:20   1232s] 
[05/31 16:17:20   1232s] Creating Lib Analyzer ...
[05/31 16:17:21   1232s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:17:21   1232s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:17:21   1232s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:17:21   1232s] 
[05/31 16:17:21   1232s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:17:22   1234s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:35 mem=3813.4M
[05/31 16:17:23   1234s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:35 mem=3813.4M
[05/31 16:17:23   1234s] Creating Lib Analyzer, finished. 
[05/31 16:17:23   1234s] Processing average sequential pin duty cycle 
[05/31 16:17:23   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.15
[05/31 16:17:23   1235s] (I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
[05/31 16:17:23   1235s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:23   1235s] 
[05/31 16:17:23   1235s] Active Setup views: view_slow_mission 
[05/31 16:17:23   1235s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 16:17:23   1235s] ### Creating RouteCongInterface, started
[05/31 16:17:23   1235s] 
[05/31 16:17:23   1235s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:23   1235s] 
[05/31 16:17:23   1235s] #optDebug: {0, 1.000}
[05/31 16:17:23   1235s] ### Creating RouteCongInterface, finished
[05/31 16:17:23   1235s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:23   1235s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3813.4M, EPOCH TIME: 1748722643.526112
[05/31 16:17:23   1235s] Found 0 hard placement blockage before merging.
[05/31 16:17:23   1235s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3813.4M, EPOCH TIME: 1748722643.526223
[05/31 16:17:23   1235s] Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 14.36
[05/31 16:17:23   1235s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:23   1235s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 16:17:23   1235s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:23   1235s] |   14.36%|        -|   0.012|   0.000|   0:00:00.0| 3813.4M|
[05/31 16:17:23   1235s] |   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
[05/31 16:17:23   1235s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:23   1235s] |   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
[05/31 16:17:23   1235s] |   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
[05/31 16:17:23   1235s] |   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
[05/31 16:17:23   1235s] Running power reclaim iteration with 0.02487 cutoff 
[05/31 16:17:25   1237s] |   14.36%|        0|   0.012|   0.000|   0:00:02.0| 3816.9M|
[05/31 16:17:25   1237s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:25   1237s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/31 16:17:25   1237s] |   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
[05/31 16:17:25   1237s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:25   1237s] Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 14.36
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 16:17:25   1237s] --------------------------------------------------------------
[05/31 16:17:25   1237s] |                                   | Total     | Sequential |
[05/31 16:17:25   1237s] --------------------------------------------------------------
[05/31 16:17:25   1237s] | Num insts resized                 |       0  |       0    |
[05/31 16:17:25   1237s] | Num insts undone                  |       0  |       0    |
[05/31 16:17:25   1237s] | Num insts Downsized               |       0  |       0    |
[05/31 16:17:25   1237s] | Num insts Samesized               |       0  |       0    |
[05/31 16:17:25   1237s] | Num insts Upsized                 |       0  |       0    |
[05/31 16:17:25   1237s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 16:17:25   1237s] --------------------------------------------------------------
[05/31 16:17:25   1237s] Bottom Preferred Layer:
[05/31 16:17:25   1237s]     None
[05/31 16:17:25   1237s] Via Pillar Rule:
[05/31 16:17:25   1237s]     None
[05/31 16:17:25   1237s] Finished writing unified metrics of routing constraints.
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 16:17:25   1237s] End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:05.0) **
[05/31 16:17:25   1237s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3816.9M, EPOCH TIME: 1748722645.455379
[05/31 16:17:25   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:25   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3814.9M, EPOCH TIME: 1748722645.461955
[05/31 16:17:25   1237s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3814.9M, EPOCH TIME: 1748722645.463609
[05/31 16:17:25   1237s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3814.9M, EPOCH TIME: 1748722645.463737
[05/31 16:17:25   1237s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3814.9M, EPOCH TIME: 1748722645.463953
[05/31 16:17:25   1237s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.003, MEM:3814.9M, EPOCH TIME: 1748722645.467427
[05/31 16:17:25   1237s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3814.9M, EPOCH TIME: 1748722645.473419
[05/31 16:17:25   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:25   1237s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.170, REAL:0.171, MEM:3814.9M, EPOCH TIME: 1748722645.644873
[05/31 16:17:25   1237s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3814.9M, EPOCH TIME: 1748722645.644977
[05/31 16:17:25   1237s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3814.9M, EPOCH TIME: 1748722645.645058
[05/31 16:17:25   1237s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3814.9M, EPOCH TIME: 1748722645.645274
[05/31 16:17:25   1237s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3814.9M, EPOCH TIME: 1748722645.645364
[05/31 16:17:25   1237s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.182, MEM:3814.9M, EPOCH TIME: 1748722645.645508
[05/31 16:17:25   1237s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.180, REAL:0.182, MEM:3814.9M, EPOCH TIME: 1748722645.645556
[05/31 16:17:25   1237s] TDRefine: refinePlace mode is spiral
[05/31 16:17:25   1237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.8
[05/31 16:17:25   1237s] OPERPROF: Starting Refine-Place at level 1, MEM:3814.9M, EPOCH TIME: 1748722645.645641
[05/31 16:17:25   1237s] *** Starting refinePlace (0:20:38 mem=3814.9M) ***
[05/31 16:17:25   1237s] Total net bbox length = 3.940e+03 (2.044e+03 1.896e+03) (ext = 1.438e+02)
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:25   1237s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3814.9M, EPOCH TIME: 1748722645.646658
[05/31 16:17:25   1237s] # Found 0 legal fixed insts to color.
[05/31 16:17:25   1237s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3814.9M, EPOCH TIME: 1748722645.646770
[05/31 16:17:25   1237s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3814.9M, EPOCH TIME: 1748722645.647121
[05/31 16:17:25   1237s]   Signal wire search tree: 1158 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:17:25   1237s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.001, MEM:3814.9M, EPOCH TIME: 1748722645.647959
[05/31 16:17:25   1237s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:17:25   1237s] Set min layer with design mode ( 3 )
[05/31 16:17:25   1237s] Set max layer with default ( 127 )
[05/31 16:17:25   1237s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:25   1237s] Min route layer (adjusted) = 3
[05/31 16:17:25   1237s] Max route layer (adjusted) = 11
[05/31 16:17:25   1237s] Set min layer with design mode ( 3 )
[05/31 16:17:25   1237s] Set max layer with default ( 127 )
[05/31 16:17:25   1237s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:25   1237s] Min route layer (adjusted) = 3
[05/31 16:17:25   1237s] Max route layer (adjusted) = 11
[05/31 16:17:25   1237s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3814.9M, EPOCH TIME: 1748722645.652637
[05/31 16:17:25   1237s] Starting refinePlace ...
[05/31 16:17:25   1237s] Set min layer with design mode ( 3 )
[05/31 16:17:25   1237s] Set max layer with default ( 127 )
[05/31 16:17:25   1237s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:25   1237s] Min route layer (adjusted) = 3
[05/31 16:17:25   1237s] Max route layer (adjusted) = 11
[05/31 16:17:25   1237s] One DDP V2 for no tweak run.
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s]  Info: 0 filler has been deleted!
[05/31 16:17:25   1237s] Move report: legalization moves 2 insts, mean move: 0.29 um, max move: 0.46 um spiral
[05/31 16:17:25   1237s] 	Max move on inst (intadd_0/U7): (43.50, 38.02) --> (43.96, 38.02)
[05/31 16:17:25   1237s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:25   1237s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:25   1237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3803.9MB) @(0:20:38 - 0:20:38).
[05/31 16:17:25   1237s] Move report: Detail placement moves 2 insts, mean move: 0.29 um, max move: 0.46 um 
[05/31 16:17:25   1237s] 	Max move on inst (intadd_0/U7): (43.50, 38.02) --> (43.96, 38.02)
[05/31 16:17:25   1237s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3803.9MB
[05/31 16:17:25   1237s] Statistics of distance of Instance movement in refine placement:
[05/31 16:17:25   1237s]   maximum (X+Y) =         0.46 um
[05/31 16:17:25   1237s]   inst (intadd_0/U7) with max move: (43.5, 38.02) -> (43.964, 38.02)
[05/31 16:17:25   1237s]   mean    (X+Y) =         0.29 um
[05/31 16:17:25   1237s] Summary Report:
[05/31 16:17:25   1237s] Instances move: 2 (out of 1128 movable)
[05/31 16:17:25   1237s] Instances flipped: 0
[05/31 16:17:25   1237s] Mean displacement: 0.29 um
[05/31 16:17:25   1237s] Max displacement: 0.46 um (Instance: intadd_0/U7) (43.5, 38.02) -> (43.964, 38.02)
[05/31 16:17:25   1237s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 16:17:25   1237s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:17:25   1237s] Total instances moved : 2
[05/31 16:17:25   1237s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.140, REAL:0.134, MEM:3803.9M, EPOCH TIME: 1748722645.786533
[05/31 16:17:25   1237s] Total net bbox length = 3.941e+03 (2.045e+03 1.896e+03) (ext = 1.438e+02)
[05/31 16:17:25   1237s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3803.9MB
[05/31 16:17:25   1237s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3803.9MB) @(0:20:38 - 0:20:38).
[05/31 16:17:25   1237s] *** Finished refinePlace (0:20:38 mem=3803.9M) ***
[05/31 16:17:25   1237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.8
[05/31 16:17:25   1237s] OPERPROF: Finished Refine-Place at level 1, CPU:0.150, REAL:0.142, MEM:3803.9M, EPOCH TIME: 1748722645.787539
[05/31 16:17:25   1237s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3803.9M, EPOCH TIME: 1748722645.793187
[05/31 16:17:25   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:25   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3798.9M, EPOCH TIME: 1748722645.798607
[05/31 16:17:25   1237s] *** maximum move = 0.46 um ***
[05/31 16:17:25   1237s] *** Finished re-routing un-routed nets (3798.9M) ***
[05/31 16:17:25   1237s] OPERPROF: Starting DPlace-Init at level 1, MEM:3798.9M, EPOCH TIME: 1748722645.800540
[05/31 16:17:25   1237s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3798.9M, EPOCH TIME: 1748722645.800762
[05/31 16:17:25   1237s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3798.9M, EPOCH TIME: 1748722645.803697
[05/31 16:17:25   1237s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3798.9M, EPOCH TIME: 1748722645.809526
[05/31 16:17:25   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:25   1237s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.176, MEM:3798.9M, EPOCH TIME: 1748722645.985085
[05/31 16:17:25   1237s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3798.9M, EPOCH TIME: 1748722645.985189
[05/31 16:17:25   1237s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3798.9M, EPOCH TIME: 1748722645.985274
[05/31 16:17:25   1237s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3798.9M, EPOCH TIME: 1748722645.985489
[05/31 16:17:25   1237s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3798.9M, EPOCH TIME: 1748722645.985582
[05/31 16:17:25   1237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.185, MEM:3798.9M, EPOCH TIME: 1748722645.985754
[05/31 16:17:25   1237s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:25   1237s] 
[05/31 16:17:25   1237s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=3798.9M) ***
[05/31 16:17:25   1237s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:25   1237s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/31 16:17:26   1237s] (I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
[05/31 16:17:26   1237s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:26   1237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.15
[05/31 16:17:26   1237s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:20:37.9/0:26:41.5 (0.8), mem = 3814.9M
[05/31 16:17:26   1237s] 
[05/31 16:17:26   1237s] =============================================================================================
[05/31 16:17:26   1237s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.10-p003_1
[05/31 16:17:26   1237s] =============================================================================================
[05/31 16:17:26   1237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:26   1237s] ---------------------------------------------------------------------------------------------
[05/31 16:17:26   1237s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  45.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/31 16:17:26   1237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 16:17:26   1237s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 16:17:26   1237s] [ OptimizationStep       ]      1   0:00:01.4  (  26.2 % )     0:00:01.9 /  0:00:01.9    1.0
[05/31 16:17:26   1237s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:26   1237s] [ OptGetWeight           ]    332   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ OptEval                ]    332   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.1
[05/31 16:17:26   1237s] [ OptCommit              ]    332   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ PostCommitDelayUpdate  ]    331   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/31 16:17:26   1237s] [ RefinePlace            ]      1   0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:26   1237s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:26   1237s] [ MISC                   ]          0:00:00.5  (   9.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:26   1237s] ---------------------------------------------------------------------------------------------
[05/31 16:17:26   1237s]  AreaOpt #2 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[05/31 16:17:26   1237s] ---------------------------------------------------------------------------------------------
[05/31 16:17:26   1237s] 
[05/31 16:17:26   1237s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:26   1237s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3814.9M, EPOCH TIME: 1748722646.006046
[05/31 16:17:26   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1237s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3756.9M, EPOCH TIME: 1748722646.011301
[05/31 16:17:26   1237s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=3756.91M, totSessionCpu=0:20:38).
[05/31 16:17:26   1237s] Begin: Collecting metrics
[05/31 16:17:26   1237s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3757 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:26   1238s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4053.7M, current mem=4046.9M)

[05/31 16:17:26   1238s] End: Collecting metrics
[05/31 16:17:26   1238s] **optDesign ... cpu = 0:08:25, real = 0:09:39, mem = 4046.9M, totSessionCpu=0:20:38 **
[05/31 16:17:26   1238s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3756.9M, EPOCH TIME: 1748722646.180586
[05/31 16:17:26   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:26   1238s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.235, MEM:3756.9M, EPOCH TIME: 1748722646.415150
[05/31 16:17:26   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.044  | 49.724  | 49.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 16:17:26   1238s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[05/31 16:17:26   1238s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:26   1238s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:26   1238s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:26   1238s] ### Creating LA Mngr. totSessionCpu=0:20:38 mem=3825.1M
[05/31 16:17:26   1238s] ### Creating LA Mngr, finished. totSessionCpu=0:20:38 mem=3825.1M
[05/31 16:17:26   1238s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3825.1M, EPOCH TIME: 1748722646.480591
[05/31 16:17:26   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:26   1238s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.235, MEM:3825.1M, EPOCH TIME: 1748722646.715541
[05/31 16:17:26   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin: Power Optimization
[05/31 16:17:26   1238s] Processing average sequential pin duty cycle 
[05/31 16:17:26   1238s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin Power Analysis
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s]              0V	    gnd
[05/31 16:17:26   1238s]           0.72V	    vdd
[05/31 16:17:26   1238s] Begin Processing Timing Library for Power Calculation
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin Processing Power Net/Grid for Power Calculation
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin Processing Timing Window Data for Power Calculation
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin Processing User Attributes
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin Processing Signal Activity
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] Begin Power Computation
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s]       ----------------------------------------------------------
[05/31 16:17:26   1238s]       # of cell(s) missing both power/leakage table: 0
[05/31 16:17:26   1238s]       # of cell(s) missing power table: 0
[05/31 16:17:26   1238s]       # of cell(s) missing leakage table: 0
[05/31 16:17:26   1238s]       ----------------------------------------------------------
[05/31 16:17:26   1238s] 
[05/31 16:17:26   1238s] 
[05/31 16:17:27   1239s]       # of MSMV cell(s) missing power_level: 0
[05/31 16:17:27   1239s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s] Begin Processing User Attributes
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s] *



[05/31 16:17:27   1239s] Total Power
[05/31 16:17:27   1239s] -----------------------------------------------------------------------------------------
[05/31 16:17:27   1239s] Total Internal Power:        0.00499996 	    8.8800%
[05/31 16:17:27   1239s] Total Switching Power:       0.00170840 	    3.0341%
[05/31 16:17:27   1239s] Total Leakage Power:         0.04959755 	   88.0859%
[05/31 16:17:27   1239s] Total Power:                 0.05630591
[05/31 16:17:27   1239s] -----------------------------------------------------------------------------------------
[05/31 16:17:27   1239s] Processing average sequential pin duty cycle 
[05/31 16:17:27   1239s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3825.1M, EPOCH TIME: 1748722647.276978
[05/31 16:17:27   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:27   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:27   1239s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.235, MEM:3825.1M, EPOCH TIME: 1748722647.511938
[05/31 16:17:27   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:27   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:27   1239s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/31 16:17:27   1239s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:27   1239s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:27   1239s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:39 mem=3825.1M
[05/31 16:17:27   1239s] OPERPROF: Starting DPlace-Init at level 1, MEM:3825.1M, EPOCH TIME: 1748722647.530381
[05/31 16:17:27   1239s] Processing tracks to init pin-track alignment.
[05/31 16:17:27   1239s] z: 1, totalTracks: 1
[05/31 16:17:27   1239s] z: 3, totalTracks: 1
[05/31 16:17:27   1239s] z: 5, totalTracks: 1
[05/31 16:17:27   1239s] z: 7, totalTracks: 1
[05/31 16:17:27   1239s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:27   1239s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:27   1239s] Initializing Route Infrastructure for color support ...
[05/31 16:17:27   1239s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3825.1M, EPOCH TIME: 1748722647.530626
[05/31 16:17:27   1239s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3825.1M, EPOCH TIME: 1748722647.533492
[05/31 16:17:27   1239s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:27   1239s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:27   1239s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3825.1M, EPOCH TIME: 1748722647.539122
[05/31 16:17:27   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:27   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:27   1239s] 
[05/31 16:17:27   1239s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:27   1239s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.235, MEM:3825.1M, EPOCH TIME: 1748722647.774608
[05/31 16:17:27   1239s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3825.1M, EPOCH TIME: 1748722647.774731
[05/31 16:17:27   1239s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3825.1M, EPOCH TIME: 1748722647.774808
[05/31 16:17:27   1239s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3825.1MB).
[05/31 16:17:27   1239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.245, MEM:3825.1M, EPOCH TIME: 1748722647.775157
[05/31 16:17:27   1239s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:27   1239s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:27   1239s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:40 mem=3825.1M
[05/31 16:17:27   1239s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.044|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.044|0.000|
+----------+------+-----+

[05/31 16:17:27   1239s] Begin: Core Power Optimization
[05/31 16:17:27   1239s] *** PowerOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:39.7/0:26:43.3 (0.8), mem = 3825.1M
[05/31 16:17:27   1239s] Processing average sequential pin duty cycle 
[05/31 16:17:27   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.16
[05/31 16:17:28   1240s] (I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
[05/31 16:17:28   1240s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:28   1240s] 
[05/31 16:17:28   1240s] Active Setup views: view_slow_mission 
[05/31 16:17:28   1240s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 16:17:28   1240s] ### Creating RouteCongInterface, started
[05/31 16:17:28   1240s] 
[05/31 16:17:28   1240s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:28   1240s] 
[05/31 16:17:28   1240s] #optDebug: {0, 1.000}
[05/31 16:17:28   1240s] ### Creating RouteCongInterface, finished
[05/31 16:17:28   1240s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:28   1240s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3825.1M, EPOCH TIME: 1748722648.291372
[05/31 16:17:28   1240s] Found 0 hard placement blockage before merging.
[05/31 16:17:28   1240s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3825.1M, EPOCH TIME: 1748722648.291475
[05/31 16:17:28   1240s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:17:28   1240s] ** INFO: The user may notice some TNS degradation **
[05/31 16:17:28   1240s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:28   1240s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 16:17:28   1240s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:28   1240s] |   14.36%|        -|  -0.030|   0.000|   0:00:00.0| 3825.1M|
[05/31 16:17:28   1240s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:28   1240s] Running power reclaim iteration with 0.31087 cutoff 
[05/31 16:17:29   1241s] |   14.36%|       25|  -0.030|   0.000|   0:00:01.0| 3844.2M|
[05/31 16:17:29   1241s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:29   1241s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:29   1241s] 
[05/31 16:17:29   1241s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 25 **
[05/31 16:17:29   1241s] --------------------------------------------------------------
[05/31 16:17:29   1241s] |                                   | Total     | Sequential |
[05/31 16:17:29   1241s] --------------------------------------------------------------
[05/31 16:17:29   1241s] | Num insts resized                 |      25  |       0    |
[05/31 16:17:29   1241s] | Num insts undone                  |       0  |       0    |
[05/31 16:17:29   1241s] | Num insts Downsized               |       0  |       0    |
[05/31 16:17:29   1241s] | Num insts Samesized               |      25  |       0    |
[05/31 16:17:29   1241s] | Num insts Upsized                 |       0  |       0    |
[05/31 16:17:29   1241s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 16:17:29   1241s] --------------------------------------------------------------
[05/31 16:17:29   1241s] Bottom Preferred Layer:
[05/31 16:17:29   1241s]     None
[05/31 16:17:29   1241s] Via Pillar Rule:
[05/31 16:17:29   1241s]     None
[05/31 16:17:29   1241s] Finished writing unified metrics of routing constraints.
[05/31 16:17:29   1241s] 
[05/31 16:17:29   1241s] Number of insts committed for which the initial cell was dont use = 0
[05/31 16:17:29   1241s] 
[05/31 16:17:29   1241s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 16:17:29   1241s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/31 16:17:29   1241s] End: Core Power Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[05/31 16:17:29   1241s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:29   1241s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/31 16:17:29   1241s] (I,S,L,T): view_slow_mission: 0.00512151, 0.00170675, 0.0492543, 0.0560825
[05/31 16:17:29   1241s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:29   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.16
[05/31 16:17:29   1241s] *** PowerOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:20:41.8/0:26:45.5 (0.8), mem = 3844.2M
[05/31 16:17:29   1241s] 
[05/31 16:17:29   1241s] =============================================================================================
[05/31 16:17:29   1241s]  Step TAT Report : PowerOpt #1 / clock_opt_design #1                            23.10-p003_1
[05/31 16:17:29   1241s] =============================================================================================
[05/31 16:17:29   1241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:29   1241s] ---------------------------------------------------------------------------------------------
[05/31 16:17:29   1241s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:17:29   1241s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 16:17:29   1241s] [ OptimizationStep       ]      1   0:00:01.4  (  62.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/31 16:17:29   1241s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:17:29   1241s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ OptEval                ]      3   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:17:29   1241s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:17:29   1241s] [ IncrDelayCalc          ]      7   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:17:29   1241s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:29   1241s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:17:29   1241s] [ MISC                   ]          0:00:00.5  (  23.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:29   1241s] ---------------------------------------------------------------------------------------------
[05/31 16:17:29   1241s]  PowerOpt #1 TOTAL                  0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[05/31 16:17:29   1241s] ---------------------------------------------------------------------------------------------
[05/31 16:17:29   1241s] 
[05/31 16:17:29   1241s] Begin: Collecting metrics
[05/31 16:17:30   1241s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:03  |        3839 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:30   1241s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4056.1M, current mem=4055.1M)

[05/31 16:17:30   1241s] End: Collecting metrics
[05/31 16:17:30   1241s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:30   1241s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3839.2M, EPOCH TIME: 1748722650.103664
[05/31 16:17:30   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:30   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:30   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:30   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:30   1241s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:3758.2M, EPOCH TIME: 1748722650.129931
[05/31 16:17:30   1242s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.044|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.044|0.000|
+----------+------+-----+

[05/31 16:17:30   1242s] End: Power Optimization (cpu=0:00:02, real=0:00:03, mem=3758.15M, totSessionCpu=0:20:42).
[05/31 16:17:30   1242s] Storing power gain ratio parameter in DB at postCts power optimization stage 0
[05/31 16:17:30   1242s] **optDesign ... cpu = 0:08:29, real = 0:09:43, mem = 4047.0M, totSessionCpu=0:20:42 **
[05/31 16:17:30   1242s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:42.0/0:26:45.6 (0.8), mem = 3758.2M
[05/31 16:17:30   1242s] Starting local wire reclaim
[05/31 16:17:30   1242s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3758.2M, EPOCH TIME: 1748722650.144589
[05/31 16:17:30   1242s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3758.2M, EPOCH TIME: 1748722650.144662
[05/31 16:17:30   1242s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3758.2M, EPOCH TIME: 1748722650.144772
[05/31 16:17:30   1242s] Processing tracks to init pin-track alignment.
[05/31 16:17:30   1242s] z: 1, totalTracks: 1
[05/31 16:17:30   1242s] z: 3, totalTracks: 1
[05/31 16:17:30   1242s] z: 5, totalTracks: 1
[05/31 16:17:30   1242s] z: 7, totalTracks: 1
[05/31 16:17:30   1242s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:30   1242s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:30   1242s] Initializing Route Infrastructure for color support ...
[05/31 16:17:30   1242s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3758.2M, EPOCH TIME: 1748722650.145011
[05/31 16:17:30   1242s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.005, MEM:3758.2M, EPOCH TIME: 1748722650.149585
[05/31 16:17:30   1242s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:30   1242s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:30   1242s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3758.2M, EPOCH TIME: 1748722650.156135
[05/31 16:17:30   1242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:30   1242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:30   1242s] Processing tracks to init pin-track alignment.
[05/31 16:17:30   1242s] z: 1, totalTracks: 1
[05/31 16:17:30   1242s] z: 3, totalTracks: 1
[05/31 16:17:30   1242s] z: 5, totalTracks: 1
[05/31 16:17:30   1242s] z: 7, totalTracks: 1
[05/31 16:17:30   1242s] 
[05/31 16:17:30   1242s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:30   1242s] 
[05/31 16:17:30   1242s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:30   1242s] 
[05/31 16:17:30   1242s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:30   1242s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.240, REAL:0.238, MEM:3758.2M, EPOCH TIME: 1748722650.394274
[05/31 16:17:30   1242s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3758.2M, EPOCH TIME: 1748722650.394387
[05/31 16:17:30   1242s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3758.2M, EPOCH TIME: 1748722650.394468
[05/31 16:17:30   1242s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3758.2MB).
[05/31 16:17:30   1242s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.250, MEM:3758.2M, EPOCH TIME: 1748722650.394822
[05/31 16:17:30   1242s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.250, REAL:0.250, MEM:3758.2M, EPOCH TIME: 1748722650.394874
[05/31 16:17:30   1242s] TDRefine: refinePlace mode is spiral
[05/31 16:17:30   1242s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.9
[05/31 16:17:30   1242s] OPERPROF:   Starting Refine-Place at level 2, MEM:3758.2M, EPOCH TIME: 1748722650.395022
[05/31 16:17:30   1242s] *** Starting refinePlace (0:20:42 mem=3758.2M) ***
[05/31 16:17:30   1242s] Total net bbox length = 3.941e+03 (2.045e+03 1.896e+03) (ext = 1.438e+02)
[05/31 16:17:30   1242s] 
[05/31 16:17:30   1242s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:30   1242s] 
[05/31 16:17:30   1242s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:30   1242s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3758.2M, EPOCH TIME: 1748722650.396014
[05/31 16:17:30   1242s] # Found 0 legal fixed insts to color.
[05/31 16:17:30   1242s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3758.2M, EPOCH TIME: 1748722650.396121
[05/31 16:17:30   1242s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3758.2M, EPOCH TIME: 1748722650.396484
[05/31 16:17:30   1242s]   Signal wire search tree: 1158 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:17:30   1242s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3758.2M, EPOCH TIME: 1748722650.397324
[05/31 16:17:30   1242s] Set min layer with design mode ( 3 )
[05/31 16:17:30   1242s] Set max layer with default ( 127 )
[05/31 16:17:30   1242s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:30   1242s] Min route layer (adjusted) = 3
[05/31 16:17:30   1242s] Max route layer (adjusted) = 11
[05/31 16:17:30   1242s] Set min layer with design mode ( 3 )
[05/31 16:17:30   1242s] Set max layer with default ( 127 )
[05/31 16:17:30   1242s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:30   1242s] Min route layer (adjusted) = 3
[05/31 16:17:30   1242s] Max route layer (adjusted) = 11
[05/31 16:17:30   1242s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3758.2M, EPOCH TIME: 1748722650.401584
[05/31 16:17:30   1242s] Starting refinePlace ...
[05/31 16:17:30   1242s] Set min layer with design mode ( 3 )
[05/31 16:17:30   1242s] Set max layer with default ( 127 )
[05/31 16:17:30   1242s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:30   1242s] Min route layer (adjusted) = 3
[05/31 16:17:30   1242s] Max route layer (adjusted) = 11
[05/31 16:17:30   1242s] One DDP V2 for no tweak run.
[05/31 16:17:30   1242s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3758.2M, EPOCH TIME: 1748722650.403423
[05/31 16:17:30   1242s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3758.2M, EPOCH TIME: 1748722650.405642
[05/31 16:17:30   1242s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3758.2M, EPOCH TIME: 1748722650.405769
[05/31 16:17:30   1242s] spContextMPad 60 60.
[05/31 16:17:30   1242s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.001, MEM:3758.2M, EPOCH TIME: 1748722650.406711
[05/31 16:17:30   1242s] MP Top (1128): mp=1.050. U=0.144.
[05/31 16:17:30   1242s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.000, REAL:0.002, MEM:3758.2M, EPOCH TIME: 1748722650.407379
[05/31 16:17:30   1242s] [Pin padding] pin density ratio 0.45
[05/31 16:17:30   1242s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3758.2M, EPOCH TIME: 1748722650.407543
[05/31 16:17:30   1242s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3758.2M, EPOCH TIME: 1748722650.407598
[05/31 16:17:30   1242s] OPERPROF:             Starting InitSKP at level 7, MEM:3758.2M, EPOCH TIME: 1748722650.407836
[05/31 16:17:30   1242s] no activity file in design. spp won't run.
[05/31 16:17:30   1242s] no activity file in design. spp won't run.
[05/31 16:17:30   1242s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/31 16:17:30   1242s] OPERPROF:             Finished InitSKP at level 7, CPU:0.080, REAL:0.087, MEM:3758.2M, EPOCH TIME: 1748722650.494515
[05/31 16:17:30   1242s] Timing cost in AAE based: 4.5809417436539661
[05/31 16:17:30   1242s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.130, REAL:0.121, MEM:3758.2M, EPOCH TIME: 1748722650.528750
[05/31 16:17:30   1242s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.130, REAL:0.121, MEM:3758.2M, EPOCH TIME: 1748722650.528888
[05/31 16:17:30   1242s] SKP cleared!
[05/31 16:17:30   1242s] AAE Timing clean up.
[05/31 16:17:30   1242s] Tweakage: fix icg 1, fix clk 0.
[05/31 16:17:30   1242s] Tweakage: density cost 1, scale 0.4.
[05/31 16:17:30   1242s] Tweakage: activity cost 0, scale 1.0.
[05/31 16:17:30   1242s] Tweakage: timing cost on, scale 1.0.
[05/31 16:17:30   1242s] Tweakage: congestion cost on, scale 1.0.
[05/31 16:17:30   1242s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3758.2M, EPOCH TIME: 1748722650.529261
[05/31 16:17:30   1242s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3758.2M, EPOCH TIME: 1748722650.534629
[05/31 16:17:30   1242s] Tweakage swap 76 pairs.
[05/31 16:17:30   1242s] Tweakage swap 10 pairs.
[05/31 16:17:30   1242s] Tweakage swap 1 pairs.
[05/31 16:17:30   1242s] Tweakage swap 2 pairs.
[05/31 16:17:30   1242s] Tweakage swap 5 pairs.
[05/31 16:17:30   1242s] Tweakage swap 1 pairs.
[05/31 16:17:30   1242s] Tweakage swap 0 pairs.
[05/31 16:17:31   1242s] Tweakage swap 0 pairs.
[05/31 16:17:31   1242s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 23 pairs.
[05/31 16:17:31   1243s] Tweakage swap 1 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] Starting Early Global Route supply map. mem = 3758.2M
[05/31 16:17:31   1243s] (I)      Initializing eGR engine (regular)
[05/31 16:17:31   1243s] Set min layer with design mode ( 3 )
[05/31 16:17:31   1243s] Set max layer with default ( 127 )
[05/31 16:17:31   1243s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:31   1243s] Min route layer (adjusted) = 3
[05/31 16:17:31   1243s] Max route layer (adjusted) = 11
[05/31 16:17:31   1243s] (I)      clean place blk overflow:
[05/31 16:17:31   1243s] (I)      H : enabled 1.00 0
[05/31 16:17:31   1243s] (I)      V : enabled 1.00 0
[05/31 16:17:31   1243s] (I)      Initializing eGR engine (regular)
[05/31 16:17:31   1243s] Set min layer with design mode ( 3 )
[05/31 16:17:31   1243s] Set max layer with default ( 127 )
[05/31 16:17:31   1243s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:31   1243s] Min route layer (adjusted) = 3
[05/31 16:17:31   1243s] Max route layer (adjusted) = 11
[05/31 16:17:31   1243s] (I)      clean place blk overflow:
[05/31 16:17:31   1243s] (I)      H : enabled 1.00 0
[05/31 16:17:31   1243s] (I)      V : enabled 1.00 0
[05/31 16:17:31   1243s] (I)      Started Early Global Route kernel ( Curr Mem: 3.66 MB )
[05/31 16:17:31   1243s] (I)      Running eGR Regular flow
[05/31 16:17:31   1243s] (I)      # wire layers (front) : 12
[05/31 16:17:31   1243s] (I)      # wire layers (back)  : 0
[05/31 16:17:31   1243s] (I)      min wire layer : 1
[05/31 16:17:31   1243s] (I)      max wire layer : 11
[05/31 16:17:31   1243s] (I)      # cut layers (front) : 11
[05/31 16:17:31   1243s] (I)      # cut layers (back)  : 0
[05/31 16:17:31   1243s] (I)      min cut layer : 1
[05/31 16:17:31   1243s] (I)      max cut layer : 10
[05/31 16:17:31   1243s] (I)      ================================== Layers ===================================
[05/31 16:17:31   1243s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:31   1243s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:17:31   1243s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:31   1243s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:17:31   1243s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:17:31   1243s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:31   1243s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:31   1243s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:31   1243s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:31   1243s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:31   1243s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:17:31   1243s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:17:31   1243s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:17:31   1243s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:17:31   1243s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:31   1243s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:17:31   1243s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:17:31   1243s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:31   1243s] Finished Early Global Route supply map. mem = 3758.2M
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.673068
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.670799
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.670272
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.670037
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] Tweakage swap 5 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] Tweakage swap 0 pairs.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.669512
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.669448
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.669368
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:31   1243s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:31   1243s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:31   1243s] High layer ICDP is OFF.
[05/31 16:17:31   1243s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:31   1243s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:31   1243s] icdp demand smooth ratio : 0.669368
[05/31 16:17:31   1243s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:32   1243s] Tweakage swap 0 pairs.
[05/31 16:17:32   1243s] Tweakage swap 0 pairs.
[05/31 16:17:32   1243s] Tweakage swap 0 pairs.
[05/31 16:17:32   1244s] Tweakage swap 0 pairs.
[05/31 16:17:32   1244s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:32   1244s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:32   1244s] High layer ICDP is OFF.
[05/31 16:17:32   1244s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:32   1244s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:32   1244s] icdp demand smooth ratio : 0.669368
[05/31 16:17:32   1244s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:32   1244s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:32   1244s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:32   1244s] High layer ICDP is OFF.
[05/31 16:17:32   1244s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:32   1244s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:32   1244s] icdp demand smooth ratio : 0.669368
[05/31 16:17:32   1244s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:32   1244s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:32   1244s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:32   1244s] High layer ICDP is OFF.
[05/31 16:17:32   1244s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:32   1244s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:32   1244s] icdp demand smooth ratio : 0.669368
[05/31 16:17:32   1244s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:32   1244s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/31 16:17:32   1244s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/31 16:17:32   1244s] High layer ICDP is OFF.
[05/31 16:17:32   1244s] icdpInitRowCol for TOP: nrRow 27 -> 27, nrCol 27 -> 27
[05/31 16:17:32   1244s] icdp deduct supply (H , V) = 20 , 20
[05/31 16:17:32   1244s] icdp demand smooth ratio : 0.669368
[05/31 16:17:32   1244s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/31 16:17:32   1244s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:1.700, REAL:1.692, MEM:3758.2M, EPOCH TIME: 1748722652.226499
[05/31 16:17:32   1244s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.700, REAL:1.698, MEM:3758.2M, EPOCH TIME: 1748722652.226892
[05/31 16:17:32   1244s] Call icdpEval cleanup ...
[05/31 16:17:32   1244s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.830, REAL:1.824, MEM:3758.2M, EPOCH TIME: 1748722652.227269
[05/31 16:17:32   1244s] Move report: Congestion aware Tweak moves 304 insts, mean move: 0.82 um, max move: 5.44 um 
[05/31 16:17:32   1244s] 	Max move on inst (FE_DBTC16_n1426): (41.18, 28.30) --> (38.98, 25.06)
[05/31 16:17:32   1244s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.8, real=0:00:02.0, mem=3758.2mb) @(0:20:42 - 0:20:44).
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s]  Info: 0 filler has been deleted!
[05/31 16:17:32   1244s] Move report: legalization moves 284 insts, mean move: 0.23 um, max move: 1.85 um spiral
[05/31 16:17:32   1244s] 	Max move on inst (sh_sync_inst/counter_reg[9]): (32.94, 36.94) --> (32.71, 35.32)
[05/31 16:17:32   1244s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/31 16:17:32   1244s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:32   1244s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3731.2MB) @(0:20:44 - 0:20:44).
[05/31 16:17:32   1244s] Move report: Detail placement moves 558 insts, mean move: 0.55 um, max move: 5.44 um 
[05/31 16:17:32   1244s] 	Max move on inst (FE_DBTC16_n1426): (41.18, 28.30) --> (38.98, 25.06)
[05/31 16:17:32   1244s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3731.2MB
[05/31 16:17:32   1244s] Statistics of distance of Instance movement in refine placement:
[05/31 16:17:32   1244s]   maximum (X+Y) =         5.44 um
[05/31 16:17:32   1244s]   inst (FE_DBTC16_n1426) with max move: (41.18, 28.3) -> (38.976, 25.06)
[05/31 16:17:32   1244s]   mean    (X+Y) =         0.55 um
[05/31 16:17:32   1244s] Total instances flipped for legalization: 3
[05/31 16:17:32   1244s] Summary Report:
[05/31 16:17:32   1244s] Instances move: 558 (out of 1128 movable)
[05/31 16:17:32   1244s] Instances flipped: 3
[05/31 16:17:32   1244s] Mean displacement: 0.55 um
[05/31 16:17:32   1244s] Max displacement: 5.44 um (Instance: FE_DBTC16_n1426) (41.18, 28.3) -> (38.976, 25.06)
[05/31 16:17:32   1244s] 	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
[05/31 16:17:32   1244s] 	Violation at original loc: Overlapping with other instance
[05/31 16:17:32   1244s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:17:32   1244s] Total instances moved : 558
[05/31 16:17:32   1244s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.030, REAL:2.038, MEM:3731.2M, EPOCH TIME: 1748722652.439552
[05/31 16:17:32   1244s] Total net bbox length = 3.924e+03 (2.036e+03 1.888e+03) (ext = 1.446e+02)
[05/31 16:17:32   1244s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3731.2MB
[05/31 16:17:32   1244s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=3731.2MB) @(0:20:42 - 0:20:44).
[05/31 16:17:32   1244s] *** Finished refinePlace (0:20:44 mem=3731.2M) ***
[05/31 16:17:32   1244s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.9
[05/31 16:17:32   1244s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.040, REAL:2.046, MEM:3731.2M, EPOCH TIME: 1748722652.440569
[05/31 16:17:32   1244s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3731.2M, EPOCH TIME: 1748722652.440675
[05/31 16:17:32   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:32   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.022, MEM:3726.2M, EPOCH TIME: 1748722652.462322
[05/31 16:17:32   1244s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:2.310, REAL:2.318, MEM:3726.2M, EPOCH TIME: 1748722652.462447
[05/31 16:17:32   1244s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:20:44.3/0:26:48.0 (0.8), mem = 3726.2M
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] =============================================================================================
[05/31 16:17:32   1244s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.10-p003_1
[05/31 16:17:32   1244s] =============================================================================================
[05/31 16:17:32   1244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:32   1244s] ---------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s] [ RefinePlace            ]      1   0:00:02.0  (  86.9 % )     0:00:02.0 /  0:00:02.0    1.0
[05/31 16:17:32   1244s] [ DetailPlaceInit        ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.3    1.0
[05/31 16:17:32   1244s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:32   1244s] [ MISC                   ]          0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 16:17:32   1244s] ---------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s]  LocalWireReclaim #1 TOTAL          0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    1.0
[05/31 16:17:32   1244s] ---------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] Begin: Collecting metrics
[05/31 16:17:32   1244s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:03  |        3839 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               | 0:00:02  |        3726 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:32   1244s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4058.5M, current mem=4048.9M)

[05/31 16:17:32   1244s] End: Collecting metrics
[05/31 16:17:32   1244s] eGR doReRoute: optGuide
[05/31 16:17:32   1244s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3716.7M, EPOCH TIME: 1748722652.663458
[05/31 16:17:32   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] Cell TOP LLGs are deleted
[05/31 16:17:32   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:32   1244s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3695.7M, EPOCH TIME: 1748722652.664573
[05/31 16:17:32   1244s] {MMLU 0 0 1149}
[05/31 16:17:32   1244s] [oiLAM] Zs 11, 12
[05/31 16:17:32   1244s] ### Creating LA Mngr. totSessionCpu=0:20:45 mem=3695.7M
[05/31 16:17:32   1244s] ### Creating LA Mngr, finished. totSessionCpu=0:20:45 mem=3695.7M
[05/31 16:17:32   1244s] Running pre-eGR process
[05/31 16:17:32   1244s] Set min layer with design mode ( 3 )
[05/31 16:17:32   1244s] Set max layer with default ( 127 )
[05/31 16:17:32   1244s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:32   1244s] Min route layer (adjusted) = 3
[05/31 16:17:32   1244s] Max route layer (adjusted) = 11
[05/31 16:17:32   1244s] Set min layer with design mode ( 3 )
[05/31 16:17:32   1244s] Set max layer with default ( 127 )
[05/31 16:17:32   1244s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:32   1244s] Min route layer (adjusted) = 3
[05/31 16:17:32   1244s] Max route layer (adjusted) = 11
[05/31 16:17:32   1244s] (I)      Started Import and model ( Curr Mem: 3.59 MB )
[05/31 16:17:32   1244s] (I)      == Non-default Options ==
[05/31 16:17:32   1244s] (I)      Maximum routing layer                              : 11
[05/31 16:17:32   1244s] (I)      Minimum routing layer                              : 3
[05/31 16:17:32   1244s] (I)      Top routing layer                                  : 11
[05/31 16:17:32   1244s] (I)      Bottom routing layer                               : 3
[05/31 16:17:32   1244s] (I)      Number of threads                                  : 1
[05/31 16:17:32   1244s] (I)      Route tie net to shape                             : auto
[05/31 16:17:32   1244s] (I)      Method to set GCell size                           : row
[05/31 16:17:32   1244s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:17:32   1244s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:17:32   1244s] (I)      ============== Pin Summary ==============
[05/31 16:17:32   1244s] (I)      +-------+--------+---------+------------+
[05/31 16:17:32   1244s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:17:32   1244s] (I)      +-------+--------+---------+------------+
[05/31 16:17:32   1244s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/31 16:17:32   1244s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/31 16:17:32   1244s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/31 16:17:32   1244s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:17:32   1244s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:17:32   1244s] (I)      +-------+--------+---------+------------+
[05/31 16:17:32   1244s] (I)      Use row-based GCell size
[05/31 16:17:32   1244s] (I)      Use row-based GCell align
[05/31 16:17:32   1244s] (I)      layer 0 area = 6400
[05/31 16:17:32   1244s] (I)      layer 1 area = 8800
[05/31 16:17:32   1244s] (I)      layer 2 area = 11000
[05/31 16:17:32   1244s] (I)      layer 3 area = 11000
[05/31 16:17:32   1244s] (I)      layer 4 area = 11000
[05/31 16:17:32   1244s] (I)      layer 5 area = 11000
[05/31 16:17:32   1244s] (I)      layer 6 area = 11000
[05/31 16:17:32   1244s] (I)      layer 7 area = 810000
[05/31 16:17:32   1244s] (I)      layer 8 area = 2000000
[05/31 16:17:32   1244s] (I)      layer 9 area = 2000000
[05/31 16:17:32   1244s] (I)      layer 10 area = 0
[05/31 16:17:32   1244s] (I)      GCell unit size   : 540
[05/31 16:17:32   1244s] (I)      GCell multiplier  : 1
[05/31 16:17:32   1244s] (I)      GCell row height  : 540
[05/31 16:17:32   1244s] (I)      Actual row height : 540
[05/31 16:17:32   1244s] (I)      GCell align ref   : 3944 4000
[05/31 16:17:32   1244s] [NR-eGR] Track table information for default rule: 
[05/31 16:17:32   1244s] [NR-eGR] M1 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] M2 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] C1 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] C2 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] C3 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] C4 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] C5 has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] JA has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] QA has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] QB has single uniform track structure
[05/31 16:17:32   1244s] [NR-eGR] LB has single uniform track structure
[05/31 16:17:32   1244s] (I)      ========================= Default via ==========================
[05/31 16:17:32   1244s] (I)      +----+------------------+--------------------------------------+
[05/31 16:17:32   1244s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:17:32   1244s] (I)      +----+------------------+--------------------------------------+
[05/31 16:17:32   1244s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:17:32   1244s] (I)      |  2 |  220  VIA02      |  331  VIA02_BAR_V_20_10_2_30_AY_LN   |
[05/31 16:17:32   1244s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:17:32   1244s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:17:32   1244s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:17:32   1244s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:17:32   1244s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:17:32   1244s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:17:32   1244s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:17:32   1244s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:17:32   1244s] (I)      +----+------------------+--------------------------------------+
[05/31 16:17:32   1244s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:17:32   1244s] [NR-eGR] Read 0 PG shapes
[05/31 16:17:32   1244s] [NR-eGR] Read 0 clock shapes
[05/31 16:17:32   1244s] [NR-eGR] Read 0 other shapes
[05/31 16:17:32   1244s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:17:32   1244s] [NR-eGR] #Instance Blockages : 676
[05/31 16:17:32   1244s] [NR-eGR] #PG Blockages       : 0
[05/31 16:17:32   1244s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:17:32   1244s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:17:32   1244s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:17:32   1244s] [NR-eGR] #Other Blockages    : 0
[05/31 16:17:32   1244s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:17:32   1244s] (I)      Custom ignore net properties:
[05/31 16:17:32   1244s] (I)      1 : NotLegal
[05/31 16:17:32   1244s] (I)      Default ignore net properties:
[05/31 16:17:32   1244s] (I)      1 : Special
[05/31 16:17:32   1244s] (I)      2 : Analog
[05/31 16:17:32   1244s] (I)      3 : Fixed
[05/31 16:17:32   1244s] (I)      4 : Skipped
[05/31 16:17:32   1244s] (I)      5 : MixedSignal
[05/31 16:17:32   1244s] (I)      Prerouted net properties:
[05/31 16:17:32   1244s] (I)      1 : NotLegal
[05/31 16:17:32   1244s] (I)      2 : Special
[05/31 16:17:32   1244s] (I)      3 : Analog
[05/31 16:17:32   1244s] (I)      4 : Fixed
[05/31 16:17:32   1244s] (I)      5 : Skipped
[05/31 16:17:32   1244s] (I)      6 : MixedSignal
[05/31 16:17:32   1244s] [NR-eGR] Early global route reroute all routable nets
[05/31 16:17:32   1244s] [NR-eGR] #prerouted nets         : 1
[05/31 16:17:32   1244s] [NR-eGR] #prerouted special nets : 0
[05/31 16:17:32   1244s] [NR-eGR] #prerouted wires        : 418
[05/31 16:17:32   1244s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/31 16:17:32   1244s] (I)        Front-side 1149 ( ignored 1 )
[05/31 16:17:32   1244s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:17:32   1244s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:17:32   1244s] (I)      Reading macro buffers
[05/31 16:17:32   1244s] (I)      Number of macros with buffers: 0
[05/31 16:17:32   1244s] (I)      early_global_route_priority property id does not exist.
[05/31 16:17:32   1244s] (I)      Setting up GCell size
[05/31 16:17:32   1244s] (I)      Base Grid  :   126 x   126
[05/31 16:17:32   1244s] (I)      Final Grid :    63 x    63
[05/31 16:17:32   1244s] (I)      Read Num Blocks=676  Num Prerouted Wires=418  Num CS=0
[05/31 16:17:32   1244s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 336
[05/31 16:17:32   1244s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 78
[05/31 16:17:32   1244s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 4
[05/31 16:17:32   1244s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:17:32   1244s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:17:32   1244s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:17:32   1244s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:17:32   1244s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:17:32   1244s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:17:32   1244s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:17:32   1244s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:17:32   1244s] (I)      Track adjustment: Reducing 5422 tracks (12.00%) for Layer3
[05/31 16:17:32   1244s] (I)      Number of ignored nets                =      1
[05/31 16:17:32   1244s] (I)      Number of connected nets              =      0
[05/31 16:17:32   1244s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/31 16:17:32   1244s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:17:32   1244s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:17:32   1244s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:17:32   1244s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:17:32   1244s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:17:32   1244s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:17:32   1244s] (I)      Ndr track 0 does not exist
[05/31 16:17:32   1244s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:17:32   1244s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:17:32   1244s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:17:32   1244s] (I)      Site width          :   116  (dbu)
[05/31 16:17:32   1244s] (I)      Row height          :   540  (dbu)
[05/31 16:17:32   1244s] (I)      GCell row height    :   540  (dbu)
[05/31 16:17:32   1244s] (I)      GCell width         :  1080  (dbu)
[05/31 16:17:32   1244s] (I)      GCell height        :  1080  (dbu)
[05/31 16:17:32   1244s] (I)      Grid                :    63    63    11
[05/31 16:17:32   1244s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:17:32   1244s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:17:32   1244s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:17:32   1244s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:17:32   1244s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:17:32   1244s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:17:32   1244s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:17:32   1244s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:17:32   1244s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:17:32   1244s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:17:32   1244s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:17:32   1244s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:17:32   1244s] (I)      --------------------------------------------------------
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] [NR-eGR] ============ Routing rule table ============
[05/31 16:17:32   1244s] [NR-eGR] Rule id: 0  Nets: 1148
[05/31 16:17:32   1244s] [NR-eGR] ========================================
[05/31 16:17:32   1244s] [NR-eGR] 
[05/31 16:17:32   1244s] (I)      ======== NDR :  =========
[05/31 16:17:32   1244s] (I)      +--------------+--------+
[05/31 16:17:32   1244s] (I)      |           ID |      0 |
[05/31 16:17:32   1244s] (I)      |         Name |        |
[05/31 16:17:32   1244s] (I)      |      Default |    yes |
[05/31 16:17:32   1244s] (I)      |  Clk Special |     no |
[05/31 16:17:32   1244s] (I)      | Hard spacing |     no |
[05/31 16:17:32   1244s] (I)      |    NDR track | (none) |
[05/31 16:17:32   1244s] (I)      |      NDR via | (none) |
[05/31 16:17:32   1244s] (I)      |  Extra space |      0 |
[05/31 16:17:32   1244s] (I)      |      Shields |      0 |
[05/31 16:17:32   1244s] (I)      |   Demand (H) |      1 |
[05/31 16:17:32   1244s] (I)      |   Demand (V) |      1 |
[05/31 16:17:32   1244s] (I)      |        #Nets |   1148 |
[05/31 16:17:32   1244s] (I)      +--------------+--------+
[05/31 16:17:32   1244s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:17:32   1244s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:17:32   1244s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:17:32   1244s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:17:32   1244s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:17:32   1244s] (I)      =============== Blocked Tracks ===============
[05/31 16:17:32   1244s] (I)      +-------+---------+----------+---------------+
[05/31 16:17:32   1244s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:17:32   1244s] (I)      +-------+---------+----------+---------------+
[05/31 16:17:32   1244s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     3 |   47439 |     5289 |        11.15% |
[05/31 16:17:32   1244s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:17:32   1244s] (I)      +-------+---------+----------+---------------+
[05/31 16:17:32   1244s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] (I)      Reset routing kernel
[05/31 16:17:32   1244s] (I)      Started Global Routing ( Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] (I)      totalPins=4068  totalGlobalPin=3465 (85.18%)
[05/31 16:17:32   1244s] (I)      ================= Net Group Info =================
[05/31 16:17:32   1244s] (I)      +----+----------------+--------------+-----------+
[05/31 16:17:32   1244s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:17:32   1244s] (I)      +----+----------------+--------------+-----------+
[05/31 16:17:32   1244s] (I)      |  1 |           1148 |        C1(3) |    LB(11) |
[05/31 16:17:32   1244s] (I)      +----+----------------+--------------+-----------+
[05/31 16:17:32   1244s] (I)      total 2D Cap : 236986 = (101430 H, 135556 V)
[05/31 16:17:32   1244s] (I)      total 2D Demand : 985 = (212 H, 773 V)
[05/31 16:17:32   1244s] (I)      #blocked GCells = 0
[05/31 16:17:32   1244s] (I)      #regions = 1
[05/31 16:17:32   1244s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] (I)      ============  Phase 1a Route ============
[05/31 16:17:32   1244s] (I)      Usage: 4051 = (2020 H, 2031 V) = (1.99% H, 1.50% V) = (2.182e+03um H, 2.193e+03um V)
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] (I)      ============  Phase 1b Route ============
[05/31 16:17:32   1244s] (I)      Usage: 4051 = (2020 H, 2031 V) = (1.99% H, 1.50% V) = (2.182e+03um H, 2.193e+03um V)
[05/31 16:17:32   1244s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.375080e+03um
[05/31 16:17:32   1244s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:17:32   1244s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] (I)      ============  Phase 1c Route ============
[05/31 16:17:32   1244s] (I)      Usage: 4051 = (2020 H, 2031 V) = (1.99% H, 1.50% V) = (2.182e+03um H, 2.193e+03um V)
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] (I)      ============  Phase 1d Route ============
[05/31 16:17:32   1244s] (I)      Usage: 4051 = (2020 H, 2031 V) = (1.99% H, 1.50% V) = (2.182e+03um H, 2.193e+03um V)
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] (I)      ============  Phase 1e Route ============
[05/31 16:17:32   1244s] (I)      Usage: 4051 = (2020 H, 2031 V) = (1.99% H, 1.50% V) = (2.182e+03um H, 2.193e+03um V)
[05/31 16:17:32   1244s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.375080e+03um
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] (I)      ============  Phase 1l Route ============
[05/31 16:17:32   1244s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 16:17:32   1244s] (I)      Layer  3:      37344      2685       172        1068       45804    ( 2.28%) 
[05/31 16:17:32   1244s] (I)      Layer  4:      46748      2467         0           0       46872    ( 0.00%) 
[05/31 16:17:32   1244s] (I)      Layer  5:      46686       918         0           0       46872    ( 0.00%) 
[05/31 16:17:32   1244s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 16:17:32   1244s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 16:17:32   1244s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 16:17:32   1244s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 16:17:32   1244s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 16:17:32   1244s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 16:17:32   1244s] (I)      Total:        233388      6105       172        4005      239726    ( 1.64%) 
[05/31 16:17:32   1244s] (I)      
[05/31 16:17:32   1244s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:17:32   1244s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/31 16:17:32   1244s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/31 16:17:32   1244s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/31 16:17:32   1244s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:17:32   1244s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      C1 ( 3)        89( 2.33%)        14( 0.37%)         1( 0.03%)   ( 2.72%) 
[05/31 16:17:32   1244s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:32   1244s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:17:32   1244s] [NR-eGR]        Total        89( 0.32%)        14( 0.05%)         1( 0.00%)   ( 0.37%) 
[05/31 16:17:32   1244s] [NR-eGR] 
[05/31 16:17:32   1244s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] (I)      Updating congestion map
[05/31 16:17:32   1244s] (I)      total 2D Cap : 237194 = (101430 H, 135764 V)
[05/31 16:17:32   1244s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:17:32   1244s] (I)      Running track assignment and export wires
[05/31 16:17:32   1244s] (I)      Delete wires for 1148 nets 
[05/31 16:17:32   1244s] (I)      ============= Track Assignment ============
[05/31 16:17:32   1244s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 16:17:32   1244s] (I)      Run Multi-thread track assignment
[05/31 16:17:32   1244s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] (I)      Started Export ( Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 16:17:32   1244s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 16:17:32   1244s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:17:32   1244s] [NR-eGR]             Length (um)   Vias 
[05/31 16:17:32   1244s] [NR-eGR] -------------------------------
[05/31 16:17:32   1244s] [NR-eGR]  M1  (1V)             0   1455 
[05/31 16:17:32   1244s] [NR-eGR]  M2  (2H)             0   4047 
[05/31 16:17:32   1244s] [NR-eGR]  C1  (3V)          1745   5122 
[05/31 16:17:32   1244s] [NR-eGR]  C2  (4H)          2463   1179 
[05/31 16:17:32   1244s] [NR-eGR]  C3  (5V)           931      9 
[05/31 16:17:32   1244s] [NR-eGR]  C4  (6H)            42      0 
[05/31 16:17:32   1244s] [NR-eGR]  C5  (7V)             0      0 
[05/31 16:17:32   1244s] [NR-eGR]  JA  (8H)             0      0 
[05/31 16:17:32   1244s] [NR-eGR]  QA  (9V)             0      0 
[05/31 16:17:32   1244s] [NR-eGR]  QB  (10H)            0      0 
[05/31 16:17:32   1244s] [NR-eGR]  LB  (11V)            0      0 
[05/31 16:17:32   1244s] [NR-eGR] -------------------------------
[05/31 16:17:32   1244s] [NR-eGR]      Total         5181  11812 
[05/31 16:17:32   1244s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:17:32   1244s] [NR-eGR] Total half perimeter of net bounding box: 3924um
[05/31 16:17:32   1244s] [NR-eGR] Total length: 5181um, number of vias: 11812
[05/31 16:17:32   1244s] [NR-eGR] --------------------------------------------------------------------------
[05/31 16:17:32   1244s] (I)      == Layer wire length by net rule ==
[05/31 16:17:32   1244s] (I)                  Default 
[05/31 16:17:32   1244s] (I)      --------------------
[05/31 16:17:32   1244s] (I)       M1  (1V)       0um 
[05/31 16:17:32   1244s] (I)       M2  (2H)       0um 
[05/31 16:17:32   1244s] (I)       C1  (3V)    1745um 
[05/31 16:17:32   1244s] (I)       C2  (4H)    2463um 
[05/31 16:17:32   1244s] (I)       C3  (5V)     931um 
[05/31 16:17:32   1244s] (I)       C4  (6H)      42um 
[05/31 16:17:32   1244s] (I)       C5  (7V)       0um 
[05/31 16:17:32   1244s] (I)       JA  (8H)       0um 
[05/31 16:17:32   1244s] (I)       QA  (9V)       0um 
[05/31 16:17:32   1244s] (I)       QB  (10H)      0um 
[05/31 16:17:32   1244s] (I)       LB  (11V)      0um 
[05/31 16:17:32   1244s] (I)      --------------------
[05/31 16:17:32   1244s] (I)           Total   5181um 
[05/31 16:17:32   1244s] (I)      == Layer via count by net rule ==
[05/31 16:17:32   1244s] (I)                  Default 
[05/31 16:17:32   1244s] (I)      --------------------
[05/31 16:17:32   1244s] (I)       M1  (1V)      1455 
[05/31 16:17:32   1244s] (I)       M2  (2H)      4047 
[05/31 16:17:32   1244s] (I)       C1  (3V)      5122 
[05/31 16:17:32   1244s] (I)       C2  (4H)      1179 
[05/31 16:17:32   1244s] (I)       C3  (5V)         9 
[05/31 16:17:32   1244s] (I)       C4  (6H)         0 
[05/31 16:17:32   1244s] (I)       C5  (7V)         0 
[05/31 16:17:32   1244s] (I)       JA  (8H)         0 
[05/31 16:17:32   1244s] (I)       QA  (9V)         0 
[05/31 16:17:32   1244s] (I)       QB  (10H)        0 
[05/31 16:17:32   1244s] (I)       LB  (11V)        0 
[05/31 16:17:32   1244s] (I)      --------------------
[05/31 16:17:32   1244s] (I)           Total    11812 
[05/31 16:17:32   1244s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:17:32   1244s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] [NR-eGR] Finished Early Global Route ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.60 MB )
[05/31 16:17:32   1244s] (I)      ========================================== Runtime Summary ===========================================
[05/31 16:17:32   1244s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/31 16:17:32   1244s] (I)      ------------------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s] (I)       Early Global Route                             100.00%  1285.46 sec  1285.53 sec  0.07 sec  0.07 sec 
[05/31 16:17:32   1244s] (I)       +-Early Global Route kernel                     94.01%  1285.47 sec  1285.53 sec  0.06 sec  0.06 sec 
[05/31 16:17:32   1244s] (I)       | +-Import and model                            27.84%  1285.47 sec  1285.49 sec  0.02 sec  0.02 sec 
[05/31 16:17:32   1244s] (I)       | | +-Create place DB                            5.36%  1285.47 sec  1285.47 sec  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Import place data                        5.09%  1285.47 sec  1285.47 sec  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Read instances and placement           1.47%  1285.47 sec  1285.47 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Read nets                              3.07%  1285.47 sec  1285.47 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Create route DB                           15.77%  1285.47 sec  1285.48 sec  0.01 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Import route data (1T)                  15.21%  1285.47 sec  1285.48 sec  0.01 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Read blockages ( Layer 3-11 )          3.92%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read routing blockages               0.01%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read instance blockages              0.87%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read PG blockages                    1.10%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read clock blockages                 0.02%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read other blockages                 0.02%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read halo blockages                  0.02%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Read blackboxes                        0.02%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Read prerouted                         0.80%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Read nets                              0.49%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Set up via pillars                     0.03%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Initialize 3D grid graph               0.09%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Model blockage capacity                4.34%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | | +-Initialize 3D capacity               3.77%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Read aux data                              0.00%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Others data preparation                    0.00%  1285.48 sec  1285.48 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Create route kernel                        5.32%  1285.48 sec  1285.49 sec  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | +-Global Routing                              25.97%  1285.49 sec  1285.51 sec  0.02 sec  0.02 sec 
[05/31 16:17:32   1244s] (I)       | | +-Initialization                             0.91%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Net group 1                               21.91%  1285.49 sec  1285.50 sec  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Generate topology                        1.17%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Phase 1a                                 2.67%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Pattern routing (1T)                   1.68%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Add via demand to 2D                   0.40%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Phase 1b                                 0.75%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Phase 1c                                 0.02%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Phase 1d                                 0.02%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Phase 1e                                 0.34%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Route legalization                     0.00%  1285.49 sec  1285.49 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Phase 1l                                14.01%  1285.49 sec  1285.50 sec  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | | | +-Layer assignment (1T)                 13.27%  1285.50 sec  1285.50 sec  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | +-Export cong map                              2.12%  1285.51 sec  1285.51 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Export 2D cong map                         0.16%  1285.51 sec  1285.51 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | +-Extract Global 3D Wires                      0.21%  1285.51 sec  1285.51 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | +-Track Assignment (1T)                       15.78%  1285.51 sec  1285.52 sec  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | +-Initialization                             0.13%  1285.51 sec  1285.51 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Track Assignment Kernel                   14.73%  1285.51 sec  1285.52 sec  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | +-Free Memory                                0.01%  1285.52 sec  1285.52 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | +-Export                                      18.17%  1285.52 sec  1285.53 sec  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | +-Export DB wires                            8.45%  1285.52 sec  1285.53 sec  0.01 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Export all nets                          6.40%  1285.52 sec  1285.52 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | | +-Set wire vias                            1.35%  1285.52 sec  1285.52 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Report wirelength                          5.59%  1285.53 sec  1285.53 sec  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)       | | +-Update net boxes                           3.05%  1285.53 sec  1285.53 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | | +-Update timing                              0.00%  1285.53 sec  1285.53 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)       | +-Postprocess design                           1.08%  1285.53 sec  1285.53 sec  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)      ====================== Summary by functions ======================
[05/31 16:17:32   1244s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:17:32   1244s] (I)      ------------------------------------------------------------------
[05/31 16:17:32   1244s] (I)        0  Early Global Route               100.00%  0.07 sec  0.07 sec 
[05/31 16:17:32   1244s] (I)        1  Early Global Route kernel         94.01%  0.06 sec  0.06 sec 
[05/31 16:17:32   1244s] (I)        2  Import and model                  27.84%  0.02 sec  0.02 sec 
[05/31 16:17:32   1244s] (I)        2  Global Routing                    25.97%  0.02 sec  0.02 sec 
[05/31 16:17:32   1244s] (I)        2  Export                            18.17%  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        2  Track Assignment (1T)             15.78%  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        2  Export cong map                    2.12%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        2  Postprocess design                 1.08%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        2  Extract Global 3D Wires            0.21%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Net group 1                       21.91%  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        3  Create route DB                   15.77%  0.01 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Track Assignment Kernel           14.73%  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        3  Export DB wires                    8.45%  0.01 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Report wirelength                  5.59%  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        3  Create place DB                    5.36%  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        3  Create route kernel                5.32%  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        3  Update net boxes                   3.05%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Initialization                     1.04%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Export 2D cong map                 0.16%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Import route data (1T)            15.21%  0.01 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Phase 1l                          14.01%  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        4  Export all nets                    6.40%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Import place data                  5.09%  0.00 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        4  Phase 1a                           2.67%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Set wire vias                      1.35%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Generate topology                  1.17%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Phase 1b                           0.75%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Phase 1e                           0.34%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Layer assignment (1T)             13.27%  0.01 sec  0.01 sec 
[05/31 16:17:32   1244s] (I)        5  Model blockage capacity            4.34%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Read blockages ( Layer 3-11 )      3.92%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Read nets                          3.56%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Pattern routing (1T)               1.68%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Read instances and placement       1.47%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Read prerouted                     0.80%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Add via demand to 2D               0.40%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Initialize 3D grid graph           0.09%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Initialize 3D capacity             3.77%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read PG blockages                  1.10%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read instance blockages            0.87%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] (I)        7  Allocate memory for PG via list    0.02%  0.00 sec  0.00 sec 
[05/31 16:17:32   1244s] Running post-eGR process
[05/31 16:17:32   1244s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/31 16:17:32   1244s] PreRoute RC Extraction called for design TOP.
[05/31 16:17:32   1244s] RC Extraction called in multi-corner(2) mode.
[05/31 16:17:32   1244s] RCMode: PreRoute
[05/31 16:17:32   1244s]       RC Corner Indexes            0       1   
[05/31 16:17:32   1244s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 16:17:32   1244s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 16:17:32   1244s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 16:17:32   1244s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 16:17:32   1244s] Shrink Factor                : 1.00000
[05/31 16:17:32   1244s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 16:17:32   1244s] Using Quantus QRC technology file ...
[05/31 16:17:32   1244s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:17:32   1244s] Updating RC Grid density data for preRoute extraction ...
[05/31 16:17:32   1244s] eee: pegSigSF=1.070000
[05/31 16:17:32   1244s] Initializing multi-corner resistance tables ...
[05/31 16:17:32   1244s] eee: Grid unit RC data computation started
[05/31 16:17:32   1244s] eee: Grid unit RC data computation completed
[05/31 16:17:32   1244s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:17:32   1244s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:17:32   1244s] eee: l=3 avDens=0.109888 usedTrk=323.070926 availTrk=2940.000000 sigTrk=323.070926
[05/31 16:17:32   1244s] eee: l=4 avDens=0.155145 usedTrk=456.126294 availTrk=2940.000000 sigTrk=456.126294
[05/31 16:17:32   1244s] eee: l=5 avDens=0.061129 usedTrk=172.384075 availTrk=2820.000000 sigTrk=172.384075
[05/31 16:17:32   1244s] eee: l=6 avDens=0.014459 usedTrk=7.807778 availTrk=540.000000 sigTrk=7.807778
[05/31 16:17:32   1244s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:32   1244s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:32   1244s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:32   1244s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:32   1244s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:32   1244s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:17:32   1244s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:17:32   1244s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.260340 uaWl=1.000000 uaWlH=0.677400 aWlH=0.000000 lMod=0 pMax=0.910300 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:17:32   1244s] eee: NetCapCache creation started. (Current Mem: 3703.688M) 
[05/31 16:17:32   1244s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3703.688M) 
[05/31 16:17:32   1244s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:17:32   1244s] eee: Metal Layers Info:
[05/31 16:17:32   1244s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:17:32   1244s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:17:32   1244s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:17:32   1244s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:17:32   1244s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:17:32   1244s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:17:32   1244s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:17:32   1244s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3703.688M)
[05/31 16:17:32   1244s] Compute RC Scale Done ...
[05/31 16:17:32   1244s] OPERPROF: Starting HotSpotCal at level 1, MEM:3732.8M, EPOCH TIME: 1748722652.818080
[05/31 16:17:32   1244s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:32   1244s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 16:17:32   1244s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:32   1244s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 16:17:32   1244s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:32   1244s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:17:32   1244s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 16:17:32   1244s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3748.8M, EPOCH TIME: 1748722652.819116
[05/31 16:17:32   1244s] Begin: Collecting metrics
[05/31 16:17:32   1244s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               |            |              | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3839 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3726 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:00  |        3720 |      |     |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:32   1244s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4048.9M, current mem=4015.5M)

[05/31 16:17:32   1244s] End: Collecting metrics
[05/31 16:17:32   1244s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/31 16:17:32   1244s] Begin: GigaOpt Route Type Constraints Refinement
[05/31 16:17:32   1244s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:44.8/0:26:48.4 (0.8), mem = 3719.8M
[05/31 16:17:32   1244s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.17
[05/31 16:17:32   1244s] ### Creating RouteCongInterface, started
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] #optDebug: {0, 1.000}
[05/31 16:17:32   1244s] ### Creating RouteCongInterface, finished
[05/31 16:17:32   1244s] Updated routing constraints on 0 nets.
[05/31 16:17:32   1244s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.17
[05/31 16:17:32   1244s] Bottom Preferred Layer:
[05/31 16:17:32   1244s]     None
[05/31 16:17:32   1244s] Via Pillar Rule:
[05/31 16:17:32   1244s]     None
[05/31 16:17:32   1244s] Finished writing unified metrics of routing constraints.
[05/31 16:17:32   1244s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:20:44.8/0:26:48.5 (0.8), mem = 3719.8M
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] =============================================================================================
[05/31 16:17:32   1244s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.10-p003_1
[05/31 16:17:32   1244s] =============================================================================================
[05/31 16:17:32   1244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:32   1244s] ---------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  87.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:32   1244s] [ MISC                   ]          0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:32   1244s] ---------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:32   1244s] ---------------------------------------------------------------------------------------------
[05/31 16:17:32   1244s] 
[05/31 16:17:32   1244s] End: GigaOpt Route Type Constraints Refinement
[05/31 16:17:32   1244s] Begin: Collecting metrics
[05/31 16:17:33   1244s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               |            |              | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3839 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3726 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:00  |        3720 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3720 |      |     |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:33   1244s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4015.5M, current mem=4015.5M)

[05/31 16:17:33   1244s] End: Collecting metrics
[05/31 16:17:33   1244s] skip EGR on cluster skew clock nets.
[05/31 16:17:33   1245s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:17:33   1245s] #################################################################################
[05/31 16:17:33   1245s] # Design Stage: PreRoute
[05/31 16:17:33   1245s] # Design Name: TOP
[05/31 16:17:33   1245s] # Design Mode: 22nm
[05/31 16:17:33   1245s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:17:33   1245s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:17:33   1245s] # Signoff Settings: SI Off 
[05/31 16:17:33   1245s] #################################################################################
[05/31 16:17:33   1245s] Calculate delays in BcWc mode...
[05/31 16:17:33   1245s] Topological Sorting (REAL = 0:00:00.0, MEM = 3745.2M, InitMEM = 3745.2M)
[05/31 16:17:33   1245s] Start delay calculation (fullDC) (1 T). (MEM=4053.21)
[05/31 16:17:33   1245s] End AAE Lib Interpolated Model. (MEM=3745.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:17:33   1245s] Total number of fetched objects 1149
[05/31 16:17:33   1245s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:17:33   1245s] End delay calculation. (MEM=4064.11 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:17:33   1245s] End delay calculation (fullDC). (MEM=4064.11 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:17:33   1245s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3778.8M) ***
[05/31 16:17:34   1245s] OPT: Doing preprocessing before recovery...
[05/31 16:17:34   1245s] OptDebug: Start of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.726|0.000|
|HEPG      |49.726|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

[05/31 16:17:34   1245s] #optDebug: Start CG creation (mem=3778.8M)
[05/31 16:17:34   1245s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:34   1246s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:34   1246s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:34   1246s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:35   1246s] ToF 92.5580um
[05/31 16:17:35   1246s] (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgPrt (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgEgp (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgPbk (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgNrb(cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgObs (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgCon (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s]  ...processing cgPdm (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=3853.8M)
[05/31 16:17:35   1246s] #optDebug: Start CG creation (mem=3853.8M)
[05/31 16:17:35   1246s]  ...initializing CG (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgPrt (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgEgp (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgPbk (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgNrb(cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgObs (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgCon (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s]  ...processing cgPdm (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3853.8M)
[05/31 16:17:35   1247s] Cell TOP LLGs are deleted
[05/31 16:17:35   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3853.8M, EPOCH TIME: 1748722655.280092
[05/31 16:17:35   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3853.8M, EPOCH TIME: 1748722655.280461
[05/31 16:17:35   1247s] Max number of tech site patterns supported in site array is 256.
[05/31 16:17:35   1247s] Core basic site is GF22_DST
[05/31 16:17:35   1247s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:17:35   1247s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:17:35   1247s] Fast DP-INIT is on for default
[05/31 16:17:35   1247s] Atter site array init, number of instance map data is 0.
[05/31 16:17:35   1247s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.244, MEM:3853.8M, EPOCH TIME: 1748722655.524181
[05/31 16:17:35   1247s] 
[05/31 16:17:35   1247s] 
[05/31 16:17:35   1247s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:35   1247s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.245, MEM:3853.8M, EPOCH TIME: 1748722655.524985
[05/31 16:17:35   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/31 16:17:35   1247s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:35   1247s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:35   1247s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:47 mem=3853.8M
[05/31 16:17:35   1247s] OPERPROF: Starting DPlace-Init at level 1, MEM:3853.8M, EPOCH TIME: 1748722655.544066
[05/31 16:17:35   1247s] Processing tracks to init pin-track alignment.
[05/31 16:17:35   1247s] z: 1, totalTracks: 1
[05/31 16:17:35   1247s] z: 3, totalTracks: 1
[05/31 16:17:35   1247s] z: 5, totalTracks: 1
[05/31 16:17:35   1247s] z: 7, totalTracks: 1
[05/31 16:17:35   1247s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:35   1247s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:35   1247s] Initializing Route Infrastructure for color support ...
[05/31 16:17:35   1247s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3853.8M, EPOCH TIME: 1748722655.544322
[05/31 16:17:35   1247s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3853.8M, EPOCH TIME: 1748722655.547232
[05/31 16:17:35   1247s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:35   1247s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:35   1247s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3853.8M, EPOCH TIME: 1748722655.552869
[05/31 16:17:35   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] 
[05/31 16:17:35   1247s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:35   1247s] 
[05/31 16:17:35   1247s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:35   1247s] 
[05/31 16:17:35   1247s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:35   1247s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.235, MEM:3853.8M, EPOCH TIME: 1748722655.787809
[05/31 16:17:35   1247s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3853.8M, EPOCH TIME: 1748722655.787904
[05/31 16:17:35   1247s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3853.8M, EPOCH TIME: 1748722655.788000
[05/31 16:17:35   1247s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3853.8MB).
[05/31 16:17:35   1247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.244, MEM:3853.8M, EPOCH TIME: 1748722655.788322
[05/31 16:17:35   1247s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:35   1247s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:35   1247s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:48 mem=3853.8M
[05/31 16:17:35   1247s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3853.8M, EPOCH TIME: 1748722655.795417
[05/31 16:17:35   1247s] Found 0 hard placement blockage before merging.
[05/31 16:17:35   1247s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3853.8M, EPOCH TIME: 1748722655.795507
[05/31 16:17:35   1247s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:35   1247s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3869.8M, EPOCH TIME: 1748722655.828369
[05/31 16:17:35   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:35   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:35   1247s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:35   1247s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:3796.8M, EPOCH TIME: 1748722655.849673
[05/31 16:17:35   1247s] OptDebug: End of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.726|0.000|
|HEPG      |49.726|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

[05/31 16:17:35   1247s] Begin: GigaOpt postEco DRV Optimization
[05/31 16:17:35   1247s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[05/31 16:17:35   1247s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:47.6/0:26:51.4 (0.8), mem = 3796.8M
[05/31 16:17:35   1247s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:35   1247s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:35   1247s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:35   1247s] Processing average sequential pin duty cycle 
[05/31 16:17:35   1247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.18
[05/31 16:17:36   1248s] (I,S,L,T): view_slow_mission: 0.00512146, 0.00171403, 0.0492543, 0.0560898
[05/31 16:17:36   1248s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s] Active Setup views: view_slow_mission 
[05/31 16:17:36   1248s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3796.8M, EPOCH TIME: 1748722656.337670
[05/31 16:17:36   1248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:36   1248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:36   1248s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.235, MEM:3796.8M, EPOCH TIME: 1748722656.572437
[05/31 16:17:36   1248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:36   1248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:36   1248s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/31 16:17:36   1248s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:36   1248s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:36   1248s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:48 mem=3796.8M
[05/31 16:17:36   1248s] OPERPROF: Starting DPlace-Init at level 1, MEM:3796.8M, EPOCH TIME: 1748722656.590966
[05/31 16:17:36   1248s] Processing tracks to init pin-track alignment.
[05/31 16:17:36   1248s] z: 1, totalTracks: 1
[05/31 16:17:36   1248s] z: 3, totalTracks: 1
[05/31 16:17:36   1248s] z: 5, totalTracks: 1
[05/31 16:17:36   1248s] z: 7, totalTracks: 1
[05/31 16:17:36   1248s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:36   1248s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:36   1248s] Initializing Route Infrastructure for color support ...
[05/31 16:17:36   1248s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3796.8M, EPOCH TIME: 1748722656.591214
[05/31 16:17:36   1248s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3796.8M, EPOCH TIME: 1748722656.594081
[05/31 16:17:36   1248s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:36   1248s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:36   1248s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3796.8M, EPOCH TIME: 1748722656.599727
[05/31 16:17:36   1248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:36   1248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:36   1248s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.235, MEM:3796.8M, EPOCH TIME: 1748722656.834610
[05/31 16:17:36   1248s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3796.8M, EPOCH TIME: 1748722656.834741
[05/31 16:17:36   1248s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3796.8M, EPOCH TIME: 1748722656.834848
[05/31 16:17:36   1248s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3796.8MB).
[05/31 16:17:36   1248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.244, MEM:3796.8M, EPOCH TIME: 1748722656.835186
[05/31 16:17:36   1248s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:36   1248s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:36   1248s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:49 mem=3796.8M
[05/31 16:17:36   1248s] ### Creating RouteCongInterface, started
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 16:17:36   1248s] 
[05/31 16:17:36   1248s] #optDebug: {0, 1.000}
[05/31 16:17:36   1248s] ### Creating RouteCongInterface, finished
[05/31 16:17:36   1248s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:37   1248s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:37   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:37   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:37   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:37   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:37   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:37   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:38   1249s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:17:38   1249s] AoF 587.8910um
[05/31 16:17:38   1249s]  unitDynamic=0.296039409757 unitLeakage=2.70937, designSmallDynamic=2.536179980355 designSmallLeakge=11.733120790645 largestInvLkgPwrAreaRatio=0.000107364368 smallCellArea_=125280.0 
[05/31 16:17:38   1250s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 16:17:38   1250s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 16:17:38   1250s] [GPS-DRV] costLowerBound: 0.1
[05/31 16:17:38   1250s] [GPS-DRV] setupTNSCost  : 1
[05/31 16:17:38   1250s] [GPS-DRV] maxIter       : 3
[05/31 16:17:38   1250s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 16:17:38   1250s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 16:17:38   1250s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 16:17:38   1250s] [GPS-DRV] maxDensity (design): 0.95
[05/31 16:17:38   1250s] [GPS-DRV] maxLocalDensity: 0.98
[05/31 16:17:38   1250s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 16:17:38   1250s] [GPS-DRV] Dflt RT Characteristic Length 430.093um AoF 587.891um x 1
[05/31 16:17:38   1250s] [GPS-DRV] isCPECostingOn: true
[05/31 16:17:38   1250s] [GPS-DRV] All active and enabled setup views
[05/31 16:17:38   1250s] [GPS-DRV]     view_slow_mission
[05/31 16:17:38   1250s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 16:17:38   1250s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 16:17:38   1250s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/31 16:17:38   1250s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/31 16:17:38   1250s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 16:17:38   1250s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3831.9M, EPOCH TIME: 1748722658.787625
[05/31 16:17:38   1250s] Found 0 hard placement blockage before merging.
[05/31 16:17:38   1250s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3831.9M, EPOCH TIME: 1748722658.787738
[05/31 16:17:38   1250s] [GPS-DRV] ROI - costFactor(area: 0.473013; leakageP: 1; dynamicP: 1; setupTNS:1)
[05/31 16:17:38   1250s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 2.70937; DynamicP: 0.296039)DBU
[05/31 16:17:38   1250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:17:38   1250s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 16:17:38   1250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:17:38   1250s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 16:17:38   1250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:17:38   1250s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:17:38   1250s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.05|     0.00|       0|       0|       0| 14.36%|          |         |
[05/31 16:17:38   1250s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:17:38   1250s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.05|     0.00|       0|       0|       0| 14.36%| 0:00:00.0|  3831.9M|
[05/31 16:17:38   1250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:17:38   1250s] Bottom Preferred Layer:
[05/31 16:17:38   1250s]     None
[05/31 16:17:38   1250s] Via Pillar Rule:
[05/31 16:17:38   1250s]     None
[05/31 16:17:38   1250s] Finished writing unified metrics of routing constraints.
[05/31 16:17:38   1250s] 
[05/31 16:17:38   1250s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3831.9M) ***
[05/31 16:17:38   1250s] 
[05/31 16:17:38   1250s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:38   1250s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5180.7, Stn-len 0
[05/31 16:17:38   1250s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/31 16:17:38   1250s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3831.9M, EPOCH TIME: 1748722658.823077
[05/31 16:17:38   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:38   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:38   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:38   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:38   1250s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:3753.9M, EPOCH TIME: 1748722658.844919
[05/31 16:17:38   1250s] (I,S,L,T): view_slow_mission: 0.00512146, 0.00171403, 0.0492543, 0.0560898
[05/31 16:17:38   1250s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:38   1250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.18
[05/31 16:17:38   1250s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:20:50.6/0:26:54.4 (0.8), mem = 3753.9M
[05/31 16:17:38   1250s] 
[05/31 16:17:38   1250s] =============================================================================================
[05/31 16:17:38   1250s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.10-p003_1
[05/31 16:17:38   1250s] =============================================================================================
[05/31 16:17:38   1250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:38   1250s] ---------------------------------------------------------------------------------------------
[05/31 16:17:38   1250s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:17:38   1250s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:17:38   1250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:17:38   1250s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ PowerUnitCalc          ]      1   0:00:00.7  (  23.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 16:17:38   1250s] [ DetailPlaceInit        ]      1   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:38   1250s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:38   1250s] [ MISC                   ]          0:00:02.0  (  67.0 % )     0:00:02.0 /  0:00:02.0    1.0
[05/31 16:17:38   1250s] ---------------------------------------------------------------------------------------------
[05/31 16:17:38   1250s]  DrvOpt #2 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[05/31 16:17:38   1250s] ---------------------------------------------------------------------------------------------
[05/31 16:17:38   1250s] 
[05/31 16:17:38   1250s] Begin: Collecting metrics
[05/31 16:17:38   1250s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               |            |              | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3839 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3726 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:00  |        3720 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3720 |      |     |
| drv_eco_fixing          |    49.726 |   49.047 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3754 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:38   1250s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4064.9M, current mem=4048.6M)

[05/31 16:17:38   1250s] End: Collecting metrics
[05/31 16:17:38   1250s] End: GigaOpt postEco DRV Optimization
[05/31 16:17:38   1250s] Running refinePlace -preserveRouting true -hardFence false
[05/31 16:17:38   1250s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3753.9M, EPOCH TIME: 1748722658.997382
[05/31 16:17:38   1250s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3753.9M, EPOCH TIME: 1748722658.997454
[05/31 16:17:38   1250s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3753.9M, EPOCH TIME: 1748722658.997551
[05/31 16:17:38   1250s] Processing tracks to init pin-track alignment.
[05/31 16:17:38   1250s] z: 1, totalTracks: 1
[05/31 16:17:38   1250s] z: 3, totalTracks: 1
[05/31 16:17:38   1250s] z: 5, totalTracks: 1
[05/31 16:17:38   1250s] z: 7, totalTracks: 1
[05/31 16:17:38   1250s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:38   1250s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:38   1250s] Initializing Route Infrastructure for color support ...
[05/31 16:17:38   1250s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3753.9M, EPOCH TIME: 1748722658.997804
[05/31 16:17:39   1250s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.003, MEM:3753.9M, EPOCH TIME: 1748722659.000704
[05/31 16:17:39   1250s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:39   1250s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:39   1250s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3753.9M, EPOCH TIME: 1748722659.007352
[05/31 16:17:39   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1250s] Processing tracks to init pin-track alignment.
[05/31 16:17:39   1250s] z: 1, totalTracks: 1
[05/31 16:17:39   1250s] z: 3, totalTracks: 1
[05/31 16:17:39   1250s] z: 5, totalTracks: 1
[05/31 16:17:39   1250s] z: 7, totalTracks: 1
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:39   1250s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.230, REAL:0.236, MEM:3753.9M, EPOCH TIME: 1748722659.243493
[05/31 16:17:39   1250s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3753.9M, EPOCH TIME: 1748722659.243605
[05/31 16:17:39   1250s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3753.9M, EPOCH TIME: 1748722659.243698
[05/31 16:17:39   1250s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3753.9MB).
[05/31 16:17:39   1250s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.240, REAL:0.247, MEM:3753.9M, EPOCH TIME: 1748722659.244051
[05/31 16:17:39   1250s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.240, REAL:0.247, MEM:3753.9M, EPOCH TIME: 1748722659.244100
[05/31 16:17:39   1250s] TDRefine: refinePlace mode is spiral
[05/31 16:17:39   1250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.10
[05/31 16:17:39   1250s] OPERPROF:   Starting Refine-Place at level 2, MEM:3753.9M, EPOCH TIME: 1748722659.244176
[05/31 16:17:39   1250s] *** Starting refinePlace (0:20:51 mem=3753.9M) ***
[05/31 16:17:39   1250s] Total net bbox length = 3.924e+03 (2.036e+03 1.888e+03) (ext = 1.446e+02)
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:39   1250s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3753.9M, EPOCH TIME: 1748722659.245154
[05/31 16:17:39   1250s] # Found 0 legal fixed insts to color.
[05/31 16:17:39   1250s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3753.9M, EPOCH TIME: 1748722659.245260
[05/31 16:17:39   1250s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3753.9M, EPOCH TIME: 1748722659.245606
[05/31 16:17:39   1250s]   Signal wire search tree: 1158 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:17:39   1250s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3753.9M, EPOCH TIME: 1748722659.246443
[05/31 16:17:39   1250s] Set min layer with design mode ( 3 )
[05/31 16:17:39   1250s] Set max layer with default ( 127 )
[05/31 16:17:39   1250s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:39   1250s] Min route layer (adjusted) = 3
[05/31 16:17:39   1250s] Max route layer (adjusted) = 11
[05/31 16:17:39   1250s] Set min layer with design mode ( 3 )
[05/31 16:17:39   1250s] Set max layer with default ( 127 )
[05/31 16:17:39   1250s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:39   1250s] Min route layer (adjusted) = 3
[05/31 16:17:39   1250s] Max route layer (adjusted) = 11
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s] Starting Small incrNP...
[05/31 16:17:39   1250s] User Input Parameters:
[05/31 16:17:39   1250s] - Congestion Driven    : Off
[05/31 16:17:39   1250s] - Timing Driven        : Off
[05/31 16:17:39   1250s] - Area-Violation Based : Off
[05/31 16:17:39   1250s] - Start Rollback Level : -5
[05/31 16:17:39   1250s] - Legalized            : On
[05/31 16:17:39   1250s] - Window Based         : Off
[05/31 16:17:39   1250s] - eDen incr mode       : Off
[05/31 16:17:39   1250s] - Small incr mode      : On
[05/31 16:17:39   1250s] 
[05/31 16:17:39   1250s] default core: bins with density > 0.750 =  0.00 % ( 0 / 132 )
[05/31 16:17:39   1250s] Density distribution unevenness ratio = 67.774%
[05/31 16:17:39   1250s] Density distribution unevenness ratio (U70) = 0.000%
[05/31 16:17:39   1250s] Density distribution unevenness ratio (U80) = 0.000%
[05/31 16:17:39   1250s] Density distribution unevenness ratio (U90) = 0.000%
[05/31 16:17:39   1250s] cost 0.644681, thresh 1.000000
[05/31 16:17:39   1250s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3753.9M)
[05/31 16:17:39   1250s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:39   1250s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3753.9M, EPOCH TIME: 1748722659.251760
[05/31 16:17:39   1250s] Starting refinePlace ...
[05/31 16:17:39   1250s] Set min layer with design mode ( 3 )
[05/31 16:17:39   1250s] Set max layer with default ( 127 )
[05/31 16:17:39   1250s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:39   1250s] Min route layer (adjusted) = 3
[05/31 16:17:39   1250s] Max route layer (adjusted) = 11
[05/31 16:17:39   1250s] One DDP V2 for no tweak run.
[05/31 16:17:39   1250s] Set min layer with design mode ( 3 )
[05/31 16:17:39   1250s] Set max layer with default ( 127 )
[05/31 16:17:39   1250s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:39   1250s] Min route layer (adjusted) = 3
[05/31 16:17:39   1250s] Max route layer (adjusted) = 11
[05/31 16:17:39   1250s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:17:39   1250s] DDP markSite nrRow 111 nrJob 111
[05/31 16:17:39   1251s]   Spread Effort: high, pre-route mode, useDDP on.
[05/31 16:17:39   1251s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3753.9MB) @(0:20:51 - 0:20:51).
[05/31 16:17:39   1251s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:17:39   1251s] wireLenOptFixPriorityInst 224 inst fixed
[05/31 16:17:39   1251s] Set min layer with design mode ( 3 )
[05/31 16:17:39   1251s] Set max layer with default ( 127 )
[05/31 16:17:39   1251s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:39   1251s] Min route layer (adjusted) = 3
[05/31 16:17:39   1251s] Max route layer (adjusted) = 11
[05/31 16:17:39   1251s] Starting RTC Spread...
[05/31 16:17:39   1251s] move report: RTC Spread moves 58 insts, mean move: 0.14 um, max move: 0.35 um
[05/31 16:17:39   1251s] [CPU] RTC Spread cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/31 16:17:39   1251s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/31 16:17:39   1251s] Move report: Total RTC Spread moves 58 insts, mean move: 0.14 um, max move: 0.35 um 
[05/31 16:17:39   1251s] 	Max move on inst (U1339): (28.77, 31.00) --> (28.42, 31.00)
[05/31 16:17:39   1251s] 
[05/31 16:17:39   1251s]  === Spiral for Logical I: (movable: 1128) ===
[05/31 16:17:39   1251s] 
[05/31 16:17:39   1251s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:17:39   1251s] 
[05/31 16:17:39   1251s]  Info: 0 filler has been deleted!
[05/31 16:17:39   1251s] Move report: legalization moves 4 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/31 16:17:39   1251s] 	Max move on inst (sh_sync_inst/sh_en_done_reg): (25.52, 35.32) --> (25.64, 35.32)
[05/31 16:17:39   1251s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:39   1251s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:39   1251s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3721.9MB) @(0:20:51 - 0:20:51).
[05/31 16:17:39   1251s] Move report: Detail placement moves 54 insts, mean move: 0.14 um, max move: 0.35 um 
[05/31 16:17:39   1251s] 	Max move on inst (U1339): (28.77, 31.00) --> (28.42, 31.00)
[05/31 16:17:39   1251s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3721.9MB
[05/31 16:17:39   1251s] Statistics of distance of Instance movement in refine placement:
[05/31 16:17:39   1251s]   maximum (X+Y) =         0.35 um
[05/31 16:17:39   1251s]   inst (U1339) with max move: (28.768, 31) -> (28.42, 31)
[05/31 16:17:39   1251s]   mean    (X+Y) =         0.14 um
[05/31 16:17:39   1251s] Total instances flipped for legalization: 10
[05/31 16:17:39   1251s] Summary Report:
[05/31 16:17:39   1251s] Instances move: 54 (out of 1128 movable)
[05/31 16:17:39   1251s] Instances flipped: 10
[05/31 16:17:39   1251s] Mean displacement: 0.14 um
[05/31 16:17:39   1251s] Max displacement: 0.35 um (Instance: U1339) (28.768, 31) -> (28.42, 31)
[05/31 16:17:39   1251s] 	Length: 6 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AOAI211_0P75
[05/31 16:17:39   1251s] 	Violation at original loc: Overlapping with other instance
[05/31 16:17:39   1251s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:17:39   1251s] Total instances moved : 54
[05/31 16:17:39   1251s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.190, REAL:0.187, MEM:3721.9M, EPOCH TIME: 1748722659.439109
[05/31 16:17:39   1251s] Total net bbox length = 3.939e+03 (2.051e+03 1.888e+03) (ext = 1.446e+02)
[05/31 16:17:39   1251s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3721.9MB
[05/31 16:17:39   1251s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3721.9MB) @(0:20:51 - 0:20:51).
[05/31 16:17:39   1251s] *** Finished refinePlace (0:20:51 mem=3721.9M) ***
[05/31 16:17:39   1251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.10
[05/31 16:17:39   1251s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.200, REAL:0.196, MEM:3721.9M, EPOCH TIME: 1748722659.440159
[05/31 16:17:39   1251s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3721.9M, EPOCH TIME: 1748722659.440222
[05/31 16:17:39   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/31 16:17:39   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.022, MEM:3721.9M, EPOCH TIME: 1748722659.462426
[05/31 16:17:39   1251s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.460, REAL:0.465, MEM:3721.9M, EPOCH TIME: 1748722659.462555
[05/31 16:17:39   1251s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/31 16:17:39   1251s] GigaOpt: Skipping nonLegal postEco optimization
[05/31 16:17:39   1251s] Design TNS changes after trial route: 0.000 -> 0.000
[05/31 16:17:39   1251s] GigaOpt: Skipping post-eco TNS optimization
[05/31 16:17:39   1251s] Adjusting target slack by 0.0 ns for power optimization
[05/31 16:17:39   1251s] **optDesign ... cpu = 0:08:38, real = 0:09:52, mem = 4047.9M, totSessionCpu=0:20:51 **
[05/31 16:17:39   1251s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3721.9M, EPOCH TIME: 1748722659.517193
[05/31 16:17:39   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] 
[05/31 16:17:39   1251s] 
[05/31 16:17:39   1251s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:39   1251s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:3721.9M, EPOCH TIME: 1748722659.754370
[05/31 16:17:39   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.047  | 49.726  | 49.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
------------------------------------------------------------------

[05/31 16:17:39   1251s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -downsize -samesize -forceNonLefsafeRecovery -noViewPrune -keepTimingUpdate -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[05/31 16:17:39   1251s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:17:39   1251s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:17:39   1251s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:17:39   1251s] ### Creating LA Mngr. totSessionCpu=0:20:52 mem=3806.1M
[05/31 16:17:39   1251s] ### Creating LA Mngr, finished. totSessionCpu=0:20:52 mem=3806.1M
[05/31 16:17:39   1251s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/31 16:17:39   1251s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3806.1M, EPOCH TIME: 1748722659.820122
[05/31 16:17:39   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:39   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1251s] 
[05/31 16:17:40   1251s] 
[05/31 16:17:40   1251s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:40   1251s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.236, MEM:3806.1M, EPOCH TIME: 1748722660.055915
[05/31 16:17:40   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1251s] 
[05/31 16:17:40   1251s] Begin: Power Optimization
[05/31 16:17:40   1251s] Processing average sequential pin duty cycle 
[05/31 16:17:40   1251s]              0V	    gnd
[05/31 16:17:40   1251s]           0.72V	    vdd
[05/31 16:17:40   1251s] Processing average sequential pin duty cycle 
[05/31 16:17:40   1251s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3806.1M, EPOCH TIME: 1748722660.153413
[05/31 16:17:40   1251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1252s] 
[05/31 16:17:40   1252s] 
[05/31 16:17:40   1252s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:40   1252s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.234, MEM:3806.1M, EPOCH TIME: 1748722660.387241
[05/31 16:17:40   1252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1252s] [oiPhyDebug] optDemand 516341520.00, spDemand 516341520.00.
[05/31 16:17:40   1252s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/31 16:17:40   1252s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:17:40   1252s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:52 mem=3806.1M
[05/31 16:17:40   1252s] OPERPROF: Starting DPlace-Init at level 1, MEM:3806.1M, EPOCH TIME: 1748722660.405864
[05/31 16:17:40   1252s] Processing tracks to init pin-track alignment.
[05/31 16:17:40   1252s] z: 1, totalTracks: 1
[05/31 16:17:40   1252s] z: 3, totalTracks: 1
[05/31 16:17:40   1252s] z: 5, totalTracks: 1
[05/31 16:17:40   1252s] z: 7, totalTracks: 1
[05/31 16:17:40   1252s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:17:40   1252s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:17:40   1252s] Initializing Route Infrastructure for color support ...
[05/31 16:17:40   1252s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3806.1M, EPOCH TIME: 1748722660.406109
[05/31 16:17:40   1252s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.003, MEM:3806.1M, EPOCH TIME: 1748722660.408938
[05/31 16:17:40   1252s] Route Infrastructure Initialized for color support successfully.
[05/31 16:17:40   1252s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:17:40   1252s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3806.1M, EPOCH TIME: 1748722660.414663
[05/31 16:17:40   1252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:40   1252s] 
[05/31 16:17:40   1252s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:40   1252s] 
[05/31 16:17:40   1252s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:40   1252s] 
[05/31 16:17:40   1252s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:17:40   1252s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.235, MEM:3806.1M, EPOCH TIME: 1748722660.649955
[05/31 16:17:40   1252s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3806.1M, EPOCH TIME: 1748722660.650091
[05/31 16:17:40   1252s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3806.1M, EPOCH TIME: 1748722660.650177
[05/31 16:17:40   1252s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3806.1MB).
[05/31 16:17:40   1252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.245, MEM:3806.1M, EPOCH TIME: 1748722660.650499
[05/31 16:17:40   1252s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:40   1252s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/31 16:17:40   1252s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:52 mem=3806.1M
[05/31 16:17:40   1252s]   Timing Snapshot: (REF)
[05/31 16:17:40   1252s]      Weighted WNS: 0.000
[05/31 16:17:40   1252s]       All  PG WNS: 0.000
[05/31 16:17:40   1252s]       High PG WNS: 0.000
[05/31 16:17:40   1252s]       All  PG TNS: 0.000
[05/31 16:17:40   1252s]       High PG TNS: 0.000
[05/31 16:17:40   1252s]       Low  PG TNS: 0.000
[05/31 16:17:40   1252s]    Category Slack: { [L, 49.047] [H, 49.726] }
[05/31 16:17:40   1252s] 
[05/31 16:17:40   1252s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.726|0.000|
|HEPG      |49.726|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

[05/31 16:17:40   1252s] Begin: Core Power Optimization
[05/31 16:17:40   1252s] *** PowerOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:52.4/0:26:56.2 (0.8), mem = 3822.1M
[05/31 16:17:40   1252s] Processing average sequential pin duty cycle 
[05/31 16:17:40   1252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.19
[05/31 16:17:41   1252s] (I,S,L,T): view_slow_mission: 0.00512146, 0.00171403, 0.0492543, 0.0560898
[05/31 16:17:41   1252s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:41   1252s] 
[05/31 16:17:41   1252s] Active Setup views: view_slow_mission 
[05/31 16:17:41   1252s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/31 16:17:41   1252s] ### Creating RouteCongInterface, started
[05/31 16:17:41   1252s] 
[05/31 16:17:41   1252s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:17:41   1252s] 
[05/31 16:17:41   1252s] #optDebug: {0, 1.000}
[05/31 16:17:41   1252s] ### Creating RouteCongInterface, finished
[05/31 16:17:41   1252s] {MG  {8 0 1.8 0.296732} }
[05/31 16:17:41   1252s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3822.1M, EPOCH TIME: 1748722661.168972
[05/31 16:17:41   1252s] Found 0 hard placement blockage before merging.
[05/31 16:17:41   1252s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3822.1M, EPOCH TIME: 1748722661.169077
[05/31 16:17:41   1252s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:17:41   1252s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.36
[05/31 16:17:41   1252s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:41   1252s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 16:17:41   1252s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:41   1252s] |   14.36%|        -|   0.000|   0.000|   0:00:00.0| 3822.1M|
[05/31 16:17:41   1252s] Running power reclaim iteration with 0.04972 cutoff 
[05/31 16:17:42   1254s] |   14.36%|        0|   0.000|   0.000|   0:00:01.0| 3822.1M|
[05/31 16:17:42   1254s] Running power reclaim iteration with 0.04972 cutoff 
[05/31 16:17:44   1256s] |   14.35%|        6|   0.000|   0.000|   0:00:02.0| 3859.2M|
[05/31 16:17:44   1256s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:44   1256s] Running power reclaim iteration with 0.04972 cutoff 
[05/31 16:17:46   1257s] |   14.35%|       22|   0.000|   0.000|   0:00:02.0| 3859.2M|
[05/31 16:17:46   1257s] Running power reclaim iteration with 0.00994 cutoff 
[05/31 16:17:47   1259s] |   14.35%|       19|   0.000|   0.000|   0:00:01.0| 3859.2M|
[05/31 16:17:47   1259s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[05/31 16:17:47   1259s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:17:47   1259s] +---------+---------+--------+--------+------------+--------+
[05/31 16:17:47   1259s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.35
[05/31 16:17:47   1259s] 
[05/31 16:17:47   1259s] ** Summary: Restruct = 6 Buffer Deletion = 0 Declone = 0 Resize = 41 **
[05/31 16:17:47   1259s] --------------------------------------------------------------
[05/31 16:17:47   1259s] |                                   | Total     | Sequential |
[05/31 16:17:47   1259s] --------------------------------------------------------------
[05/31 16:17:47   1259s] | Num insts resized                 |      41  |       0    |
[05/31 16:17:47   1259s] | Num insts undone                  |       0  |       0    |
[05/31 16:17:47   1259s] | Num insts Downsized               |       0  |       0    |
[05/31 16:17:47   1259s] | Num insts Samesized               |      41  |       0    |
[05/31 16:17:47   1259s] | Num insts Upsized                 |       0  |       0    |
[05/31 16:17:47   1259s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 16:17:47   1259s] --------------------------------------------------------------
[05/31 16:17:47   1259s] Bottom Preferred Layer:
[05/31 16:17:47   1259s]     None
[05/31 16:17:47   1259s] Via Pillar Rule:
[05/31 16:17:47   1259s]     None
[05/31 16:17:47   1259s] Finished writing unified metrics of routing constraints.
[05/31 16:17:47   1259s] 
[05/31 16:17:47   1259s] Number of insts committed for which the initial cell was dont use = 0
[05/31 16:17:47   1259s] 
[05/31 16:17:47   1259s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 16:17:47   1259s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/31 16:17:47   1259s] End: Core Power Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
[05/31 16:17:47   1259s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:17:47   1259s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1124
[05/31 16:17:47   1259s] (I,S,L,T): view_slow_mission: 0.00510749, 0.0017111, 0.0491469, 0.0559655
[05/31 16:17:47   1259s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:17:47   1259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.19
[05/31 16:17:47   1259s] *** PowerOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:20:59.5/0:27:03.3 (0.8), mem = 3859.2M
[05/31 16:17:47   1259s] 
[05/31 16:17:47   1259s] =============================================================================================
[05/31 16:17:47   1259s]  Step TAT Report : PowerOpt #2 / clock_opt_design #1                            23.10-p003_1
[05/31 16:17:47   1259s] =============================================================================================
[05/31 16:17:47   1259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:47   1259s] ---------------------------------------------------------------------------------------------
[05/31 16:17:47   1259s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:17:47   1259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 16:17:47   1259s] [ OptimizationStep       ]      1   0:00:05.6  (  77.7 % )     0:00:06.6 /  0:00:06.6    1.0
[05/31 16:17:47   1259s] [ OptSingleIteration     ]      6   0:00:00.1  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 16:17:47   1259s] [ OptGetWeight           ]    244   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ OptEval                ]    244   0:00:00.6  (   8.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 16:17:47   1259s] [ OptCommit              ]    244   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ PostCommitDelayUpdate  ]    221   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:17:47   1259s] [ IncrDelayCalc          ]     75   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:17:47   1259s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:17:47   1259s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:17:47   1259s] [ MISC                   ]          0:00:00.5  (   7.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:17:47   1259s] ---------------------------------------------------------------------------------------------
[05/31 16:17:47   1259s]  PowerOpt #2 TOTAL                  0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.1    1.0
[05/31 16:17:47   1259s] ---------------------------------------------------------------------------------------------
[05/31 16:17:47   1259s] 
[05/31 16:17:47   1259s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3859.2M, EPOCH TIME: 1748722667.826623
[05/31 16:17:47   1259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:17:47   1259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:47   1259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:47   1259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:47   1259s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:3857.2M, EPOCH TIME: 1748722667.857723
[05/31 16:17:47   1259s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3857.2M, EPOCH TIME: 1748722667.859718
[05/31 16:17:47   1259s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3857.2M, EPOCH TIME: 1748722667.859835
[05/31 16:17:47   1259s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3857.2M, EPOCH TIME: 1748722667.860117
[05/31 16:17:47   1259s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.005, MEM:3857.2M, EPOCH TIME: 1748722667.865091
[05/31 16:17:47   1259s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3857.2M, EPOCH TIME: 1748722667.872348
[05/31 16:17:47   1259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:47   1259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:48   1259s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.240, REAL:0.240, MEM:3857.2M, EPOCH TIME: 1748722668.112543
[05/31 16:17:48   1259s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3857.2M, EPOCH TIME: 1748722668.112640
[05/31 16:17:48   1259s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3857.2M, EPOCH TIME: 1748722668.112745
[05/31 16:17:48   1259s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.253, MEM:3857.2M, EPOCH TIME: 1748722668.113062
[05/31 16:17:48   1259s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.250, REAL:0.253, MEM:3857.2M, EPOCH TIME: 1748722668.113112
[05/31 16:17:48   1259s] TDRefine: refinePlace mode is spiral
[05/31 16:17:48   1259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.11
[05/31 16:17:48   1259s] OPERPROF: Starting Refine-Place at level 1, MEM:3857.2M, EPOCH TIME: 1748722668.113196
[05/31 16:17:48   1259s] *** Starting refinePlace (0:21:00 mem=3857.2M) ***
[05/31 16:17:48   1259s] Total net bbox length = 3.939e+03 (2.052e+03 1.887e+03) (ext = 1.446e+02)
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:48   1259s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3857.2M, EPOCH TIME: 1748722668.114203
[05/31 16:17:48   1259s] # Found 0 legal fixed insts to color.
[05/31 16:17:48   1259s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3857.2M, EPOCH TIME: 1748722668.114309
[05/31 16:17:48   1259s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3857.2M, EPOCH TIME: 1748722668.114667
[05/31 16:17:48   1259s]   Signal wire search tree: 1158 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:17:48   1259s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3857.2M, EPOCH TIME: 1748722668.115505
[05/31 16:17:48   1259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:17:48   1259s] Set min layer with design mode ( 3 )
[05/31 16:17:48   1259s] Set max layer with default ( 127 )
[05/31 16:17:48   1259s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:48   1259s] Min route layer (adjusted) = 3
[05/31 16:17:48   1259s] Max route layer (adjusted) = 11
[05/31 16:17:48   1259s] Set min layer with design mode ( 3 )
[05/31 16:17:48   1259s] Set max layer with default ( 127 )
[05/31 16:17:48   1259s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:48   1259s] Min route layer (adjusted) = 3
[05/31 16:17:48   1259s] Max route layer (adjusted) = 11
[05/31 16:17:48   1259s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3857.2M, EPOCH TIME: 1748722668.121686
[05/31 16:17:48   1259s] Starting refinePlace ...
[05/31 16:17:48   1259s] Set min layer with design mode ( 3 )
[05/31 16:17:48   1259s] Set max layer with default ( 127 )
[05/31 16:17:48   1259s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:48   1259s] Min route layer (adjusted) = 3
[05/31 16:17:48   1259s] Max route layer (adjusted) = 11
[05/31 16:17:48   1259s] One DDP V2 for no tweak run.
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s]  === Spiral for Logical I: (movable: 1124) ===
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:17:48   1259s] 
[05/31 16:17:48   1259s]  Info: 0 filler has been deleted!
[05/31 16:17:48   1259s] Move report: legalization moves 5 insts, mean move: 0.14 um, max move: 0.23 um spiral
[05/31 16:17:48   1259s] 	Max move on inst (U1697): (43.96, 22.36) --> (44.20, 22.36)
[05/31 16:17:48   1259s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/31 16:17:48   1259s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:17:48   1259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3841.2MB) @(0:21:00 - 0:21:00).
[05/31 16:17:48   1259s] Move report: Detail placement moves 5 insts, mean move: 0.14 um, max move: 0.23 um 
[05/31 16:17:48   1259s] 	Max move on inst (U1697): (43.96, 22.36) --> (44.20, 22.36)
[05/31 16:17:48   1259s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3841.2MB
[05/31 16:17:48   1259s] Statistics of distance of Instance movement in refine placement:
[05/31 16:17:48   1259s]   maximum (X+Y) =         0.23 um
[05/31 16:17:48   1259s]   inst (U1697) with max move: (43.964, 22.36) -> (44.196, 22.36)
[05/31 16:17:48   1259s]   mean    (X+Y) =         0.14 um
[05/31 16:17:48   1259s] Summary Report:
[05/31 16:17:48   1259s] Instances move: 5 (out of 1124 movable)
[05/31 16:17:48   1259s] Instances flipped: 0
[05/31 16:17:48   1259s] Mean displacement: 0.14 um
[05/31 16:17:48   1259s] Max displacement: 0.23 um (Instance: U1697) (43.964, 22.36) -> (44.196, 22.36)
[05/31 16:17:48   1259s] 	Length: 3 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_NR2_0P75
[05/31 16:17:48   1259s] 	Violation at original loc: Overlapping with other instance
[05/31 16:17:48   1259s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:17:48   1259s] Total instances moved : 5
[05/31 16:17:48   1259s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.170, REAL:0.164, MEM:3841.2M, EPOCH TIME: 1748722668.285532
[05/31 16:17:48   1259s] Total net bbox length = 3.940e+03 (2.053e+03 1.887e+03) (ext = 1.446e+02)
[05/31 16:17:48   1259s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3841.2MB
[05/31 16:17:48   1259s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3841.2MB) @(0:21:00 - 0:21:00).
[05/31 16:17:48   1259s] *** Finished refinePlace (0:21:00 mem=3841.2M) ***
[05/31 16:17:48   1259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.11
[05/31 16:17:48   1259s] OPERPROF: Finished Refine-Place at level 1, CPU:0.180, REAL:0.173, MEM:3841.2M, EPOCH TIME: 1748722668.286526
[05/31 16:17:48   1259s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3841.2M, EPOCH TIME: 1748722668.292041
[05/31 16:17:48   1259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:17:48   1259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:48   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:48   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:48   1260s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.021, MEM:3841.2M, EPOCH TIME: 1748722668.312858
[05/31 16:17:48   1260s] *** maximum move = 0.23 um ***
[05/31 16:17:48   1260s] *** Finished re-routing un-routed nets (3841.2M) ***
[05/31 16:17:48   1260s] OPERPROF: Starting DPlace-Init at level 1, MEM:3842.2M, EPOCH TIME: 1748722668.318002
[05/31 16:17:48   1260s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3842.2M, EPOCH TIME: 1748722668.318207
[05/31 16:17:48   1260s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3842.2M, EPOCH TIME: 1748722668.321041
[05/31 16:17:48   1260s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3842.2M, EPOCH TIME: 1748722668.327098
[05/31 16:17:48   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:48   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:48   1260s] 
[05/31 16:17:48   1260s] 
[05/31 16:17:48   1260s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:48   1260s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.235, MEM:3842.2M, EPOCH TIME: 1748722668.562122
[05/31 16:17:48   1260s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3842.2M, EPOCH TIME: 1748722668.562235
[05/31 16:17:48   1260s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3842.2M, EPOCH TIME: 1748722668.562321
[05/31 16:17:48   1260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.245, MEM:3842.2M, EPOCH TIME: 1748722668.562641
[05/31 16:17:48   1260s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:17:48   1260s] 
[05/31 16:17:48   1260s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3842.2M) ***
[05/31 16:17:48   1260s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:17:48   1260s] #################################################################################
[05/31 16:17:48   1260s] # Design Stage: PreRoute
[05/31 16:17:48   1260s] # Design Name: TOP
[05/31 16:17:48   1260s] # Design Mode: 22nm
[05/31 16:17:48   1260s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:17:48   1260s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:17:48   1260s] # Signoff Settings: SI Off 
[05/31 16:17:48   1260s] #################################################################################
[05/31 16:17:49   1260s] Calculate delays in BcWc mode...
[05/31 16:17:49   1260s] Topological Sorting (REAL = 0:00:00.0, MEM = 3827.9M, InitMEM = 3827.9M)
[05/31 16:17:49   1260s] Start delay calculation (fullDC) (1 T). (MEM=4066.86)
[05/31 16:17:49   1260s] End AAE Lib Interpolated Model. (MEM=3827.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:17:49   1261s] Total number of fetched objects 1145
[05/31 16:17:49   1261s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:17:49   1261s] End delay calculation. (MEM=4071.58 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:17:49   1261s] End delay calculation (fullDC). (MEM=4071.58 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:17:49   1261s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3885.6M) ***
[05/31 16:17:49   1261s] Begin: Collecting metrics
[05/31 16:17:49   1261s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               |            |              | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3839 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3726 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:00  |        3720 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3720 |      |     |
| drv_eco_fixing          |    49.726 |   49.047 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3754 |    0 |   0 |
| power_reclaiming_2      |    49.727 |   49.047 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:09  |        3826 |      |     |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:49   1261s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4074.3M, current mem=4060.4M)

[05/31 16:17:49   1261s] End: Collecting metrics
[05/31 16:17:49   1261s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:17:49   1261s]   Timing Snapshot: (TGT)
[05/31 16:17:49   1261s]      Weighted WNS: 0.000
[05/31 16:17:49   1261s]       All  PG WNS: 0.000
[05/31 16:17:49   1261s]       High PG WNS: 0.000
[05/31 16:17:49   1261s]       All  PG TNS: 0.000
[05/31 16:17:49   1261s]       High PG TNS: 0.000
[05/31 16:17:49   1261s]       Low  PG TNS: 0.000
[05/31 16:17:49   1261s]    Category Slack: { [L, 49.047] [H, 49.727] }
[05/31 16:17:49   1261s] 
[05/31 16:17:49   1261s] Checking setup slack degradation ...
[05/31 16:17:49   1261s] 
[05/31 16:17:49   1261s] Recovery Manager:
[05/31 16:17:49   1261s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/31 16:17:49   1261s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/31 16:17:49   1261s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[05/31 16:17:49   1261s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[05/31 16:17:49   1261s] 
[05/31 16:17:49   1261s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1124
[05/31 16:17:49   1261s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3841.6M, EPOCH TIME: 1748722669.764880
[05/31 16:17:49   1261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:49   1261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:49   1261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:49   1261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:49   1261s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3759.6M, EPOCH TIME: 1748722669.794754
[05/31 16:17:49   1261s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.727|0.000|
|HEPG      |49.727|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

[05/31 16:17:49   1261s] End: Power Optimization (cpu=0:00:09, real=0:00:09, mem=3759.63M, totSessionCpu=0:21:01).
[05/31 16:17:49   1261s] Storing power gain ratio parameter in DB at postCts power optimization stage 0.00221493
[05/31 16:17:49   1261s] **optDesign ... cpu = 0:08:49, real = 0:10:02, mem = 4055.4M, totSessionCpu=0:21:01 **
[05/31 16:17:49   1261s] #optDebug: fT-D <X 1 0 0 0>
[05/31 16:17:49   1261s] Register exp ratio and priority group on 0 nets on 1145 nets : 
[05/31 16:17:49   1261s] 
[05/31 16:17:49   1261s] Active setup views:
[05/31 16:17:49   1261s]  view_slow_mission
[05/31 16:17:49   1261s]   Dominating endpoints: 0
[05/31 16:17:49   1261s]   Dominating TNS: -0.000
[05/31 16:17:49   1261s] 
[05/31 16:17:50   1261s] Extraction called for design 'TOP' of instances=1124 and nets=1147 using extraction engine 'preRoute' .
[05/31 16:17:50   1261s] PreRoute RC Extraction called for design TOP.
[05/31 16:17:50   1261s] RC Extraction called in multi-corner(2) mode.
[05/31 16:17:50   1261s] RCMode: PreRoute
[05/31 16:17:50   1261s]       RC Corner Indexes            0       1   
[05/31 16:17:50   1261s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 16:17:50   1261s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 16:17:50   1261s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 16:17:50   1261s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 16:17:50   1261s] Shrink Factor                : 1.00000
[05/31 16:17:50   1261s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 16:17:50   1261s] Using Quantus QRC technology file ...
[05/31 16:17:50   1261s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/31 16:17:50   1261s] Grid density data update skipped
[05/31 16:17:50   1261s] eee: pegSigSF=1.070000
[05/31 16:17:50   1261s] Initializing multi-corner resistance tables ...
[05/31 16:17:50   1261s] eee: Grid unit RC data computation started
[05/31 16:17:50   1261s] eee: Grid unit RC data computation completed
[05/31 16:17:50   1261s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:17:50   1261s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:17:50   1261s] eee: l=3 avDens=0.109888 usedTrk=323.070926 availTrk=2940.000000 sigTrk=323.070926
[05/31 16:17:50   1261s] eee: l=4 avDens=0.155145 usedTrk=456.126294 availTrk=2940.000000 sigTrk=456.126294
[05/31 16:17:50   1261s] eee: l=5 avDens=0.061129 usedTrk=172.384075 availTrk=2820.000000 sigTrk=172.384075
[05/31 16:17:50   1261s] eee: l=6 avDens=0.014459 usedTrk=7.807778 availTrk=540.000000 sigTrk=7.807778
[05/31 16:17:50   1261s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:50   1261s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:50   1261s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:50   1261s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:50   1261s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:17:50   1261s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:17:50   1261s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:17:50   1261s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.260340 uaWl=0.000000 uaWlH=0.677400 aWlH=0.000000 lMod=0 pMax=0.910300 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:17:50   1261s] eee: NetCapCache creation started. (Current Mem: 3732.270M) 
[05/31 16:17:50   1261s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3732.270M) 
[05/31 16:17:50   1261s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:17:50   1261s] eee: Metal Layers Info:
[05/31 16:17:50   1261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:17:50   1261s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:17:50   1261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:17:50   1261s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:17:50   1261s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:17:50   1261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:17:50   1261s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:17:50   1261s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3732.270M)
[05/31 16:17:50   1261s] <optDesign CMD> Restore Using all VT Cells
[05/31 16:17:50   1261s] Starting delay calculation for Setup views
[05/31 16:17:50   1261s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:17:50   1261s] #################################################################################
[05/31 16:17:50   1261s] # Design Stage: PreRoute
[05/31 16:17:50   1261s] # Design Name: TOP
[05/31 16:17:50   1261s] # Design Mode: 22nm
[05/31 16:17:50   1261s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:17:50   1261s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:17:50   1261s] # Signoff Settings: SI Off 
[05/31 16:17:50   1261s] #################################################################################
[05/31 16:17:50   1261s] Calculate delays in BcWc mode...
[05/31 16:17:50   1261s] Topological Sorting (REAL = 0:00:00.0, MEM = 3760.6M, InitMEM = 3760.6M)
[05/31 16:17:50   1261s] Start delay calculation (fullDC) (1 T). (MEM=4057.19)
[05/31 16:17:50   1261s] End AAE Lib Interpolated Model. (MEM=3760.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:17:50   1262s] Total number of fetched objects 1145
[05/31 16:17:50   1262s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:17:50   1262s] End delay calculation. (MEM=4067.21 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:17:50   1262s] End delay calculation (fullDC). (MEM=4067.21 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:17:50   1262s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3786.3M) ***
[05/31 16:17:50   1262s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:21:02 mem=3786.3M)
[05/31 16:17:50   1262s] OPTC: user 20.0
[05/31 16:17:50   1262s] Running pre-eGR process
[05/31 16:17:50   1262s] (I)      Started Early Global Route ( Curr Mem: 3.63 MB )
[05/31 16:17:50   1262s] (I)      Initializing eGR engine (regular)
[05/31 16:17:50   1262s] Set min layer with design mode ( 3 )
[05/31 16:17:50   1262s] Set max layer with default ( 127 )
[05/31 16:17:50   1262s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:50   1262s] Min route layer (adjusted) = 3
[05/31 16:17:50   1262s] Max route layer (adjusted) = 11
[05/31 16:17:50   1262s] (I)      clean place blk overflow:
[05/31 16:17:50   1262s] (I)      H : enabled 1.00 0
[05/31 16:17:50   1262s] (I)      V : enabled 1.00 0
[05/31 16:17:50   1262s] (I)      Initializing eGR engine (regular)
[05/31 16:17:50   1262s] Set min layer with design mode ( 3 )
[05/31 16:17:50   1262s] Set max layer with default ( 127 )
[05/31 16:17:50   1262s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:17:50   1262s] Min route layer (adjusted) = 3
[05/31 16:17:50   1262s] Max route layer (adjusted) = 11
[05/31 16:17:50   1262s] (I)      clean place blk overflow:
[05/31 16:17:50   1262s] (I)      H : enabled 1.00 0
[05/31 16:17:50   1262s] (I)      V : enabled 1.00 0
[05/31 16:17:50   1262s] (I)      Started Early Global Route kernel ( Curr Mem: 3.63 MB )
[05/31 16:17:50   1262s] (I)      Running eGR Regular flow
[05/31 16:17:50   1262s] (I)      # wire layers (front) : 12
[05/31 16:17:50   1262s] (I)      # wire layers (back)  : 0
[05/31 16:17:50   1262s] (I)      min wire layer : 1
[05/31 16:17:50   1262s] (I)      max wire layer : 11
[05/31 16:17:50   1262s] (I)      # cut layers (front) : 11
[05/31 16:17:50   1262s] (I)      # cut layers (back)  : 0
[05/31 16:17:50   1262s] (I)      min cut layer : 1
[05/31 16:17:50   1262s] (I)      max cut layer : 10
[05/31 16:17:50   1262s] (I)      ================================== Layers ===================================
[05/31 16:17:50   1262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:50   1262s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 16:17:50   1262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:50   1262s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 16:17:50   1262s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 16:17:50   1262s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:50   1262s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:50   1262s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:50   1262s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:50   1262s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 16:17:50   1262s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 16:17:50   1262s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:17:50   1262s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 16:17:50   1262s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 16:17:50   1262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:50   1262s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 16:17:50   1262s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 16:17:50   1262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 16:17:50   1262s] (I)      Started Import and model ( Curr Mem: 3.63 MB )
[05/31 16:17:50   1262s] (I)      == Non-default Options ==
[05/31 16:17:50   1262s] (I)      Build term to term wires                           : false
[05/31 16:17:50   1262s] (I)      Maximum routing layer                              : 11
[05/31 16:17:50   1262s] (I)      Minimum routing layer                              : 3
[05/31 16:17:50   1262s] (I)      Top routing layer                                  : 11
[05/31 16:17:50   1262s] (I)      Bottom routing layer                               : 3
[05/31 16:17:50   1262s] (I)      Number of threads                                  : 1
[05/31 16:17:50   1262s] (I)      Route tie net to shape                             : auto
[05/31 16:17:50   1262s] (I)      Method to set GCell size                           : row
[05/31 16:17:50   1262s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 16:17:50   1262s] (I)      Counted 576 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 16:17:50   1262s] (I)      ============== Pin Summary ==============
[05/31 16:17:50   1262s] (I)      +-------+--------+---------+------------+
[05/31 16:17:50   1262s] (I)      | Layer | # pins | % total |      Group |
[05/31 16:17:50   1262s] (I)      +-------+--------+---------+------------+
[05/31 16:17:50   1262s] (I)      |     1 |   1436 |   33.64 |        Pin |
[05/31 16:17:50   1262s] (I)      |     2 |   2599 |   60.88 |        Pin |
[05/31 16:17:50   1262s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/31 16:17:50   1262s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 16:17:50   1262s] (I)      |     5 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 16:17:50   1262s] (I)      +-------+--------+---------+------------+
[05/31 16:17:50   1262s] (I)      Use row-based GCell size
[05/31 16:17:50   1262s] (I)      Use row-based GCell align
[05/31 16:17:50   1262s] (I)      layer 0 area = 6400
[05/31 16:17:50   1262s] (I)      layer 1 area = 8800
[05/31 16:17:50   1262s] (I)      layer 2 area = 11000
[05/31 16:17:50   1262s] (I)      layer 3 area = 11000
[05/31 16:17:50   1262s] (I)      layer 4 area = 11000
[05/31 16:17:50   1262s] (I)      layer 5 area = 11000
[05/31 16:17:50   1262s] (I)      layer 6 area = 11000
[05/31 16:17:50   1262s] (I)      layer 7 area = 810000
[05/31 16:17:50   1262s] (I)      layer 8 area = 2000000
[05/31 16:17:50   1262s] (I)      layer 9 area = 2000000
[05/31 16:17:50   1262s] (I)      layer 10 area = 0
[05/31 16:17:50   1262s] (I)      GCell unit size   : 540
[05/31 16:17:50   1262s] (I)      GCell multiplier  : 1
[05/31 16:17:50   1262s] (I)      GCell row height  : 540
[05/31 16:17:50   1262s] (I)      Actual row height : 540
[05/31 16:17:50   1262s] (I)      GCell align ref   : 3944 4000
[05/31 16:17:50   1262s] [NR-eGR] Track table information for default rule: 
[05/31 16:17:50   1262s] [NR-eGR] M1 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] M2 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] C1 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] C2 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] C3 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] C4 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] C5 has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] JA has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] QA has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] QB has single uniform track structure
[05/31 16:17:50   1262s] [NR-eGR] LB has single uniform track structure
[05/31 16:17:50   1262s] (I)      ========================= Default via ==========================
[05/31 16:17:50   1262s] (I)      +----+------------------+--------------------------------------+
[05/31 16:17:50   1262s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 16:17:50   1262s] (I)      +----+------------------+--------------------------------------+
[05/31 16:17:50   1262s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 16:17:50   1262s] (I)      |  2 |  220  VIA02      |  331  VIA02_BAR_V_20_10_2_30_AY_LN   |
[05/31 16:17:50   1262s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 16:17:50   1262s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 16:17:50   1262s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 16:17:50   1262s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 16:17:50   1262s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 16:17:50   1262s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 16:17:50   1262s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 16:17:50   1262s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 16:17:50   1262s] (I)      +----+------------------+--------------------------------------+
[05/31 16:17:50   1262s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 16:17:50   1262s] [NR-eGR] Read 0 PG shapes
[05/31 16:17:50   1262s] [NR-eGR] Read 0 clock shapes
[05/31 16:17:50   1262s] [NR-eGR] Read 0 other shapes
[05/31 16:17:50   1262s] [NR-eGR] #Routing Blockages  : 0
[05/31 16:17:50   1262s] [NR-eGR] #Instance Blockages : 676
[05/31 16:17:50   1262s] [NR-eGR] #PG Blockages       : 0
[05/31 16:17:50   1262s] [NR-eGR] #Halo Blockages     : 0
[05/31 16:17:50   1262s] [NR-eGR] #Boundary Blockages : 0
[05/31 16:17:50   1262s] [NR-eGR] #Clock Blockages    : 0
[05/31 16:17:50   1262s] [NR-eGR] #Other Blockages    : 0
[05/31 16:17:50   1262s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 16:17:50   1262s] (I)      Custom ignore net properties:
[05/31 16:17:50   1262s] (I)      1 : NotLegal
[05/31 16:17:50   1262s] (I)      Default ignore net properties:
[05/31 16:17:50   1262s] (I)      1 : Special
[05/31 16:17:50   1262s] (I)      2 : Analog
[05/31 16:17:50   1262s] (I)      3 : Fixed
[05/31 16:17:50   1262s] (I)      4 : Skipped
[05/31 16:17:50   1262s] (I)      5 : MixedSignal
[05/31 16:17:50   1262s] (I)      Prerouted net properties:
[05/31 16:17:50   1262s] (I)      1 : NotLegal
[05/31 16:17:50   1262s] (I)      2 : Special
[05/31 16:17:50   1262s] (I)      3 : Analog
[05/31 16:17:50   1262s] (I)      4 : Fixed
[05/31 16:17:50   1262s] (I)      5 : Skipped
[05/31 16:17:50   1262s] (I)      6 : MixedSignal
[05/31 16:17:50   1262s] [NR-eGR] Early global route reroute all routable nets
[05/31 16:17:50   1262s] [NR-eGR] #prerouted nets         : 1
[05/31 16:17:50   1262s] [NR-eGR] #prerouted special nets : 0
[05/31 16:17:50   1262s] [NR-eGR] #prerouted wires        : 418
[05/31 16:17:50   1262s] [NR-eGR] Read 1145 nets ( ignored 1 )
[05/31 16:17:50   1262s] (I)        Front-side 1145 ( ignored 1 )
[05/31 16:17:50   1262s] (I)        Back-side  0 ( ignored 0 )
[05/31 16:17:50   1262s] (I)        Both-side  0 ( ignored 0 )
[05/31 16:17:50   1262s] (I)      Reading macro buffers
[05/31 16:17:50   1262s] (I)      Number of macros with buffers: 0
[05/31 16:17:50   1262s] (I)      early_global_route_priority property id does not exist.
[05/31 16:17:50   1262s] (I)      Setting up GCell size
[05/31 16:17:50   1262s] (I)      Base Grid  :   126 x   126
[05/31 16:17:50   1262s] (I)      Final Grid :    63 x    63
[05/31 16:17:50   1262s] (I)      Read Num Blocks=676  Num Prerouted Wires=418  Num CS=0
[05/31 16:17:50   1262s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 336
[05/31 16:17:50   1262s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 78
[05/31 16:17:50   1262s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 4
[05/31 16:17:50   1262s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 16:17:50   1262s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 16:17:50   1262s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 16:17:50   1262s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 16:17:50   1262s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 16:17:50   1262s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 16:17:50   1262s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 16:17:50   1262s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[05/31 16:17:50   1262s] (I)      Track adjustment: Reducing 5422 tracks (12.00%) for Layer3
[05/31 16:17:50   1262s] (I)      Number of ignored nets                =      1
[05/31 16:17:50   1262s] (I)      Number of connected nets              =      0
[05/31 16:17:50   1262s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/31 16:17:50   1262s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/31 16:17:50   1262s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 16:17:50   1262s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 16:17:50   1262s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 16:17:50   1262s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 16:17:50   1262s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 16:17:50   1262s] (I)      Ndr track 0 does not exist
[05/31 16:17:50   1262s] (I)      ---------------------Grid Graph Info--------------------
[05/31 16:17:50   1262s] (I)      Routing area        : (0, 0) - (67860, 68000)
[05/31 16:17:50   1262s] (I)      Core area           : (3944, 4000) - (63916, 64000)
[05/31 16:17:50   1262s] (I)      Site width          :   116  (dbu)
[05/31 16:17:50   1262s] (I)      Row height          :   540  (dbu)
[05/31 16:17:50   1262s] (I)      GCell row height    :   540  (dbu)
[05/31 16:17:50   1262s] (I)      GCell width         :  1080  (dbu)
[05/31 16:17:50   1262s] (I)      GCell height        :  1080  (dbu)
[05/31 16:17:50   1262s] (I)      Grid                :    63    63    11
[05/31 16:17:50   1262s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 16:17:50   1262s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 16:17:50   1262s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[05/31 16:17:50   1262s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 16:17:50   1262s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 16:17:50   1262s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:17:50   1262s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 16:17:50   1262s] (I)      First track coord   :    58    80    74   130    74   130    74  1300  1544  1600  3658
[05/31 16:17:50   1262s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 16:17:50   1262s] (I)      Total num of tracks :   585   849   753   754   753   754   753    74    28    28    18
[05/31 16:17:50   1262s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 16:17:50   1262s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 16:17:50   1262s] (I)      --------------------------------------------------------
[05/31 16:17:50   1262s] 
[05/31 16:17:50   1262s] [NR-eGR] ============ Routing rule table ============
[05/31 16:17:50   1262s] [NR-eGR] Rule id: 0  Nets: 1144
[05/31 16:17:50   1262s] [NR-eGR] ========================================
[05/31 16:17:50   1262s] [NR-eGR] 
[05/31 16:17:50   1262s] (I)      ======== NDR :  =========
[05/31 16:17:50   1262s] (I)      +--------------+--------+
[05/31 16:17:50   1262s] (I)      |           ID |      0 |
[05/31 16:17:50   1262s] (I)      |         Name |        |
[05/31 16:17:50   1262s] (I)      |      Default |    yes |
[05/31 16:17:50   1262s] (I)      |  Clk Special |     no |
[05/31 16:17:50   1262s] (I)      | Hard spacing |     no |
[05/31 16:17:50   1262s] (I)      |    NDR track | (none) |
[05/31 16:17:50   1262s] (I)      |      NDR via | (none) |
[05/31 16:17:50   1262s] (I)      |  Extra space |      0 |
[05/31 16:17:50   1262s] (I)      |      Shields |      0 |
[05/31 16:17:50   1262s] (I)      |   Demand (H) |      1 |
[05/31 16:17:50   1262s] (I)      |   Demand (V) |      1 |
[05/31 16:17:50   1262s] (I)      |        #Nets |   1144 |
[05/31 16:17:50   1262s] (I)      +--------------+--------+
[05/31 16:17:50   1262s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:17:50   1262s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 16:17:50   1262s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:17:50   1262s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 16:17:50   1262s] (I)      +-------------------------------------------------------------------------------------+
[05/31 16:17:50   1262s] (I)      =============== Blocked Tracks ===============
[05/31 16:17:50   1262s] (I)      +-------+---------+----------+---------------+
[05/31 16:17:50   1262s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 16:17:50   1262s] (I)      +-------+---------+----------+---------------+
[05/31 16:17:50   1262s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     2 |       0 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     3 |   47439 |     5292 |        11.16% |
[05/31 16:17:50   1262s] (I)      |     4 |   47502 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     5 |   47439 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     6 |   47502 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     7 |   47439 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     8 |    4662 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |     9 |    1764 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |    10 |    1764 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      |    11 |    1134 |        0 |         0.00% |
[05/31 16:17:50   1262s] (I)      +-------+---------+----------+---------------+
[05/31 16:17:50   1262s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.63 MB )
[05/31 16:17:50   1262s] (I)      Reset routing kernel
[05/31 16:17:50   1262s] (I)      Started Global Routing ( Curr Mem: 3.63 MB )
[05/31 16:17:50   1262s] (I)      totalPins=4056  totalGlobalPin=3468 (85.50%)
[05/31 16:17:50   1262s] (I)      ================= Net Group Info =================
[05/31 16:17:50   1262s] (I)      +----+----------------+--------------+-----------+
[05/31 16:17:50   1262s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 16:17:50   1262s] (I)      +----+----------------+--------------+-----------+
[05/31 16:17:50   1262s] (I)      |  1 |           1144 |        C1(3) |    LB(11) |
[05/31 16:17:50   1262s] (I)      +----+----------------+--------------+-----------+
[05/31 16:17:50   1262s] (I)      total 2D Cap : 236985 = (101430 H, 135555 V)
[05/31 16:17:50   1262s] (I)      total 2D Demand : 974 = (212 H, 762 V)
[05/31 16:17:50   1262s] (I)      #blocked GCells = 0
[05/31 16:17:50   1262s] (I)      #regions = 1
[05/31 16:17:50   1262s] [NR-eGR] Layer group 1: route 1144 net(s) in layer range [3, 11]
[05/31 16:17:50   1262s] (I)      
[05/31 16:17:50   1262s] (I)      ============  Phase 1a Route ============
[05/31 16:17:50   1262s] (I)      Usage: 4068 = (2040 H, 2028 V) = (2.01% H, 1.50% V) = (2.203e+03um H, 2.190e+03um V)
[05/31 16:17:50   1262s] (I)      
[05/31 16:17:50   1262s] (I)      ============  Phase 1b Route ============
[05/31 16:17:50   1262s] (I)      Usage: 4068 = (2040 H, 2028 V) = (2.01% H, 1.50% V) = (2.203e+03um H, 2.190e+03um V)
[05/31 16:17:50   1262s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.393440e+03um
[05/31 16:17:50   1262s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 16:17:50   1262s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 16:17:50   1262s] (I)      
[05/31 16:17:50   1262s] (I)      ============  Phase 1c Route ============
[05/31 16:17:50   1262s] (I)      Usage: 4068 = (2040 H, 2028 V) = (2.01% H, 1.50% V) = (2.203e+03um H, 2.190e+03um V)
[05/31 16:17:50   1262s] (I)      
[05/31 16:17:50   1262s] (I)      ============  Phase 1d Route ============
[05/31 16:17:50   1262s] (I)      Usage: 4068 = (2040 H, 2028 V) = (2.01% H, 1.50% V) = (2.203e+03um H, 2.190e+03um V)
[05/31 16:17:50   1262s] (I)      
[05/31 16:17:50   1262s] (I)      ============  Phase 1e Route ============
[05/31 16:17:50   1262s] (I)      Usage: 4068 = (2040 H, 2028 V) = (2.01% H, 1.50% V) = (2.203e+03um H, 2.190e+03um V)
[05/31 16:17:50   1262s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.393440e+03um
[05/31 16:17:50   1262s] (I)      
[05/31 16:17:50   1262s] (I)      ============  Phase 1l Route ============
[05/31 16:17:51   1262s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 16:17:51   1262s] (I)      Layer  3:      37343      2677       167        1068       45804    ( 2.28%) 
[05/31 16:17:51   1262s] (I)      Layer  4:      46748      2485         0           0       46872    ( 0.00%) 
[05/31 16:17:51   1262s] (I)      Layer  5:      46686       919         0           0       46872    ( 0.00%) 
[05/31 16:17:51   1262s] (I)      Layer  6:      46748        35         0           0       46872    ( 0.00%) 
[05/31 16:17:51   1262s] (I)      Layer  7:      46686         0         0           0       46872    ( 0.00%) 
[05/31 16:17:51   1262s] (I)      Layer  8:       4588         0         0         149        4538    ( 3.17%) 
[05/31 16:17:51   1262s] (I)      Layer  9:       1736         0         0         976         781    (55.56%) 
[05/31 16:17:51   1262s] (I)      Layer 10:       1736         0         0         976         781    (55.56%) 
[05/31 16:17:51   1262s] (I)      Layer 11:       1116         0         0         837         335    (71.43%) 
[05/31 16:17:51   1262s] (I)      Total:        233387      6116       167        4005      239726    ( 1.64%) 
[05/31 16:17:51   1262s] (I)      
[05/31 16:17:51   1262s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 16:17:51   1262s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/31 16:17:51   1262s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/31 16:17:51   1262s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/31 16:17:51   1262s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:17:51   1262s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      C1 ( 3)        86( 2.25%)        14( 0.37%)         1( 0.03%)   ( 2.65%) 
[05/31 16:17:51   1262s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/31 16:17:51   1262s] [NR-eGR] --------------------------------------------------------------------------------
[05/31 16:17:51   1262s] [NR-eGR]        Total        86( 0.31%)        14( 0.05%)         1( 0.00%)   ( 0.36%) 
[05/31 16:17:51   1262s] [NR-eGR] 
[05/31 16:17:51   1262s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.64 MB )
[05/31 16:17:51   1262s] (I)      Updating congestion map
[05/31 16:17:51   1262s] (I)      total 2D Cap : 237195 = (101430 H, 135765 V)
[05/31 16:17:51   1262s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 16:17:51   1262s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.64 MB )
[05/31 16:17:51   1262s] [NR-eGR] Finished Early Global Route ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.63 MB )
[05/31 16:17:51   1262s] (I)      ========================================== Runtime Summary ===========================================
[05/31 16:17:51   1262s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/31 16:17:51   1262s] (I)      ------------------------------------------------------------------------------------------------------
[05/31 16:17:51   1262s] (I)       Early Global Route                             100.00%  1303.75 sec  1303.80 sec  0.05 sec  0.05 sec 
[05/31 16:17:51   1262s] (I)       +-Early Global Route kernel                     90.44%  1303.75 sec  1303.80 sec  0.05 sec  0.05 sec 
[05/31 16:17:51   1262s] (I)       | +-Import and model                            38.46%  1303.76 sec  1303.78 sec  0.02 sec  0.02 sec 
[05/31 16:17:51   1262s] (I)       | | +-Create place DB                            7.94%  1303.76 sec  1303.76 sec  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Import place data                        7.59%  1303.76 sec  1303.76 sec  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Read instances and placement           2.32%  1303.76 sec  1303.76 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Read nets                              4.55%  1303.76 sec  1303.76 sec  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | +-Create route DB                           21.92%  1303.76 sec  1303.77 sec  0.01 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Import route data (1T)                  21.20%  1303.76 sec  1303.77 sec  0.01 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Read blockages ( Layer 3-11 )          5.21%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read routing blockages               0.01%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read instance blockages              1.20%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read PG blockages                    1.44%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read clock blockages                 0.03%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read other blockages                 0.03%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read halo blockages                  0.02%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Read boundary cut boxes              0.01%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Read blackboxes                        0.02%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Read prerouted                         2.08%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Read nets                              0.77%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Set up via pillars                     0.04%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Initialize 3D grid graph               0.26%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Model blockage capacity                5.69%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | | +-Initialize 3D capacity               4.98%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | +-Read aux data                              0.01%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | +-Others data preparation                    0.01%  1303.77 sec  1303.77 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | +-Create route kernel                        6.72%  1303.77 sec  1303.78 sec  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | +-Global Routing                              34.90%  1303.78 sec  1303.80 sec  0.02 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | +-Initialization                             1.21%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | +-Net group 1                               29.72%  1303.78 sec  1303.80 sec  0.02 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Generate topology                        2.02%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Phase 1a                                 3.75%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Pattern routing (1T)                   2.43%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Add via demand to 2D                   0.55%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Phase 1b                                 0.99%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Phase 1c                                 0.03%  1303.78 sec  1303.78 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Phase 1d                                 0.03%  1303.79 sec  1303.79 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Phase 1e                                 0.47%  1303.79 sec  1303.79 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Route legalization                     0.01%  1303.79 sec  1303.79 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)       | | | +-Phase 1l                                18.50%  1303.79 sec  1303.80 sec  0.01 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | | | +-Layer assignment (1T)                 17.54%  1303.79 sec  1303.80 sec  0.01 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | +-Export cong map                              2.89%  1303.80 sec  1303.80 sec  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)       | | +-Export 2D cong map                         0.20%  1303.80 sec  1303.80 sec  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)      ====================== Summary by functions ======================
[05/31 16:17:51   1262s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 16:17:51   1262s] (I)      ------------------------------------------------------------------
[05/31 16:17:51   1262s] (I)        0  Early Global Route               100.00%  0.05 sec  0.05 sec 
[05/31 16:17:51   1262s] (I)        1  Early Global Route kernel         90.44%  0.05 sec  0.05 sec 
[05/31 16:17:51   1262s] (I)        2  Import and model                  38.46%  0.02 sec  0.02 sec 
[05/31 16:17:51   1262s] (I)        2  Global Routing                    34.90%  0.02 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        2  Export cong map                    2.89%  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        3  Net group 1                       29.72%  0.02 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        3  Create route DB                   21.92%  0.01 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        3  Create place DB                    7.94%  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        3  Create route kernel                6.72%  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        3  Initialization                     1.21%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        3  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Import route data (1T)            21.20%  0.01 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Phase 1l                          18.50%  0.01 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        4  Import place data                  7.59%  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        4  Phase 1a                           3.75%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Generate topology                  2.02%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Phase 1b                           0.99%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Phase 1e                           0.47%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Layer assignment (1T)             17.54%  0.01 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        5  Model blockage capacity            5.69%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Read nets                          5.32%  0.00 sec  0.01 sec 
[05/31 16:17:51   1262s] (I)        5  Read blockages ( Layer 3-11 )      5.21%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Pattern routing (1T)               2.43%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Read instances and placement       2.32%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Read prerouted                     2.08%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Add via demand to 2D               0.55%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Initialize 3D grid graph           0.26%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Initialize 3D capacity             4.98%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read PG blockages                  1.44%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read instance blockages            1.20%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read other blockages               0.03%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[05/31 16:17:51   1262s] Running post-eGR process
[05/31 16:17:51   1262s] OPERPROF: Starting HotSpotCal at level 1, MEM:3735.3M, EPOCH TIME: 1748722671.011137
[05/31 16:17:51   1262s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:51   1262s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 16:17:51   1262s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:51   1262s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 16:17:51   1262s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:51   1262s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:17:51   1262s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 16:17:51   1262s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3751.3M, EPOCH TIME: 1748722671.012105
[05/31 16:17:51   1262s] [hotspot] Hotspot report including placement blocked areas
[05/31 16:17:51   1262s] OPERPROF: Starting HotSpotCal at level 1, MEM:3751.3M, EPOCH TIME: 1748722671.012335
[05/31 16:17:51   1262s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:51   1262s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 16:17:51   1262s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:51   1262s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 16:17:51   1262s] [hotspot] +------------+---------------+---------------+
[05/31 16:17:51   1262s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:17:51   1262s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 16:17:51   1262s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3751.3M, EPOCH TIME: 1748722671.012912
[05/31 16:17:51   1262s] Reported timing to dir ./timingReports
[05/31 16:17:51   1262s] **optDesign ... cpu = 0:08:50, real = 0:10:04, mem = 4057.1M, totSessionCpu=0:21:03 **
[05/31 16:17:51   1262s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3751.3M, EPOCH TIME: 1748722671.025716
[05/31 16:17:51   1262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:51   1262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:51   1262s] 
[05/31 16:17:51   1262s] 
[05/31 16:17:51   1262s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:17:51   1262s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.241, MEM:3751.3M, EPOCH TIME: 1748722671.267085
[05/31 16:17:51   1262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:51   1262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:17:51   1263s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Begin Power Analysis
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s]              0V	    gnd
[05/31 16:17:51   1263s]           0.72V	    vdd
[05/31 16:17:51   1263s] Begin Processing Timing Library for Power Calculation
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Begin Processing Power Net/Grid for Power Calculation
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Begin Processing Timing Window Data for Power Calculation
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Begin Processing User Attributes
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Begin Processing Signal Activity
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] Begin Power Computation
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s]       ----------------------------------------------------------
[05/31 16:17:51   1263s]       # of cell(s) missing both power/leakage table: 0
[05/31 16:17:51   1263s]       # of cell(s) missing power table: 0
[05/31 16:17:51   1263s]       # of cell(s) missing leakage table: 0
[05/31 16:17:51   1263s]       ----------------------------------------------------------
[05/31 16:17:51   1263s] 
[05/31 16:17:51   1263s] 
[05/31 16:17:52   1263s]       # of MSMV cell(s) missing power_level: 0
[05/31 16:17:52   1263s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)
[05/31 16:17:52   1263s] 
[05/31 16:17:52   1263s] Begin Processing User Attributes
[05/31 16:17:52   1263s] 
[05/31 16:17:52   1263s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)
[05/31 16:17:52   1263s] 
[05/31 16:17:52   1263s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)
[05/31 16:17:52   1263s] 
[05/31 16:17:52   1263s] *



[05/31 16:17:52   1263s] Total Power
[05/31 16:17:52   1263s] -----------------------------------------------------------------------------------------
[05/31 16:17:52   1263s] Total Internal Power:        0.00498541 	    8.8795%
[05/31 16:17:52   1263s] Total Switching Power:       0.00171006 	    3.0458%
[05/31 16:17:52   1263s] Total Leakage Power:         0.04944999 	   88.0748%
[05/31 16:17:52   1263s] Total Power:                 0.05614546
[05/31 16:17:52   1263s] -----------------------------------------------------------------------------------------
[05/31 16:17:52   1263s] Processing average sequential pin duty cycle 
[05/31 16:17:53   1263s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.047  | 49.727  | 49.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 16:17:53   1263s] Begin: Collecting metrics
[05/31 16:17:53   1263s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 16:17:53   1263s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 16:17:53      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.5M
[05/31 16:17:53      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4060.4M, current mem=3628.4M)
[05/31 16:17:53      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3664.1M, current mem=3629.1M)
[05/31 16:17:53      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.5M
[05/31 16:17:53      0s] 
[05/31 16:17:53      0s] =============================================================================================
[05/31 16:17:53      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.10-p003_1
[05/31 16:17:53      0s] =============================================================================================
[05/31 16:17:53      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:17:53      0s] ---------------------------------------------------------------------------------------------
[05/31 16:17:53      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:53      0s] ---------------------------------------------------------------------------------------------
[05/31 16:17:53      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:17:53      0s] ---------------------------------------------------------------------------------------------
[05/31 16:17:53      0s] 

[05/31 16:17:53   1263s]  
_______________________________________________________________________
[05/31 16:17:53   1263s]  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:53   1263s] | Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
[05/31 16:17:53   1263s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/31 16:17:53   1263s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
[05/31 16:17:53   1263s] | initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               |            |              | 0:00:01  |        3694 |    0 |   0 |
[05/31 16:17:53   1263s] | route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3695 |      |     |
[05/31 16:17:53   1263s] | simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3711 |      |     |
[05/31 16:17:53   1263s] | excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3711 |      |     |
[05/31 16:17:53   1263s] | global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3734 |      |     |
[05/31 16:17:53   1263s] | area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3746 |      |     |
[05/31 16:17:53   1263s] | wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3813 |      |     |
[05/31 16:17:53   1263s] | area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3757 |      |     |
[05/31 16:17:53   1263s] | power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3839 |      |     |
[05/31 16:17:53   1263s] | local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3726 |      |     |
[05/31 16:17:53   1263s] | global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:00  |        3720 |      |     |
[05/31 16:17:53   1263s] | route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3720 |      |     |
[05/31 16:17:53   1263s] | drv_eco_fixing          |    49.726 |   49.047 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3754 |    0 |   0 |
[05/31 16:17:53   1263s] | power_reclaiming_2      |    49.727 |   49.047 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:09  |        3826 |      |     |
[05/31 16:17:53   1263s] | final_summary           |    49.727 |   49.047 |           |        0 |       14.35 |            |              |                |               |       0.00 |         0.00 | 0:00:03  |        3752 |    0 |   0 |
[05/31 16:17:53   1263s]  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:17:53   1263s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4060.4M, current mem=4057.2M)

[05/31 16:17:53   1263s] End: Collecting metrics
[05/31 16:17:53   1263s] **optDesign ... cpu = 0:08:51, real = 0:10:06, mem = 4057.2M, totSessionCpu=0:21:04 **
[05/31 16:17:53   1263s] *** Finished optDesign ***
[05/31 16:17:53   1264s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:17:53   1264s] UM:*                                                                   final
[05/31 16:17:53   1264s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:17:53   1264s] UM:*                                                                   opt_design_postcts
[05/31 16:18:25   1264s] Info: final physical memory for 2 CRR processes is 1757.17MB.
[05/31 16:18:28   1264s] Info: Summary of CRR changes:
[05/31 16:18:28   1264s]       - Timing transform commits:       0
[05/31 16:18:28   1264s] 
[05/31 16:18:28   1264s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:16:51 real=  0:19:54)
[05/31 16:18:28   1264s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.0 real=0:00:06.0)
[05/31 16:18:28   1264s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:11.4 real=0:00:11.4)
[05/31 16:18:28   1264s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.9 real=0:00:04.9)
[05/31 16:18:28   1264s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[05/31 16:18:28   1264s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.6 real=0:00:03.7)
[05/31 16:18:28   1264s] Deleting Lib Analyzer.
[05/31 16:18:28   1264s] Info: Destroy the CCOpt slew target map.
[05/31 16:18:28   1264s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 16:18:28   1264s] clean pInstBBox. size 0
[05/31 16:18:28   1264s] 
[05/31 16:18:28   1264s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:18:28   1264s] 
[05/31 16:18:28   1264s] TimeStamp Deleting Cell Server End ...
[05/31 16:18:28   1264s] Set place::cacheFPlanSiteMark to 0
[05/31 16:18:28   1264s] Cell TOP LLGs are deleted
[05/31 16:18:28   1264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] Info: pop threads available for lower-level modules during optimization.
[05/31 16:18:28   1264s] (clock_opt_design): dumping clock statistics to metric
[05/31 16:18:28   1264s] Updating ideal nets and annotations...
[05/31 16:18:28   1264s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/31 16:18:28   1264s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:18:28   1264s] No differences between SDC and CTS ideal net status found.
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_slow:setup.early...
[05/31 16:18:28   1264s] End AAE Lib Interpolated Model. (MEM=3752.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_fast:hold.early...
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_fast:hold.late...
[05/31 16:18:28   1264s] Clock tree timing engine global stage delay update for dc_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:18:28   1264s] Clock DAG hash : 9070815864957023652 13892242298073376700
[05/31 16:18:28   1264s] CTS services accumulated run-time stats :
[05/31 16:18:28   1264s]   delay calculator: calls=31118, total_wall_time=1.351s, mean_wall_time=0.043ms
[05/31 16:18:28   1264s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:18:28   1264s]   steiner router: calls=22194, total_wall_time=0.182s, mean_wall_time=0.008ms
[05/31 16:18:28   1264s] UM: Running design category ...
[05/31 16:18:28   1264s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:3752.5M, EPOCH TIME: 1748722708.563391
[05/31 16:18:28   1264s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.000, REAL:0.003, MEM:3752.5M, EPOCH TIME: 1748722708.566416
[05/31 16:18:28   1264s] Cell TOP LLGs are deleted
[05/31 16:18:28   1264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3752.5M, EPOCH TIME: 1748722708.573900
[05/31 16:18:28   1264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3752.5M, EPOCH TIME: 1748722708.574255
[05/31 16:18:28   1264s] Max number of tech site patterns supported in site array is 256.
[05/31 16:18:28   1264s] Core basic site is GF22_DST
[05/31 16:18:28   1264s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:18:28   1264s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:18:28   1264s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:18:28   1264s] SiteArray: use 430,080 bytes
[05/31 16:18:28   1264s] SiteArray: current memory after site array memory allocation 3752.5M
[05/31 16:18:28   1264s] SiteArray: FP blocked sites are writable
[05/31 16:18:28   1264s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3752.5M, EPOCH TIME: 1748722708.744420
[05/31 16:18:28   1264s] Process 24740 wires and vias for routing blockage analysis
[05/31 16:18:28   1264s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.010, REAL:0.007, MEM:3752.5M, EPOCH TIME: 1748722708.750928
[05/31 16:18:28   1264s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:18:28   1264s] Atter site array init, number of instance map data is 0.
[05/31 16:18:28   1264s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.246, MEM:3752.5M, EPOCH TIME: 1748722708.819919
[05/31 16:18:28   1264s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.246, MEM:3752.5M, EPOCH TIME: 1748722708.820248
[05/31 16:18:28   1264s] OPERPROF: Starting Placement-Init-Reg-Wire-Search-Tree at level 1, MEM:3752.5M, EPOCH TIME: 1748722708.820833
[05/31 16:18:28   1264s] OPERPROF: Finished Placement-Init-Reg-Wire-Search-Tree at level 1, CPU:0.000, REAL:0.001, MEM:3752.5M, EPOCH TIME: 1748722708.821672
[05/31 16:18:28   1264s] Cell TOP LLGs are deleted
[05/31 16:18:28   1264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] # Resetting pin-track-align track data.
[05/31 16:18:28   1264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:28   1264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:31   1267s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:18:31   1267s] UM:        1084.87           1234          0.000 ns         49.047 ns  clock_opt_design
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] *** Summary of all messages that are not suppressed in this session:
[05/31 16:18:31   1267s] Severity  ID               Count  Summary                                  
[05/31 16:18:31   1267s] WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
[05/31 16:18:31   1267s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/31 16:18:31   1267s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/31 16:18:31   1267s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[05/31 16:18:31   1267s] WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
[05/31 16:18:31   1267s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/31 16:18:31   1267s] *** Message Summary: 7 warning(s), 0 error(s)
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] *** clock_opt_design #1 [finish] () : cpu/real = 0:10:05.0/0:11:55.2 (0.8), totSession cpu/real = 0:21:07.5/0:27:47.3 (0.8), mem = 3752.5M
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] =============================================================================================
[05/31 16:18:31   1267s]  Final TAT Report : clock_opt_design #1                                         23.10-p003_1
[05/31 16:18:31   1267s] =============================================================================================
[05/31 16:18:31   1267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:18:31   1267s] ---------------------------------------------------------------------------------------------
[05/31 16:18:31   1267s] [ InitOpt                ]      1   0:09:04.1  (  76.1 % )     0:09:08.3 /  0:07:54.8    0.9
[05/31 16:18:31   1267s] [ WnsOpt                 ]      1   0:00:04.8  (   0.7 % )     0:00:04.8 /  0:00:04.8    1.0
[05/31 16:18:31   1267s] [ GlobalOpt              ]      1   0:00:05.9  (   0.8 % )     0:00:05.9 /  0:00:05.9    1.0
[05/31 16:18:31   1267s] [ DrvOpt                 ]      2   0:00:05.8  (   0.8 % )     0:00:05.8 /  0:00:05.8    1.0
[05/31 16:18:31   1267s] [ SimplifyNetlist        ]      1   0:00:04.1  (   0.6 % )     0:00:04.1 /  0:00:04.1    1.0
[05/31 16:18:31   1267s] [ SkewClock              ]      1   0:00:01.8  (   0.2 % )     0:00:01.8 /  0:00:01.8    1.0
[05/31 16:18:31   1267s] [ AreaOpt                ]      2   0:00:10.1  (   1.4 % )     0:00:10.6 /  0:00:10.6    1.0
[05/31 16:18:31   1267s] [ PowerOpt               ]      2   0:00:09.3  (   1.3 % )     0:00:09.3 /  0:00:09.3    1.0
[05/31 16:18:31   1267s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:18:31   1267s] [ OptSummaryReport       ]      4   0:00:01.1  (   0.1 % )     0:00:04.3 /  0:00:03.0    0.7
[05/31 16:18:31   1267s] [ MetricReport           ]     15   0:00:02.0  (   0.3 % )     0:00:02.0 /  0:00:01.7    0.9
[05/31 16:18:31   1267s] [ DrvReport              ]      4   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:00.1    0.1
[05/31 16:18:31   1267s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[05/31 16:18:31   1267s] [ LocalWireReclaim       ]      1   0:00:00.3  (   0.0 % )     0:00:02.4 /  0:00:02.3    1.0
[05/31 16:18:31   1267s] [ SlackTraversorInit     ]     19   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:18:31   1267s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:18:31   1267s] [ LibAnalyzerInit        ]      1   0:00:02.6  (   0.4 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:18:31   1267s] [ PowerInterfaceInit     ]      5   0:00:00.1  (   0.0 % )     0:00:00.9 /  0:00:00.9    0.9
[05/31 16:18:31   1267s] [ PlacerInterfaceInit    ]      4   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 16:18:31   1267s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:18:31   1267s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:18:31   1267s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[05/31 16:18:31   1267s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[05/31 16:18:31   1267s] [ IncrReplace            ]      1   0:00:04.4  (   0.6 % )     0:00:05.2 /  0:00:05.1    1.0
[05/31 16:18:31   1267s] [ RefinePlace            ]      9   0:00:04.5  (   0.6 % )     0:00:04.5 /  0:00:04.5    1.0
[05/31 16:18:31   1267s] [ DetailPlaceInit        ]      6   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[05/31 16:18:31   1267s] [ CTS                    ]      1   0:01:02.5  (   8.7 % )     0:01:08.6 /  0:01:08.2    1.0
[05/31 16:18:31   1267s] [ EarlyGlobalRoute       ]      7   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.1
[05/31 16:18:31   1267s] [ ExtractRC              ]      6   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:18:31   1267s] [ UpdateTimingGraph      ]     13   0:00:00.8  (   0.1 % )     0:00:02.1 /  0:00:01.9    0.9
[05/31 16:18:31   1267s] [ FullDelayCalc          ]      5   0:00:02.3  (   0.3 % )     0:00:02.4 /  0:00:02.1    0.9
[05/31 16:18:31   1267s] [ TimingUpdate           ]     46   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.5    0.8
[05/31 16:18:31   1267s] [ TimingReport           ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 16:18:31   1267s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:18:31   1267s] [ IncrTimingUpdate       ]     19   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:18:31   1267s] [ PowerReport            ]      2   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/31 16:18:31   1267s] [ PropagateActivity      ]      3   0:00:03.6  (   0.5 % )     0:00:03.6 /  0:00:01.5    0.4
[05/31 16:18:31   1267s] [ MISC                   ]          0:00:39.4  (   5.5 % )     0:00:39.4 /  0:00:04.8    0.1
[05/31 16:18:31   1267s] ---------------------------------------------------------------------------------------------
[05/31 16:18:31   1267s]  clock_opt_design #1 TOTAL          0:11:55.2  ( 100.0 % )     0:11:55.2 /  0:10:05.0    0.8
[05/31 16:18:31   1267s] ---------------------------------------------------------------------------------------------
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] Ending "clock_opt_design" (total cpu=0:10:05, real=0:11:55, peak res=4074.3M, current mem=3864.9M)
[05/31 16:18:31   1267s] <CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
[05/31 16:18:31   1267s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:21:07.5/0:27:47.4 (0.8), mem = 3659.5M
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:18:31   1267s] Deleting Lib Analyzer.
[05/31 16:18:31   1267s] 
[05/31 16:18:31   1267s] TimeStamp Deleting Cell Server End ...
[05/31 16:18:31   1267s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3626.0M, EPOCH TIME: 1748722711.927604
[05/31 16:18:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:31   1267s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3626.0M, EPOCH TIME: 1748722711.927744
[05/31 16:18:31   1267s] Start to check current routing status for nets...
[05/31 16:18:31   1267s] All nets are already routed correctly.
[05/31 16:18:31   1267s] End to check current routing status for nets (mem=3626.0M)
[05/31 16:18:31   1267s] Effort level <high> specified for reg2reg path_group
[05/31 16:18:32   1267s] Cell TOP LLGs are deleted
[05/31 16:18:32   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:32   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:32   1267s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3634.0M, EPOCH TIME: 1748722712.061224
[05/31 16:18:32   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:32   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:32   1267s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3634.0M, EPOCH TIME: 1748722712.061568
[05/31 16:18:32   1267s] Max number of tech site patterns supported in site array is 256.
[05/31 16:18:32   1267s] Core basic site is GF22_DST
[05/31 16:18:32   1267s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:18:32   1267s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:18:32   1267s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:18:32   1267s] SiteArray: use 430,080 bytes
[05/31 16:18:32   1267s] SiteArray: current memory after site array memory allocation 3634.0M
[05/31 16:18:32   1267s] SiteArray: FP blocked sites are writable
[05/31 16:18:32   1267s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3634.0M, EPOCH TIME: 1748722712.236462
[05/31 16:18:32   1267s] Process 336 wires and vias for routing blockage analysis
[05/31 16:18:32   1267s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3634.0M, EPOCH TIME: 1748722712.236555
[05/31 16:18:32   1267s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:18:32   1267s] Atter site array init, number of instance map data is 0.
[05/31 16:18:32   1267s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.245, MEM:3634.0M, EPOCH TIME: 1748722712.306161
[05/31 16:18:32   1267s] 
[05/31 16:18:32   1267s] 
[05/31 16:18:32   1267s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:18:32   1267s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.246, MEM:3634.0M, EPOCH TIME: 1748722712.306902
[05/31 16:18:32   1267s] Cell TOP LLGs are deleted
[05/31 16:18:32   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:32   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:32   1267s] OPTC: user 20.0
[05/31 16:18:32   1267s] Starting delay calculation for Hold views
[05/31 16:18:32   1268s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:18:32   1268s] #################################################################################
[05/31 16:18:32   1268s] # Design Stage: PreRoute
[05/31 16:18:32   1268s] # Design Name: TOP
[05/31 16:18:32   1268s] # Design Mode: 22nm
[05/31 16:18:32   1268s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:18:32   1268s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:18:32   1268s] # Signoff Settings: SI Off 
[05/31 16:18:32   1268s] #################################################################################
[05/31 16:18:32   1268s] Calculate delays in BcWc mode...
[05/31 16:18:32   1268s] Topological Sorting (REAL = 0:00:00.0, MEM = 3648.5M, InitMEM = 3648.5M)
[05/31 16:18:32   1268s] Start delay calculation (fullDC) (1 T). (MEM=3860.63)
[05/31 16:18:32   1268s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:18:32   1268s] End AAE Lib Interpolated Model. (MEM=3648.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:18:32   1268s] Total number of fetched objects 1145
[05/31 16:18:32   1268s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:18:32   1268s] End delay calculation. (MEM=3867.2 CPU=0:00:00.2 REAL=0:00:00.0)
[05/31 16:18:32   1268s] End delay calculation (fullDC). (MEM=3867.2 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:18:32   1268s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3682.2M) ***
[05/31 16:18:33   1268s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:21:09 mem=3682.2M)
[05/31 16:18:33   1268s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  | -0.068  | -0.084  |
|           TNS (ns):| -10.699 | -10.370 | -0.611  |
|    Violating Paths:|   227   |   221   |   23    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.346%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 16:18:33   1268s] Reported timing to dir timingReports
[05/31 16:18:33   1268s] Total CPU time: 1.33 sec
[05/31 16:18:33   1268s] Total Real time: 2.0 sec
[05/31 16:18:33   1268s] Total Memory Usage: 3599.699219 Mbytes
[05/31 16:18:33   1268s] *** timeDesign #5 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:21:08.9/0:27:48.8 (0.8), mem = 3599.7M
[05/31 16:18:33   1268s] 
[05/31 16:18:33   1268s] =============================================================================================
[05/31 16:18:33   1268s]  Final TAT Report : timeDesign #5                                               23.10-p003_1
[05/31 16:18:33   1268s] =============================================================================================
[05/31 16:18:33   1268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:18:33   1268s] ---------------------------------------------------------------------------------------------
[05/31 16:18:33   1268s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:18:33   1268s] [ OptSummaryReport       ]      1   0:00:00.3  (  19.9 % )     0:00:01.2 /  0:00:01.1    1.0
[05/31 16:18:33   1268s] [ UpdateTimingGraph      ]      1   0:00:00.3  (  23.9 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 16:18:33   1268s] [ FullDelayCalc          ]      1   0:00:00.4  (  28.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 16:18:33   1268s] [ TimingUpdate           ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:18:33   1268s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:18:33   1268s] [ GenerateReports        ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/31 16:18:33   1268s] [ MISC                   ]          0:00:00.2  (  17.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 16:18:33   1268s] ---------------------------------------------------------------------------------------------
[05/31 16:18:33   1268s]  timeDesign #5 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    1.0
[05/31 16:18:33   1268s] ---------------------------------------------------------------------------------------------
[05/31 16:18:33   1268s] 
[05/31 16:18:33   1268s] <CMD> optPower -postCTS
[05/31 16:18:33   1268s] *** optPower #2 [begin] () : totSession cpu/real = 0:21:08.9/0:27:48.8 (0.8), mem = 3599.7M
[05/31 16:18:33   1268s] GigaOpt running with 1 threads.
[05/31 16:18:33   1268s] Info: 1 threads available for lower-level modules during optimization.
[05/31 16:18:33   1268s] **WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
[05/31 16:18:33   1268s] #optDebug: fT-E <X 2 0 0 1>
[05/31 16:18:33   1268s] OPTC: m4 20.0 50.0
[05/31 16:18:33   1268s] OPTC: view 50.0
[05/31 16:18:33   1268s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:18:33   1268s] 
[05/31 16:18:33   1268s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:18:33   1268s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:18:33   1268s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:18:33   1268s] Summary for sequential cells identification: 
[05/31 16:18:33   1268s]   Identified SBFF number: 299
[05/31 16:18:33   1268s]   Identified MBFF number: 75
[05/31 16:18:33   1268s]   Identified SB Latch number: 22
[05/31 16:18:33   1268s]   Identified MB Latch number: 0
[05/31 16:18:33   1268s]   Not identified SBFF number: 15
[05/31 16:18:33   1268s]   Not identified MBFF number: 0
[05/31 16:18:33   1268s]   Not identified SB Latch number: 0
[05/31 16:18:33   1268s]   Not identified MB Latch number: 0
[05/31 16:18:33   1268s]   Number of sequential cells which are not FFs: 45
[05/31 16:18:33   1269s]  Visiting view : view_slow_mission
[05/31 16:18:33   1269s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 16:18:33   1269s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 16:18:33   1269s]  Visiting view : view_fast_mission
[05/31 16:18:33   1269s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 16:18:33   1269s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 16:18:33   1269s] TLC MultiMap info (StdDelay):
[05/31 16:18:33   1269s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/31 16:18:33   1269s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/31 16:18:33   1269s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/31 16:18:33   1269s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/31 16:18:33   1269s]  Setting StdDelay to: 6.1ps
[05/31 16:18:33   1269s] 
[05/31 16:18:33   1269s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:18:33   1269s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 16:18:33   1269s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 16:18:33   1269s] #################################################################################
[05/31 16:18:33   1269s] # Design Stage: PreRoute
[05/31 16:18:33   1269s] # Design Name: TOP
[05/31 16:18:33   1269s] # Design Mode: 22nm
[05/31 16:18:33   1269s] # Analysis Mode: MMMC Non-OCV 
[05/31 16:18:33   1269s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:18:33   1269s] # Signoff Settings: SI Off 
[05/31 16:18:33   1269s] #################################################################################
[05/31 16:18:33   1269s] Calculate delays in BcWc mode...
[05/31 16:18:33   1269s] Topological Sorting (REAL = 0:00:00.0, MEM = 3624.3M, InitMEM = 3624.3M)
[05/31 16:18:33   1269s] Start delay calculation (fullDC) (1 T). (MEM=3859.61)
[05/31 16:18:33   1269s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 16:18:33   1269s] End AAE Lib Interpolated Model. (MEM=3624.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:18:34   1269s] Total number of fetched objects 1145
[05/31 16:18:34   1269s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:18:34   1269s] End delay calculation. (MEM=3867.71 CPU=0:00:00.2 REAL=0:00:01.0)
[05/31 16:18:34   1269s] End delay calculation (fullDC). (MEM=3867.71 CPU=0:00:00.4 REAL=0:00:01.0)
[05/31 16:18:34   1269s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3681.9M) ***
[05/31 16:18:34   1269s] OPERPROF: Starting DPlace-Init at level 1, MEM:3681.9M, EPOCH TIME: 1748722714.227058
[05/31 16:18:34   1269s] Processing tracks to init pin-track alignment.
[05/31 16:18:34   1269s] z: 1, totalTracks: 1
[05/31 16:18:34   1269s] z: 3, totalTracks: 1
[05/31 16:18:34   1269s] z: 5, totalTracks: 1
[05/31 16:18:34   1269s] z: 7, totalTracks: 1
[05/31 16:18:34   1269s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:18:34   1269s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:18:34   1269s] Initializing Route Infrastructure for color support ...
[05/31 16:18:34   1269s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3681.9M, EPOCH TIME: 1748722714.227430
[05/31 16:18:34   1269s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3681.9M, EPOCH TIME: 1748722714.230730
[05/31 16:18:34   1269s] Route Infrastructure Initialized for color support successfully.
[05/31 16:18:34   1269s] Cell TOP LLGs are deleted
[05/31 16:18:34   1269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1269s] # Building TOP llgBox search-tree.
[05/31 16:18:34   1269s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:18:34   1269s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3681.9M, EPOCH TIME: 1748722714.241744
[05/31 16:18:34   1269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1269s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3681.9M, EPOCH TIME: 1748722714.242124
[05/31 16:18:34   1269s] Max number of tech site patterns supported in site array is 256.
[05/31 16:18:34   1269s] Core basic site is GF22_DST
[05/31 16:18:34   1269s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:18:34   1269s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:18:34   1269s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:18:34   1269s] SiteArray: use 430,080 bytes
[05/31 16:18:34   1269s] SiteArray: current memory after site array memory allocation 3681.9M
[05/31 16:18:34   1269s] SiteArray: FP blocked sites are writable
[05/31 16:18:34   1269s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:18:34   1269s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3681.9M, EPOCH TIME: 1748722714.422392
[05/31 16:18:34   1269s] Process 24740 wires and vias for routing blockage analysis
[05/31 16:18:34   1269s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3681.9M, EPOCH TIME: 1748722714.428980
[05/31 16:18:34   1270s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:18:34   1270s] Atter site array init, number of instance map data is 0.
[05/31 16:18:34   1270s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.257, MEM:3681.9M, EPOCH TIME: 1748722714.498780
[05/31 16:18:34   1270s] 
[05/31 16:18:34   1270s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:18:34   1270s] 
[05/31 16:18:34   1270s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:18:34   1270s] OPERPROF:     Starting CMU at level 3, MEM:3681.9M, EPOCH TIME: 1748722714.499343
[05/31 16:18:34   1270s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3681.9M, EPOCH TIME: 1748722714.501861
[05/31 16:18:34   1270s] 
[05/31 16:18:34   1270s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:18:34   1270s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.260, MEM:3681.9M, EPOCH TIME: 1748722714.502159
[05/31 16:18:34   1270s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3681.9M, EPOCH TIME: 1748722714.502220
[05/31 16:18:34   1270s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3681.9M, EPOCH TIME: 1748722714.502303
[05/31 16:18:34   1270s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3681.9MB).
[05/31 16:18:34   1270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.276, MEM:3681.9M, EPOCH TIME: 1748722714.503137
[05/31 16:18:34   1270s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3681.9M, EPOCH TIME: 1748722714.503314
[05/31 16:18:34   1270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:18:34   1270s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:3614.9M, EPOCH TIME: 1748722714.524845
[05/31 16:18:34   1270s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:18:34   1270s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:18:34   1270s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:18:34   1270s]              0V	    gnd
[05/31 16:18:34   1270s]           0.72V	    vdd
[05/31 16:18:34   1270s] Processing average sequential pin duty cycle 
[05/31 16:18:34   1270s] Processing average sequential pin duty cycle 
[05/31 16:22:44   1519s] Processing average sequential pin duty cycle 
[05/31 16:26:22   1737s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3997.2M, totSessionCpu=0:28:58 **
[05/31 16:26:22   1737s] Cell TOP LLGs are deleted
[05/31 16:26:22   1737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1737s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3679.6M, EPOCH TIME: 1748723182.448708
[05/31 16:26:22   1737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1737s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3679.6M, EPOCH TIME: 1748723182.449245
[05/31 16:26:22   1737s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:22   1737s] Core basic site is GF22_DST
[05/31 16:26:22   1738s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:26:22   1738s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:26:22   1738s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:26:22   1738s] SiteArray: use 430,080 bytes
[05/31 16:26:22   1738s] SiteArray: current memory after site array memory allocation 3679.6M
[05/31 16:26:22   1738s] SiteArray: FP blocked sites are writable
[05/31 16:26:22   1738s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3679.6M, EPOCH TIME: 1748723182.628867
[05/31 16:26:22   1738s] Process 336 wires and vias for routing blockage analysis
[05/31 16:26:22   1738s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3679.6M, EPOCH TIME: 1748723182.628964
[05/31 16:26:22   1738s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:26:22   1738s] Atter site array init, number of instance map data is 0.
[05/31 16:26:22   1738s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.250, MEM:3684.6M, EPOCH TIME: 1748723182.698782
[05/31 16:26:22   1738s] 
[05/31 16:26:22   1738s] 
[05/31 16:26:22   1738s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:22   1738s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.251, MEM:3684.6M, EPOCH TIME: 1748723182.699500
[05/31 16:26:22   1738s] Cell TOP LLGs are deleted
[05/31 16:26:22   1738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1738s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.047  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------

[05/31 16:26:22   1738s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[05/31 16:26:22   1738s] Info: 1 net with fixed/cover wires excluded.
[05/31 16:26:22   1738s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:26:22   1738s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:26:22   1738s] [oiLAM] Zs 11, 12
[05/31 16:26:22   1738s] ### Creating LA Mngr. totSessionCpu=0:28:58 mem=3752.7M
[05/31 16:26:22   1738s] ### Creating LA Mngr, finished. totSessionCpu=0:28:58 mem=3752.7M
[05/31 16:26:22   1738s] Cell TOP LLGs are deleted
[05/31 16:26:22   1738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1738s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3752.7M, EPOCH TIME: 1748723182.756670
[05/31 16:26:22   1738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:22   1738s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3752.7M, EPOCH TIME: 1748723182.756988
[05/31 16:26:22   1738s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:22   1738s] Core basic site is GF22_DST
[05/31 16:26:22   1738s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:26:22   1738s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:26:22   1738s] Fast DP-INIT is on for default
[05/31 16:26:22   1738s] Atter site array init, number of instance map data is 0.
[05/31 16:26:22   1738s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.230, REAL:0.235, MEM:3752.7M, EPOCH TIME: 1748723182.991877
[05/31 16:26:22   1738s] 
[05/31 16:26:22   1738s] 
[05/31 16:26:22   1738s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:22   1738s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.236, MEM:3752.7M, EPOCH TIME: 1748723182.992579
[05/31 16:26:23   1738s] Cell TOP LLGs are deleted
[05/31 16:26:23   1738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:23   1738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin: Power Optimization
[05/31 16:26:23   1739s] Processing average sequential pin duty cycle 
[05/31 16:26:23   1739s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin Power Analysis
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s]              0V	    gnd
[05/31 16:26:23   1739s]           0.72V	    vdd
[05/31 16:26:23   1739s] Begin Processing Timing Library for Power Calculation
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin Processing Power Net/Grid for Power Calculation
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin Processing Timing Window Data for Power Calculation
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin Processing User Attributes
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin Processing Signal Activity
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] Begin Power Computation
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s]       ----------------------------------------------------------
[05/31 16:26:23   1739s]       # of cell(s) missing both power/leakage table: 0
[05/31 16:26:23   1739s]       # of cell(s) missing power table: 0
[05/31 16:26:23   1739s]       # of cell(s) missing leakage table: 0
[05/31 16:26:23   1739s]       ----------------------------------------------------------
[05/31 16:26:23   1739s] 
[05/31 16:26:23   1739s] 
[05/31 16:26:24   1739s]       # of MSMV cell(s) missing power_level: 0
[05/31 16:26:24   1739s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:24   1739s] 
[05/31 16:26:24   1739s] Begin Processing User Attributes
[05/31 16:26:24   1739s] 
[05/31 16:26:24   1739s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:24   1739s] 
[05/31 16:26:24   1739s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
[05/31 16:26:24   1739s] 
[05/31 16:26:24   1739s] *



[05/31 16:26:24   1739s] Total Power
[05/31 16:26:24   1739s] -----------------------------------------------------------------------------------------
[05/31 16:26:24   1739s] Total Internal Power:        0.00498541 	    8.8795%
[05/31 16:26:24   1739s] Total Switching Power:       0.00171006 	    3.0458%
[05/31 16:26:24   1739s] Total Leakage Power:         0.04944999 	   88.0748%
[05/31 16:26:24   1739s] Total Power:                 0.05614546
[05/31 16:26:24   1739s] -----------------------------------------------------------------------------------------
[05/31 16:26:24   1739s] Processing average sequential pin duty cycle 
[05/31 16:26:24   1739s] 
[05/31 16:26:24   1739s] Creating Lib Analyzer ...
[05/31 16:26:24   1740s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:26:24   1740s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:26:24   1740s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:26:24   1740s] 
[05/31 16:26:24   1740s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:26:26   1742s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:02 mem=3752.7M
[05/31 16:26:26   1742s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:02 mem=3752.7M
[05/31 16:26:26   1742s] Creating Lib Analyzer, finished. 
[05/31 16:26:26   1742s] Cell TOP LLGs are deleted
[05/31 16:26:26   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:26   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:26   1742s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3759.7M, EPOCH TIME: 1748723186.875705
[05/31 16:26:26   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:26   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:26   1742s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3759.7M, EPOCH TIME: 1748723186.876051
[05/31 16:26:26   1742s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:26   1742s] Core basic site is GF22_DST
[05/31 16:26:27   1742s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:26:27   1742s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:26:27   1742s] Fast DP-INIT is on for default
[05/31 16:26:27   1742s] Atter site array init, number of instance map data is 0.
[05/31 16:26:27   1742s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.236, MEM:3764.7M, EPOCH TIME: 1748723187.111970
[05/31 16:26:27   1742s] 
[05/31 16:26:27   1742s] 
[05/31 16:26:27   1742s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:27   1742s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:3764.7M, EPOCH TIME: 1748723187.112667
[05/31 16:26:27   1742s] Cell TOP LLGs are deleted
[05/31 16:26:27   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:27   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:27   1742s] [oiPhyDebug] optDemand 515715120.00, spDemand 515715120.00.
[05/31 16:26:27   1742s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1124
[05/31 16:26:27   1742s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:26:27   1742s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:29:03 mem=3764.7M
[05/31 16:26:27   1742s] OPERPROF: Starting DPlace-Init at level 1, MEM:3764.7M, EPOCH TIME: 1748723187.130629
[05/31 16:26:27   1742s] Processing tracks to init pin-track alignment.
[05/31 16:26:27   1742s] z: 1, totalTracks: 1
[05/31 16:26:27   1742s] z: 3, totalTracks: 1
[05/31 16:26:27   1742s] z: 5, totalTracks: 1
[05/31 16:26:27   1742s] z: 7, totalTracks: 1
[05/31 16:26:27   1742s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:26:27   1742s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:26:27   1742s] Initializing Route Infrastructure for color support ...
[05/31 16:26:27   1742s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3764.7M, EPOCH TIME: 1748723187.130912
[05/31 16:26:27   1742s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3764.7M, EPOCH TIME: 1748723187.136045
[05/31 16:26:27   1742s] Route Infrastructure Initialized for color support successfully.
[05/31 16:26:27   1742s] Cell TOP LLGs are deleted
[05/31 16:26:27   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:27   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:27   1742s] # Building TOP llgBox search-tree.
[05/31 16:26:27   1742s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:26:27   1742s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3764.7M, EPOCH TIME: 1748723187.141725
[05/31 16:26:27   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:27   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:27   1742s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3764.7M, EPOCH TIME: 1748723187.142044
[05/31 16:26:27   1742s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:27   1742s] Core basic site is GF22_DST
[05/31 16:26:27   1742s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:26:27   1742s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:26:27   1742s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:26:27   1742s] SiteArray: use 430,080 bytes
[05/31 16:26:27   1742s] SiteArray: current memory after site array memory allocation 3764.7M
[05/31 16:26:27   1742s] SiteArray: FP blocked sites are writable
[05/31 16:26:27   1742s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:26:27   1742s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3764.7M, EPOCH TIME: 1748723187.317253
[05/31 16:26:27   1742s] Process 24740 wires and vias for routing blockage analysis
[05/31 16:26:27   1742s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.007, MEM:3764.7M, EPOCH TIME: 1748723187.324463
[05/31 16:26:27   1742s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:26:27   1742s] Atter site array init, number of instance map data is 0.
[05/31 16:26:27   1742s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.247, MEM:3764.7M, EPOCH TIME: 1748723187.389042
[05/31 16:26:27   1742s] 
[05/31 16:26:27   1742s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:26:27   1742s] 
[05/31 16:26:27   1742s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:27   1742s] OPERPROF:     Starting CMU at level 3, MEM:3764.7M, EPOCH TIME: 1748723187.389581
[05/31 16:26:27   1742s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3764.7M, EPOCH TIME: 1748723187.392754
[05/31 16:26:27   1742s] 
[05/31 16:26:27   1742s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:26:27   1742s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.251, MEM:3764.7M, EPOCH TIME: 1748723187.393071
[05/31 16:26:27   1742s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3764.7M, EPOCH TIME: 1748723187.393133
[05/31 16:26:27   1742s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3764.7M, EPOCH TIME: 1748723187.393217
[05/31 16:26:27   1742s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3764.7MB).
[05/31 16:26:27   1742s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.263, MEM:3764.7M, EPOCH TIME: 1748723187.393541
[05/31 16:26:27   1742s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:26:27   1742s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1124
[05/31 16:26:27   1742s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:29:03 mem=3764.7M
[05/31 16:26:27   1742s] Effort level <high> specified for reg2reg path_group
[05/31 16:26:27   1743s]   Timing Snapshot: (REF)
[05/31 16:26:27   1743s]      Weighted WNS: 0.000
[05/31 16:26:27   1743s]       All  PG WNS: 0.000
[05/31 16:26:27   1743s]       High PG WNS: 0.000
[05/31 16:26:27   1743s]       All  PG TNS: 0.000
[05/31 16:26:27   1743s]       High PG TNS: 0.000
[05/31 16:26:27   1743s]       Low  PG TNS: 0.000
[05/31 16:26:27   1743s]    Category Slack: { [L, 49.047] [H, 49.727] }
[05/31 16:26:27   1743s] 
[05/31 16:26:27   1743s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.727|0.000|
|HEPG      |49.727|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

[05/31 16:26:27   1743s] Begin: Core Power Optimization
[05/31 16:26:27   1743s] *** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:29:03.1/0:35:43.1 (0.8), mem = 3786.8M
[05/31 16:26:27   1743s] Processing average sequential pin duty cycle 
[05/31 16:26:27   1743s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.20
[05/31 16:26:27   1743s] #optDebug: Start CG creation (mem=3786.8M)
[05/31 16:26:27   1743s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:26:27   1743s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:26:28   1743s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:26:28   1743s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:26:28   1744s] ToF 92.5580um
[05/31 16:26:28   1744s] (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgPrt (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgEgp (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgPbk (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgNrb(cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgObs (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgCon (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s]  ...processing cgPdm (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:28   1744s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=3982.1M)
[05/31 16:26:29   1744s] (I,S,L,T): view_slow_mission: 0.00510678, 0.00171006, 0.0491469, 0.0559638
[05/31 16:26:29   1744s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:26:29   1744s] 
[05/31 16:26:29   1744s] Active Setup views: view_slow_mission 
[05/31 16:26:29   1744s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1124
[05/31 16:26:29   1744s] ### Creating RouteCongInterface, started
[05/31 16:26:29   1744s] 
[05/31 16:26:29   1744s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 16:26:29   1744s] 
[05/31 16:26:29   1744s] #optDebug: {0, 1.000}
[05/31 16:26:29   1744s] ### Creating RouteCongInterface, finished
[05/31 16:26:29   1744s] {MG  {8 0 1.8 0.296732} }
[05/31 16:26:29   1744s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3982.1M, EPOCH TIME: 1748723189.208003
[05/31 16:26:29   1744s] Found 0 hard placement blockage before merging.
[05/31 16:26:29   1744s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3982.1M, EPOCH TIME: 1748723189.208119
[05/31 16:26:29   1744s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:26:29   1744s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.35
[05/31 16:26:29   1744s] +---------+---------+--------+--------+------------+--------+
[05/31 16:26:29   1744s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 16:26:29   1744s] +---------+---------+--------+--------+------------+--------+
[05/31 16:26:29   1744s] |   14.35%|        -|   0.000|   0.000|   0:00:00.0| 3982.1M|
[05/31 16:26:29   1744s] Running power reclaim iteration with 0.04979 cutoff 
[05/31 16:26:30   1746s] |   14.35%|        0|   0.000|   0.000|   0:00:01.0| 3982.1M|
[05/31 16:26:30   1746s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:26:30   1746s] Running power reclaim iteration with 0.04979 cutoff 
[05/31 16:26:32   1747s] |   14.35%|       18|   0.000|   0.000|   0:00:02.0| 3982.1M|
[05/31 16:26:32   1747s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[05/31 16:26:32   1747s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 16:26:32   1747s] +---------+---------+--------+--------+------------+--------+
[05/31 16:26:32   1747s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.35
[05/31 16:26:32   1747s] 
[05/31 16:26:32   1747s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 18 **
[05/31 16:26:32   1747s] --------------------------------------------------------------
[05/31 16:26:32   1747s] |                                   | Total     | Sequential |
[05/31 16:26:32   1747s] --------------------------------------------------------------
[05/31 16:26:32   1747s] | Num insts resized                 |      18  |       0    |
[05/31 16:26:32   1747s] | Num insts undone                  |       0  |       0    |
[05/31 16:26:32   1747s] | Num insts Downsized               |       0  |       0    |
[05/31 16:26:32   1747s] | Num insts Samesized               |      18  |       0    |
[05/31 16:26:32   1747s] | Num insts Upsized                 |       0  |       0    |
[05/31 16:26:32   1747s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 16:26:32   1747s] --------------------------------------------------------------
[05/31 16:26:32   1747s] Bottom Preferred Layer:
[05/31 16:26:32   1747s]     None
[05/31 16:26:32   1747s] Via Pillar Rule:
[05/31 16:26:32   1747s]     None
[05/31 16:26:32   1747s] Finished writing unified metrics of routing constraints.
[05/31 16:26:32   1747s] 
[05/31 16:26:32   1747s] Number of insts committed for which the initial cell was dont use = 0
[05/31 16:26:32   1747s] 
[05/31 16:26:32   1747s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 16:26:32   1747s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/31 16:26:32   1747s] End: Core Power Optimization (cpu = 0:00:04.8) (real = 0:00:05.0) **
[05/31 16:26:32   1747s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:26:32   1747s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1124
[05/31 16:26:32   1747s] (I,S,L,T): view_slow_mission: 0.0051231, 0.00170866, 0.0491203, 0.0559521
[05/31 16:26:32   1747s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:26:32   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.20
[05/31 16:26:32   1747s] *** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:29:07.9/0:35:47.9 (0.8), mem = 3982.1M
[05/31 16:26:32   1747s] 
[05/31 16:26:32   1747s] =============================================================================================
[05/31 16:26:32   1747s]  Step TAT Report : PowerOpt #1 / optPower #2                                    23.10-p003_1
[05/31 16:26:32   1747s] =============================================================================================
[05/31 16:26:32   1747s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:26:32   1747s] ---------------------------------------------------------------------------------------------
[05/31 16:26:32   1747s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:26:32   1747s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 16:26:32   1747s] [ OptimizationStep       ]      1   0:00:02.8  (  57.9 % )     0:00:03.1 /  0:00:03.1    1.0
[05/31 16:26:32   1747s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.1
[05/31 16:26:32   1747s] [ OptGetWeight           ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ OptEval                ]     23   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.2    1.1
[05/31 16:26:32   1747s] [ OptCommit              ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:26:32   1747s] [ IncrDelayCalc          ]     16   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:26:32   1747s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:32   1747s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.9
[05/31 16:26:32   1747s] [ MISC                   ]          0:00:01.6  (  33.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/31 16:26:32   1747s] ---------------------------------------------------------------------------------------------
[05/31 16:26:32   1747s]  PowerOpt #1 TOTAL                  0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[05/31 16:26:32   1747s] ---------------------------------------------------------------------------------------------
[05/31 16:26:32   1747s] 
[05/31 16:26:32   1747s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3982.1M, EPOCH TIME: 1748723192.392098
[05/31 16:26:32   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:26:32   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:3923.1M, EPOCH TIME: 1748723192.421344
[05/31 16:26:32   1747s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3923.1M, EPOCH TIME: 1748723192.423193
[05/31 16:26:32   1747s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3923.1M, EPOCH TIME: 1748723192.423310
[05/31 16:26:32   1747s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3923.1M, EPOCH TIME: 1748723192.423536
[05/31 16:26:32   1747s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.003, MEM:3923.1M, EPOCH TIME: 1748723192.426390
[05/31 16:26:32   1747s] Cell TOP LLGs are deleted
[05/31 16:26:32   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3923.1M, EPOCH TIME: 1748723192.433566
[05/31 16:26:32   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1747s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3923.1M, EPOCH TIME: 1748723192.433947
[05/31 16:26:32   1747s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:32   1747s] Core basic site is GF22_DST
[05/31 16:26:32   1748s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:26:32   1748s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:26:32   1748s] Fast DP-INIT is on for default
[05/31 16:26:32   1748s] Atter site array init, number of instance map data is 0.
[05/31 16:26:32   1748s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.240, REAL:0.242, MEM:3923.1M, EPOCH TIME: 1748723192.675460
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:32   1748s] OPERPROF:       Starting CMU at level 4, MEM:3923.1M, EPOCH TIME: 1748723192.675982
[05/31 16:26:32   1748s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:3923.1M, EPOCH TIME: 1748723192.678480
[05/31 16:26:32   1748s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.240, REAL:0.245, MEM:3923.1M, EPOCH TIME: 1748723192.678775
[05/31 16:26:32   1748s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3923.1M, EPOCH TIME: 1748723192.678841
[05/31 16:26:32   1748s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3923.1M, EPOCH TIME: 1748723192.678921
[05/31 16:26:32   1748s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.256, MEM:3923.1M, EPOCH TIME: 1748723192.679227
[05/31 16:26:32   1748s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.250, REAL:0.256, MEM:3923.1M, EPOCH TIME: 1748723192.679276
[05/31 16:26:32   1748s] TDRefine: refinePlace mode is spiral
[05/31 16:26:32   1748s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.12
[05/31 16:26:32   1748s] OPERPROF: Starting Refine-Place at level 1, MEM:3923.1M, EPOCH TIME: 1748723192.679362
[05/31 16:26:32   1748s] *** Starting refinePlace (0:29:08 mem=3923.1M) ***
[05/31 16:26:32   1748s] Total net bbox length = 3.940e+03 (2.053e+03 1.887e+03) (ext = 1.446e+02)
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:32   1748s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3923.1M, EPOCH TIME: 1748723192.680348
[05/31 16:26:32   1748s] # Found 0 legal fixed insts to color.
[05/31 16:26:32   1748s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3923.1M, EPOCH TIME: 1748723192.680453
[05/31 16:26:32   1748s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3923.1M, EPOCH TIME: 1748723192.680830
[05/31 16:26:32   1748s]   Signal wire search tree: 1158 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:26:32   1748s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3923.1M, EPOCH TIME: 1748723192.681688
[05/31 16:26:32   1748s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:26:32   1748s] Set min layer with design mode ( 3 )
[05/31 16:26:32   1748s] Set max layer with default ( 127 )
[05/31 16:26:32   1748s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:26:32   1748s] Min route layer (adjusted) = 3
[05/31 16:26:32   1748s] Max route layer (adjusted) = 11
[05/31 16:26:32   1748s] Set min layer with design mode ( 3 )
[05/31 16:26:32   1748s] Set max layer with default ( 127 )
[05/31 16:26:32   1748s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:26:32   1748s] Min route layer (adjusted) = 3
[05/31 16:26:32   1748s] Max route layer (adjusted) = 11
[05/31 16:26:32   1748s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3923.1M, EPOCH TIME: 1748723192.686325
[05/31 16:26:32   1748s] Starting refinePlace ...
[05/31 16:26:32   1748s] Set min layer with design mode ( 3 )
[05/31 16:26:32   1748s] Set max layer with default ( 127 )
[05/31 16:26:32   1748s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:26:32   1748s] Min route layer (adjusted) = 3
[05/31 16:26:32   1748s] Max route layer (adjusted) = 11
[05/31 16:26:32   1748s] One DDP V2 for no tweak run.
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s]  === Spiral for Logical I: (movable: 1124) ===
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:26:32   1748s] 
[05/31 16:26:32   1748s]  Info: 0 filler has been deleted!
[05/31 16:26:32   1748s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 16:26:32   1748s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/31 16:26:32   1748s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:26:32   1748s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3907.1MB) @(0:29:08 - 0:29:08).
[05/31 16:26:32   1748s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:26:32   1748s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3907.1MB
[05/31 16:26:32   1748s] Statistics of distance of Instance movement in refine placement:
[05/31 16:26:32   1748s]   maximum (X+Y) =         0.00 um
[05/31 16:26:32   1748s]   mean    (X+Y) =         0.00 um
[05/31 16:26:32   1748s] Summary Report:
[05/31 16:26:32   1748s] Instances move: 0 (out of 1124 movable)
[05/31 16:26:32   1748s] Instances flipped: 0
[05/31 16:26:32   1748s] Mean displacement: 0.00 um
[05/31 16:26:32   1748s] Max displacement: 0.00 um 
[05/31 16:26:32   1748s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:26:32   1748s] Total instances moved : 0
[05/31 16:26:32   1748s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.160, REAL:0.163, MEM:3907.1M, EPOCH TIME: 1748723192.849203
[05/31 16:26:32   1748s] Total net bbox length = 3.940e+03 (2.053e+03 1.887e+03) (ext = 1.446e+02)
[05/31 16:26:32   1748s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3907.1MB
[05/31 16:26:32   1748s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3907.1MB) @(0:29:08 - 0:29:08).
[05/31 16:26:32   1748s] *** Finished refinePlace (0:29:08 mem=3907.1M) ***
[05/31 16:26:32   1748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.12
[05/31 16:26:32   1748s] OPERPROF: Finished Refine-Place at level 1, CPU:0.170, REAL:0.171, MEM:3907.1M, EPOCH TIME: 1748723192.850195
[05/31 16:26:32   1748s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3907.1M, EPOCH TIME: 1748723192.855718
[05/31 16:26:32   1748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:26:32   1748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:3907.1M, EPOCH TIME: 1748723192.876099
[05/31 16:26:32   1748s] *** maximum move = 0.00 um ***
[05/31 16:26:32   1748s] *** Finished re-routing un-routed nets (3907.1M) ***
[05/31 16:26:32   1748s] OPERPROF: Starting DPlace-Init at level 1, MEM:3907.1M, EPOCH TIME: 1748723192.880854
[05/31 16:26:32   1748s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3907.1M, EPOCH TIME: 1748723192.881060
[05/31 16:26:32   1748s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3907.1M, EPOCH TIME: 1748723192.883892
[05/31 16:26:32   1748s] Cell TOP LLGs are deleted
[05/31 16:26:32   1748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3907.1M, EPOCH TIME: 1748723192.889890
[05/31 16:26:32   1748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:32   1748s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3907.1M, EPOCH TIME: 1748723192.890210
[05/31 16:26:32   1748s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:32   1748s] Core basic site is GF22_DST
[05/31 16:26:33   1748s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:26:33   1748s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:26:33   1748s] Fast DP-INIT is on for default
[05/31 16:26:33   1748s] Atter site array init, number of instance map data is 0.
[05/31 16:26:33   1748s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.240, REAL:0.241, MEM:3907.1M, EPOCH TIME: 1748723193.130855
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:33   1748s] OPERPROF:     Starting CMU at level 3, MEM:3907.1M, EPOCH TIME: 1748723193.131394
[05/31 16:26:33   1748s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3907.1M, EPOCH TIME: 1748723193.133848
[05/31 16:26:33   1748s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.244, MEM:3907.1M, EPOCH TIME: 1748723193.134140
[05/31 16:26:33   1748s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3907.1M, EPOCH TIME: 1748723193.134201
[05/31 16:26:33   1748s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3907.1M, EPOCH TIME: 1748723193.134289
[05/31 16:26:33   1748s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.254, MEM:3907.1M, EPOCH TIME: 1748723193.134597
[05/31 16:26:33   1748s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3907.1M) ***
[05/31 16:26:33   1748s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:26:33   1748s]   Timing Snapshot: (TGT)
[05/31 16:26:33   1748s]      Weighted WNS: 0.000
[05/31 16:26:33   1748s]       All  PG WNS: 0.000
[05/31 16:26:33   1748s]       High PG WNS: 0.000
[05/31 16:26:33   1748s]       All  PG TNS: 0.000
[05/31 16:26:33   1748s]       High PG TNS: 0.000
[05/31 16:26:33   1748s]       Low  PG TNS: 0.000
[05/31 16:26:33   1748s]    Category Slack: { [L, 48.774] [H, 49.727] }
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Checking setup slack degradation ...
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Recovery Manager:
[05/31 16:26:33   1748s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/31 16:26:33   1748s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/31 16:26:33   1748s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[05/31 16:26:33   1748s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Begin Power Analysis
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s]              0V	    gnd
[05/31 16:26:33   1748s]           0.72V	    vdd
[05/31 16:26:33   1748s] Begin Processing Timing Library for Power Calculation
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Begin Processing Power Net/Grid for Power Calculation
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Begin Processing Timing Window Data for Power Calculation
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Begin Processing User Attributes
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Begin Processing Signal Activity
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] Begin Power Computation
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s]       ----------------------------------------------------------
[05/31 16:26:33   1748s]       # of cell(s) missing both power/leakage table: 0
[05/31 16:26:33   1748s]       # of cell(s) missing power table: 0
[05/31 16:26:33   1748s]       # of cell(s) missing leakage table: 0
[05/31 16:26:33   1748s]       ----------------------------------------------------------
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1748s] 
[05/31 16:26:33   1749s]       # of MSMV cell(s) missing power_level: 0
[05/31 16:26:33   1749s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)
[05/31 16:26:33   1749s] 
[05/31 16:26:33   1749s] Begin Processing User Attributes
[05/31 16:26:33   1749s] 
[05/31 16:26:33   1749s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)
[05/31 16:26:33   1749s] 
[05/31 16:26:33   1749s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)
[05/31 16:26:33   1749s] 
[05/31 16:26:33   1749s] *



[05/31 16:26:33   1749s] Total Power
[05/31 16:26:33   1749s] -----------------------------------------------------------------------------------------
[05/31 16:26:33   1749s] Total Internal Power:        0.00498944 	    8.8895%
[05/31 16:26:33   1749s] Total Switching Power:       0.00170866 	    3.0443%
[05/31 16:26:33   1749s] Total Leakage Power:         0.04942902 	   88.0662%
[05/31 16:26:33   1749s] Total Power:                 0.05612712
[05/31 16:26:33   1749s] -----------------------------------------------------------------------------------------
[05/31 16:26:33   1749s] Processing average sequential pin duty cycle 
[05/31 16:26:33   1749s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1124
[05/31 16:26:33   1749s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3923.1M, EPOCH TIME: 1748723193.696160
[05/31 16:26:33   1749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:3842.1M, EPOCH TIME: 1748723193.718051
[05/31 16:26:33   1749s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |48.774|0.000|
|reg2reg   |49.727|0.000|
|HEPG      |49.727|0.000|
|All Paths |48.774|0.000|
+----------+------+-----+

[05/31 16:26:33   1749s] End: Power Optimization (cpu=0:00:06, real=0:00:06, mem=3840.07M, totSessionCpu=0:29:09).
[05/31 16:26:33   1749s] Cell TOP LLGs are deleted
[05/31 16:26:33   1749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3840.1M, EPOCH TIME: 1748723193.826877
[05/31 16:26:33   1749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:33   1749s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3840.1M, EPOCH TIME: 1748723193.827188
[05/31 16:26:33   1749s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:33   1749s] Core basic site is GF22_DST
[05/31 16:26:33   1749s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:26:33   1749s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:26:33   1749s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:26:33   1749s] SiteArray: use 430,080 bytes
[05/31 16:26:33   1749s] SiteArray: current memory after site array memory allocation 3840.1M
[05/31 16:26:33   1749s] SiteArray: FP blocked sites are writable
[05/31 16:26:33   1749s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3840.1M, EPOCH TIME: 1748723193.998117
[05/31 16:26:33   1749s] Process 336 wires and vias for routing blockage analysis
[05/31 16:26:33   1749s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3840.1M, EPOCH TIME: 1748723193.998212
[05/31 16:26:34   1749s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:26:34   1749s] Atter site array init, number of instance map data is 0.
[05/31 16:26:34   1749s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.236, MEM:3840.1M, EPOCH TIME: 1748723194.062953
[05/31 16:26:34   1749s] 
[05/31 16:26:34   1749s] 
[05/31 16:26:34   1749s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:34   1749s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:3840.1M, EPOCH TIME: 1748723194.063643
[05/31 16:26:34   1749s] Cell TOP LLGs are deleted
[05/31 16:26:34   1749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:34   1749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:34   1749s] 
------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.774  | 49.727  | 48.774  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------

[05/31 16:26:34   1749s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 4138.4M, totSessionCpu=0:29:10 **
[05/31 16:26:34   1749s] clean pInstBBox. size 0
[05/31 16:26:34   1749s] #optDebug: fT-D <X 1 0 0 0>
[05/31 16:26:34   1749s] OPTC: user 20.0
[05/31 16:26:34   1749s] 
[05/31 16:26:34   1749s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:26:34   1749s] Deleting Lib Analyzer.
[05/31 16:26:34   1749s] 
[05/31 16:26:34   1749s] TimeStamp Deleting Cell Server End ...
[05/31 16:26:34   1749s] ** Finished Power Reclaim Optimization (cpu = 0:08:01) (real = 0:08:01) **
[05/31 16:26:34   1749s] clean pInstBBox. size 0
[05/31 16:26:34   1749s] Info: pop threads available for lower-level modules during optimization.
[05/31 16:26:34   1749s] *** optPower #2 [finish] () : cpu/real = 0:08:01.0/0:08:01.1 (1.0), totSession cpu/real = 0:29:09.8/0:35:49.9 (0.8), mem = 3839.2M
[05/31 16:26:34   1749s] 
[05/31 16:26:34   1749s] =============================================================================================
[05/31 16:26:34   1749s]  Final TAT Report : optPower #2                                                 23.10-p003_1
[05/31 16:26:34   1749s] =============================================================================================
[05/31 16:26:34   1749s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:26:34   1749s] ---------------------------------------------------------------------------------------------
[05/31 16:26:34   1749s] [ PowerOpt               ]      1   0:00:04.8  (   1.0 % )     0:00:04.8 /  0:00:04.8    1.0
[05/31 16:26:34   1749s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:26:34   1749s] [ OptSummaryReport       ]      2   0:00:00.5  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 16:26:34   1749s] [ DrvReport              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/31 16:26:34   1749s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.4
[05/31 16:26:34   1749s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    1.0
[05/31 16:26:34   1749s] [ LibAnalyzerInit        ]      1   0:00:02.6  (   0.5 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:26:34   1749s] [ PowerInterfaceInit     ]      2   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/31 16:26:34   1749s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:26:34   1749s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:26:34   1749s] [ RefinePlace            ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 16:26:34   1749s] [ DetailPlaceInit        ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:26:34   1749s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:26:34   1749s] [ FullDelayCalc          ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 16:26:34   1749s] [ TimingUpdate           ]     11   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.2    0.8
[05/31 16:26:34   1749s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:26:34   1749s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 16:26:34   1749s] [ PowerReport            ]      2   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 16:26:34   1749s] [ PropagateActivity      ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[05/31 16:26:34   1749s] [ MISC                   ]          0:07:49.7  (  97.6 % )     0:07:49.7 /  0:07:49.6    1.0
[05/31 16:26:34   1749s] ---------------------------------------------------------------------------------------------
[05/31 16:26:34   1749s]  optPower #2 TOTAL                  0:08:01.1  ( 100.0 % )     0:08:01.1 /  0:08:01.0    1.0
[05/31 16:26:34   1749s] ---------------------------------------------------------------------------------------------
[05/31 16:26:34   1749s] 
[05/31 16:26:34   1749s] <CMD> saveDesign postCTSopt.inn
[05/31 16:26:34   1749s] #% Begin save design ... (date=05/31 16:26:34, mem=4047.2M)
[05/31 16:26:34   1749s] % Begin Save ccopt configuration ... (date=05/31 16:26:34, mem=4047.2M)
[05/31 16:26:34   1749s] % End Save ccopt configuration ... (date=05/31 16:26:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=4047.8M, current mem=4047.8M)
[05/31 16:26:34   1749s] % Begin Save netlist data ... (date=05/31 16:26:34, mem=4047.8M)
[05/31 16:26:34   1749s] Writing Binary DB to postCTSopt.inn.dat/TOP.v.bin in single-threaded mode...
[05/31 16:26:34   1749s] % End Save netlist data ... (date=05/31 16:26:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=4047.8M, current mem=4047.8M)
[05/31 16:26:34   1749s] Saving symbol-table file ...
[05/31 16:26:34   1749s] Saving congestion map file postCTSopt.inn.dat/TOP.route.congmap.gz ...
[05/31 16:26:34   1750s] % Begin Save AAE data ... (date=05/31 16:26:34, mem=4048.3M)
[05/31 16:26:34   1750s] Saving AAE Data ...
[05/31 16:26:34   1750s] % End Save AAE data ... (date=05/31 16:26:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=4048.3M, current mem=4047.6M)
[05/31 16:26:35   1750s] Saving preference file postCTSopt.inn.dat/gui.pref.tcl ...
[05/31 16:26:35   1750s] Saving mode setting ...
[05/31 16:26:35   1750s] Saving global file ...
[05/31 16:26:35   1750s] % Begin Save floorplan data ... (date=05/31 16:26:35, mem=4049.0M)
[05/31 16:26:35   1750s] Saving floorplan file ...
[05/31 16:26:35   1750s] % End Save floorplan data ... (date=05/31 16:26:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=4049.0M, current mem=4049.0M)
[05/31 16:26:35   1750s] Saving PG file postCTSopt.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 16:26:35 2025)
[05/31 16:26:36   1750s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3818.8M) ***
[05/31 16:26:36   1750s] *info - save blackBox cells to lef file postCTSopt.inn.dat/TOP.bbox.lef
[05/31 16:26:36   1750s] Saving Drc markers ...
[05/31 16:26:36   1750s] ... No Drc file written since there is no markers found.
[05/31 16:26:36   1750s] % Begin Save placement data ... (date=05/31 16:26:36, mem=4049.0M)
[05/31 16:26:36   1750s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/31 16:26:36   1750s] Save Adaptive View Pruning View Names to Binary file
[05/31 16:26:36   1750s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3821.8M) ***
[05/31 16:26:36   1750s] % End Save placement data ... (date=05/31 16:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=4049.0M, current mem=4049.0M)
[05/31 16:26:36   1750s] % Begin Save routing data ... (date=05/31 16:26:36, mem=4049.0M)
[05/31 16:26:36   1750s] Saving route file ...
[05/31 16:26:36   1750s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3818.8M) ***
[05/31 16:26:36   1750s] % End Save routing data ... (date=05/31 16:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=4049.1M, current mem=4049.1M)
[05/31 16:26:36   1750s] Saving property file postCTSopt.inn.dat/TOP.prop
[05/31 16:26:36   1750s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3821.8M) ***
[05/31 16:26:36   1750s] #Saving pin access data to file postCTSopt.inn.dat/TOP.apa ...
[05/31 16:26:36   1750s] #
[05/31 16:26:36   1750s] Saving rc congestion map postCTSopt.inn.dat/TOP.congmap.gz ...
[05/31 16:26:36   1750s] Saving preRoute extracted patterns in file 'postCTSopt.inn.dat/TOP.techData.gz' ...
[05/31 16:26:36   1750s] Saving preRoute extraction data in directory 'postCTSopt.inn.dat/extraction/' ...
[05/31 16:26:36   1750s] eee: Checksum of RC Grid density data=132
[05/31 16:26:36   1750s] % Begin Save power constraints data ... (date=05/31 16:26:36, mem=4050.6M)
[05/31 16:26:36   1750s] % End Save power constraints data ... (date=05/31 16:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=4050.6M, current mem=4050.6M)
[05/31 16:26:37   1750s] Generated self-contained design postCTSopt.inn.dat
[05/31 16:26:37   1750s] #% End save design ... (date=05/31 16:26:37, total cpu=0:00:01.1, real=0:00:03.0, peak res=4051.4M, current mem=4051.4M)
[05/31 16:26:37   1751s] *** Message Summary: 0 warning(s), 0 error(s)
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -routeWithSiDriven true
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -drouteFixAntenna true
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -routeInsertAntennaDiode true
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -route_detail_end_iteration 50
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -route_detail_search_and_repair true
[05/31 16:26:37   1751s] <CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
[05/31 16:26:37   1751s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/31 16:26:37   1751s] <CMD> routeDesign
[05/31 16:26:37   1751s] #% Begin routeDesign (date=05/31 16:26:37, mem=3984.1M)
[05/31 16:26:37   1751s] ### Time Record (routeDesign) is installed.
[05/31 16:26:37   1751s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3984.12 (MB), peak = 4151.24 (MB)
[05/31 16:26:37   1751s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/31 16:26:37   1751s] #**INFO: setDesignMode -flowEffort standard
[05/31 16:26:37   1751s] #**INFO: setDesignMode -powerEffort high
[05/31 16:26:37   1751s] **INFO: User settings:
[05/31 16:26:37   1751s] setNanoRouteMode -route_detail_end_iteration                  50
[05/31 16:26:37   1751s] setNanoRouteMode -route_detail_fix_antenna                    true
[05/31 16:26:37   1751s] setNanoRouteMode -route_detail_post_route_spread_wire         true
[05/31 16:26:37   1751s] setNanoRouteMode -route_detail_search_and_repair              true
[05/31 16:26:37   1751s] setNanoRouteMode -route_detail_use_multi_cut_via_effort       medium
[05/31 16:26:37   1751s] setNanoRouteMode -route_route_side                            front
[05/31 16:26:37   1751s] setNanoRouteMode -route_extract_third_party_compatible        false
[05/31 16:26:37   1751s] setNanoRouteMode -route_global_exp_timing_driven_std_delay    6.1
[05/31 16:26:37   1751s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  3
[05/31 16:26:37   1751s] setNanoRouteMode -route_antenna_diode_insertion               true
[05/31 16:26:37   1751s] setNanoRouteMode -route_with_si_driven                        true
[05/31 16:26:37   1751s] setNanoRouteMode -route_with_timing_driven                    true
[05/31 16:26:37   1751s] setDesignMode -bottomRoutingLayer                             C1
[05/31 16:26:37   1751s] setDesignMode -powerEffort                                    high
[05/31 16:26:37   1751s] setDesignMode -process                                        22
[05/31 16:26:37   1751s] setDesignMode -propagateActivity                              true
[05/31 16:26:37   1751s] setExtractRCMode -coupling_c_th                               0.1
[05/31 16:26:37   1751s] setExtractRCMode -engine                                      preRoute
[05/31 16:26:37   1751s] setExtractRCMode -relative_c_th                               1
[05/31 16:26:37   1751s] setExtractRCMode -total_c_th                                  0
[05/31 16:26:37   1751s] setDelayCalMode -enable_high_fanout                           true
[05/31 16:26:37   1751s] setDelayCalMode -eng_enablePrePlacedFlow                      false
[05/31 16:26:37   1751s] setDelayCalMode -engine                                       aae
[05/31 16:26:37   1751s] setDelayCalMode -ignoreNetLoad                                false
[05/31 16:26:37   1751s] setDelayCalMode -socv_accuracy_mode                           low
[05/31 16:26:37   1751s] setSIMode -separate_delta_delay_on_data                       true
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] #**INFO: multi-cut via swapping will be performed after routing.
[05/31 16:26:37   1751s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/31 16:26:37   1751s] OPERPROF: Starting checkPlace at level 1, MEM:3796.4M, EPOCH TIME: 1748723197.425230
[05/31 16:26:37   1751s] Processing tracks to init pin-track alignment.
[05/31 16:26:37   1751s] z: 1, totalTracks: 1
[05/31 16:26:37   1751s] z: 3, totalTracks: 1
[05/31 16:26:37   1751s] z: 5, totalTracks: 1
[05/31 16:26:37   1751s] z: 7, totalTracks: 1
[05/31 16:26:37   1751s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 16:26:37   1751s] #spOpts: rpCkHalo=4 
[05/31 16:26:37   1751s] Cell TOP LLGs are deleted
[05/31 16:26:37   1751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] # Building TOP llgBox search-tree.
[05/31 16:26:37   1751s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3796.4M, EPOCH TIME: 1748723197.435202
[05/31 16:26:37   1751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3796.4M, EPOCH TIME: 1748723197.435562
[05/31 16:26:37   1751s] Max number of tech site patterns supported in site array is 256.
[05/31 16:26:37   1751s] Core basic site is GF22_DST
[05/31 16:26:37   1751s] Processing tracks to init pin-track alignment.
[05/31 16:26:37   1751s] z: 1, totalTracks: 1
[05/31 16:26:37   1751s] z: 3, totalTracks: 1
[05/31 16:26:37   1751s] z: 5, totalTracks: 1
[05/31 16:26:37   1751s] z: 7, totalTracks: 1
[05/31 16:26:37   1751s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 16:26:37   1751s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:26:37   1751s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:26:37   1751s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:26:37   1751s] SiteArray: use 430,080 bytes
[05/31 16:26:37   1751s] SiteArray: current memory after site array memory allocation 3796.4M
[05/31 16:26:37   1751s] SiteArray: FP blocked sites are writable
[05/31 16:26:37   1751s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:26:37   1751s] Atter site array init, number of instance map data is 0.
[05/31 16:26:37   1751s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.007, MEM:3796.4M, EPOCH TIME: 1748723197.442255
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:26:37   1751s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3796.4M, EPOCH TIME: 1748723197.442599
[05/31 16:26:37   1751s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3796.4M, EPOCH TIME: 1748723197.442662
[05/31 16:26:37   1751s]   Signal wire search tree: 1158 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:26:37   1751s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3796.4M, EPOCH TIME: 1748723197.443246
[05/31 16:26:37   1751s] Begin checking placement ... (start mem=3796.4M, init mem=3796.4M)
[05/31 16:26:37   1751s] Begin checking exclusive groups violation ...
[05/31 16:26:37   1751s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 16:26:37   1751s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] Running CheckPlace using 1 thread in normal mode...
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] ...checkPlace normal is done!
[05/31 16:26:37   1751s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3796.4M, EPOCH TIME: 1748723197.452853
[05/31 16:26:37   1751s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3796.4M, EPOCH TIME: 1748723197.453943
[05/31 16:26:37   1751s] *info: Placed = 1124          
[05/31 16:26:37   1751s] *info: Unplaced = 0           
[05/31 16:26:37   1751s] Placement Density:14.34%(515/3594)
[05/31 16:26:37   1751s] Placement Density (including fixed std cells):14.34%(515/3594)
[05/31 16:26:37   1751s] Cell TOP LLGs are deleted
[05/31 16:26:37   1751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:26:37   1751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] # Resetting pin-track-align track data.
[05/31 16:26:37   1751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:26:37   1751s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3796.4M)
[05/31 16:26:37   1751s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.031, MEM:3796.4M, EPOCH TIME: 1748723197.456540
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/31 16:26:37   1751s] *** Changed status on (1) nets in Clock.
[05/31 16:26:37   1751s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3796.4M) ***
[05/31 16:26:37   1751s] #Start route 1 clock and analog nets...
[05/31 16:26:37   1751s] % Begin globalDetailRoute (date=05/31 16:26:37, mem=3984.3M)
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] globalDetailRoute
[05/31 16:26:37   1751s] 
[05/31 16:26:37   1751s] #Start globalDetailRoute on Sat May 31 16:26:37 2025
[05/31 16:26:37   1751s] #
[05/31 16:26:37   1751s] ### Time Record (globalDetailRoute) is installed.
[05/31 16:26:37   1751s] ### Time Record (Pre Callback) is installed.
[05/31 16:26:37   1751s] ### Time Record (Pre Callback) is uninstalled.
[05/31 16:26:37   1751s] ### Time Record (DB Import) is installed.
[05/31 16:26:37   1751s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:26:37   1751s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:26:37   1751s] Grid density data update skipped
[05/31 16:26:37   1751s] eee: pegSigSF=1.070000
[05/31 16:26:37   1751s] Initializing multi-corner resistance tables ...
[05/31 16:26:37   1751s] eee: Grid unit RC data computation started
[05/31 16:26:37   1751s] eee: Grid unit RC data computation completed
[05/31 16:26:37   1751s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:26:37   1751s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:26:37   1751s] eee: l=3 avDens=0.109888 usedTrk=323.070926 availTrk=2940.000000 sigTrk=323.070926
[05/31 16:26:37   1751s] eee: l=4 avDens=0.155145 usedTrk=456.126294 availTrk=2940.000000 sigTrk=456.126294
[05/31 16:26:37   1751s] eee: l=5 avDens=0.061129 usedTrk=172.384075 availTrk=2820.000000 sigTrk=172.384075
[05/31 16:26:37   1751s] eee: l=6 avDens=0.014459 usedTrk=7.807778 availTrk=540.000000 sigTrk=7.807778
[05/31 16:26:37   1751s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:26:37   1751s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:26:37   1751s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:26:37   1751s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:26:37   1751s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:26:37   1751s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:26:37   1751s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:26:37   1751s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.260340 uaWl=0.000000 uaWlH=0.677400 aWlH=0.000000 lMod=0 pMax=0.910300 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:26:37   1751s] eee: NetCapCache creation started. (Current Mem: 3812.430M) 
[05/31 16:26:37   1751s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3812.430M) 
[05/31 16:26:37   1751s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:26:37   1751s] eee: Metal Layers Info:
[05/31 16:26:37   1751s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:26:37   1751s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:26:37   1751s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:26:37   1751s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:26:37   1751s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:26:37   1751s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:26:37   1751s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:26:37   1751s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:26:37   1751s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:26:37   1751s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:26:37   1751s] ### Net info: total nets: 1147
[05/31 16:26:37   1751s] ### Net info: dirty nets: 32
[05/31 16:26:37   1751s] ### Net info: marked as disconnected nets: 0
[05/31 16:26:37   1751s] ### Net info: fully routed nets: 1
[05/31 16:26:37   1751s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:26:37   1751s] ### Net info: unrouted nets: 1144
[05/31 16:26:37   1751s] ### Net info: re-extraction nets: 0
[05/31 16:26:37   1751s] ### Net info: ignored nets: 0
[05/31 16:26:37   1751s] ### Net info: skip routing nets: 1146
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] ### import design signature (15): route=1196414038 fixed_route=741117533 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2046391783 dirty_area=0 del_dirty_area=0 cell=654235211 placement=1346917340 pin_access=2142481407 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/31 16:26:37   1751s] ### Time Record (DB Import) is uninstalled.
[05/31 16:26:37   1751s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] #Skip comparing routing design signature in db-snapshot flow
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] ### Time Record (Data Preparation) is installed.
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:26:37   1751s] ### Time Record (Global Routing) is installed.
[05/31 16:26:37   1751s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:26:37   1751s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:26:37   1751s] #Total number of nets with skipped attribute = 1144 (skipped).
[05/31 16:26:37   1751s] #Total number of routable nets = 1.
[05/31 16:26:37   1751s] #Total number of nets in the design = 1147.
[05/31 16:26:37   1751s] #1 routable net do not has any wires.
[05/31 16:26:37   1751s] #1144 skipped nets have only detail routed wires.
[05/31 16:26:37   1751s] #1 net will be global routed.
[05/31 16:26:37   1751s] ### Time Record (Data Preparation) is installed.
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] #Start routing data preparation on Sat May 31 16:26:37 2025
[05/31 16:26:37   1751s] #
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:26:37   1751s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:26:37   1751s] #Rebuild pin access data for design.
[05/31 16:26:37   1751s] #Initial pin access analysis.
[05/31 16:26:43   1756s] #Detail pin access analysis.
[05/31 16:27:25   1798s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:27:25   1798s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:27:25   1798s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:27:25   1798s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:25   1798s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:25   1798s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:25   1798s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:25   1798s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:25   1798s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:27:25   1798s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:27:25   1798s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:27:25   1798s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:27:25   1798s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:27:25   1798s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:27:25   1798s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:27:25   1798s] #pin_access_rlayer=3(C1)
[05/31 16:27:25   1798s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:27:25   1798s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:27:25   1798s] #enable_dpt_layer_shield=F
[05/31 16:27:25   1798s] #has_line_end_grid=F
[05/31 16:27:25   1798s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3990.55 (MB), peak = 4151.24 (MB)
[05/31 16:27:25   1799s] #Regenerating Ggrids automatically.
[05/31 16:27:25   1799s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:27:25   1799s] #Using automatically generated G-grids.
[05/31 16:27:27   1800s] #Done routing data preparation.
[05/31 16:27:27   1800s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 3995.12 (MB), peak = 4151.24 (MB)
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] #Start instance access analysis using 1 thread...
[05/31 16:27:27   1800s] #Set layer M1 to be advanced pin access layer.
[05/31 16:27:27   1800s] ### Time Record (Instance Pin Access) is installed.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:27:27   1800s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[05/31 16:27:27   1800s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:27:27   1800s] #651 out of 1125(57.87%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/31 16:27:27   1800s] #123 instance pins are hard to access
[05/31 16:27:27   1800s] #Instance access analysis statistics:
[05/31 16:27:27   1800s] #Cpu time = 00:00:00
[05/31 16:27:27   1800s] #Elapsed time = 00:00:00
[05/31 16:27:27   1800s] #Increased memory = -0.01 (MB)
[05/31 16:27:27   1800s] #Total memory = 3995.12 (MB)
[05/31 16:27:27   1800s] #Peak memory = 4199.07 (MB)
[05/31 16:27:27   1800s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 16:27:27   1800s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Finished routing data preparation on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Cpu time = 00:00:50
[05/31 16:27:27   1800s] #Elapsed time = 00:00:50
[05/31 16:27:27   1800s] #Increased memory = 9.29 (MB)
[05/31 16:27:27   1800s] #Total memory = 3995.17 (MB)
[05/31 16:27:27   1800s] #Peak memory = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:27   1800s] ### Time Record (Global Routing) is installed.
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Start global routing on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Start global routing initialization on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Number of eco nets is 1
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Start global routing data preparation on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 16:27:27 2025 with memory = 3995.27 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #Start routing resource analysis on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### init_is_bin_blocked starts on Sat May 31 16:27:27 2025 with memory = 3995.28 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 16:27:27 2025 with memory = 3995.86 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### adjust_flow_cap starts on Sat May 31 16:27:27 2025 with memory = 3995.94 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:27:27 2025 with memory = 3995.94 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### set_via_blocked starts on Sat May 31 16:27:27 2025 with memory = 3995.94 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### copy_flow starts on Sat May 31 16:27:27 2025 with memory = 3995.94 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #Routing resource analysis is done on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### report_flow_cap starts on Sat May 31 16:27:27 2025 with memory = 3995.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #  Resource Analysis:
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 16:27:27   1800s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 16:27:27   1800s] #  --------------------------------------------------------------
[05/31 16:27:27   1800s] #  C1             V         681          73        2500     3.16%
[05/31 16:27:27   1800s] #  C2             H         753           1        2500     0.00%
[05/31 16:27:27   1800s] #  C3             V         754           0        2500     0.00%
[05/31 16:27:27   1800s] #  C4             H         753           1        2500     0.00%
[05/31 16:27:27   1800s] #  C5             V         754           0        2500     0.00%
[05/31 16:27:27   1800s] #  JA             H          75           0        2500     0.00%
[05/31 16:27:27   1800s] #  QA             V          28           0        2500    44.00%
[05/31 16:27:27   1800s] #  QB             H          28           0        2500    44.00%
[05/31 16:27:27   1800s] #  LB             V          18           0        2500    64.00%
[05/31 16:27:27   1800s] #  --------------------------------------------------------------
[05/31 16:27:27   1800s] #  Total                   3845       1.08%       22500    17.24%
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### analyze_m2_tracks starts on Sat May 31 16:27:27 2025 with memory = 3995.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### report_initial_resource starts on Sat May 31 16:27:27 2025 with memory = 3995.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### mark_pg_pins_accessibility starts on Sat May 31 16:27:27 2025 with memory = 3995.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### set_net_region starts on Sat May 31 16:27:27 2025 with memory = 3995.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Global routing data preparation is done on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3995.97 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### prepare_level starts on Sat May 31 16:27:27 2025 with memory = 3995.98 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init level 1 starts on Sat May 31 16:27:27 2025 with memory = 3995.99 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### Level 1 hgrid = 50 X 50
[05/31 16:27:27   1800s] ### init level 2 starts on Sat May 31 16:27:27 2025 with memory = 3996.03 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### Level 2 hgrid = 13 X 13  (large_net only)
[05/31 16:27:27   1800s] ### prepare_level_flow starts on Sat May 31 16:27:27 2025 with memory = 3996.43 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge starts on Sat May 31 16:27:27 2025 with memory = 3996.43 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### init_flow_edge starts on Sat May 31 16:27:27 2025 with memory = 3996.45 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Global routing initialization is done on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3996.45 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### routing large nets 
[05/31 16:27:27   1800s] #start global routing iteration 1...
[05/31 16:27:27   1800s] ### init_flow_edge starts on Sat May 31 16:27:27 2025 with memory = 3996.48 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### routing at level 2 (topmost level) iter 0
[05/31 16:27:27   1800s] ### Uniform Hboxes (3x3)
[05/31 16:27:27   1800s] ### routing at level 1 iter 0 for 0 hboxes
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.28 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #start global routing iteration 2...
[05/31 16:27:27   1800s] ### init_flow_edge starts on Sat May 31 16:27:27 2025 with memory = 4000.30 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_flow starts on Sat May 31 16:27:27 2025 with memory = 3999.91 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### routing at level 1 (topmost level) iter 0
[05/31 16:27:27   1800s] ### measure_qor starts on Sat May 31 16:27:27 2025 with memory = 3999.92 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### measure_congestion starts on Sat May 31 16:27:27 2025 with memory = 3999.93 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.93 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #start global routing iteration 3...
[05/31 16:27:27   1800s] ### routing at level 1 (topmost level) iter 1
[05/31 16:27:27   1800s] ### measure_qor starts on Sat May 31 16:27:27 2025 with memory = 3999.93 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### measure_congestion starts on Sat May 31 16:27:27 2025 with memory = 3999.93 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.93 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### route_end starts on Sat May 31 16:27:27 2025 with memory = 3999.94 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:27:27   1800s] #Total number of nets with skipped attribute = 1144 (skipped).
[05/31 16:27:27   1800s] #Total number of routable nets = 1.
[05/31 16:27:27   1800s] #Total number of nets in the design = 1147.
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #1 routable net has routed wires.
[05/31 16:27:27   1800s] #1144 skipped nets have only detail routed wires.
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Routed net constraints summary:
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #        Rules   Unconstrained  
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #      Default               1  
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #        Total               1  
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Routing constraints summary of the whole design:
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #        Rules   Unconstrained  
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #      Default            1145  
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #        Total            1145  
[05/31 16:27:27   1800s] #-----------------------------
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:27:27 2025 with memory = 3999.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_base_flow starts on Sat May 31 16:27:27 2025 with memory = 3999.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge starts on Sat May 31 16:27:27 2025 with memory = 3999.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_flow starts on Sat May 31 16:27:27 2025 with memory = 3999.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### report_overcon starts on Sat May 31 16:27:27 2025 with memory = 3999.95 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #                 OverCon          
[05/31 16:27:27   1800s] #                  #Gcell    %Gcell
[05/31 16:27:27   1800s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 16:27:27   1800s] #  ----------------------------------------------
[05/31 16:27:27   1800s] #  C1            8(0.32%)   (0.32%)     0.10  
[05/31 16:27:27   1800s] #  C2            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  C3            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 16:27:27   1800s] #  ----------------------------------------------
[05/31 16:27:27   1800s] #     Total      8(0.04%)   (0.04%)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 16:27:27   1800s] #  Overflow after GR: 0.00% H + 0.04% V
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_base_flow starts on Sat May 31 16:27:27 2025 with memory = 3999.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge starts on Sat May 31 16:27:27 2025 with memory = 3999.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_flow starts on Sat May 31 16:27:27 2025 with memory = 3999.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### generate_cong_map_content starts on Sat May 31 16:27:27 2025 with memory = 3999.96 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### update starts on Sat May 31 16:27:27 2025 with memory = 3999.97 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #Complete Global Routing.
[05/31 16:27:27   1800s] #Total wire length = 343 um.
[05/31 16:27:27   1800s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C1 = 171 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C2 = 169 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C3 = 4 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:27   1800s] #Total number of vias = 360
[05/31 16:27:27   1800s] #Up-Via Summary (total 360):
[05/31 16:27:27   1800s] #           
[05/31 16:27:27   1800s] #-----------------------
[05/31 16:27:27   1800s] # M2                213
[05/31 16:27:27   1800s] # C1                141
[05/31 16:27:27   1800s] # C2                  6
[05/31 16:27:27   1800s] #-----------------------
[05/31 16:27:27   1800s] #                   360 
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### report_overcon starts on Sat May 31 16:27:27 2025 with memory = 3999.98 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### report_overcon starts on Sat May 31 16:27:27 2025 with memory = 3999.98 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] #Max overcon = 1 tracks.
[05/31 16:27:27   1800s] #Total overcon = 0.04%.
[05/31 16:27:27   1800s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 16:27:27   1800s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### global_route design signature (18): route=841547546 net_attr=193650742
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Global routing statistics:
[05/31 16:27:27   1800s] #Cpu time = 00:00:00
[05/31 16:27:27   1800s] #Elapsed time = 00:00:00
[05/31 16:27:27   1800s] #Increased memory = 4.81 (MB)
[05/31 16:27:27   1800s] #Total memory = 3999.98 (MB)
[05/31 16:27:27   1800s] #Peak memory = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Finished global routing on Sat May 31 16:27:27 2025
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:27   1800s] ### track-assign external-init starts on Sat May 31 16:27:27 2025 with memory = 3999.43 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### Time Record (Track Assignment) is installed.
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:27   1800s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:27:27   1800s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.43 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### track-assign engine-init starts on Sat May 31 16:27:27 2025 with memory = 3999.43 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] ### Time Record (Track Assignment) is installed.
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### track-assign core-engine starts on Sat May 31 16:27:27 2025 with memory = 3999.49 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #Start Track Assignment.
[05/31 16:27:27   1800s] #Done with 9 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
[05/31 16:27:27   1800s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[05/31 16:27:27   1800s] #Complete Track Assignment.
[05/31 16:27:27   1800s] #Total wire length = 343 um.
[05/31 16:27:27   1800s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C1 = 171 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C2 = 168 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C3 = 4 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:27   1800s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:27   1800s] #Total number of vias = 360
[05/31 16:27:27   1800s] #Up-Via Summary (total 360):
[05/31 16:27:27   1800s] #           
[05/31 16:27:27   1800s] #-----------------------
[05/31 16:27:27   1800s] # M2                213
[05/31 16:27:27   1800s] # C1                141
[05/31 16:27:27   1800s] # C2                  6
[05/31 16:27:27   1800s] #-----------------------
[05/31 16:27:27   1800s] #                   360 
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] ### track_assign design signature (21): route=667202595
[05/31 16:27:27   1800s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:27   1800s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:27:27   1800s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.70 (MB), peak = 4199.07 (MB)
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 16:27:27   1800s] #Cpu time = 00:00:50
[05/31 16:27:27   1800s] #Elapsed time = 00:00:50
[05/31 16:27:27   1800s] #Increased memory = 13.88 (MB)
[05/31 16:27:27   1800s] #Total memory = 3999.70 (MB)
[05/31 16:27:27   1800s] #Peak memory = 4199.07 (MB)
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] ### Time Record (Detail Routing) is installed.
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:27   1800s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:27   1800s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:27   1800s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:27:27   1800s] #
[05/31 16:27:27   1800s] #Start Detail Routing..
[05/31 16:27:27   1800s] #start initial detail routing ...
[05/31 16:27:27   1800s] ### Design has 1 dirty net, 1124 dirty-areas)
[05/31 16:27:29   1803s] # ECO: 0.00% of the total area was rechecked for DRC, and 37.50% required routing.
[05/31 16:27:29   1803s] #   number of violations = 100
[05/31 16:27:29   1803s] #
[05/31 16:27:29   1803s] #  By Layer and Type:
[05/31 16:27:29   1803s] #
[05/31 16:27:29   1803s] #---------+-------+-------+------+-----+-------+-------+----+-------+
[05/31 16:27:29   1803s] #  -      | MetSpc| EOLSpc| Color| Loop| C2MCon| C2MCvx| Enc| Totals|
[05/31 16:27:29   1803s] #---------+-------+-------+------+-----+-------+-------+----+-------+
[05/31 16:27:29   1803s] #  M1     |      0|      0|     0|    0|      0|      0|   0|      0|
[05/31 16:27:29   1803s] #  M2     |     23|      0|     2|    0|      9|      7|   5|     46|
[05/31 16:27:29   1803s] #  C1     |     27|     24|     0|    2|      0|      1|   0|     54|
[05/31 16:27:29   1803s] #  Totals |     50|     24|     2|    2|      9|      8|   5|    100|
[05/31 16:27:29   1803s] #---------+-------+-------+------+-----+-------+-------+----+-------+
[05/31 16:27:29   1803s] #
[05/31 16:27:29   1803s] #656 out of 1124 instances (58.4%) need to be verified(marked ipoed), dirty area = 10.2%.
[05/31 16:27:30   1803s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:30   1803s] #   number of violations = 108
[05/31 16:27:30   1803s] #
[05/31 16:27:30   1803s] #  By Layer and Type:
[05/31 16:27:30   1803s] #
[05/31 16:27:30   1803s] #---------+-------+-------+------+-----+-------+-------+----+-------+
[05/31 16:27:30   1803s] #  -      | MetSpc| EOLSpc| Color| Loop| C2MCon| C2MCvx| Enc| Totals|
[05/31 16:27:30   1803s] #---------+-------+-------+------+-----+-------+-------+----+-------+
[05/31 16:27:30   1803s] #  M1     |      0|      0|     0|    0|      0|      0|   0|      0|
[05/31 16:27:30   1803s] #  M2     |     26|      0|     2|    0|      9|      7|   6|     50|
[05/31 16:27:30   1803s] #  C1     |     29|     26|     0|    2|      0|      1|   0|     58|
[05/31 16:27:30   1803s] #  Totals |     55|     26|     2|    2|      9|      8|   6|    108|
[05/31 16:27:30   1803s] #---------+-------+-------+------+-----+-------+-------+----+-------+
[05/31 16:27:30   1803s] #
[05/31 16:27:30   1803s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4003.85 (MB), peak = 4199.07 (MB)
[05/31 16:27:30   1803s] #start 1st optimization iteration ...
[05/31 16:27:31   1805s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:31   1805s] #   number of violations = 3
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #  By Layer and Type:
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:31   1805s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:31   1805s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:31   1805s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4003.50 (MB), peak = 4199.07 (MB)
[05/31 16:27:31   1805s] #start 2nd optimization iteration ...
[05/31 16:27:31   1805s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:31   1805s] #   number of violations = 3
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #  By Layer and Type:
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:31   1805s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:31   1805s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:31   1805s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4003.20 (MB), peak = 4199.07 (MB)
[05/31 16:27:31   1805s] #start 3rd optimization iteration ...
[05/31 16:27:31   1805s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:31   1805s] #   number of violations = 3
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #  By Layer and Type:
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:31   1805s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:31   1805s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:31   1805s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4003.02 (MB), peak = 4199.07 (MB)
[05/31 16:27:31   1805s] #start 4th optimization iteration ...
[05/31 16:27:31   1805s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:31   1805s] #   number of violations = 3
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #  By Layer and Type:
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:31   1805s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:31   1805s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:31   1805s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:31   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:31   1805s] #
[05/31 16:27:31   1805s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4002.92 (MB), peak = 4199.07 (MB)
[05/31 16:27:31   1805s] #start 5th optimization iteration ...
[05/31 16:27:32   1805s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:32   1805s] #   number of violations = 3
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #  By Layer and Type:
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1805s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:32   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1805s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:32   1805s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:32   1805s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:32   1805s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:32   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4002.13 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1805s] #Complete Detail Routing.
[05/31 16:27:32   1805s] #Total wire length = 424 um.
[05/31 16:27:32   1805s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C1 = 207 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C2 = 209 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C3 = 8 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:32   1805s] #Total number of vias = 548
[05/31 16:27:32   1805s] #Total number of multi-cut vias = 224 ( 40.9%)
[05/31 16:27:32   1805s] #Total number of single cut vias = 324 ( 59.1%)
[05/31 16:27:32   1805s] #Up-Via Summary (total 548):
[05/31 16:27:32   1805s] #                   single-cut          multi-cut      Total
[05/31 16:27:32   1805s] #-----------------------------------------------------------
[05/31 16:27:32   1805s] # M2               142 ( 63.4%)        82 ( 36.6%)        224
[05/31 16:27:32   1805s] # C1               171 ( 55.9%)       135 ( 44.1%)        306
[05/31 16:27:32   1805s] # C2                11 ( 61.1%)         7 ( 38.9%)         18
[05/31 16:27:32   1805s] #-----------------------------------------------------------
[05/31 16:27:32   1805s] #                  324 ( 59.1%)       224 ( 40.9%)        548 
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #Total number of DRC violations = 3
[05/31 16:27:32   1805s] ### Time Record (Detail Routing) is uninstalled.
[05/31 16:27:32   1805s] #Cpu time = 00:00:05
[05/31 16:27:32   1805s] #Elapsed time = 00:00:05
[05/31 16:27:32   1805s] #Increased memory = 2.43 (MB)
[05/31 16:27:32   1805s] #Total memory = 4002.13 (MB)
[05/31 16:27:32   1805s] #Peak memory = 4199.07 (MB)
[05/31 16:27:32   1805s] ### Time Record (Antenna Fixing) is installed.
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #start routing for process antenna violation fix ...
[05/31 16:27:32   1805s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:32   1805s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:32   1805s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:32   1805s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:32   1805s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:27:32   1805s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 16:27:32   1805s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #  By Layer and Type:
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1805s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:32   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1805s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:32   1805s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:32   1805s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:32   1805s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:32   1805s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4002.33 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #Total wire length = 424 um.
[05/31 16:27:32   1805s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C1 = 207 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C2 = 209 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C3 = 8 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:32   1805s] #Total number of vias = 548
[05/31 16:27:32   1805s] #Total number of multi-cut vias = 224 ( 40.9%)
[05/31 16:27:32   1805s] #Total number of single cut vias = 324 ( 59.1%)
[05/31 16:27:32   1805s] #Up-Via Summary (total 548):
[05/31 16:27:32   1805s] #                   single-cut          multi-cut      Total
[05/31 16:27:32   1805s] #-----------------------------------------------------------
[05/31 16:27:32   1805s] # M2               142 ( 63.4%)        82 ( 36.6%)        224
[05/31 16:27:32   1805s] # C1               171 ( 55.9%)       135 ( 44.1%)        306
[05/31 16:27:32   1805s] # C2                11 ( 61.1%)         7 ( 38.9%)         18
[05/31 16:27:32   1805s] #-----------------------------------------------------------
[05/31 16:27:32   1805s] #                  324 ( 59.1%)       224 ( 40.9%)        548 
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #Total number of DRC violations = 3
[05/31 16:27:32   1805s] #Total number of process antenna violations = 0
[05/31 16:27:32   1805s] #Total number of net violated process antenna rule = 0
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #Total wire length = 424 um.
[05/31 16:27:32   1805s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C1 = 207 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C2 = 209 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C3 = 8 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:32   1805s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:32   1805s] #Total number of vias = 548
[05/31 16:27:32   1805s] #Total number of multi-cut vias = 224 ( 40.9%)
[05/31 16:27:32   1805s] #Total number of single cut vias = 324 ( 59.1%)
[05/31 16:27:32   1805s] #Up-Via Summary (total 548):
[05/31 16:27:32   1805s] #                   single-cut          multi-cut      Total
[05/31 16:27:32   1805s] #-----------------------------------------------------------
[05/31 16:27:32   1805s] # M2               142 ( 63.4%)        82 ( 36.6%)        224
[05/31 16:27:32   1805s] # C1               171 ( 55.9%)       135 ( 44.1%)        306
[05/31 16:27:32   1805s] # C2                11 ( 61.1%)         7 ( 38.9%)         18
[05/31 16:27:32   1805s] #-----------------------------------------------------------
[05/31 16:27:32   1805s] #                  324 ( 59.1%)       224 ( 40.9%)        548 
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #Total number of DRC violations = 3
[05/31 16:27:32   1805s] #Total number of process antenna violations = 0
[05/31 16:27:32   1805s] #Total number of net violated process antenna rule = 0
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.48%
[05/31 16:27:32   1805s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 16:27:32   1805s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:32   1805s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:32   1805s] ### Time Record (Post Route Via Swapping) is installed.
[05/31 16:27:32   1805s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:27:32   1805s] #
[05/31 16:27:32   1805s] #Start Post Route via swapping..
[05/31 16:27:32   1805s] #36.99% of area are rerouted by ECO routing.
[05/31 16:27:32   1806s] #   number of violations = 3
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] #  By Layer and Type:
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1806s] #  -      | MetSpc| EOLSpc| Enc| Totals|
[05/31 16:27:32   1806s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1806s] #  M1     |      0|      0|   0|      0|
[05/31 16:27:32   1806s] #  M2     |      0|      0|   1|      1|
[05/31 16:27:32   1806s] #  C1     |      1|      1|   0|      2|
[05/31 16:27:32   1806s] #  Totals |      1|      1|   1|      3|
[05/31 16:27:32   1806s] #---------+-------+-------+----+-------+
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4004.75 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1806s] #CELL_VIEW TOP,init has 3 DRC violations
[05/31 16:27:32   1806s] #Total number of DRC violations = 3
[05/31 16:27:32   1806s] #Total number of process antenna violations = 0
[05/31 16:27:32   1806s] #Total number of net violated process antenna rule = 0
[05/31 16:27:32   1806s] #Post Route via swapping is done.
[05/31 16:27:32   1806s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/31 16:27:32   1806s] #Total wire length = 424 um.
[05/31 16:27:32   1806s] #Total half perimeter of net bounding box = 67 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER C1 = 207 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER C2 = 209 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER C3 = 8 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER C4 = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:32   1806s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:32   1806s] #Total number of vias = 548
[05/31 16:27:32   1806s] #Total number of multi-cut vias = 404 ( 73.7%)
[05/31 16:27:32   1806s] #Total number of single cut vias = 144 ( 26.3%)
[05/31 16:27:32   1806s] #Up-Via Summary (total 548):
[05/31 16:27:32   1806s] #                   single-cut          multi-cut      Total
[05/31 16:27:32   1806s] #-----------------------------------------------------------
[05/31 16:27:32   1806s] # M2               138 ( 61.6%)        86 ( 38.4%)        224
[05/31 16:27:32   1806s] # C1                 6 (  2.0%)       300 ( 98.0%)        306
[05/31 16:27:32   1806s] # C2                 0 (  0.0%)        18 (100.0%)         18
[05/31 16:27:32   1806s] #-----------------------------------------------------------
[05/31 16:27:32   1806s] #                  144 ( 26.3%)       404 ( 73.7%)        548 
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] #detailRoute Statistics:
[05/31 16:27:32   1806s] #Cpu time = 00:00:05
[05/31 16:27:32   1806s] #Elapsed time = 00:00:05
[05/31 16:27:32   1806s] #Increased memory = 3.88 (MB)
[05/31 16:27:32   1806s] #Total memory = 4003.57 (MB)
[05/31 16:27:32   1806s] #Peak memory = 4199.07 (MB)
[05/31 16:27:32   1806s] ### global_detail_route design signature (48): route=1930550520 flt_obj=0 vio=1813122818 shield_wire=1
[05/31 16:27:32   1806s] ### Time Record (DB Export) is installed.
[05/31 16:27:32   1806s] ### export design design signature (49): route=1930550520 fixed_route=741117533 flt_obj=0 vio=1813122818 swire=282492057 shield_wire=1 net_attr=412649308 dirty_area=0 del_dirty_area=0 cell=654235211 placement=1346749404 pin_access=2075336009 inst_pattern=311292262 inst_orient=1637329303 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/31 16:27:32   1806s] ### Time Record (DB Export) is uninstalled.
[05/31 16:27:32   1806s] ### Time Record (Post Callback) is installed.
[05/31 16:27:32   1806s] ### Time Record (Post Callback) is uninstalled.
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] #globalDetailRoute statistics:
[05/31 16:27:32   1806s] #Cpu time = 00:00:55
[05/31 16:27:32   1806s] #Elapsed time = 00:00:55
[05/31 16:27:32   1806s] #Increased memory = 4.26 (MB)
[05/31 16:27:32   1806s] #Total memory = 3988.61 (MB)
[05/31 16:27:32   1806s] #Peak memory = 4199.07 (MB)
[05/31 16:27:32   1806s] #Number of warnings = 66
[05/31 16:27:32   1806s] #Total number of warnings = 139
[05/31 16:27:32   1806s] #Number of fails = 0
[05/31 16:27:32   1806s] #Total number of fails = 0
[05/31 16:27:32   1806s] #Complete globalDetailRoute on Sat May 31 16:27:32 2025
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] ### import design signature (50): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:27:32   1806s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 16:27:32   1806s] % End globalDetailRoute (date=05/31 16:27:32, total cpu=0:00:55.1, real=0:00:55.0, peak res=4199.1M, current mem=3987.9M)
[05/31 16:27:32   1806s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/31 16:27:32   1806s] % Begin globalDetailRoute (date=05/31 16:27:32, mem=3987.9M)
[05/31 16:27:32   1806s] 
[05/31 16:27:32   1806s] globalDetailRoute
[05/31 16:27:32   1806s] 
[05/31 16:27:32   1806s] #Start globalDetailRoute on Sat May 31 16:27:32 2025
[05/31 16:27:32   1806s] #
[05/31 16:27:32   1806s] ### Time Record (globalDetailRoute) is installed.
[05/31 16:27:32   1806s] ### Time Record (Pre Callback) is installed.
[05/31 16:27:32   1806s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[05/31 16:27:32   1806s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:27:32   1806s] ### Time Record (Pre Callback) is uninstalled.
[05/31 16:27:32   1806s] ### Time Record (DB Import) is installed.
[05/31 16:27:32   1806s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:27:32   1806s] #Generating timing data, please wait...
[05/31 16:27:32   1806s] #1145 total nets, 1 already routed, 1 will ignore in trialRoute
[05/31 16:27:32   1806s] ### run_trial_route starts on Sat May 31 16:27:32 2025 with memory = 3988.41 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1806s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:32   1806s] ### dump_timing_file starts on Sat May 31 16:27:32 2025 with memory = 3989.20 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1806s] ### extractRC starts on Sat May 31 16:27:32 2025 with memory = 3989.20 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1806s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:27:32   1806s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:32   1806s] ### List of enabled active setup view(s) before pruning:
[05/31 16:27:32   1806s] ###     view_slow_mission (ID=0)
[05/31 16:27:32   1806s] ### Total 1 view(s).
[05/31 16:27:32   1806s] ### Only one setup view is available. No pruning.
[05/31 16:27:32   1806s] ### 0 out of 1 active view(s) are pruned
[05/31 16:27:32   1806s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3989.54 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1806s] ### generate_preroute_timing_data starts on Sat May 31 16:27:32 2025 with memory = 3989.55 (MB), peak = 4199.07 (MB)
[05/31 16:27:32   1806s] #Reporting timing...
[05/31 16:27:33   1806s] ### report_timing starts on Sat May 31 16:27:33 2025 with memory = 4015.91 (MB), peak = 4199.07 (MB)
[05/31 16:27:34   1808s] ### report_timing cpu:00:00:02, real:00:00:02, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:34   1808s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 16:27:34   1808s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3984.35 (MB), peak = 4199.07 (MB)
[05/31 16:27:34   1808s] #Library Standard Delay: 6.10ps
[05/31 16:27:34   1808s] #Slack threshold: 12.20ps
[05/31 16:27:34   1808s] ### generate_net_cdm_timing starts on Sat May 31 16:27:34 2025 with memory = 3984.35 (MB), peak = 4199.07 (MB)
[05/31 16:27:34   1808s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:34   1808s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 16:27:34   1808s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3984.39 (MB), peak = 4199.07 (MB)
[05/31 16:27:34   1808s] 
[05/31 16:27:34   1808s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:27:34   1808s] TLC MultiMap info (StdDelay):
[05/31 16:27:34   1808s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 16:27:34   1808s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 16:27:34   1808s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 16:27:34   1808s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 16:27:34   1808s]  Setting StdDelay to: 6.1ps
[05/31 16:27:34   1808s] 
[05/31 16:27:34   1808s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:27:35   1808s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:27:37   1811s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3990.38 (MB), peak = 4199.07 (MB)
[05/31 16:27:37   1811s] #Default setup view is reset to view_slow_mission.
[05/31 16:27:37   1811s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3990.39 (MB), peak = 4199.07 (MB)
[05/31 16:27:37   1811s] ### generate_preroute_timing_data cpu:00:00:05, real:00:00:05, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:37   1811s] #Current view: view_slow_mission 
[05/31 16:27:37   1811s] #Current enabled view: view_slow_mission 
[05/31 16:27:37   1811s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3989.63 (MB), peak = 4199.07 (MB)
[05/31 16:27:37   1811s] ### dump_timing_file cpu:00:00:05, real:00:00:05, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:37   1811s] #Done generating timing data.
[05/31 16:27:37   1811s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:27:37   1811s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:27:37   1811s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:27:37   1811s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:27:37   1811s] ### Net info: total nets: 1147
[05/31 16:27:37   1811s] ### Net info: dirty nets: 0
[05/31 16:27:37   1811s] ### Net info: marked as disconnected nets: 0
[05/31 16:27:37   1811s] ### Net info: fully routed nets: 1
[05/31 16:27:37   1811s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:27:37   1811s] ### Net info: unrouted nets: 1144
[05/31 16:27:37   1811s] ### Net info: re-extraction nets: 0
[05/31 16:27:37   1811s] ### Net info: ignored nets: 0
[05/31 16:27:37   1811s] ### Net info: skip routing nets: 0
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] ### import design signature (51): route=1503147383 fixed_route=741117533 flt_obj=0 vio=2094467275 swire=282492057 shield_wire=1 net_attr=959565273 dirty_area=0 del_dirty_area=0 cell=654235211 placement=1346749404 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/31 16:27:37   1811s] ### Time Record (DB Import) is uninstalled.
[05/31 16:27:37   1811s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:37   1811s] ### Time Record (Global Routing) is installed.
[05/31 16:27:37   1811s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:37   1811s] #Start routing data preparation on Sat May 31 16:27:37 2025
[05/31 16:27:37   1811s] #
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:37   1811s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:27:37   1811s] #Initial pin access analysis.
[05/31 16:27:37   1811s] #Detail pin access analysis.
[05/31 16:27:37   1811s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:27:37   1811s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:27:37   1811s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:27:37   1811s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:37   1811s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:37   1811s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:37   1811s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:37   1811s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:27:37   1811s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:27:37   1811s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:27:37   1811s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:27:37   1811s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:27:37   1811s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:27:37   1811s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:27:37   1811s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:27:37   1811s] #pin_access_rlayer=3(C1)
[05/31 16:27:37   1811s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:27:37   1811s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:27:37   1811s] #enable_dpt_layer_shield=F
[05/31 16:27:37   1811s] #has_line_end_grid=F
[05/31 16:27:37   1811s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3994.16 (MB), peak = 4199.07 (MB)
[05/31 16:27:37   1811s] #Regenerating Ggrids automatically.
[05/31 16:27:37   1811s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:27:37   1811s] #Using automatically generated G-grids.
[05/31 16:27:39   1813s] #Done routing data preparation.
[05/31 16:27:39   1813s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3998.72 (MB), peak = 4199.07 (MB)
[05/31 16:27:39   1813s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:39   1813s] #Start instance access analysis using 1 thread...
[05/31 16:27:39   1813s] #Set layer M1 to be advanced pin access layer.
[05/31 16:27:39   1813s] ### Time Record (Instance Pin Access) is installed.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:27:39   1813s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[05/31 16:27:39   1813s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:27:39   1813s] #651 out of 1125(57.87%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/31 16:27:39   1813s] #123 instance pins are hard to access
[05/31 16:27:39   1813s] #Instance access analysis statistics:
[05/31 16:27:39   1813s] #Cpu time = 00:00:00
[05/31 16:27:39   1813s] #Elapsed time = 00:00:00
[05/31 16:27:39   1813s] #Increased memory = 0.07 (MB)
[05/31 16:27:39   1813s] #Total memory = 3998.79 (MB)
[05/31 16:27:39   1813s] #Peak memory = 4202.69 (MB)
[05/31 16:27:39   1813s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Summary of active signal nets routing constraints set by OPT:
[05/31 16:27:39   1813s] #	preferred routing layers      : 0
[05/31 16:27:39   1813s] #	preferred routing layer effort: 0
[05/31 16:27:39   1813s] #	preferred extra space         : 0
[05/31 16:27:39   1813s] #	preferred multi-cut via       : 0
[05/31 16:27:39   1813s] #	avoid detour                  : 0
[05/31 16:27:39   1813s] #	expansion ratio               : 0
[05/31 16:27:39   1813s] #	net priority                  : 0
[05/31 16:27:39   1813s] #	s2s control                   : 0
[05/31 16:27:39   1813s] #	avoid chaining                : 0
[05/31 16:27:39   1813s] #	inst-based stacking via       : 0
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Summary of active signal nets routing constraints set by USER:
[05/31 16:27:39   1813s] #	preferred routing layers      : 0
[05/31 16:27:39   1813s] #	preferred routing layer effort     : 0
[05/31 16:27:39   1813s] #	preferred extra space              : 0
[05/31 16:27:39   1813s] #	preferred multi-cut via            : 0
[05/31 16:27:39   1813s] #	avoid detour                       : 0
[05/31 16:27:39   1813s] #	net weight                         : 0
[05/31 16:27:39   1813s] #	avoid chaining                     : 0
[05/31 16:27:39   1813s] #	cell-based stacking via (required) : 0
[05/31 16:27:39   1813s] #	cell-based stacking via (optional) : 0
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Start timing driven prevention iteration...
[05/31 16:27:39   1813s] ### td_prevention_read_timing_data starts on Sat May 31 16:27:39 2025 with memory = 3998.79 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] #Setup timing driven global route constraints on 0 nets
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #----------------------------------------------------
[05/31 16:27:39   1813s] # Summary of active signal nets routing constraints
[05/31 16:27:39   1813s] #+--------------------------+-----------+
[05/31 16:27:39   1813s] #+--------------------------+-----------+
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #----------------------------------------------------
[05/31 16:27:39   1813s] #Skipped timing-driven prevention.
[05/31 16:27:39   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3998.80 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:27:39   1813s] #Total number of routable nets = 1145.
[05/31 16:27:39   1813s] #Total number of nets in the design = 1147.
[05/31 16:27:39   1813s] #1144 routable nets do not have any wires.
[05/31 16:27:39   1813s] #1 routable net has routed wires.
[05/31 16:27:39   1813s] #1144 nets will be global routed.
[05/31 16:27:39   1813s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:39   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:39   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Finished routing data preparation on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Cpu time = 00:00:00
[05/31 16:27:39   1813s] #Elapsed time = 00:00:00
[05/31 16:27:39   1813s] #Increased memory = 0.02 (MB)
[05/31 16:27:39   1813s] #Total memory = 3998.82 (MB)
[05/31 16:27:39   1813s] #Peak memory = 4202.69 (MB)
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:39   1813s] ### Time Record (Global Routing) is installed.
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Start global routing on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Start global routing initialization on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Number of eco nets is 0
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Start global routing data preparation on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 16:27:39 2025 with memory = 3998.82 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] #Start routing resource analysis on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] ### init_is_bin_blocked starts on Sat May 31 16:27:39 2025 with memory = 3998.82 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### adjust_flow_cap starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### set_via_blocked starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### copy_flow starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] #Routing resource analysis is done on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] ### report_flow_cap starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] #  Resource Analysis:
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 16:27:39   1813s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 16:27:39   1813s] #  --------------------------------------------------------------
[05/31 16:27:39   1813s] #  C1             V         673          81        2500     3.16%
[05/31 16:27:39   1813s] #  C2             H         741          13        2500     0.00%
[05/31 16:27:39   1813s] #  C3             V         753           1        2500     0.00%
[05/31 16:27:39   1813s] #  C4             H         753           1        2500     0.00%
[05/31 16:27:39   1813s] #  C5             V         754           0        2500     0.00%
[05/31 16:27:39   1813s] #  JA             H          75           0        2500     0.00%
[05/31 16:27:39   1813s] #  QA             V          28           0        2500    44.00%
[05/31 16:27:39   1813s] #  QB             H          28           0        2500    44.00%
[05/31 16:27:39   1813s] #  LB             V          18           0        2500    64.00%
[05/31 16:27:39   1813s] #  --------------------------------------------------------------
[05/31 16:27:39   1813s] #  Total                   3824       1.39%       22500    17.24%
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### analyze_m2_tracks starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### report_initial_resource starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### mark_pg_pins_accessibility starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### set_net_region starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Global routing data preparation is done on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] ### prepare_level starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### init level 1 starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### Level 1 hgrid = 50 X 50
[05/31 16:27:39   1813s] ### prepare_level_flow starts on Sat May 31 16:27:39 2025 with memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Global routing initialization is done on Sat May 31 16:27:39 2025
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.39 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #Skip 1/2 round for no nets in the round...
[05/31 16:27:39   1813s] #Route nets in 2/2 round...
[05/31 16:27:39   1813s] #start global routing iteration 1...
[05/31 16:27:39   1813s] ### init_flow_edge starts on Sat May 31 16:27:39 2025 with memory = 3999.40 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### cal_flow starts on Sat May 31 16:27:39 2025 with memory = 3999.40 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### routing at level 1 (topmost level) iter 0
[05/31 16:27:39   1813s] ### measure_qor starts on Sat May 31 16:27:39 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### measure_congestion starts on Sat May 31 16:27:39 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:39   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:39   1813s] #
[05/31 16:27:39   1813s] #start global routing iteration 2...
[05/31 16:27:39   1813s] ### routing at level 1 (topmost level) iter 1
[05/31 16:27:40   1813s] ### measure_qor starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### measure_congestion starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] ### route_end starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:27:40   1813s] #Total number of routable nets = 1145.
[05/31 16:27:40   1813s] #Total number of nets in the design = 1147.
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #1145 routable nets have routed wires.
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Routed nets constraints summary:
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #        Rules   Unconstrained  
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #      Default            1144  
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #        Total            1144  
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Routing constraints summary of the whole design:
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #        Rules   Unconstrained  
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #      Default            1145  
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #        Total            1145  
[05/31 16:27:40   1813s] #-----------------------------
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### cal_base_flow starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### init_flow_edge starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### cal_flow starts on Sat May 31 16:27:40 2025 with memory = 4000.62 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### report_overcon starts on Sat May 31 16:27:40 2025 with memory = 4000.63 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #                 OverCon       OverCon       OverCon       OverCon          
[05/31 16:27:40   1813s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/31 16:27:40   1813s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon  Flow/Cap
[05/31 16:27:40   1813s] #  ----------------------------------------------------------------------------------------
[05/31 16:27:40   1813s] #  C1          118(4.73%)     53(2.12%)      7(0.28%)      1(0.04%)   (7.17%)     0.17  
[05/31 16:27:40   1813s] #  C2            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.10  
[05/31 16:27:40   1813s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[05/31 16:27:40   1813s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:27:40   1813s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:27:40   1813s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:27:40   1813s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:27:40   1813s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:27:40   1813s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:27:40   1813s] #  ----------------------------------------------------------------------------------------
[05/31 16:27:40   1813s] #     Total    118(0.63%)     53(0.28%)      7(0.04%)      1(0.01%)   (0.96%)
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[05/31 16:27:40   1813s] #  Overflow after GR: 0.00% H + 0.96% V
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### cal_base_flow starts on Sat May 31 16:27:40 2025 with memory = 4000.63 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### init_flow_edge starts on Sat May 31 16:27:40 2025 with memory = 4000.63 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### cal_flow starts on Sat May 31 16:27:40 2025 with memory = 4000.63 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### generate_cong_map_content starts on Sat May 31 16:27:40 2025 with memory = 4000.63 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### Sync with Inovus CongMap starts on Sat May 31 16:27:40 2025 with memory = 4000.63 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #Hotspot report including placement blocked areas
[05/31 16:27:40   1813s] OPERPROF: Starting HotSpotCal at level 1, MEM:3898.6M, EPOCH TIME: 1748723260.184919
[05/31 16:27:40   1813s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 16:27:40   1813s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/31 16:27:40   1813s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 16:27:40   1813s] [hotspot] |   C1(V)    |         17.00 |         78.00 |    25.92    25.92    45.36    34.56 |
[05/31 16:27:40   1813s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 16:27:40   1813s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 16:27:40   1813s] [hotspot] |   worst    | (C1)    17.00 | (C1)    78.00 |                                     |
[05/31 16:27:40   1813s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 16:27:40   1813s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/31 16:27:40   1813s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 16:27:40   1813s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:27:40   1813s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/31 16:27:40   1813s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 16:27:40   1813s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:3898.6M, EPOCH TIME: 1748723260.191069
[05/31 16:27:40   1813s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### update starts on Sat May 31 16:27:40 2025 with memory = 4000.64 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #Complete Global Routing.
[05/31 16:27:40   1813s] #Total wire length = 4691 um.
[05/31 16:27:40   1813s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C1 = 1202 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C2 = 2301 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C3 = 1047 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C4 = 142 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:40   1813s] #Total number of vias = 8475
[05/31 16:27:40   1813s] #Total number of multi-cut vias = 404 (  4.8%)
[05/31 16:27:40   1813s] #Total number of single cut vias = 8071 ( 95.2%)
[05/31 16:27:40   1813s] #Up-Via Summary (total 8475):
[05/31 16:27:40   1813s] #                   single-cut          multi-cut      Total
[05/31 16:27:40   1813s] #-----------------------------------------------------------
[05/31 16:27:40   1813s] # M1              1435 (100.0%)         0 (  0.0%)       1435
[05/31 16:27:40   1813s] # M2              3227 ( 97.4%)        86 (  2.6%)       3313
[05/31 16:27:40   1813s] # C1              2474 ( 89.2%)       300 ( 10.8%)       2774
[05/31 16:27:40   1813s] # C2               896 ( 98.0%)        18 (  2.0%)        914
[05/31 16:27:40   1813s] # C3                39 (100.0%)         0 (  0.0%)         39
[05/31 16:27:40   1813s] #-----------------------------------------------------------
[05/31 16:27:40   1813s] #                 8071 ( 95.2%)       404 (  4.8%)       8475 
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Total number of involved regular nets 158
[05/31 16:27:40   1813s] #Maximum src to sink distance  47.3
[05/31 16:27:40   1813s] #Average of max src_to_sink distance  10.4
[05/31 16:27:40   1813s] #Average of ave src_to_sink distance  6.9
[05/31 16:27:40   1813s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### report_overcon starts on Sat May 31 16:27:40 2025 with memory = 4000.64 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### report_overcon starts on Sat May 31 16:27:40 2025 with memory = 4000.64 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:40   1813s] #Max overcon = 9 tracks.
[05/31 16:27:40   1813s] #Total overcon = 0.96%.
[05/31 16:27:40   1813s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 16:27:40   1813s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### global_route design signature (54): route=1422097061 net_attr=1538130517
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Global routing statistics:
[05/31 16:27:40   1813s] #Cpu time = 00:00:01
[05/31 16:27:40   1813s] #Elapsed time = 00:00:01
[05/31 16:27:40   1813s] #Increased memory = 1.82 (MB)
[05/31 16:27:40   1813s] #Total memory = 4000.64 (MB)
[05/31 16:27:40   1813s] #Peak memory = 4202.69 (MB)
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Finished global routing on Sat May 31 16:27:40 2025
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:27:40   1813s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:40   1813s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:40   1813s] ### track-assign external-init starts on Sat May 31 16:27:40 2025 with memory = 4000.08 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### Time Record (Track Assignment) is installed.
[05/31 16:27:40   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:40   1813s] ### Time Record (Data Preparation) is installed.
[05/31 16:27:40   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:40   1813s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:27:40   1813s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:27:40   1813s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.08 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### track-assign engine-init starts on Sat May 31 16:27:40 2025 with memory = 4000.08 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### Time Record (Track Assignment) is installed.
[05/31 16:27:40   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:40   1813s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### track-assign core-engine starts on Sat May 31 16:27:40 2025 with memory = 4000.08 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #Start Track Assignment.
[05/31 16:27:40   1813s] #Done with 1363 horizontal wires in 2 hboxes and 1296 vertical wires in 2 hboxes.
[05/31 16:27:40   1813s] #Done with 444 horizontal wires in 2 hboxes and 193 vertical wires in 2 hboxes.
[05/31 16:27:40   1813s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Track assignment summary:
[05/31 16:27:40   1813s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 16:27:40   1813s] #------------------------------------------------------------------------
[05/31 16:27:40   1813s] # C1           956.12 	  0.94%  	  0.00% 	  0.93%
[05/31 16:27:40   1813s] # C2          2041.77 	  0.08%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # C3          1000.77 	  0.01%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # C4           139.70 	  0.00%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:27:40   1813s] #------------------------------------------------------------------------
[05/31 16:27:40   1813s] # All        4138.36  	  0.26% 	  0.00% 	  0.00%
[05/31 16:27:40   1813s] #Complete Track Assignment.
[05/31 16:27:40   1813s] #Total wire length = 4469 um.
[05/31 16:27:40   1813s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C1 = 1133 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C2 = 2206 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C3 = 992 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C4 = 139 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER JA = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER QA = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER QB = 0 um.
[05/31 16:27:40   1813s] #Total wire length on LAYER LB = 0 um.
[05/31 16:27:40   1813s] #Total number of vias = 8475
[05/31 16:27:40   1813s] #Total number of multi-cut vias = 404 (  4.8%)
[05/31 16:27:40   1813s] #Total number of single cut vias = 8071 ( 95.2%)
[05/31 16:27:40   1813s] #Up-Via Summary (total 8475):
[05/31 16:27:40   1813s] #                   single-cut          multi-cut      Total
[05/31 16:27:40   1813s] #-----------------------------------------------------------
[05/31 16:27:40   1813s] # M1              1435 (100.0%)         0 (  0.0%)       1435
[05/31 16:27:40   1813s] # M2              3227 ( 97.4%)        86 (  2.6%)       3313
[05/31 16:27:40   1813s] # C1              2474 ( 89.2%)       300 ( 10.8%)       2774
[05/31 16:27:40   1813s] # C2               896 ( 98.0%)        18 (  2.0%)        914
[05/31 16:27:40   1813s] # C3                39 (100.0%)         0 (  0.0%)         39
[05/31 16:27:40   1813s] #-----------------------------------------------------------
[05/31 16:27:40   1813s] #                 8071 ( 95.2%)       404 (  4.8%)       8475 
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] ### track_assign design signature (57): route=1054044800
[05/31 16:27:40   1813s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 16:27:40   1813s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:27:40   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.03 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Start post global route fixing for timing critical nets ...
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] ### update_timing_after_routing starts on Sat May 31 16:27:40 2025 with memory = 4000.04 (MB), peak = 4202.69 (MB)
[05/31 16:27:40   1813s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:27:40   1813s] #* Updating design timing data...
[05/31 16:27:40   1813s] #Extracting RC...
[05/31 16:27:40   1813s] Un-suppress "**WARN ..." messages.
[05/31 16:27:40   1813s] #
[05/31 16:27:40   1813s] #Start tQuantus RC extraction...
[05/31 16:27:40   1813s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/31 16:27:40   1813s] #Extract in track assign mode
[05/31 16:27:40   1813s] #Start extraction data preparation
[05/31 16:27:40   1813s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:27:40   1813s] #Start building rc corner(s)...
[05/31 16:27:40   1813s] #Number of RC Corner = 2
[05/31 16:27:40   1813s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 16:27:40   1813s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 16:27:40   1814s] #(i=11, n=11 2000)
[05/31 16:27:40   1814s] #M1 -> M1 (1)
[05/31 16:27:40   1814s] #M2 -> M2 (2)
[05/31 16:27:40   1814s] #C1 -> C1 (3)
[05/31 16:27:40   1814s] #C2 -> C2 (4)
[05/31 16:27:40   1814s] #C3 -> C3 (5)
[05/31 16:27:40   1814s] #C4 -> C4 (6)
[05/31 16:27:40   1814s] #C5 -> C5 (7)
[05/31 16:27:40   1814s] #JA -> JA (8)
[05/31 16:27:40   1814s] #QA -> QA (9)
[05/31 16:27:40   1814s] #QB -> QB (10)
[05/31 16:27:40   1814s] #LB -> LB (11)
[05/31 16:27:41   1814s] #SADV_On
[05/31 16:27:41   1814s] # Corner(s) : 
[05/31 16:27:41   1814s] #rc_fast [25.00] 
[05/31 16:27:41   1814s] #rc_slow [25.00]
[05/31 16:27:42   1816s] # Corner id: 0
[05/31 16:27:42   1816s] # Layout Scale: 1.000000
[05/31 16:27:42   1816s] # Has Metal Fill model: yes
[05/31 16:27:42   1816s] # Temperature was set
[05/31 16:27:42   1816s] # Temperature : 25.000000
[05/31 16:27:42   1816s] # Ref. Temp   : 25.000000
[05/31 16:27:42   1816s] # Corner id: 1
[05/31 16:27:42   1816s] # Layout Scale: 1.000000
[05/31 16:27:42   1816s] # Has Metal Fill model: yes
[05/31 16:27:42   1816s] # Temperature was set
[05/31 16:27:42   1816s] # Temperature : 25.000000
[05/31 16:27:42   1816s] # Ref. Temp   : 25.000000
[05/31 16:27:42   1816s] #total pattern=286 [22, 2124]
[05/31 16:27:42   1816s] #Generating the tQuantus model file automatically.
[05/31 16:27:42   1816s] #num_tile=29070 avg_aspect_ratio=1.984855 
[05/31 16:27:42   1816s] #Vertical num_row 61 per_row= 476 halo= 20000 
[05/31 16:27:42   1816s] #hor_num_col = 179 final aspect_ratio= 0.635300
[05/31 16:28:11   1844s] #Build RC corners: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4151.23 (MB), peak = 4358.27 (MB)
[05/31 16:28:13   1846s] #Finish check_net_pin_list step Enter extract
[05/31 16:28:13   1846s] #Start init net ripin tree building
[05/31 16:28:13   1846s] #Finish init net ripin tree building
[05/31 16:28:13   1846s] #Cpu time = 00:00:00
[05/31 16:28:13   1846s] #Elapsed time = 00:00:00
[05/31 16:28:13   1846s] #Increased memory = 0.00 (MB)
[05/31 16:28:13   1846s] #Total memory = 4159.70 (MB)
[05/31 16:28:13   1846s] #Peak memory = 4358.27 (MB)
[05/31 16:28:13   1846s] #begin processing metal fill model file
[05/31 16:28:13   1846s] #end processing metal fill model file
[05/31 16:28:13   1846s] ### track-assign external-init starts on Sat May 31 16:28:13 2025 with memory = 4159.71 (MB), peak = 4358.27 (MB)
[05/31 16:28:13   1846s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:13   1846s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:28:13   1846s] ### Time Record (Data Preparation) is installed.
[05/31 16:28:13   1846s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:28:13   1846s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:28:13   1846s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:13   1846s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:13   1846s] ### track-assign engine-init starts on Sat May 31 16:28:13 2025 with memory = 4159.71 (MB), peak = 4358.27 (MB)
[05/31 16:28:13   1846s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:13   1846s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:28:13   1846s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:13   1846s] #
[05/31 16:28:13   1846s] #Start Post Track Assignment Wire Spread.
[05/31 16:28:13   1846s] #Done with 213 horizontal wires in 2 hboxes and 195 vertical wires in 2 hboxes.
[05/31 16:28:13   1846s] #Complete Post Track Assignment Wire Spread.
[05/31 16:28:13   1846s] #
[05/31 16:28:13   1846s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:13   1846s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:28:13   1846s] #Length limit = 200 pitches
[05/31 16:28:13   1846s] #opt mode = 2
[05/31 16:28:13   1846s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 16:28:13   1846s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:28:13   1846s] ### Time Record (Data Preparation) is installed.
[05/31 16:28:13   1846s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:28:13   1846s] #Finish check_net_pin_list step Fix net pin list
[05/31 16:28:13   1846s] #Start generate extraction boxes.
[05/31 16:28:13   1846s] #
[05/31 16:28:13   1846s] #Extract using 30 x 30 Hboxes
[05/31 16:28:13   1846s] #3x3 initial hboxes
[05/31 16:28:13   1846s] #Use area based hbox pruning.
[05/31 16:28:13   1846s] #0/0 hboxes pruned.
[05/31 16:28:13   1846s] #Complete generating extraction boxes.
[05/31 16:28:13   1846s] #Start step Extraction
[05/31 16:28:13   1846s] #Extract 4 hboxes with single thread on machine with  Xeon 3.20GHz 20480KB Cache 32CPU...
[05/31 16:28:13   1846s] #Process 0 special clock nets for rc extraction
[05/31 16:28:13   1846s] #Total 1145 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 16:28:13   1846s] #Run Statistics for Extraction:
[05/31 16:28:13   1846s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:28:13   1846s] #   Increased memory =    23.87 (MB), total memory =  4178.01 (MB), peak memory =  4358.27 (MB)
[05/31 16:28:13   1846s] #
[05/31 16:28:13   1846s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/31 16:28:13   1846s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4157.15 (MB), peak = 4358.27 (MB)
[05/31 16:28:13   1846s] #RC Statistics: 0 Res, 2900 Ground Cap, 3223 XCap (Edge to Edge)
[05/31 16:28:13   1846s] #Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d
[05/31 16:28:13   1846s] #Finish registering nets and terms for rcdb.
[05/31 16:28:13   1846s] #Start writing RC data.
[05/31 16:28:13   1847s] #Finish writing RC data
[05/31 16:28:13   1847s] #Finish writing rcdb with 7181 nodes, 6036 edges, and 6446 xcaps
[05/31 16:28:13   1847s] #1 inserted nodes are removed
[05/31 16:28:13   1847s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 16:28:13   1847s] ### track-assign external-init starts on Sat May 31 16:28:13 2025 with memory = 4160.06 (MB), peak = 4358.27 (MB)
[05/31 16:28:13   1847s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:13   1847s] ### Time Record (Data Preparation) is installed.
[05/31 16:28:13   1847s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:28:13   1847s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:13   1847s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:13   1847s] ### track-assign engine-init starts on Sat May 31 16:28:13 2025 with memory = 4158.88 (MB), peak = 4358.27 (MB)
[05/31 16:28:13   1847s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:13   1847s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:13   1847s] #Remove Post Track Assignment Wire Spread
[05/31 16:28:13   1847s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:13   1847s] Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d' ...
[05/31 16:28:13   1847s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d' for reading (mem: 4059.613M)
[05/31 16:28:13   1847s] Reading RCDB with compressed RC data.
[05/31 16:28:13   1847s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d' for content verification (mem: 4059.613M)
[05/31 16:28:13   1847s] Reading RCDB with compressed RC data.
[05/31 16:28:13   1847s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d': 0 access done (mem: 4059.613M)
[05/31 16:28:13   1847s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d': 0 access done (mem: 4059.613M)
[05/31 16:28:13   1847s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4059.613M)
[05/31 16:28:13   1847s] Following multi-corner parasitics specified:
[05/31 16:28:13   1847s] 	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d (rcdb)
[05/31 16:28:13   1847s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d' for reading (mem: 4059.613M)
[05/31 16:28:13   1847s] Reading RCDB with compressed RC data.
[05/31 16:28:13   1847s] 		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d specified
[05/31 16:28:13   1847s] Cell TOP, hinst 
[05/31 16:28:13   1847s] processing rcdb (/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d) for hinst (top) of cell (TOP);
[05/31 16:28:14   1847s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d': 0 access done (mem: 4059.613M)
[05/31 16:28:14   1847s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4059.613M)
[05/31 16:28:14   1847s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_OuOlDq.rcdb.d/TOP.rcdb.d' for reading (mem: 4059.613M)
[05/31 16:28:14   1847s] Reading RCDB with compressed RC data.
[05/31 16:28:15   1848s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_OuOlDq.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4059.613M)
[05/31 16:28:15   1848s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=4059.613M)
[05/31 16:28:15   1848s] Done read_parasitics... (cpu: 0:00:01.5 real: 0:00:02.0 mem: 4059.613M)
[05/31 16:28:15   1848s] #
[05/31 16:28:15   1848s] #Restore RCDB.
[05/31 16:28:15   1848s] ### track-assign external-init starts on Sat May 31 16:28:15 2025 with memory = 4159.41 (MB), peak = 4358.27 (MB)
[05/31 16:28:15   1848s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:15   1848s] ### Time Record (Data Preparation) is installed.
[05/31 16:28:15   1848s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:28:15   1848s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:15   1848s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:15   1848s] ### track-assign engine-init starts on Sat May 31 16:28:15 2025 with memory = 4159.41 (MB), peak = 4358.27 (MB)
[05/31 16:28:15   1848s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:15   1848s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:15   1848s] #Remove Post Track Assignment Wire Spread
[05/31 16:28:15   1848s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:15   1848s] #
[05/31 16:28:15   1848s] #Complete tQuantus RC extraction.
[05/31 16:28:15   1848s] #Cpu time = 00:00:35
[05/31 16:28:15   1848s] #Elapsed time = 00:00:35
[05/31 16:28:15   1848s] #Increased memory = 158.95 (MB)
[05/31 16:28:15   1848s] #Total memory = 4158.99 (MB)
[05/31 16:28:15   1848s] #Peak memory = 4358.27 (MB)
[05/31 16:28:15   1848s] #
[05/31 16:28:15   1848s] Un-suppress "**WARN ..." messages.
[05/31 16:28:15   1848s] #RC Extraction Completed...
[05/31 16:28:15   1848s] ### update_timing starts on Sat May 31 16:28:15 2025 with memory = 4158.99 (MB), peak = 4358.27 (MB)
[05/31 16:28:15   1848s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 16:28:15   1848s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 16:28:15   1848s] ### generate_postroute_timing_data starts on Sat May 31 16:28:15 2025 with memory = 4141.26 (MB), peak = 4358.27 (MB)
[05/31 16:28:15   1848s] #Reporting timing...
[05/31 16:28:15   1848s] ### report_timing starts on Sat May 31 16:28:15 2025 with memory = 4141.34 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] ### report_timing cpu:00:00:02, real:00:00:03, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:18   1851s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 16:28:18   1851s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4167.23 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] #Library Standard Delay: 6.10ps
[05/31 16:28:18   1851s] #Slack threshold: 0.00ps
[05/31 16:28:18   1851s] ### generate_net_cdm_timing starts on Sat May 31 16:28:18 2025 with memory = 4167.23 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:18   1851s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 16:28:18   1851s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4167.23 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4168.03 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/31 16:28:18   1851s] Worst slack reported in the design = 99.630417 (late)
[05/31 16:28:18   1851s] *** writeDesignTiming (0:00:00.1) ***
[05/31 16:28:18   1851s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4168.32 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] Un-suppress "**WARN ..." messages.
[05/31 16:28:18   1851s] ### generate_postroute_timing_data cpu:00:00:03, real:00:00:03, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:18   1851s] #Number of victim nets: 0
[05/31 16:28:18   1851s] #Number of aggressor nets: 0
[05/31 16:28:18   1851s] #Number of weak nets: 0
[05/31 16:28:18   1851s] #Number of critical nets: 0
[05/31 16:28:18   1851s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/31 16:28:18   1851s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/31 16:28:18   1851s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/31 16:28:18   1851s] #Total number of nets: 1145
[05/31 16:28:18   1851s] ### update_timing cpu:00:00:03, real:00:00:03, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:18   1851s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:28:18   1851s] ### update_timing_after_routing cpu:00:00:37, real:00:00:38, mem:4.1 GB, peak:4.3 GB
[05/31 16:28:18   1851s] #Total number of significant detoured timing critical nets is 0
[05/31 16:28:18   1851s] #Total number of selected detoured timing critical nets is 0
[05/31 16:28:18   1851s] #
[05/31 16:28:18   1851s] #----------------------------------------------------
[05/31 16:28:18   1851s] # Summary of active signal nets routing constraints
[05/31 16:28:18   1851s] #+--------------------------+-----------+
[05/31 16:28:18   1851s] #+--------------------------+-----------+
[05/31 16:28:18   1851s] #
[05/31 16:28:18   1851s] #----------------------------------------------------
[05/31 16:28:18   1851s] ### run_free_timing_graph starts on Sat May 31 16:28:18 2025 with memory = 4168.36 (MB), peak = 4358.27 (MB)
[05/31 16:28:18   1851s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:28:19   1851s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:28:19   1851s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.3 GB
[05/31 16:28:19   1851s] ### run_build_timing_graph starts on Sat May 31 16:28:19 2025 with memory = 3782.98 (MB), peak = 4358.27 (MB)
[05/31 16:28:19   1851s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:28:19   1852s] Current (total cpu=0:30:52, real=0:37:36, peak res=4358.3M, current mem=4088.6M)
[05/31 16:28:19   1852s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4099.5M, current mem=4099.5M)
[05/31 16:28:19   1852s] Current (total cpu=0:30:52, real=0:37:36, peak res=4358.3M, current mem=4099.5M)
[05/31 16:28:19   1852s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:28:19   1852s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/31 16:28:19   1852s] ### track-assign external-init starts on Sat May 31 16:28:19 2025 with memory = 4099.48 (MB), peak = 4358.27 (MB)
[05/31 16:28:19   1852s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:19   1852s] ### Time Record (Data Preparation) is installed.
[05/31 16:28:19   1852s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:28:19   1852s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:19   1852s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/31 16:28:19   1852s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4099.48 (MB), peak = 4358.27 (MB)
[05/31 16:28:19   1852s] #* Importing design timing data...
[05/31 16:28:19   1852s] #Number of victim nets: 0
[05/31 16:28:19   1852s] #Number of aggressor nets: 0
[05/31 16:28:19   1852s] #Number of weak nets: 0
[05/31 16:28:19   1852s] #Number of critical nets: 0
[05/31 16:28:19   1852s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/31 16:28:19   1852s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/31 16:28:19   1852s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/31 16:28:19   1852s] #Total number of nets: 1145
[05/31 16:28:19   1852s] ### track-assign engine-init starts on Sat May 31 16:28:19 2025 with memory = 4099.48 (MB), peak = 4358.27 (MB)
[05/31 16:28:19   1852s] ### Time Record (Track Assignment) is installed.
[05/31 16:28:19   1852s] #
[05/31 16:28:19   1852s] #timing driven effort level: 3
[05/31 16:28:19   1852s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/31 16:28:19   1852s] ### track-assign core-engine starts on Sat May 31 16:28:19 2025 with memory = 4099.48 (MB), peak = 4358.27 (MB)
[05/31 16:28:19   1852s] #Start Track Assignment With Timing Driven.
[05/31 16:28:19   1852s] #Done with 107 horizontal wires in 2 hboxes and 47 vertical wires in 2 hboxes.
[05/31 16:28:19   1852s] #Done with 39 horizontal wires in 2 hboxes and 43 vertical wires in 2 hboxes.
[05/31 16:28:19   1852s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/31 16:28:19   1852s] #
[05/31 16:28:19   1852s] #Track assignment summary:
[05/31 16:28:19   1852s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 16:28:19   1852s] #------------------------------------------------------------------------
[05/31 16:28:19   1852s] # C1           952.76 	  0.97%  	  0.00% 	  0.94%
[05/31 16:28:19   1852s] # C2          2040.65 	  0.07%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # C3          1000.60 	  0.01%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # C4           139.70 	  0.00%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 16:28:19   1852s] #------------------------------------------------------------------------
[05/31 16:28:19   1852s] # All        4133.71  	  0.26% 	  0.00% 	  0.00%
[05/31 16:28:19   1852s] #Complete Track Assignment With Timing Driven.
[05/31 16:28:19   1852s] #Total wire length = 4465 um.
[05/31 16:28:19   1852s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER C1 = 1129 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER C2 = 2206 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER C3 = 991 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER C4 = 139 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER C5 = 0 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER JA = 0 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER QA = 0 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER QB = 0 um.
[05/31 16:28:19   1852s] #Total wire length on LAYER LB = 0 um.
[05/31 16:28:19   1852s] #Total number of vias = 8475
[05/31 16:28:19   1852s] #Total number of multi-cut vias = 404 (  4.8%)
[05/31 16:28:19   1852s] #Total number of single cut vias = 8071 ( 95.2%)
[05/31 16:28:19   1852s] #Up-Via Summary (total 8475):
[05/31 16:28:19   1852s] #                   single-cut          multi-cut      Total
[05/31 16:28:19   1852s] #-----------------------------------------------------------
[05/31 16:28:19   1852s] # M1              1435 (100.0%)         0 (  0.0%)       1435
[05/31 16:28:19   1852s] # M2              3227 ( 97.4%)        86 (  2.6%)       3313
[05/31 16:28:19   1852s] # C1              2474 ( 89.2%)       300 ( 10.8%)       2774
[05/31 16:28:19   1852s] # C2               896 ( 98.0%)        18 (  2.0%)        914
[05/31 16:28:19   1852s] # C3                39 (100.0%)         0 (  0.0%)         39
[05/31 16:28:19   1852s] #-----------------------------------------------------------
[05/31 16:28:19   1852s] #                 8071 ( 95.2%)       404 (  4.8%)       8475 
[05/31 16:28:19   1852s] #
[05/31 16:28:19   1852s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/31 16:28:19   1852s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:28:19   1852s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4099.55 (MB), peak = 4358.27 (MB)
[05/31 16:28:19   1852s] #
[05/31 16:28:19   1852s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 16:28:19   1852s] #Cpu time = 00:00:41
[05/31 16:28:19   1852s] #Elapsed time = 00:00:42
[05/31 16:28:19   1852s] #Increased memory = 109.32 (MB)
[05/31 16:28:19   1852s] #Total memory = 4099.62 (MB)
[05/31 16:28:19   1852s] #Peak memory = 4358.27 (MB)
[05/31 16:28:19   1852s] ### Time Record (Detail Routing) is installed.
[05/31 16:28:19   1852s] ### Time Record (Data Preparation) is installed.
[05/31 16:28:19   1852s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:28:19   1852s] #Start reading timing information from file .timing_file_22565.tif.gz ...
[05/31 16:28:19   1852s] #Read in timing information for 12 ports, 1124 instances from timing file .timing_file_22565.tif.gz.
[05/31 16:28:19   1852s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:28:19   1852s] #
[05/31 16:28:19   1852s] #Start Detail Routing..
[05/31 16:28:19   1852s] #start initial detail routing ...
[05/31 16:28:19   1852s] ### Design has 0 dirty nets, 1033 dirty-areas), has valid drcs
[05/31 16:29:07   1900s] ### Gcell dirty-map stats: routing = 37.00%, dirty-area = 21.84%
[05/31 16:29:07   1900s] #   number of violations = 7527
[05/31 16:29:07   1900s] #
[05/31 16:29:07   1900s] #  By Layer and Type:
[05/31 16:29:07   1900s] #
[05/31 16:29:07   1900s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:29:07   1900s] #  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
[05/31 16:29:07   1900s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:29:07   1900s] #  M1     |      8|     2|     36|     0|   1279|  417|    243|   1985|
[05/31 16:29:07   1900s] #  M2     |    609|   307|    681|   973|    502|  698|   1002|   4772|
[05/31 16:29:07   1900s] #  C1     |    320|   147|     43|     0|      0|    0|    230|    740|
[05/31 16:29:07   1900s] #  C2     |     10|     6|      0|     0|      0|    0|     14|     30|
[05/31 16:29:07   1900s] #  Totals |    947|   462|    760|   973|   1781| 1115|   1489|   7527|
[05/31 16:29:07   1900s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:29:07   1900s] #
[05/31 16:29:07   1900s] #cpu time = 00:00:48, elapsed time = 00:00:48, memory = 4113.65 (MB), peak = 4359.34 (MB)
[05/31 16:29:07   1900s] #start 1st optimization iteration ...
[05/31 16:31:27   2040s] ### Gcell dirty-map stats: routing = 38.48%, dirty-area = 21.84%
[05/31 16:31:27   2040s] #   number of violations = 1687
[05/31 16:31:27   2040s] #
[05/31 16:31:27   2040s] #  By Layer and Type:
[05/31 16:31:27   2040s] #
[05/31 16:31:27   2040s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:27   2040s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:31:27   2040s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:27   2040s] #  M1     |      0|      0|     0|     0|   0|  574|     16|    590|
[05/31 16:31:27   2040s] #  M2     |     34|      2|    48|   114|  23|  594|     21|    836|
[05/31 16:31:27   2040s] #  C1     |     73|     40|    56|     0|  18|    0|     51|    238|
[05/31 16:31:27   2040s] #  C2     |     10|      7|     4|     0|   1|    0|      1|     23|
[05/31 16:31:27   2040s] #  Totals |    117|     49|   108|   114|  42| 1168|     89|   1687|
[05/31 16:31:27   2040s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:27   2040s] #
[05/31 16:31:27   2040s] #cpu time = 00:02:20, elapsed time = 00:02:20, memory = 4159.99 (MB), peak = 4927.49 (MB)
[05/31 16:31:27   2040s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[05/31 16:31:27   2040s] #Complete Detail Routing.
[05/31 16:31:27   2040s] #Total wire length = 5203 um.
[05/31 16:31:27   2040s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER C1 = 1027 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER C2 = 1913 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER C3 = 1601 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER C4 = 651 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER C5 = 11 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER JA = 0 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER QA = 0 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER QB = 0 um.
[05/31 16:31:27   2040s] #Total wire length on LAYER LB = 0 um.
[05/31 16:31:27   2040s] #Total number of vias = 13456
[05/31 16:31:27   2040s] #Total number of multi-cut vias = 767 (  5.7%)
[05/31 16:31:27   2040s] #Total number of single cut vias = 12689 ( 94.3%)
[05/31 16:31:27   2040s] #Up-Via Summary (total 13456):
[05/31 16:31:27   2040s] #                   single-cut          multi-cut      Total
[05/31 16:31:27   2040s] #-----------------------------------------------------------
[05/31 16:31:27   2040s] # M1              1426 ( 99.3%)        10 (  0.7%)       1436
[05/31 16:31:27   2040s] # M2              3876 ( 95.1%)       198 (  4.9%)       4074
[05/31 16:31:27   2040s] # C1              3980 ( 90.2%)       430 (  9.8%)       4410
[05/31 16:31:27   2040s] # C2              2745 ( 95.9%)       117 (  4.1%)       2862
[05/31 16:31:27   2040s] # C3               631 ( 98.1%)        12 (  1.9%)        643
[05/31 16:31:27   2040s] # C4                31 (100.0%)         0 (  0.0%)         31
[05/31 16:31:27   2040s] #-----------------------------------------------------------
[05/31 16:31:27   2040s] #                12689 ( 94.3%)       767 (  5.7%)      13456 
[05/31 16:31:27   2040s] #
[05/31 16:31:27   2040s] #Total number of DRC violations = 1687
[05/31 16:31:27   2040s] ### Time Record (Detail Routing) is uninstalled.
[05/31 16:31:27   2040s] #Cpu time = 00:03:08
[05/31 16:31:27   2040s] #Elapsed time = 00:03:08
[05/31 16:31:27   2040s] #Increased memory = 60.37 (MB)
[05/31 16:31:27   2040s] #Total memory = 4159.99 (MB)
[05/31 16:31:27   2040s] #Peak memory = 4927.49 (MB)
[05/31 16:31:27   2040s] ### Time Record (Data Preparation) is installed.
[05/31 16:31:27   2040s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:31:28   2040s] ### Time Record (Post Route Via Swapping) is installed.
[05/31 16:31:28   2040s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:31:28   2040s] #
[05/31 16:31:28   2040s] #Start Post Route via swapping...
[05/31 16:31:28   2040s] #38.46% of area are rerouted by ECO routing.
[05/31 16:31:43   2055s] #   number of violations = 1699
[05/31 16:31:43   2055s] #
[05/31 16:31:43   2055s] #  By Layer and Type:
[05/31 16:31:43   2055s] #
[05/31 16:31:43   2055s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:43   2055s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:31:43   2055s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:43   2055s] #  M1     |      0|      0|     0|     0|   0|  578|     16|    594|
[05/31 16:31:43   2055s] #  M2     |     36|      2|    49|   116|  24|  599|     21|    847|
[05/31 16:31:43   2055s] #  C1     |     78|     40|    59|     0|  18|    0|     41|    236|
[05/31 16:31:43   2055s] #  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
[05/31 16:31:43   2055s] #  Totals |    124|     48|   112|   116|  43| 1177|     79|   1699|
[05/31 16:31:43   2055s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:43   2055s] #
[05/31 16:31:43   2055s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4161.25 (MB), peak = 4927.49 (MB)
[05/31 16:31:43   2055s] #CELL_VIEW TOP,init has 1699 DRC violations
[05/31 16:31:43   2055s] #Total number of DRC violations = 1699
[05/31 16:31:43   2055s] #Total number of process antenna violations = 0
[05/31 16:31:43   2055s] #Total number of net violated process antenna rule = 0
[05/31 16:31:43   2055s] #Post Route via swapping is done.
[05/31 16:31:43   2055s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/31 16:31:43   2055s] #Total wire length = 5203 um.
[05/31 16:31:43   2055s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER C1 = 1027 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER C2 = 1913 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER C3 = 1601 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER C4 = 651 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER C5 = 11 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER JA = 0 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER QA = 0 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER QB = 0 um.
[05/31 16:31:43   2055s] #Total wire length on LAYER LB = 0 um.
[05/31 16:31:43   2055s] #Total number of vias = 13456
[05/31 16:31:43   2055s] #Total number of multi-cut vias = 7157 ( 53.2%)
[05/31 16:31:43   2055s] #Total number of single cut vias = 6299 ( 46.8%)
[05/31 16:31:43   2055s] #Up-Via Summary (total 13456):
[05/31 16:31:43   2055s] #                   single-cut          multi-cut      Total
[05/31 16:31:43   2055s] #-----------------------------------------------------------
[05/31 16:31:43   2055s] # M1              1404 ( 97.8%)        32 (  2.2%)       1436
[05/31 16:31:43   2055s] # M2              2704 ( 66.4%)      1370 ( 33.6%)       4074
[05/31 16:31:43   2055s] # C1              1630 ( 37.0%)      2780 ( 63.0%)       4410
[05/31 16:31:43   2055s] # C2               522 ( 18.2%)      2340 ( 81.8%)       2862
[05/31 16:31:43   2055s] # C3                38 (  5.9%)       605 ( 94.1%)        643
[05/31 16:31:43   2055s] # C4                 1 (  3.2%)        30 ( 96.8%)         31
[05/31 16:31:43   2055s] #-----------------------------------------------------------
[05/31 16:31:43   2055s] #                 6299 ( 46.8%)      7157 ( 53.2%)      13456 
[05/31 16:31:43   2055s] #
[05/31 16:31:43   2055s] ### Time Record (Data Preparation) is installed.
[05/31 16:31:43   2055s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:31:43   2055s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 16:31:43   2055s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:31:43   2055s] #
[05/31 16:31:43   2055s] #Start Post Route wire spreading..
[05/31 16:31:43   2055s] ### Time Record (Data Preparation) is installed.
[05/31 16:31:43   2055s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:31:43   2055s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:31:43   2055s] #
[05/31 16:31:43   2055s] #Start DRC checking..
[05/31 16:31:45   2057s] #   number of violations = 1710
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #  By Layer and Type:
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:45   2057s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:31:45   2057s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:45   2057s] #  M1     |      0|      0|     0|     0|   0|  582|     16|    598|
[05/31 16:31:45   2057s] #  M2     |     38|      2|    50|   117|  25|  603|     21|    856|
[05/31 16:31:45   2057s] #  C1     |     76|     41|    57|     0|  19|    0|     41|    234|
[05/31 16:31:45   2057s] #  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
[05/31 16:31:45   2057s] #  Totals |    124|     49|   111|   117|  45| 1185|     79|   1710|
[05/31 16:31:45   2057s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4163.33 (MB), peak = 4927.49 (MB)
[05/31 16:31:45   2057s] #CELL_VIEW TOP,init has 1710 DRC violations
[05/31 16:31:45   2057s] #Total number of DRC violations = 1710
[05/31 16:31:45   2057s] #Total number of process antenna violations = 0
[05/31 16:31:45   2057s] #Total number of net violated process antenna rule = 0
[05/31 16:31:45   2057s] ### Time Record (Data Preparation) is installed.
[05/31 16:31:45   2057s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #Start data preparation for wire spreading...
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #Data preparation is done on Sat May 31 16:31:45 2025
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] ### track-assign engine-init starts on Sat May 31 16:31:45 2025 with memory = 4163.33 (MB), peak = 4927.49 (MB)
[05/31 16:31:45   2057s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.8 GB
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #Start Post Route Wire Spread.
[05/31 16:31:45   2057s] #Done with 91 horizontal wires in 3 hboxes and 64 vertical wires in 3 hboxes.
[05/31 16:31:45   2057s] #Complete Post Route Wire Spread.
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #Total wire length = 5229 um.
[05/31 16:31:45   2057s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER C1 = 1028 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER C2 = 1920 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER C3 = 1612 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER C4 = 659 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER C5 = 11 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER JA = 0 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER QA = 0 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER QB = 0 um.
[05/31 16:31:45   2057s] #Total wire length on LAYER LB = 0 um.
[05/31 16:31:45   2057s] #Total number of vias = 13456
[05/31 16:31:45   2057s] #Total number of multi-cut vias = 7157 ( 53.2%)
[05/31 16:31:45   2057s] #Total number of single cut vias = 6299 ( 46.8%)
[05/31 16:31:45   2057s] #Up-Via Summary (total 13456):
[05/31 16:31:45   2057s] #                   single-cut          multi-cut      Total
[05/31 16:31:45   2057s] #-----------------------------------------------------------
[05/31 16:31:45   2057s] # M1              1404 ( 97.8%)        32 (  2.2%)       1436
[05/31 16:31:45   2057s] # M2              2704 ( 66.4%)      1370 ( 33.6%)       4074
[05/31 16:31:45   2057s] # C1              1630 ( 37.0%)      2780 ( 63.0%)       4410
[05/31 16:31:45   2057s] # C2               522 ( 18.2%)      2340 ( 81.8%)       2862
[05/31 16:31:45   2057s] # C3                38 (  5.9%)       605 ( 94.1%)        643
[05/31 16:31:45   2057s] # C4                 1 (  3.2%)        30 ( 96.8%)         31
[05/31 16:31:45   2057s] #-----------------------------------------------------------
[05/31 16:31:45   2057s] #                 6299 ( 46.8%)      7157 ( 53.2%)      13456 
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] ### Time Record (Data Preparation) is installed.
[05/31 16:31:45   2057s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:31:45   2057s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:31:45   2057s] #
[05/31 16:31:45   2057s] #Start DRC checking..
[05/31 16:31:47   2059s] #   number of violations = 1710
[05/31 16:31:47   2059s] #
[05/31 16:31:47   2059s] #  By Layer and Type:
[05/31 16:31:47   2059s] #
[05/31 16:31:47   2059s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:47   2059s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:31:47   2059s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:47   2059s] #  M1     |      0|      0|     0|     0|   0|  582|     16|    598|
[05/31 16:31:47   2059s] #  M2     |     38|      2|    50|   117|  25|  603|     21|    856|
[05/31 16:31:47   2059s] #  C1     |     76|     41|    57|     0|  19|    0|     41|    234|
[05/31 16:31:47   2059s] #  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
[05/31 16:31:47   2059s] #  Totals |    124|     49|   111|   117|  45| 1185|     79|   1710|
[05/31 16:31:47   2059s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:47   2059s] #
[05/31 16:31:47   2059s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4163.04 (MB), peak = 4927.49 (MB)
[05/31 16:31:47   2059s] #CELL_VIEW TOP,init has 1710 DRC violations
[05/31 16:31:47   2059s] #Total number of DRC violations = 1710
[05/31 16:31:47   2059s] #Total number of process antenna violations = 0
[05/31 16:31:47   2059s] #Total number of net violated process antenna rule = 0
[05/31 16:31:47   2060s] #   number of violations = 1710
[05/31 16:31:47   2060s] #
[05/31 16:31:47   2060s] #  By Layer and Type:
[05/31 16:31:47   2060s] #
[05/31 16:31:47   2060s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:47   2060s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:31:47   2060s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:47   2060s] #  M1     |      0|      0|     0|     0|   0|  582|     16|    598|
[05/31 16:31:47   2060s] #  M2     |     38|      2|    50|   117|  25|  603|     21|    856|
[05/31 16:31:47   2060s] #  C1     |     76|     41|    57|     0|  19|    0|     41|    234|
[05/31 16:31:47   2060s] #  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
[05/31 16:31:47   2060s] #  Totals |    124|     49|   111|   117|  45| 1185|     79|   1710|
[05/31 16:31:47   2060s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:31:47   2060s] #
[05/31 16:31:47   2060s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4160.93 (MB), peak = 4927.49 (MB)
[05/31 16:31:47   2060s] #CELL_VIEW TOP,init has 1710 DRC violations
[05/31 16:31:47   2060s] #Total number of DRC violations = 1710
[05/31 16:31:47   2060s] #Total number of process antenna violations = 0
[05/31 16:31:47   2060s] #Total number of net violated process antenna rule = 0
[05/31 16:31:47   2060s] #Post Route wire spread is done.
[05/31 16:31:47   2060s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 16:31:47   2060s] #Total wire length = 5229 um.
[05/31 16:31:47   2060s] #Total half perimeter of net bounding box = 4386 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER C1 = 1028 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER C2 = 1920 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER C3 = 1612 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER C4 = 659 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER C5 = 11 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER JA = 0 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER QA = 0 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER QB = 0 um.
[05/31 16:31:47   2060s] #Total wire length on LAYER LB = 0 um.
[05/31 16:31:47   2060s] #Total number of vias = 13456
[05/31 16:31:47   2060s] #Total number of multi-cut vias = 7157 ( 53.2%)
[05/31 16:31:47   2060s] #Total number of single cut vias = 6299 ( 46.8%)
[05/31 16:31:47   2060s] #Up-Via Summary (total 13456):
[05/31 16:31:47   2060s] #                   single-cut          multi-cut      Total
[05/31 16:31:47   2060s] #-----------------------------------------------------------
[05/31 16:31:47   2060s] # M1              1404 ( 97.8%)        32 (  2.2%)       1436
[05/31 16:31:47   2060s] # M2              2704 ( 66.4%)      1370 ( 33.6%)       4074
[05/31 16:31:47   2060s] # C1              1630 ( 37.0%)      2780 ( 63.0%)       4410
[05/31 16:31:47   2060s] # C2               522 ( 18.2%)      2340 ( 81.8%)       2862
[05/31 16:31:47   2060s] # C3                38 (  5.9%)       605 ( 94.1%)        643
[05/31 16:31:47   2060s] # C4                 1 (  3.2%)        30 ( 96.8%)         31
[05/31 16:31:47   2060s] #-----------------------------------------------------------
[05/31 16:31:47   2060s] #                 6299 ( 46.8%)      7157 ( 53.2%)      13456 
[05/31 16:31:47   2060s] #
[05/31 16:31:47   2060s] #detailRoute Statistics:
[05/31 16:31:47   2060s] #Cpu time = 00:03:28
[05/31 16:31:47   2060s] #Elapsed time = 00:03:28
[05/31 16:31:47   2060s] #Increased memory = 59.32 (MB)
[05/31 16:31:47   2060s] #Total memory = 4158.95 (MB)
[05/31 16:31:47   2060s] #Peak memory = 4927.49 (MB)
[05/31 16:31:47   2060s] ### global_detail_route design signature (92): route=1786638770 flt_obj=0 vio=64786495 shield_wire=1
[05/31 16:31:47   2060s] ### Time Record (DB Export) is installed.
[05/31 16:31:47   2060s] ### export design design signature (93): route=1786638770 fixed_route=741117533 flt_obj=0 vio=64786495 swire=282492057 shield_wire=1 net_attr=1155997517 dirty_area=0 del_dirty_area=0 cell=654235211 placement=1346749404 pin_access=2075336009 inst_pattern=311292262 inst_orient=1637329303 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/31 16:31:47   2060s] ### Time Record (DB Export) is uninstalled.
[05/31 16:31:47   2060s] ### Time Record (Post Callback) is installed.
[05/31 16:31:47   2060s] ### Time Record (Post Callback) is uninstalled.
[05/31 16:31:47   2060s] #
[05/31 16:31:47   2060s] #globalDetailRoute statistics:
[05/31 16:31:47   2060s] #Cpu time = 00:04:14
[05/31 16:31:47   2060s] #Elapsed time = 00:04:15
[05/31 16:31:47   2060s] #Increased memory = 141.40 (MB)
[05/31 16:31:47   2060s] #Total memory = 4129.26 (MB)
[05/31 16:31:47   2060s] #Peak memory = 4927.49 (MB)
[05/31 16:31:47   2060s] #Number of warnings = 67
[05/31 16:31:47   2060s] #Total number of warnings = 207
[05/31 16:31:47   2060s] #Number of fails = 0
[05/31 16:31:47   2060s] #Total number of fails = 0
[05/31 16:31:47   2060s] #Complete globalDetailRoute on Sat May 31 16:31:47 2025
[05/31 16:31:47   2060s] #
[05/31 16:31:47   2060s] ### import design signature (94): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:31:47   2060s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 16:31:47   2060s] % End globalDetailRoute (date=05/31 16:31:47, total cpu=0:04:14, real=0:04:15, peak res=4927.5M, current mem=4125.4M)
[05/31 16:31:48   2060s] #Default setup view is reset to view_slow_mission.
[05/31 16:31:48   2060s] #Default setup view is reset to view_slow_mission.
[05/31 16:31:48   2060s] AAE_INFO: Post Route call back at the end of routeDesign
[05/31 16:31:48   2060s] #routeDesign: cpu time = 00:05:09, elapsed time = 00:05:11, memory = 4105.50 (MB), peak = 4927.49 (MB)
[05/31 16:31:48   2060s] ### Time Record (routeDesign) is uninstalled.
[05/31 16:31:48   2060s] #
[05/31 16:31:48   2060s] #  Scalability Statistics
[05/31 16:31:48   2060s] #
[05/31 16:31:48   2060s] #----------------------------+---------+-------------+------------+
[05/31 16:31:48   2060s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/31 16:31:48   2060s] #----------------------------+---------+-------------+------------+
[05/31 16:31:48   2060s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  Timing Data Generation    | 00:00:43|     00:00:44|         1.0|
[05/31 16:31:48   2060s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  Cell Pin Access           | 00:00:48|     00:00:48|         1.0|
[05/31 16:31:48   2060s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  Data Preparation          | 00:00:04|     00:00:04|         1.0|
[05/31 16:31:48   2060s] #  Global Routing            | 00:00:01|     00:00:01|         1.0|
[05/31 16:31:48   2060s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  Detail Routing            | 00:03:13|     00:03:13|         1.0|
[05/31 16:31:48   2060s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 16:31:48   2060s] #  Post Route Via Swapping   | 00:00:15|     00:00:15|         1.0|
[05/31 16:31:48   2060s] #  Post Route Wire Spreading | 00:00:04|     00:00:04|         1.0|
[05/31 16:31:48   2060s] #  Entire Command            | 00:05:09|     00:05:11|         1.0|
[05/31 16:31:48   2060s] #----------------------------+---------+-------------+------------+
[05/31 16:31:48   2060s] #
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] *** Summary of all messages that are not suppressed in this session:
[05/31 16:31:48   2060s] Severity  ID               Count  Summary                                  
[05/31 16:31:48   2060s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/31 16:31:48   2060s] WARNING   NRDB-2085          170  The pin access was impeded near Instance...
[05/31 16:31:48   2060s] WARNING   NRDR-30              1  Detail routing is stopped due to too man...
[05/31 16:31:48   2060s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/31 16:31:48   2060s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/31 16:31:48   2060s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/31 16:31:48   2060s] WARNING   NRIF-95             52  Option setNanoRouteMode -routeTopRouting...
[05/31 16:31:48   2060s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/31 16:31:48   2060s] *** Message Summary: 277 warning(s), 0 error(s)
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] #% End routeDesign (date=05/31 16:31:48, total cpu=0:05:09, real=0:05:11, peak res=4927.5M, current mem=4105.5M)
[05/31 16:31:48   2060s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[05/31 16:31:48   2060s] <CMD> optDesign -postRoute -setup -hold -drv
[05/31 16:31:48   2060s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4105.5M, totSessionCpu=0:34:21 **
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] Active Setup views: view_slow_mission 
[05/31 16:31:48   2060s] *** optDesign #1 [begin] () : totSession cpu/real = 0:34:20.6/0:41:03.7 (0.8), mem = 3983.9M
[05/31 16:31:48   2060s] Info: 1 threads available for lower-level modules during optimization.
[05/31 16:31:48   2060s] GigaOpt running with 1 threads.
[05/31 16:31:48   2060s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:34:20.6/0:41:03.7 (0.8), mem = 3983.9M
[05/31 16:31:48   2060s] **INFO: User settings:
[05/31 16:31:48   2060s] setNanoRouteMode -route_detail_end_iteration                                              50
[05/31 16:31:48   2060s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 16:31:48   2060s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 16:31:48   2060s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 16:31:48   2060s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 16:31:48   2060s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 16:31:48   2060s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 16:31:48   2060s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 16:31:48   2060s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 16:31:48   2060s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/31 16:31:48   2060s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
[05/31 16:31:48   2060s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[05/31 16:31:48   2060s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 16:31:48   2060s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 16:31:48   2060s] setNanoRouteMode -timingEngine                                                            .timing_file_22565.tif.gz
[05/31 16:31:48   2060s] setDesignMode -bottomRoutingLayer                                                         C1
[05/31 16:31:48   2060s] setDesignMode -powerEffort                                                                high
[05/31 16:31:48   2060s] setDesignMode -process                                                                    22
[05/31 16:31:48   2060s] setDesignMode -propagateActivity                                                          true
[05/31 16:31:48   2060s] setExtractRCMode -coupling_c_th                                                           0.1
[05/31 16:31:48   2060s] setExtractRCMode -engine                                                                  preRoute
[05/31 16:31:48   2060s] setExtractRCMode -relative_c_th                                                           1
[05/31 16:31:48   2060s] setExtractRCMode -total_c_th                                                              0
[05/31 16:31:48   2060s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[05/31 16:31:48   2060s] setDelayCalMode -enable_high_fanout                                                       true
[05/31 16:31:48   2060s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/31 16:31:48   2060s] setDelayCalMode -engine                                                                   aae
[05/31 16:31:48   2060s] setDelayCalMode -ignoreNetLoad                                                            false
[05/31 16:31:48   2060s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/31 16:31:48   2060s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/31 16:31:48   2060s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/31 16:31:48   2060s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/31 16:31:48   2060s] setOptMode -opt_drv_margin                                                                0
[05/31 16:31:48   2060s] setOptMode -opt_exp_pre_route_auto_flow_update                                            true
[05/31 16:31:48   2060s] setOptMode -opt_drv                                                                       true
[05/31 16:31:48   2060s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/31 16:31:48   2060s] setOptMode -opt_hold_target_slack                                                         0.05
[05/31 16:31:48   2060s] setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
[05/31 16:31:48   2060s] setOptMode -opt_resize_flip_flops                                                         true
[05/31 16:31:48   2060s] setOptMode -opt_preserve_all_sequential                                                   false
[05/31 16:31:48   2060s] setOptMode -opt_setup_target_slack                                                        0
[05/31 16:31:48   2060s] setSIMode -separate_delta_delay_on_data                                                   true
[05/31 16:31:48   2060s] setPlaceMode -place_detail_check_route                                                    true
[05/31 16:31:48   2060s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/31 16:31:48   2060s] setPlaceMode -place_global_clock_power_driven                                             true
[05/31 16:31:48   2060s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/31 16:31:48   2060s] setPlaceMode -place_global_cong_effort                                                    high
[05/31 16:31:48   2060s] setPlaceMode -place_global_place_io_pins                                                  true
[05/31 16:31:48   2060s] setAnalysisMode -analysisType                                                             onChipVariation
[05/31 16:31:48   2060s] setAnalysisMode -checkType                                                                setup
[05/31 16:31:48   2060s] setAnalysisMode -clkSrcPath                                                               true
[05/31 16:31:48   2060s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/31 16:31:48   2060s] setAnalysisMode -cppr                                                                     both
[05/31 16:31:48   2060s] setAnalysisMode -skew                                                                     true
[05/31 16:31:48   2060s] setAnalysisMode -usefulSkew                                                               true
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 16:31:48   2060s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/31 16:31:48   2060s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:31:48   2060s] Switching SI Aware to true by default in postroute mode   
[05/31 16:31:48   2060s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 16:31:48   2060s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 16:31:48   2060s] OPERPROF: Starting DPlace-Init at level 1, MEM:3999.9M, EPOCH TIME: 1748723508.387663
[05/31 16:31:48   2060s] Processing tracks to init pin-track alignment.
[05/31 16:31:48   2060s] z: 1, totalTracks: 1
[05/31 16:31:48   2060s] z: 3, totalTracks: 1
[05/31 16:31:48   2060s] z: 5, totalTracks: 1
[05/31 16:31:48   2060s] z: 7, totalTracks: 1
[05/31 16:31:48   2060s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:31:48   2060s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:31:48   2060s] Initializing Route Infrastructure for color support ...
[05/31 16:31:48   2060s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3999.9M, EPOCH TIME: 1748723508.388101
[05/31 16:31:48   2060s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3999.9M, EPOCH TIME: 1748723508.391007
[05/31 16:31:48   2060s] Route Infrastructure Initialized for color support successfully.
[05/31 16:31:48   2060s] Cell TOP LLGs are deleted
[05/31 16:31:48   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] # Building TOP llgBox search-tree.
[05/31 16:31:48   2060s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:31:48   2060s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3999.9M, EPOCH TIME: 1748723508.403243
[05/31 16:31:48   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3999.9M, EPOCH TIME: 1748723508.403830
[05/31 16:31:48   2060s] Max number of tech site patterns supported in site array is 256.
[05/31 16:31:48   2060s] Core basic site is GF22_DST
[05/31 16:31:48   2060s] Processing tracks to init pin-track alignment.
[05/31 16:31:48   2060s] z: 1, totalTracks: 1
[05/31 16:31:48   2060s] z: 3, totalTracks: 1
[05/31 16:31:48   2060s] z: 5, totalTracks: 1
[05/31 16:31:48   2060s] z: 7, totalTracks: 1
[05/31 16:31:48   2060s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:31:48   2060s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:31:48   2060s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:31:48   2060s] SiteArray: use 430,080 bytes
[05/31 16:31:48   2060s] SiteArray: current memory after site array memory allocation 3999.9M
[05/31 16:31:48   2060s] SiteArray: FP blocked sites are writable
[05/31 16:31:48   2060s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:31:48   2060s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3999.9M, EPOCH TIME: 1748723508.591093
[05/31 16:31:48   2060s] Process 32024 wires and vias for routing blockage analysis
[05/31 16:31:48   2060s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:3999.9M, EPOCH TIME: 1748723508.597168
[05/31 16:31:48   2060s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:31:48   2060s] Atter site array init, number of instance map data is 0.
[05/31 16:31:48   2060s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.266, MEM:3999.9M, EPOCH TIME: 1748723508.669887
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:31:48   2060s] OPERPROF:     Starting CMU at level 3, MEM:3999.9M, EPOCH TIME: 1748723508.670457
[05/31 16:31:48   2060s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3999.9M, EPOCH TIME: 1748723508.674034
[05/31 16:31:48   2060s] 
[05/31 16:31:48   2060s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:31:48   2060s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.271, MEM:3999.9M, EPOCH TIME: 1748723508.674329
[05/31 16:31:48   2060s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3999.9M, EPOCH TIME: 1748723508.674390
[05/31 16:31:48   2060s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3999.9M, EPOCH TIME: 1748723508.674479
[05/31 16:31:48   2060s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3999.9MB).
[05/31 16:31:48   2060s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.288, MEM:3999.9M, EPOCH TIME: 1748723508.675328
[05/31 16:31:48   2060s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3999.9M, EPOCH TIME: 1748723508.675520
[05/31 16:31:48   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:31:48   2061s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.023, MEM:3954.9M, EPOCH TIME: 1748723508.698598
[05/31 16:31:48   2061s] Effort level <high> specified for reg2reg path_group
[05/31 16:31:48   2061s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/31 16:31:49   2061s] #################################################################################
[05/31 16:31:49   2061s] # Design Stage: PostRoute
[05/31 16:31:49   2061s] # Design Name: TOP
[05/31 16:31:49   2061s] # Design Mode: 22nm
[05/31 16:31:49   2061s] # Analysis Mode: MMMC OCV 
[05/31 16:31:49   2061s] # Parasitics Mode: No SPEF/RCDB 
[05/31 16:31:49   2061s] # Signoff Settings: SI On 
[05/31 16:31:49   2061s] #################################################################################
[05/31 16:31:49   2061s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3966.5M) ***
[05/31 16:31:49   2061s] Processing average sequential pin duty cycle 
[05/31 16:31:49   2061s] Processing average sequential pin duty cycle 
[05/31 16:31:49   2061s] 
[05/31 16:31:49   2061s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:35:57   2310s] Processing average sequential pin duty cycle 
[05/31 16:39:33   2525s] **INFO: Using Advanced Metric Collection system.
[05/31 16:39:33   2525s] **optDesign ... cpu = 0:07:45, real = 0:07:45, mem = 4158.5M, totSessionCpu=0:42:06 **
[05/31 16:39:33   2525s] Existing Dirty Nets : 0
[05/31 16:39:33   2525s] New Signature Flow (optDesignCheckOptions) ....
[05/31 16:39:33   2525s] #Taking db snapshot
[05/31 16:39:33   2525s] #Taking db snapshot ... done
[05/31 16:39:33   2525s] OPERPROF: Starting checkPlace at level 1, MEM:3892.9M, EPOCH TIME: 1748723973.311464
[05/31 16:39:33   2525s] Processing tracks to init pin-track alignment.
[05/31 16:39:33   2525s] z: 1, totalTracks: 1
[05/31 16:39:33   2525s] z: 3, totalTracks: 1
[05/31 16:39:33   2525s] z: 5, totalTracks: 1
[05/31 16:39:33   2525s] z: 7, totalTracks: 1
[05/31 16:39:33   2525s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 16:39:33   2525s] #spOpts: rpCkHalo=4 
[05/31 16:39:33   2525s] Initializing Route Infrastructure for color support ...
[05/31 16:39:33   2525s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3892.9M, EPOCH TIME: 1748723973.311923
[05/31 16:39:33   2525s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:3892.9M, EPOCH TIME: 1748723973.317181
[05/31 16:39:33   2525s] Route Infrastructure Initialized for color support successfully.
[05/31 16:39:33   2525s] Cell TOP LLGs are deleted
[05/31 16:39:33   2525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] # Building TOP llgBox search-tree.
[05/31 16:39:33   2525s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:39:33   2525s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3892.9M, EPOCH TIME: 1748723973.329859
[05/31 16:39:33   2525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3892.9M, EPOCH TIME: 1748723973.330399
[05/31 16:39:33   2525s] Max number of tech site patterns supported in site array is 256.
[05/31 16:39:33   2525s] Core basic site is GF22_DST
[05/31 16:39:33   2525s] Processing tracks to init pin-track alignment.
[05/31 16:39:33   2525s] z: 1, totalTracks: 1
[05/31 16:39:33   2525s] z: 3, totalTracks: 1
[05/31 16:39:33   2525s] z: 5, totalTracks: 1
[05/31 16:39:33   2525s] z: 7, totalTracks: 1
[05/31 16:39:33   2525s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 16:39:33   2525s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:39:33   2525s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:39:33   2525s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:39:33   2525s] SiteArray: use 430,080 bytes
[05/31 16:39:33   2525s] SiteArray: current memory after site array memory allocation 3892.9M
[05/31 16:39:33   2525s] SiteArray: FP blocked sites are writable
[05/31 16:39:33   2525s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:39:33   2525s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3892.9M, EPOCH TIME: 1748723973.502445
[05/31 16:39:33   2525s] Process 32024 wires and vias for routing blockage analysis
[05/31 16:39:33   2525s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:3892.9M, EPOCH TIME: 1748723973.508340
[05/31 16:39:33   2525s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:39:33   2525s] Atter site array init, number of instance map data is 0.
[05/31 16:39:33   2525s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.190, REAL:0.178, MEM:3892.9M, EPOCH TIME: 1748723973.508533
[05/31 16:39:33   2525s] 
[05/31 16:39:33   2525s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:39:33   2525s] 
[05/31 16:39:33   2525s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:39:33   2525s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.179, MEM:3892.9M, EPOCH TIME: 1748723973.508952
[05/31 16:39:33   2525s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3892.9M, EPOCH TIME: 1748723973.509354
[05/31 16:39:33   2525s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:39:33   2525s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3892.9M, EPOCH TIME: 1748723973.510136
[05/31 16:39:33   2525s] Begin checking placement ... (start mem=3892.9M, init mem=3892.9M)
[05/31 16:39:33   2525s] Begin checking exclusive groups violation ...
[05/31 16:39:33   2525s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 16:39:33   2525s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 16:39:33   2525s] 
[05/31 16:39:33   2525s] Running CheckPlace using 1 thread in normal mode...
[05/31 16:39:33   2525s] 
[05/31 16:39:33   2525s] ...checkPlace normal is done!
[05/31 16:39:33   2525s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3892.9M, EPOCH TIME: 1748723973.531305
[05/31 16:39:33   2525s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3892.9M, EPOCH TIME: 1748723973.532345
[05/31 16:39:33   2525s] *info: Placed = 1124          
[05/31 16:39:33   2525s] *info: Unplaced = 0           
[05/31 16:39:33   2525s] Placement Density:14.34%(515/3594)
[05/31 16:39:33   2525s] Placement Density (including fixed std cells):14.34%(515/3594)
[05/31 16:39:33   2525s] Cell TOP LLGs are deleted
[05/31 16:39:33   2525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:39:33   2525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] # Resetting pin-track-align track data.
[05/31 16:39:33   2525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3892.9M)
[05/31 16:39:33   2525s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.224, MEM:3892.9M, EPOCH TIME: 1748723973.535401
[05/31 16:39:33   2525s] #optDebug: { P: 22 W: 6195 FE: standard PE: high LDR: 0.5}
[05/31 16:39:33   2525s]  Initial DC engine is -> aae
[05/31 16:39:33   2525s]  
[05/31 16:39:33   2525s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/31 16:39:33   2525s]  
[05/31 16:39:33   2525s]  
[05/31 16:39:33   2525s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/31 16:39:33   2525s]  
[05/31 16:39:33   2525s] Reset EOS DB
[05/31 16:39:33   2525s] Ignoring AAE DB Resetting ...
[05/31 16:39:33   2525s]  Set Options for AAE Based Opt flow 
[05/31 16:39:33   2525s] *** optDesign -postRoute ***
[05/31 16:39:33   2525s] DRC Margin: user margin 0.0; extra margin 0
[05/31 16:39:33   2525s] Setup Target Slack: user slack 0
[05/31 16:39:33   2525s] Hold Target Slack: user slack 0.05
[05/31 16:39:33   2525s] **INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[05/31 16:39:33   2525s] Cell TOP LLGs are deleted
[05/31 16:39:33   2525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3892.9M, EPOCH TIME: 1748723973.586641
[05/31 16:39:33   2525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2525s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3892.9M, EPOCH TIME: 1748723973.587034
[05/31 16:39:33   2525s] Max number of tech site patterns supported in site array is 256.
[05/31 16:39:33   2525s] Core basic site is GF22_DST
[05/31 16:39:33   2525s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:39:33   2525s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:39:33   2525s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:39:33   2525s] SiteArray: use 430,080 bytes
[05/31 16:39:33   2525s] SiteArray: current memory after site array memory allocation 3892.9M
[05/31 16:39:33   2525s] SiteArray: FP blocked sites are writable
[05/31 16:39:33   2525s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3892.9M, EPOCH TIME: 1748723973.759989
[05/31 16:39:33   2525s] Process 336 wires and vias for routing blockage analysis
[05/31 16:39:33   2525s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3892.9M, EPOCH TIME: 1748723973.760083
[05/31 16:39:33   2526s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:39:33   2526s] Atter site array init, number of instance map data is 0.
[05/31 16:39:33   2526s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.246, MEM:3892.9M, EPOCH TIME: 1748723973.833212
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:39:33   2526s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.247, MEM:3892.9M, EPOCH TIME: 1748723973.833996
[05/31 16:39:33   2526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:33   2526s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:07:45.5/0:07:45.6 (1.0), totSession cpu/real = 0:42:06.1/0:48:49.4 (0.9), mem = 3892.9M
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s] =============================================================================================
[05/31 16:39:33   2526s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/31 16:39:33   2526s] =============================================================================================
[05/31 16:39:33   2526s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:39:33   2526s] ---------------------------------------------------------------------------------------------
[05/31 16:39:33   2526s] [ PowerInterfaceInit     ]      1   0:00:00.1  (   0.0 % )     0:00:00.9 /  0:00:00.8    0.9
[05/31 16:39:33   2526s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:39:33   2526s] [ CheckPlace             ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:39:33   2526s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:39:33   2526s] [ PropagateActivity      ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.7    0.9
[05/31 16:39:33   2526s] [ MISC                   ]          0:07:44.2  (  99.7 % )     0:07:44.2 /  0:07:44.1    1.0
[05/31 16:39:33   2526s] ---------------------------------------------------------------------------------------------
[05/31 16:39:33   2526s]  InitOpt #1 TOTAL                   0:07:45.6  ( 100.0 % )     0:07:45.6 /  0:07:45.5    1.0
[05/31 16:39:33   2526s] ---------------------------------------------------------------------------------------------
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s] ** INFO : this run is activating 'postRoute' automaton
[05/31 16:39:33   2526s] **INFO: flowCheckPoint #1 InitialSummary
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s] Power view               = view_slow_mission
[05/31 16:39:33   2526s] Number of VT partitions  = 2
[05/31 16:39:33   2526s] Standard cells in design = 1371
[05/31 16:39:33   2526s] Instances in design      = 1124
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s] Instance distribution across the VT partitions:
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s]  LVT : inst = 975 (86.7%), cells = 728 (53.10%)
[05/31 16:39:33   2526s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 975 (86.7%)
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s]  HVT : inst = 149 (13.3%), cells = 613 (44.71%)
[05/31 16:39:33   2526s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.3%)
[05/31 16:39:33   2526s] 
[05/31 16:39:33   2526s] Reporting took 0 sec
[05/31 16:39:33   2526s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:39:33   2526s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:39:33   2526s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:39:33   2526s] ### Net info: total nets: 1147
[05/31 16:39:33   2526s] ### Net info: dirty nets: 0
[05/31 16:39:33   2526s] ### Net info: marked as disconnected nets: 0
[05/31 16:39:33   2526s] ### Net info: fully routed nets: 1145
[05/31 16:39:33   2526s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:39:33   2526s] ### Net info: unrouted nets: 0
[05/31 16:39:33   2526s] ### Net info: re-extraction nets: 0
[05/31 16:39:33   2526s] ### Net info: ignored nets: 0
[05/31 16:39:33   2526s] ### Net info: skip routing nets: 0
[05/31 16:39:33   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:33   2526s] ### import design signature (95): route=584921403 fixed_route=584921403 flt_obj=0 vio=1434148908 swire=282492057 shield_wire=1 net_attr=1848210708 dirty_area=0 del_dirty_area=0 cell=654235211 placement=1346749404 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/31 16:39:33   2526s] #Extract in post route mode
[05/31 16:39:33   2526s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 16:39:33   2526s] #Fast data preparation for tQuantus.
[05/31 16:39:33   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:33   2526s] #Start routing data preparation on Sat May 31 16:39:33 2025
[05/31 16:39:33   2526s] #
[05/31 16:39:33   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:33   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:33   2526s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:39:33   2526s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:39:33   2526s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:39:33   2526s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:39:33   2526s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:39:33   2526s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:39:33   2526s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:39:33   2526s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:39:33   2526s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:39:33   2526s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:39:33   2526s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:39:33   2526s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:39:34   2526s] #Regenerating Ggrids automatically.
[05/31 16:39:34   2526s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:39:34   2526s] #Using automatically generated G-grids.
[05/31 16:39:34   2526s] #Done routing data preparation.
[05/31 16:39:34   2526s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4159.77 (MB), peak = 4927.49 (MB)
[05/31 16:39:34   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:34   2526s] #Start routing data preparation on Sat May 31 16:39:34 2025
[05/31 16:39:34   2526s] #
[05/31 16:39:34   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:34   2526s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:34   2526s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:39:34   2526s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:39:34   2526s] #pin_access_rlayer=3(C1)
[05/31 16:39:34   2526s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:39:34   2526s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:39:34   2526s] #enable_dpt_layer_shield=F
[05/31 16:39:34   2526s] #has_line_end_grid=F
[05/31 16:39:34   2526s] #Regenerating Ggrids automatically.
[05/31 16:39:34   2526s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:39:34   2526s] #Using automatically generated G-grids.
[05/31 16:39:35   2528s] #Done routing data preparation.
[05/31 16:39:35   2528s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4168.09 (MB), peak = 4927.49 (MB)
[05/31 16:39:35   2528s] #
[05/31 16:39:35   2528s] #Start tQuantus RC extraction...
[05/31 16:39:35   2528s] #Start building rc corner(s)...
[05/31 16:39:35   2528s] #Number of RC Corner = 2
[05/31 16:39:35   2528s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 16:39:35   2528s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 16:39:36   2528s] #(i=11, n=11 2000)
[05/31 16:39:36   2528s] #M1 -> M1 (1)
[05/31 16:39:36   2528s] #M2 -> M2 (2)
[05/31 16:39:36   2528s] #C1 -> C1 (3)
[05/31 16:39:36   2528s] #C2 -> C2 (4)
[05/31 16:39:36   2528s] #C3 -> C3 (5)
[05/31 16:39:36   2528s] #C4 -> C4 (6)
[05/31 16:39:36   2528s] #C5 -> C5 (7)
[05/31 16:39:36   2528s] #JA -> JA (8)
[05/31 16:39:36   2528s] #QA -> QA (9)
[05/31 16:39:36   2528s] #QB -> QB (10)
[05/31 16:39:36   2528s] #LB -> LB (11)
[05/31 16:39:36   2528s] #SADV-On
[05/31 16:39:36   2528s] # Corner(s) : 
[05/31 16:39:36   2528s] #rc_fast [25.00] 
[05/31 16:39:36   2528s] #rc_slow [25.00]
[05/31 16:39:38   2530s] # Corner id: 0
[05/31 16:39:38   2530s] # Layout Scale: 1.000000
[05/31 16:39:38   2530s] # Has Metal Fill model: yes
[05/31 16:39:38   2530s] # Temperature was set
[05/31 16:39:38   2530s] # Temperature : 25.000000
[05/31 16:39:38   2530s] # Ref. Temp   : 25.000000
[05/31 16:39:38   2530s] # Corner id: 1
[05/31 16:39:38   2530s] # Layout Scale: 1.000000
[05/31 16:39:38   2530s] # Has Metal Fill model: yes
[05/31 16:39:38   2530s] # Temperature was set
[05/31 16:39:38   2530s] # Temperature : 25.000000
[05/31 16:39:38   2530s] # Ref. Temp   : 25.000000
[05/31 16:39:38   2530s] #total pattern=286 [22, 2124]
[05/31 16:39:38   2530s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 16:39:38   2530s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 16:39:38   2530s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 16:39:38   2530s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 16:39:38   2530s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 16:39:38   2530s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 16:39:38   2530s] #number model r/c [2,2] [22,2124] read
[05/31 16:39:38   2530s] #0 rcmodel(s) requires rebuild
[05/31 16:39:38   2530s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 4186.22 (MB), peak = 4927.49 (MB)
[05/31 16:39:38   2530s] #Finish check_net_pin_list step Enter extract
[05/31 16:39:38   2530s] #Start init net ripin tree building
[05/31 16:39:38   2530s] #Finish init net ripin tree building
[05/31 16:39:38   2530s] #Cpu time = 00:00:00
[05/31 16:39:38   2530s] #Elapsed time = 00:00:00
[05/31 16:39:38   2530s] #Increased memory = 0.00 (MB)
[05/31 16:39:38   2530s] #Total memory = 4186.22 (MB)
[05/31 16:39:38   2530s] #Peak memory = 4927.49 (MB)
[05/31 16:39:38   2530s] #begin processing metal fill model file
[05/31 16:39:38   2530s] #end processing metal fill model file
[05/31 16:39:38   2530s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:38   2530s] #Length limit = 200 pitches
[05/31 16:39:38   2530s] #opt mode = 2
[05/31 16:39:38   2530s] #Finish check_net_pin_list step Fix net pin list
[05/31 16:39:38   2530s] #Start generate extraction boxes.
[05/31 16:39:38   2530s] #
[05/31 16:39:38   2530s] #Extract using 30 x 30 Hboxes
[05/31 16:39:38   2530s] #3x3 initial hboxes
[05/31 16:39:38   2530s] #Use area based hbox pruning.
[05/31 16:39:38   2530s] #0/0 hboxes pruned.
[05/31 16:39:38   2530s] #Complete generating extraction boxes.
[05/31 16:39:38   2530s] #Start step Extraction
[05/31 16:39:38   2530s] #Extract 4 hboxes with single thread on machine with  Xeon 3.43GHz 20480KB Cache 32CPU...
[05/31 16:39:38   2530s] #Process 0 special clock nets for rc extraction
[05/31 16:39:38   2530s] #Total 1145 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 16:39:39   2531s] #Run Statistics for Extraction:
[05/31 16:39:39   2531s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/31 16:39:39   2531s] #   Increased memory =    20.15 (MB), total memory =  4206.39 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:39   2531s] #Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d
[05/31 16:39:39   2531s] #Finish registering nets and terms for rcdb.
[05/31 16:39:39   2531s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4199.77 (MB), peak = 4927.49 (MB)
[05/31 16:39:39   2531s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:39   2531s] #RC Statistics: 5735 Res, 2606 Ground Cap, 1108 XCap (Edge to Edge)
[05/31 16:39:39   2531s] #RC V/H edge ratio: 0.19, Avg V/H Edge Length: 694.17 (2307), Avg L-Edge Length: 2300.70 (3013)
[05/31 16:39:39   2531s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d.
[05/31 16:39:39   2531s] #Start writing RC data.
[05/31 16:39:39   2531s] #Finish writing RC data
[05/31 16:39:39   2531s] #Finish writing rcdb with 6887 nodes, 5742 edges, and 2258 xcaps
[05/31 16:39:39   2531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4191.75 (MB), peak = 4927.49 (MB)
[05/31 16:39:39   2531s] Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d' ...
[05/31 16:39:39   2531s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d' for reading (mem: 3937.559M)
[05/31 16:39:39   2531s] Reading RCDB with compressed RC data.
[05/31 16:39:39   2531s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d' for content verification (mem: 3937.559M)
[05/31 16:39:39   2531s] Reading RCDB with compressed RC data.
[05/31 16:39:39   2531s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d': 0 access done (mem: 3937.559M)
[05/31 16:39:39   2531s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d': 0 access done (mem: 3937.559M)
[05/31 16:39:39   2531s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3937.559M)
[05/31 16:39:39   2531s] Following multi-corner parasitics specified:
[05/31 16:39:39   2531s] 	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d (rcdb)
[05/31 16:39:39   2531s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d' for reading (mem: 3937.559M)
[05/31 16:39:39   2531s] Reading RCDB with compressed RC data.
[05/31 16:39:39   2531s] 		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d specified
[05/31 16:39:39   2531s] Cell TOP, hinst 
[05/31 16:39:39   2531s] processing rcdb (/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d) for hinst (top) of cell (TOP);
[05/31 16:39:39   2531s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d': 0 access done (mem: 3937.559M)
[05/31 16:39:39   2531s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3937.559M)
[05/31 16:39:39   2531s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_QLLmFH.rcdb.d/TOP.rcdb.d' for reading (mem: 3937.559M)
[05/31 16:39:39   2531s] Reading RCDB with compressed RC data.
[05/31 16:39:41   2532s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_QLLmFH.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3937.559M)
[05/31 16:39:41   2532s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:02.0, current mem=3937.559M)
[05/31 16:39:41   2532s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:02.0 mem: 3937.559M)
[05/31 16:39:41   2532s] #
[05/31 16:39:41   2532s] #Restore RCDB.
[05/31 16:39:41   2532s] #
[05/31 16:39:41   2532s] #Complete tQuantus RC extraction.
[05/31 16:39:41   2532s] #Cpu time = 00:00:05
[05/31 16:39:41   2532s] #Elapsed time = 00:00:05
[05/31 16:39:41   2532s] #Increased memory = 23.65 (MB)
[05/31 16:39:41   2532s] #Total memory = 4191.75 (MB)
[05/31 16:39:41   2532s] #Peak memory = 4927.49 (MB)
[05/31 16:39:41   2532s] #
[05/31 16:39:41   2532s] #0 inserted nodes are removed
[05/31 16:39:41   2532s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 16:39:41   2532s] ### export design design signature (97): route=819435363 fixed_route=819435363 flt_obj=0 vio=1434148908 swire=282492057 shield_wire=1 net_attr=1058235777 dirty_area=0 del_dirty_area=0 cell=654235211 placement=1346749404 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/31 16:39:41   2532s] ### import design signature (98): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:39:41   2532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:41   2532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:41   2532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:41   2532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:39:41   2532s] #Start Design Signature (0)
[05/31 16:39:41   2532s] #Finish Inst Signature in MT(17916854)
[05/31 16:39:41   2532s] #Finish Net Signature in MT(53826954)
[05/31 16:39:41   2532s] #Finish SNet Signature in MT (75770475)
[05/31 16:39:41   2532s] #Run time and memory report for RC extraction:
[05/31 16:39:41   2532s] #RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
[05/31 16:39:41   2532s] #Run Statistics for snet signature:
[05/31 16:39:41   2532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:39:41   2532s] #   Increased memory =     0.00 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:41   2532s] #Run Statistics for Net Final Signature:
[05/31 16:39:41   2532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:39:41   2532s] #   Increased memory =     0.00 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:41   2532s] #Run Statistics for Net launch:
[05/31 16:39:41   2532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:39:41   2532s] #   Increased memory =     0.01 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:41   2532s] #Run Statistics for Net init_dbsNet_slist:
[05/31 16:39:41   2532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:39:41   2532s] #   Increased memory =     0.00 (MB), total memory =  4180.23 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:41   2532s] #Run Statistics for net signature:
[05/31 16:39:41   2532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:39:41   2532s] #   Increased memory =     0.01 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:41   2532s] #Run Statistics for inst signature:
[05/31 16:39:41   2532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:39:41   2532s] #   Increased memory =    -0.73 (MB), total memory =  4180.23 (MB), peak memory =  4927.49 (MB)
[05/31 16:39:41   2532s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_QLLmFH.rcdb.d/TOP.rcdb.d' for reading (mem: 3917.559M)
[05/31 16:39:41   2532s] Reading RCDB with compressed RC data.
[05/31 16:39:41   2532s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3919.6M)
[05/31 16:39:41   2532s] ** INFO: Initializing Glitch Interface
[05/31 16:39:41   2532s] AAE DB initialization (MEM=3960.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 16:39:41   2532s] ** INFO: Initializing Glitch Cache
[05/31 16:39:41   2532s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:12.9/0:48:56.9 (0.9), mem = 3960.2M
[05/31 16:39:41   2532s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[05/31 16:39:41   2532s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[05/31 16:39:41   2532s] OPTC: user 20.0
[05/31 16:39:41   2532s] 
[05/31 16:39:41   2532s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:39:41   2532s] Deleting Lib Analyzer.
[05/31 16:39:41   2532s] 
[05/31 16:39:41   2532s] TimeStamp Deleting Cell Server End ...
[05/31 16:39:41   2533s] Starting delay calculation for Hold views
[05/31 16:39:41   2533s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:39:41   2533s] #################################################################################
[05/31 16:39:41   2533s] # Design Stage: PostRoute
[05/31 16:39:41   2533s] # Design Name: TOP
[05/31 16:39:41   2533s] # Design Mode: 22nm
[05/31 16:39:41   2533s] # Analysis Mode: MMMC OCV 
[05/31 16:39:41   2533s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:39:41   2533s] # Signoff Settings: SI Off 
[05/31 16:39:41   2533s] #################################################################################
[05/31 16:39:41   2533s] Calculate late delays in OCV mode...
[05/31 16:39:41   2533s] Calculate early delays in OCV mode...
[05/31 16:39:41   2533s] Topological Sorting (REAL = 0:00:00.0, MEM = 3980.3M, InitMEM = 3980.3M)
[05/31 16:39:41   2533s] Start delay calculation (fullDC) (1 T). (MEM=4219.59)
[05/31 16:39:41   2533s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:39:41   2533s] Start AAE Lib Loading. (MEM=3988.43)
[05/31 16:39:42   2533s] End AAE Lib Loading. (MEM=4208.51 CPU=0:00:00.1 Real=0:00:01.0)
[05/31 16:39:42   2533s] End AAE Lib Interpolated Model. (MEM=4208.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:42   2533s] Total number of fetched objects 1145
[05/31 16:39:42   2533s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:42   2533s] End delay calculation. (MEM=4313.07 CPU=0:00:00.2 REAL=0:00:00.0)
[05/31 16:39:42   2534s] End delay calculation (fullDC). (MEM=3606.42 CPU=0:00:00.9 REAL=0:00:01.0)
[05/31 16:39:42   2534s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 4034.2M) ***
[05/31 16:39:43   2534s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:42:15 mem=4042.2M)
[05/31 16:39:43   2534s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:42:15 mem=4042.2M ***
[05/31 16:39:43   2534s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[05/31 16:39:43   2534s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 16:39:43   2534s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 16:39:43   2534s] Starting delay calculation for Setup views
[05/31 16:39:43   2534s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:39:43   2534s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 16:39:43   2534s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:39:43   2535s] #################################################################################
[05/31 16:39:43   2535s] # Design Stage: PostRoute
[05/31 16:39:43   2535s] # Design Name: TOP
[05/31 16:39:43   2535s] # Design Mode: 22nm
[05/31 16:39:43   2535s] # Analysis Mode: MMMC OCV 
[05/31 16:39:43   2535s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:39:43   2535s] # Signoff Settings: SI On 
[05/31 16:39:43   2535s] #################################################################################
[05/31 16:39:43   2535s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:39:43   2535s] Setting infinite Tws ...
[05/31 16:39:43   2535s] First Iteration Infinite Tw... 
[05/31 16:39:43   2535s] Calculate early delays in OCV mode...
[05/31 16:39:43   2535s] Calculate late delays in OCV mode...
[05/31 16:39:43   2535s] Topological Sorting (REAL = 0:00:00.0, MEM = 4061.2M, InitMEM = 4061.2M)
[05/31 16:39:43   2535s] Start delay calculation (fullDC) (1 T). (MEM=3619.15)
[05/31 16:39:43   2535s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 16:39:44   2535s] End AAE Lib Interpolated Model. (MEM=4061.16 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/31 16:39:44   2535s] Total number of fetched objects 1145
[05/31 16:39:44   2535s] AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
[05/31 16:39:44   2535s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:44   2535s] End delay calculation. (MEM=3638.24 CPU=0:00:00.4 REAL=0:00:00.0)
[05/31 16:39:44   2535s] End delay calculation (fullDC). (MEM=3638.24 CPU=0:00:00.5 REAL=0:00:01.0)
[05/31 16:39:44   2535s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:39:44   2535s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 4045.2M) ***
[05/31 16:39:44   2535s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4053.2M)
[05/31 16:39:44   2535s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:39:44   2535s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4053.2M)
[05/31 16:39:44   2535s] 
[05/31 16:39:44   2535s] Executing IPO callback for view pruning ..
[05/31 16:39:44   2535s] Starting SI iteration 2
[05/31 16:39:44   2536s] Calculate early delays in OCV mode...
[05/31 16:39:44   2536s] Calculate late delays in OCV mode...
[05/31 16:39:44   2536s] Start delay calculation (fullDC) (1 T). (MEM=3632.21)
[05/31 16:39:44   2536s] End AAE Lib Interpolated Model. (MEM=3977.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:44   2536s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:39:44   2536s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1145. 
[05/31 16:39:44   2536s] Total number of fetched objects 1145
[05/31 16:39:44   2536s] AAE_INFO-618: Total number of nets in the design is 1147,  0.1 percent of the nets selected for SI analysis
[05/31 16:39:44   2536s] End delay calculation. (MEM=3637.67 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:39:44   2536s] End delay calculation (fullDC). (MEM=3637.67 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:39:44   2536s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4027.4M) ***
[05/31 16:39:45   2536s] 
[05/31 16:39:45   2536s] Creating Lib Analyzer ...
[05/31 16:39:45   2536s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:39:45   2536s] 
[05/31 16:39:45   2536s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:39:45   2536s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:39:45   2536s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:39:45   2536s] Summary for sequential cells identification: 
[05/31 16:39:45   2536s]   Identified SBFF number: 299
[05/31 16:39:45   2536s]   Identified MBFF number: 75
[05/31 16:39:45   2536s]   Identified SB Latch number: 22
[05/31 16:39:45   2536s]   Identified MB Latch number: 0
[05/31 16:39:45   2536s]   Not identified SBFF number: 15
[05/31 16:39:45   2536s]   Not identified MBFF number: 0
[05/31 16:39:45   2536s]   Not identified SB Latch number: 0
[05/31 16:39:45   2536s]   Not identified MB Latch number: 0
[05/31 16:39:45   2536s]   Number of sequential cells which are not FFs: 45
[05/31 16:39:45   2536s]  Visiting view : view_slow_mission
[05/31 16:39:45   2536s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 16:39:45   2536s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 16:39:45   2536s]  Visiting view : view_fast_mission
[05/31 16:39:45   2536s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 16:39:45   2536s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 16:39:45   2536s] TLC MultiMap info (StdDelay):
[05/31 16:39:45   2536s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 16:39:45   2536s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 16:39:45   2536s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 16:39:45   2536s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 16:39:45   2536s]  Setting StdDelay to: 6.1ps
[05/31 16:39:45   2536s] 
[05/31 16:39:45   2536s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:39:45   2536s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/31 16:39:45   2536s] Type 'man IMPOPT-7077' for more detail.
[05/31 16:39:45   2537s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:39:45   2537s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:39:45   2537s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:39:45   2537s] 
[05/31 16:39:45   2537s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:39:47   2538s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:19 mem=4051.4M
[05/31 16:39:47   2539s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:19 mem=4051.4M
[05/31 16:39:47   2539s] Creating Lib Analyzer, finished. 
[05/31 16:39:47   2539s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:42:19 mem=4051.4M)
[05/31 16:39:47   2539s] End AAE Lib Interpolated Model. (MEM=4051.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:47   2539s] ** INFO: Initializing Glitch Interface
[05/31 16:39:47   2539s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4051.4M, EPOCH TIME: 1748723987.868817
[05/31 16:39:47   2539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:47   2539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:48   2539s] 
[05/31 16:39:48   2539s] 
[05/31 16:39:48   2539s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:39:48   2539s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.247, MEM:4051.4M, EPOCH TIME: 1748723988.116187
[05/31 16:39:48   2539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:48   2539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:48   2539s] ** INFO: Initializing Glitch Interface
[05/31 16:39:48   2539s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------

[05/31 16:39:48   2539s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:06.7/0:00:06.8 (1.0), totSession cpu/real = 0:42:19.6/0:49:03.7 (0.9), mem = 4080.5M
[05/31 16:39:48   2539s] 
[05/31 16:39:48   2539s] =============================================================================================
[05/31 16:39:48   2539s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              23.10-p003_1
[05/31 16:39:48   2539s] =============================================================================================
[05/31 16:39:48   2539s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:39:48   2539s] ---------------------------------------------------------------------------------------------
[05/31 16:39:48   2539s] [ ViewPruning            ]      7   0:00:02.7  (  39.9 % )     0:00:02.8 /  0:00:02.8    1.0
[05/31 16:39:48   2539s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:39:48   2539s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:39:48   2539s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:39:48   2539s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:39:48   2539s] [ UpdateTimingGraph      ]      3   0:00:01.6  (  23.6 % )     0:00:06.1 /  0:00:06.0    1.0
[05/31 16:39:48   2539s] [ FullDelayCalc          ]      3   0:00:01.6  (  22.9 % )     0:00:01.6 /  0:00:01.5    0.9
[05/31 16:39:48   2539s] [ TimingUpdate           ]      6   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:39:48   2539s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:39:48   2539s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:39:48   2539s] [ MISC                   ]          0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.3    0.8
[05/31 16:39:48   2539s] ---------------------------------------------------------------------------------------------
[05/31 16:39:48   2539s]  BuildHoldData #1 TOTAL             0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.7    1.0
[05/31 16:39:48   2539s] ---------------------------------------------------------------------------------------------
[05/31 16:39:48   2539s] 
[05/31 16:39:48   2539s] **optDesign ... cpu = 0:07:59, real = 0:08:00, mem = 4197.8M, totSessionCpu=0:42:20 **
[05/31 16:39:48   2539s] Begin: Collecting metrics
[05/31 16:39:48   2539s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    48.702 | 48.702 |   0 |       14.35 | 0:00:07  |        4009 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/31 16:39:48   2539s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4203.2M, current mem=4197.8M)

[05/31 16:39:48   2539s] End: Collecting metrics
[05/31 16:39:48   2539s] OPTC: m4 20.0 50.0
[05/31 16:39:48   2539s] OPTC: view 50.0
[05/31 16:39:48   2539s] Setting latch borrow mode to budget during optimization.
[05/31 16:39:48   2539s] Info: Done creating the CCOpt slew target map.
[05/31 16:39:48   2539s] **INFO: flowCheckPoint #2 OptimizationPass1
[05/31 16:39:48   2539s] *** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:19.8/0:49:04.0 (0.9), mem = 3995.5M
[05/31 16:39:48   2539s] Running CCOpt-PRO on entire clock network
[05/31 16:39:48   2539s] Net route status summary:
[05/31 16:39:48   2539s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:39:48   2539s]   Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:39:48   2539s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[05/31 16:39:48   2539s] Clock tree cells fixed by user: 0 out of 0
[05/31 16:39:48   2539s] PRO...
[05/31 16:39:48   2539s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/31 16:39:48   2539s] Initializing clock structures...
[05/31 16:39:48   2539s]   Creating own balancer
[05/31 16:39:48   2539s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/31 16:39:48   2539s]   Removing CTS place status from clock tree and sinks.
[05/31 16:39:48   2539s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/31 16:39:48   2539s]   Initializing legalizer
[05/31 16:39:48   2539s]   Using cell based legalization.
[05/31 16:39:48   2539s]   Leaving CCOpt scope - Initializing placement interface...
[05/31 16:39:48   2539s] OPERPROF: Starting DPlace-Init at level 1, MEM:3995.5M, EPOCH TIME: 1748723988.484363
[05/31 16:39:48   2539s] Processing tracks to init pin-track alignment.
[05/31 16:39:48   2539s] z: 1, totalTracks: 1
[05/31 16:39:48   2539s] z: 3, totalTracks: 1
[05/31 16:39:48   2539s] z: 5, totalTracks: 1
[05/31 16:39:48   2539s] z: 7, totalTracks: 1
[05/31 16:39:48   2539s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:39:48   2539s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:39:48   2539s] Initializing Route Infrastructure for color support ...
[05/31 16:39:48   2539s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3995.5M, EPOCH TIME: 1748723988.484671
[05/31 16:39:48   2539s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3995.5M, EPOCH TIME: 1748723988.487597
[05/31 16:39:48   2539s] Route Infrastructure Initialized for color support successfully.
[05/31 16:39:48   2539s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:39:48   2539s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3995.5M, EPOCH TIME: 1748723988.498341
[05/31 16:39:48   2539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:48   2539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:39:48   2540s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.244, MEM:3995.5M, EPOCH TIME: 1748723988.742330
[05/31 16:39:48   2540s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3995.5M, EPOCH TIME: 1748723988.742436
[05/31 16:39:48   2540s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3995.5M, EPOCH TIME: 1748723988.742524
[05/31 16:39:48   2540s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3995.5MB).
[05/31 16:39:48   2540s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.258, MEM:3995.5M, EPOCH TIME: 1748723988.742848
[05/31 16:39:48   2540s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/31 16:39:48   2540s] Set min layer with design mode ( 3 )
[05/31 16:39:48   2540s] Set max layer with default ( 127 )
[05/31 16:39:48   2540s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:39:48   2540s] Min route layer (adjusted) = 3
[05/31 16:39:48   2540s] Max route layer (adjusted) = 11
[05/31 16:39:48   2540s] [PSP]    Load db... (mem=3.9M)
[05/31 16:39:48   2540s] [PSP]    Read data from FE... (mem=3.9M)
[05/31 16:39:48   2540s] (I)      Number of ignored instance 0
[05/31 16:39:48   2540s] (I)      Number of inbound cells 0
[05/31 16:39:48   2540s] (I)      Number of opened ILM blockages 0
[05/31 16:39:48   2540s] (I)      Number of instances temporarily fixed by detailed placement 224
[05/31 16:39:48   2540s] (I)      numMoveCells=900, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/31 16:39:48   2540s] (I)      cell height: 540, count: 1124
[05/31 16:39:48   2540s] [PSP]    Read rows... (mem=3.9M)
[05/31 16:39:48   2540s] (I)      rowRegion is not equal to core box, resetting core box
[05/31 16:39:48   2540s] (I)      rowRegion : (3944, 4000) - (63916, 63940)
[05/31 16:39:48   2540s] (I)      coreBox   : (3944, 4000) - (63916, 64000)
[05/31 16:39:48   2540s] [PSP]    Done Read rows (cpu=0.000s, mem=3.9M)
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s] [PSP]    Done Read data from FE (cpu=0.010s, mem=3.9M)
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s] [PSP]    Done Load db (cpu=0.010s, mem=3.9M)
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s] [PSP]    Constructing placeable region... (mem=3.9M)
[05/31 16:39:48   2540s] (I)      Constructing bin map
[05/31 16:39:48   2540s] (I)      Initialize bin information with width=5400 height=5400
[05/31 16:39:48   2540s] (I)      Done constructing bin map
[05/31 16:39:48   2540s] [PSP]    Compute region effective width... (mem=3.9M)
[05/31 16:39:48   2540s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.9M)
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s] [PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.9M)
[05/31 16:39:48   2540s] 
[05/31 16:39:48   2540s]   Legalizer reserving space for clock trees
[05/31 16:39:48   2540s]   Reconstructing clock tree datastructures, skew aware...
[05/31 16:39:48   2540s]     Validating CTS configuration...
[05/31 16:39:48   2540s]     Checking module port directions...
[05/31 16:39:48   2540s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:48   2540s]     Non-default CCOpt properties:
[05/31 16:39:48   2540s]       Public non-default CCOpt properties:
[05/31 16:39:48   2540s]         adjacent_rows_legal: true (default: false)
[05/31 16:39:48   2540s]         cell_density is set for at least one object
[05/31 16:39:48   2540s]         cell_halo_rows: 0 (default: 1)
[05/31 16:39:48   2540s]         cell_halo_sites: 0 (default: 4)
[05/31 16:39:48   2540s]         primary_delay_corner: dc_slow (default: )
[05/31 16:39:48   2540s]         route_type is set for at least one object
[05/31 16:39:48   2540s]         source_max_capacitance is set for at least one object
[05/31 16:39:48   2540s]         target_insertion_delay is set for at least one object
[05/31 16:39:48   2540s]         target_max_trans_sdc is set for at least one object
[05/31 16:39:48   2540s]         target_skew is set for at least one object
[05/31 16:39:48   2540s]       Private non-default CCOpt properties:
[05/31 16:39:48   2540s]         allow_non_fterm_identical_swaps: 0 (default: true)
[05/31 16:39:48   2540s]         clock_nets_detailed_routed: 1 (default: false)
[05/31 16:39:48   2540s]         cloning_copy_activity: 1 (default: false)
[05/31 16:39:48   2540s]         force_design_routing_status: 1 (default: auto)
[05/31 16:39:48   2540s]         last_virtual_delay_scaling_factor is set for at least one object
[05/31 16:39:48   2540s]         pro_enable_post_commit_delay_update: 1 (default: false)
[05/31 16:39:48   2540s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[05/31 16:39:48   2540s]     Route type trimming info:
[05/31 16:39:48   2540s]       No route type modifications were made.
[05/31 16:39:48   2540s]     SIAware is enabled.
[05/31 16:39:48   2540s] End AAE Lib Interpolated Model. (MEM=3995.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_2P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_32
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_3
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_24
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_20
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_16
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_32
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_16
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_9
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_6
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_3
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2P75
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_2
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_7P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_MN_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P75
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_32
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_24
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1P75
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_10
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_L_1
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s]     Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
[05/31 16:39:48   2540s]     Original list had 39 cells:
[05/31 16:39:48   2540s]     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
[05/31 16:39:48   2540s]     New trimmed list has 18 cells:
[05/31 16:39:48   2540s]     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_9
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_6
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_32
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_3
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_24
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_20
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_2
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_18
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_16
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_15
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_12
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_10
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_0P75
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s]     Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
[05/31 16:39:48   2540s]     Original list had 18 cells:
[05/31 16:39:48   2540s]     UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/31 16:39:48   2540s]     New trimmed list has 17 cells:
[05/31 16:39:48   2540s]     UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_2
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_1
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_6
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_3
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_24
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_2
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_16
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_12
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_1
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_9
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_8
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_7
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_6
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_4
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P75
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P5
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_16
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_13
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_12
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_11
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:48   2540s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_0P75
[05/31 16:39:48   2540s]     Accumulated time to calculate placeable region: 0.03
[05/31 16:39:52   2543s] **WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[05/31 16:39:52   2543s] Type 'man IMPCCOPT-2431' for more detail.
[05/31 16:39:54   2545s]     Clock tree balancer configuration for clock_tree clk:
[05/31 16:39:54   2545s]     Non-default CCOpt properties:
[05/31 16:39:54   2545s]       Public non-default CCOpt properties:
[05/31 16:39:54   2545s]         cell_density: 1 (default: 0.75)
[05/31 16:39:54   2545s]         route_type (leaf): default_route_type_leaf (default: default)
[05/31 16:39:54   2545s]         route_type (top): default_route_type_nonleaf (default: default)
[05/31 16:39:54   2545s]         route_type (trunk): default_route_type_nonleaf (default: default)
[05/31 16:39:54   2545s]         source_max_capacitance: 0.005 (default: auto)
[05/31 16:39:54   2545s]       No private non-default CCOpt properties
[05/31 16:39:54   2545s]     For power domain auto-default:
[05/31 16:39:54   2545s]       Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
[05/31 16:39:54   2545s]       Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
[05/31 16:39:54   2545s]       Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
[05/31 16:39:54   2545s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 3594.413um^2
[05/31 16:39:54   2545s]     Top Routing info:
[05/31 16:39:54   2545s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:39:54   2545s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/31 16:39:54   2545s]     Trunk Routing info:
[05/31 16:39:54   2545s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:39:54   2545s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:39:54   2545s]     Leaf Routing info:
[05/31 16:39:54   2545s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:39:54   2545s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:39:54   2545s]     For timing_corner dc_slow:setup, late and power domain auto-default:
[05/31 16:39:54   2545s]       Slew time target (leaf):    0.060ns
[05/31 16:39:54   2545s]       Slew time target (trunk):   0.060ns
[05/31 16:39:54   2545s]       Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
[05/31 16:39:54   2545s]       Buffer unit delay: 0.030ns
[05/31 16:39:54   2545s]       Buffer max distance: 253.914um
[05/31 16:39:54   2545s]     Fastest wire driving cells and distances:
[05/31 16:39:54   2545s]       Buffer    : {lib_cell:UDB116SVT24_BUF_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=239.728um, saturatedSlew=0.052ns, speed=4506.165um per ns, cellArea=9.668um^2 per 1000um}
[05/31 16:39:54   2545s]       Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=160.919um, saturatedSlew=0.038ns, speed=5149.408um per ns, cellArea=8.175um^2 per 1000um}
[05/31 16:39:54   2545s]       Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_16, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=226.134um, saturatedSlew=0.052ns, speed=3595.135um per ns, cellArea=12.742um^2 per 1000um}
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Logic Sizing Table:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     ----------------------------------------------------------
[05/31 16:39:54   2545s]     Cell    Instance count    Source    Eligible library cells
[05/31 16:39:54   2545s]     ----------------------------------------------------------
[05/31 16:39:54   2545s]       (empty table)
[05/31 16:39:54   2545s]     ----------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Clock tree balancer configuration for skew_group clk/mode_mission:
[05/31 16:39:54   2545s]      Created from constraint modes: {[mode_mission]}
[05/31 16:39:54   2545s]       Sources:                     pin clk
[05/31 16:39:54   2545s]       Total number of sinks:       224
[05/31 16:39:54   2545s]       Delay constrained sinks:     224
[05/31 16:39:54   2545s]       Constrains:                  default
[05/31 16:39:54   2545s]       Non-leaf sinks:              0
[05/31 16:39:54   2545s]       Ignore pins:                 0
[05/31 16:39:54   2545s]      Timing corner dc_slow:setup.late:
[05/31 16:39:54   2545s]       Skew target:                 0.030ns
[05/31 16:39:54   2545s]     Primary reporting skew groups are:
[05/31 16:39:54   2545s]     skew_group clk/mode_mission with 224 clock sinks
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Constraint summary
[05/31 16:39:54   2545s]     ==================
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Transition constraints are active in the following delay corners:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     dc_slow:setup.late
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Cap constraints are active in the following delay corners:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     dc_slow:setup.late
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Transition constraint summary:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     ------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
[05/31 16:39:54   2545s]     ------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     dc_slow:setup.late (primary)         -            -              -                 -
[05/31 16:39:54   2545s]                  -                     0.060         226       auto extracted    all
[05/31 16:39:54   2545s]     ------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Capacitance constraint summary:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     ----------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
[05/31 16:39:54   2545s]     ----------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     dc_slow:setup.late (primary)        -            -                       -                         -
[05/31 16:39:54   2545s]                  -                    0.005          1        source_max_capacitance_property    all
[05/31 16:39:54   2545s]     ----------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Clock DAG hash initial state: 9070815864957023652 13892242298073376700
[05/31 16:39:54   2545s]     CTS services accumulated run-time stats initial state:
[05/31 16:39:54   2545s]       delay calculator: calls=62290, total_wall_time=2.704s, mean_wall_time=0.043ms
[05/31 16:39:54   2545s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:39:54   2545s]       steiner router: calls=44420, total_wall_time=0.364s, mean_wall_time=0.008ms
[05/31 16:39:54   2545s]     Clock DAG stats initial state:
[05/31 16:39:54   2545s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:39:54   2545s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:39:54   2545s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:39:54   2545s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:39:54   2545s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:39:54   2545s] UM:*                                                                   InitialState
[05/31 16:39:54   2545s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:39:54   2545s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Layer information for route type default_route_type_leaf:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     Layer    Preferred    Route    Res.          Cap.          RC
[05/31 16:39:54   2545s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     M1       N            V           8.420        0.183         1.540
[05/31 16:39:54   2545s]     M2       N            H          11.284        0.177         2.003
[05/31 16:39:54   2545s]     C1       Y            V           5.521        0.191         1.052
[05/31 16:39:54   2545s]     C2       Y            H           5.425        0.167         0.908
[05/31 16:39:54   2545s]     C3       N            V           5.425        0.168         0.911
[05/31 16:39:54   2545s]     C4       N            H           5.425        0.170         0.920
[05/31 16:39:54   2545s]     C5       N            V           5.425        0.170         0.923
[05/31 16:39:54   2545s]     JA       N            H           0.034        0.304         0.010
[05/31 16:39:54   2545s]     QA       N            V           0.006        0.374         0.002
[05/31 16:39:54   2545s]     QB       N            H           0.006        0.422         0.003
[05/31 16:39:54   2545s]     LB       N            V           0.007        0.455         0.003
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:39:54   2545s]     Unshielded; Mask Constraint: 0; Source: route_type.
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Layer information for route type default_route_type_nonleaf:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     Layer    Preferred    Route    Res.          Cap.          RC
[05/31 16:39:54   2545s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     M1       N            V          14.765        0.210         3.102
[05/31 16:39:54   2545s]     M2       N            H          20.553        0.184         3.778
[05/31 16:39:54   2545s]     C1       Y            V          12.709        0.216         2.742
[05/31 16:39:54   2545s]     C2       Y            H          12.752        0.186         2.378
[05/31 16:39:54   2545s]     C3       N            V          12.710        0.188         2.388
[05/31 16:39:54   2545s]     C4       N            H          12.702        0.191         2.431
[05/31 16:39:54   2545s]     C5       N            V          12.752        0.192         2.451
[05/31 16:39:54   2545s]     JA       N            H           0.034        0.378         0.013
[05/31 16:39:54   2545s]     QA       N            V           0.006        0.421         0.003
[05/31 16:39:54   2545s]     QB       N            H           0.006        0.468         0.003
[05/31 16:39:54   2545s]     LB       N            V           0.007        0.495         0.004
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/31 16:39:54   2545s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Layer information for route type default_route_type_nonleaf:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     Layer    Preferred    Route    Res.          Cap.          RC
[05/31 16:39:54   2545s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     M1       N            V           8.420        0.183         1.540
[05/31 16:39:54   2545s]     M2       N            H          11.284        0.177         2.003
[05/31 16:39:54   2545s]     C1       Y            V           5.521        0.191         1.052
[05/31 16:39:54   2545s]     C2       Y            H           5.425        0.167         0.908
[05/31 16:39:54   2545s]     C3       N            V           5.425        0.168         0.911
[05/31 16:39:54   2545s]     C4       N            H           5.425        0.170         0.920
[05/31 16:39:54   2545s]     C5       N            V           5.425        0.170         0.923
[05/31 16:39:54   2545s]     JA       N            H           0.034        0.304         0.010
[05/31 16:39:54   2545s]     QA       N            V           0.006        0.374         0.002
[05/31 16:39:54   2545s]     QB       N            H           0.006        0.422         0.003
[05/31 16:39:54   2545s]     LB       N            V           0.007        0.455         0.003
[05/31 16:39:54   2545s]     --------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Via selection for estimated routes (rule default):
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     -------------------------------------------------------------
[05/31 16:39:54   2545s]     Layer    Via Cell    Res.      Cap.     RC       Top of Stack
[05/31 16:39:54   2545s]     Range                (Ohm)     (fF)     (fs)     Only
[05/31 16:39:54   2545s]     -------------------------------------------------------------
[05/31 16:39:54   2545s]     M1-M2    VIA01       14.000    0.013    0.178    false
[05/31 16:39:54   2545s]     M2-C1    VIA02       16.000    0.014    0.229    false
[05/31 16:39:54   2545s]     C1-C2    VIA03       14.000    0.013    0.188    false
[05/31 16:39:54   2545s]     C2-C3    VIA04       14.000    0.013    0.176    false
[05/31 16:39:54   2545s]     C3-C4    VIA05       14.000    0.012    0.174    false
[05/31 16:39:54   2545s]     C4-C5    VIA06       14.000    0.012    0.167    false
[05/31 16:39:54   2545s]     C5-JA    VIA07        0.340    0.552    0.188    false
[05/31 16:39:54   2545s]     JA-QA    VIA08        0.055    2.116    0.116    false
[05/31 16:39:54   2545s]     QA-QB    VIA09        0.055    1.290    0.071    false
[05/31 16:39:54   2545s]     QB-LB    VIA10        0.025    3.184    0.080    false
[05/31 16:39:54   2545s]     -------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/31 16:39:54   2545s] Type 'man IMPCCOPT-2314' for more detail.
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Ideal and dont_touch net fanout counts:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     -----------------------------------------------------------
[05/31 16:39:54   2545s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/31 16:39:54   2545s]     -----------------------------------------------------------
[05/31 16:39:54   2545s]           1            10                      0
[05/31 16:39:54   2545s]          11           100                      0
[05/31 16:39:54   2545s]         101          1000                      1
[05/31 16:39:54   2545s]        1001         10000                      0
[05/31 16:39:54   2545s]       10001           +                        0
[05/31 16:39:54   2545s]     -----------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Top ideal and dont_touch nets by fanout:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     ---------------------
[05/31 16:39:54   2545s]     Net name    Fanout ()
[05/31 16:39:54   2545s]     ---------------------
[05/31 16:39:54   2545s]     clk            224
[05/31 16:39:54   2545s]     ---------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     No dont_touch hnets found in the clock tree
[05/31 16:39:54   2545s]     No dont_touch hpins found in the clock network.
[05/31 16:39:54   2545s]     Checking for illegal sizes of clock logic instances...
[05/31 16:39:54   2545s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Filtering reasons for cell type: buffer
[05/31 16:39:54   2545s]     =======================================
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     Clock trees    Power domain    Reason                         Library cells
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     all            auto-default    Library trimming               { UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_2P75
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3P75
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_5 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_7P5
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_M_4
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_2P5
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_5 }
[05/31 16:39:54   2545s]     all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_6
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_BUF_S_8 }
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Filtering reasons for cell type: inverter
[05/31 16:39:54   2545s]     =========================================
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     ------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     Clock trees    Power domain    Reason                         Library cells
[05/31 16:39:54   2545s]     ------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     all            auto-default    Library trimming               { UDB116SVT24_INV_1P5 }
[05/31 16:39:54   2545s]     all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_10
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_20
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_3
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6
[05/31 16:39:54   2545s]                                                                     UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9 }
[05/31 16:39:54   2545s]     ------------------------------------------------------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Validating CTS configuration done. (took cpu=0:00:05.3 real=0:00:05.3)
[05/31 16:39:54   2545s]     CCOpt configuration status: all checks passed.
[05/31 16:39:54   2545s]   Reconstructing clock tree datastructures, skew aware done.
[05/31 16:39:54   2545s] Initializing clock structures done.
[05/31 16:39:54   2545s] PRO...
[05/31 16:39:54   2545s]   PRO active optimizations:
[05/31 16:39:54   2545s]    - DRV fixing with sizing
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Detected clock skew data from CTS
[05/31 16:39:54   2545s]   ProEngine running partially connected to DB
[05/31 16:39:54   2545s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:39:54   2545s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s]   Clock DAG hash PRO initial state: 9070815864957023652 13892242298073376700
[05/31 16:39:54   2545s]   CTS services accumulated run-time stats PRO initial state:
[05/31 16:39:54   2545s]     delay calculator: calls=62291, total_wall_time=2.704s, mean_wall_time=0.043ms
[05/31 16:39:54   2545s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:39:54   2545s]     steiner router: calls=44420, total_wall_time=0.364s, mean_wall_time=0.008ms
[05/31 16:39:54   2545s]   Clock DAG stats PRO initial state:
[05/31 16:39:54   2545s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:39:54   2545s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:39:54   2545s]     misc counts      : r=1, pp=0, mci=0
[05/31 16:39:54   2545s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:39:54   2545s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:39:54   2545s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:39:54   2545s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:39:54   2545s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]   Clock DAG net violations PRO initial state:
[05/31 16:39:54   2545s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:39:54   2545s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/31 16:39:54   2545s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:39:54   2545s]   Primary reporting skew groups PRO initial state:
[05/31 16:39:54   2545s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:39:54   2545s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:39:54   2545s]   Skew group summary PRO initial state:
[05/31 16:39:54   2545s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:39:54   2545s]   Recomputing CTS skew targets...
[05/31 16:39:54   2545s]   Resolving skew group constraints...
[05/31 16:39:54   2545s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/31 16:39:54   2545s]   Resolving skew group constraints done.
[05/31 16:39:54   2545s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s]   PRO Fixing DRVs...
[05/31 16:39:54   2545s]     Clock DAG hash before 'PRO Fixing DRVs': 9070815864957023652 13892242298073376700
[05/31 16:39:54   2545s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]       delay calculator: calls=62291, total_wall_time=2.704s, mean_wall_time=0.043ms
[05/31 16:39:54   2545s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:39:54   2545s]       steiner router: calls=44420, total_wall_time=0.364s, mean_wall_time=0.008ms
[05/31 16:39:54   2545s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/31 16:39:54   2545s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Statistics: Fix DRVs (cell sizing):
[05/31 16:39:54   2545s]     ===================================
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Cell changes by Net Type:
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     top                0            0           0            0                    0                0
[05/31 16:39:54   2545s]     trunk              0            0           0            0                    0                0
[05/31 16:39:54   2545s]     leaf               0            0           0            0                    0                0
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     Total              0            0           0            0                    0                0
[05/31 16:39:54   2545s]     -------------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/31 16:39:54   2545s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/31 16:39:54   2545s]     
[05/31 16:39:54   2545s]     Clock DAG hash after 'PRO Fixing DRVs': 9070815864957023652 13892242298073376700
[05/31 16:39:54   2545s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]       delay calculator: calls=62291, total_wall_time=2.704s, mean_wall_time=0.043ms
[05/31 16:39:54   2545s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:39:54   2545s]       steiner router: calls=44420, total_wall_time=0.364s, mean_wall_time=0.008ms
[05/31 16:39:54   2545s]     Clock DAG stats after 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:39:54   2545s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:39:54   2545s]       misc counts      : r=1, pp=0, mci=0
[05/31 16:39:54   2545s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:39:54   2545s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:39:54   2545s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:39:54   2545s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:39:54   2545s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]     Clock DAG net violations after 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:39:54   2545s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:39:54   2545s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:39:54   2545s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:39:54   2545s]     Skew group summary after 'PRO Fixing DRVs':
[05/31 16:39:54   2545s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/31 16:39:54   2545s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:39:54   2545s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Slew Diagnostics: After DRV fixing
[05/31 16:39:54   2545s]   ==================================
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Global Causes:
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   -------------------------------------
[05/31 16:39:54   2545s]   Cause
[05/31 16:39:54   2545s]   -------------------------------------
[05/31 16:39:54   2545s]   DRV fixing with buffering is disabled
[05/31 16:39:54   2545s]   -------------------------------------
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Top 5 overslews:
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   ---------------------------------
[05/31 16:39:54   2545s]   Overslew    Causes    Driving Pin
[05/31 16:39:54   2545s]   ---------------------------------
[05/31 16:39:54   2545s]     (empty table)
[05/31 16:39:54   2545s]   ---------------------------------
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   -------------------
[05/31 16:39:54   2545s]   Cause    Occurences
[05/31 16:39:54   2545s]   -------------------
[05/31 16:39:54   2545s]     (empty table)
[05/31 16:39:54   2545s]   -------------------
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Violation diagnostics counts from the 0 nodes that have violations:
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   -------------------
[05/31 16:39:54   2545s]   Cause    Occurences
[05/31 16:39:54   2545s]   -------------------
[05/31 16:39:54   2545s]     (empty table)
[05/31 16:39:54   2545s]   -------------------
[05/31 16:39:54   2545s]   
[05/31 16:39:54   2545s]   Reconnecting optimized routes...
[05/31 16:39:54   2545s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s]   Set dirty flag on 0 instances, 0 nets
[05/31 16:39:54   2545s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/31 16:39:54   2545s]   SIAware is enabled.
[05/31 16:39:54   2545s] End AAE Lib Interpolated Model. (MEM=4043.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:54   2545s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s]   Clock DAG hash PRO final: 9070815864957023652 13892242298073376700
[05/31 16:39:54   2545s]   CTS services accumulated run-time stats PRO final:
[05/31 16:39:54   2545s]     delay calculator: calls=62292, total_wall_time=2.704s, mean_wall_time=0.043ms
[05/31 16:39:54   2545s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/31 16:39:54   2545s]     steiner router: calls=44420, total_wall_time=0.364s, mean_wall_time=0.008ms
[05/31 16:39:54   2545s]   Clock DAG stats PRO final:
[05/31 16:39:54   2545s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/31 16:39:54   2545s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/31 16:39:54   2545s]     misc counts      : r=1, pp=0, mci=0
[05/31 16:39:54   2545s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/31 16:39:54   2545s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/31 16:39:54   2545s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/31 16:39:54   2545s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/31 16:39:54   2545s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/31 16:39:54   2545s]   Clock DAG net violations PRO final:
[05/31 16:39:54   2545s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/31 16:39:54   2545s]   Clock DAG primary half-corner transition distribution PRO final:
[05/31 16:39:54   2545s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/31 16:39:54   2545s]   Primary reporting skew groups PRO final:
[05/31 16:39:54   2545s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:39:54   2545s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/31 16:39:54   2545s]   Skew group summary PRO final:
[05/31 16:39:54   2545s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/31 16:39:54   2545s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/31 16:39:54   2545s] PRO done.
[05/31 16:39:54   2545s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/31 16:39:54   2545s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/31 16:39:54   2545s] Net route status summary:
[05/31 16:39:54   2545s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:39:54   2545s]   Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/31 16:39:54   2545s] Updating delays...
[05/31 16:39:54   2545s] Updating delays done.
[05/31 16:39:54   2545s] PRO done. (took cpu=0:00:05.6 real=0:00:05.6)
[05/31 16:39:54   2545s] Leaving CCOpt scope - Cleaning up placement interface...
[05/31 16:39:54   2545s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4120.9M, EPOCH TIME: 1748723994.103587
[05/31 16:39:54   2545s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/31 16:39:54   2545s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:54   2545s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:54   2545s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:54   2545s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.024, MEM:3995.9M, EPOCH TIME: 1748723994.127172
[05/31 16:39:54   2545s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/31 16:39:54   2545s] *** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:42:25.5/0:49:09.6 (0.9), mem = 3995.9M
[05/31 16:39:54   2545s] 
[05/31 16:39:54   2545s] =============================================================================================
[05/31 16:39:54   2545s]  Step TAT Report : ClockDrv #1 / optDesign #1                                   23.10-p003_1
[05/31 16:39:54   2545s] =============================================================================================
[05/31 16:39:54   2545s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:39:54   2545s] ---------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s] [ OptimizationStep       ]      1   0:00:05.4  (  95.2 % )     0:00:05.7 /  0:00:05.7    1.0
[05/31 16:39:54   2545s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:39:54   2545s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:39:54   2545s] [ DetailPlaceInit        ]      1   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:39:54   2545s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:39:54   2545s] ---------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s]  ClockDrv #1 TOTAL                  0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.7    1.0
[05/31 16:39:54   2545s] ---------------------------------------------------------------------------------------------
[05/31 16:39:54   2545s] 
[05/31 16:39:54   2545s] Begin: Collecting metrics
[05/31 16:39:54   2545s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    48.702 | 48.702 |   0 |       14.35 | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro       |           |        |     |             | 0:00:06  |        4044 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/31 16:39:54   2545s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4205.0M, current mem=4202.7M)

[05/31 16:39:54   2545s] End: Collecting metrics
[05/31 16:39:54   2545s] skipped the cell partition in DRV
[05/31 16:39:54   2545s] Leakage Power Opt: re-selecting buf/inv list 
[05/31 16:39:54   2545s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 16:39:54   2545s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:39:54   2545s] optDesignOneStep: Power Flow
[05/31 16:39:54   2545s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/31 16:39:54   2545s] Deleting Lib Analyzer.
[05/31 16:39:54   2545s] **INFO: Start fixing DRV (Mem = 3991.90M) ...
[05/31 16:39:54   2545s] Begin: GigaOpt DRV Optimization
[05/31 16:39:54   2545s] Glitch fixing enabled
[05/31 16:39:54   2545s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/31 16:39:54   2545s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:25.7/0:49:09.8 (0.9), mem = 3991.9M
[05/31 16:39:54   2545s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:39:54   2545s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:39:54   2545s] End AAE Lib Interpolated Model. (MEM=3991.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:39:54   2545s] Processing average sequential pin duty cycle 
[05/31 16:39:54   2545s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.21
[05/31 16:39:54   2545s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:39:54   2545s] 
[05/31 16:39:54   2545s] Creating Lib Analyzer ...
[05/31 16:39:54   2546s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:39:54   2546s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:39:54   2546s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:39:54   2546s] 
[05/31 16:39:54   2546s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:39:56   2548s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:28 mem=3995.9M
[05/31 16:39:56   2548s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:28 mem=3995.9M
[05/31 16:39:56   2548s] Creating Lib Analyzer, finished. 
[05/31 16:39:56   2548s] #optDebug: Start CG creation (mem=3995.9M)
[05/31 16:39:56   2548s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:57   2548s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:57   2548s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:57   2549s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:57   2549s] ToF 92.5580um
[05/31 16:39:58   2549s] (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgPrt (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgEgp (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgPbk (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgNrb(cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgObs (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgCon (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s]  ...processing cgPdm (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=4175.6M)
[05/31 16:39:58   2549s] (I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
[05/31 16:39:58   2549s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:39:58   2549s] 
[05/31 16:39:58   2549s] Active Setup views: view_slow_mission 
[05/31 16:39:58   2549s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4175.6M, EPOCH TIME: 1748723998.548872
[05/31 16:39:58   2549s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:58   2549s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:58   2550s] 
[05/31 16:39:58   2550s] 
[05/31 16:39:58   2550s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:39:58   2550s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.238, MEM:4175.6M, EPOCH TIME: 1748723998.787267
[05/31 16:39:58   2550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:58   2550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:58   2550s] [oiPhyDebug] optDemand 515715120.00, spDemand 515715120.00.
[05/31 16:39:58   2550s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1124
[05/31 16:39:58   2550s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/31 16:39:58   2550s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:42:30 mem=4175.6M
[05/31 16:39:58   2550s] OPERPROF: Starting DPlace-Init at level 1, MEM:4175.6M, EPOCH TIME: 1748723998.805687
[05/31 16:39:58   2550s] Processing tracks to init pin-track alignment.
[05/31 16:39:58   2550s] z: 1, totalTracks: 1
[05/31 16:39:58   2550s] z: 3, totalTracks: 1
[05/31 16:39:58   2550s] z: 5, totalTracks: 1
[05/31 16:39:58   2550s] z: 7, totalTracks: 1
[05/31 16:39:58   2550s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:39:58   2550s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:39:58   2550s] Initializing Route Infrastructure for color support ...
[05/31 16:39:58   2550s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4175.6M, EPOCH TIME: 1748723998.805938
[05/31 16:39:58   2550s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:4175.6M, EPOCH TIME: 1748723998.808824
[05/31 16:39:58   2550s] Route Infrastructure Initialized for color support successfully.
[05/31 16:39:58   2550s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:39:58   2550s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4175.6M, EPOCH TIME: 1748723998.814551
[05/31 16:39:58   2550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:58   2550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:39:59   2550s] 
[05/31 16:39:59   2550s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:39:59   2550s] 
[05/31 16:39:59   2550s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:39:59   2550s] 
[05/31 16:39:59   2550s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:39:59   2550s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.236, MEM:4175.6M, EPOCH TIME: 1748723999.051012
[05/31 16:39:59   2550s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4175.6M, EPOCH TIME: 1748723999.051108
[05/31 16:39:59   2550s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4175.6M, EPOCH TIME: 1748723999.051194
[05/31 16:39:59   2550s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4175.6MB).
[05/31 16:39:59   2550s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.246, MEM:4175.6M, EPOCH TIME: 1748723999.051518
[05/31 16:39:59   2550s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 16:39:59   2550s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1124
[05/31 16:39:59   2550s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:42:30 mem=4175.6M
[05/31 16:39:59   2550s] ### Creating RouteCongInterface, started
[05/31 16:39:59   2550s] ### Creating RouteCongInterface, finished
[05/31 16:39:59   2550s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:59   2550s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:59   2550s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:59   2551s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:39:59   2551s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:40:00   2551s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:40:00   2551s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:40:00   2551s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:40:00   2551s] AoF 658.8040um
[05/31 16:40:00   2551s]  unitDynamic=0.272822266247 unitLeakage=2.69515, designSmallDynamic=2.315181957524 designSmallLeakge=11.698031600845 largestInvLkgPwrAreaRatio=0.000107043283 smallCellArea_=125280.0 
[05/31 16:40:01   2552s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/31 16:40:01   2552s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 16:40:01   2552s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 16:40:01   2552s] [GPS-DRV] costLowerBound: 0.1
[05/31 16:40:01   2552s] [GPS-DRV] setupTNSCost  : 0.3
[05/31 16:40:01   2552s] [GPS-DRV] maxIter       : 10
[05/31 16:40:01   2552s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 16:40:01   2552s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 16:40:01   2552s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 16:40:01   2552s] [GPS-DRV] maxDensity (design): 0.95
[05/31 16:40:01   2552s] [GPS-DRV] maxLocalDensity: 0.96
[05/31 16:40:01   2552s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 16:40:01   2552s] [GPS-DRV] Dflt RT Characteristic Length 413.081um AoF 658.804um x 1
[05/31 16:40:01   2552s] [GPS-DRV] isCPECostingOn: true
[05/31 16:40:01   2552s] [GPS-DRV] MaintainWNS: 1
[05/31 16:40:01   2552s] [GPS-DRV] All active and enabled setup views
[05/31 16:40:01   2552s] [GPS-DRV]     view_slow_mission
[05/31 16:40:01   2552s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 16:40:01   2552s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 16:40:01   2552s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/31 16:40:01   2552s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 16:40:01   2552s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4191.6M, EPOCH TIME: 1748724001.022704
[05/31 16:40:01   2552s] Found 0 hard placement blockage before merging.
[05/31 16:40:01   2552s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4191.6M, EPOCH TIME: 1748724001.022827
[05/31 16:40:01   2552s] ** INFO: Initializing Glitch Interface
[05/31 16:40:01   2552s] [GPS-DRV] ROI - costFactor(area: 0.472869; leakageP: 1; dynamicP: 1; setupTNS:0.3)
[05/31 16:40:01   2552s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 2.69515; DynamicP: 0.272822)DBU
[05/31 16:40:01   2552s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:40:01   2552s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/31 16:40:01   2552s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:40:01   2552s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 16:40:01   2552s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:40:01   2552s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:40:01   2552s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    48.70|     0.00|       0|       0|       0| 14.35%|          |         |
[05/31 16:40:01   2552s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 16:40:01   2552s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    48.70|     0.00|       0|       0|       0| 14.35%| 0:00:00.0|  4191.6M|
[05/31 16:40:01   2552s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 16:40:01   2552s] Bottom Preferred Layer:
[05/31 16:40:01   2552s]     None
[05/31 16:40:01   2552s] Via Pillar Rule:
[05/31 16:40:01   2552s]     None
[05/31 16:40:01   2552s] Finished writing unified metrics of routing constraints.
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4191.6M) ***
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:40:01   2552s] Total-nets :: 1145, Stn-nets :: 0, ratio :: 0 %, Total-len 5229.39, Stn-len 0
[05/31 16:40:01   2552s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1124
[05/31 16:40:01   2552s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4191.6M, EPOCH TIME: 1748724001.075363
[05/31 16:40:01   2552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1124).
[05/31 16:40:01   2552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:4098.6M, EPOCH TIME: 1748724001.096749
[05/31 16:40:01   2552s] (I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
[05/31 16:40:01   2552s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:40:01   2552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.21
[05/31 16:40:01   2552s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.8/0:00:06.8 (1.0), totSession cpu/real = 0:42:32.5/0:49:16.6 (0.9), mem = 4098.6M
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s] =============================================================================================
[05/31 16:40:01   2552s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.10-p003_1
[05/31 16:40:01   2552s] =============================================================================================
[05/31 16:40:01   2552s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:40:01   2552s] ---------------------------------------------------------------------------------------------
[05/31 16:40:01   2552s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:01   2552s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  38.5 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:40:01   2552s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:01   2552s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:40:01   2552s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:40:01   2552s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:01   2552s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:01   2552s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/31 16:40:01   2552s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[05/31 16:40:01   2552s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:40:01   2552s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:01   2552s] [ PowerUnitCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:40:01   2552s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.3    1.0
[05/31 16:40:01   2552s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:01   2552s] [ MISC                   ]          0:00:03.9  (  56.8 % )     0:00:03.9 /  0:00:03.9    1.0
[05/31 16:40:01   2552s] ---------------------------------------------------------------------------------------------
[05/31 16:40:01   2552s]  DrvOpt #1 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.8    1.0
[05/31 16:40:01   2552s] ---------------------------------------------------------------------------------------------
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s] drv optimizer changes nothing and skips refinePlace
[05/31 16:40:01   2552s] End: GigaOpt DRV Optimization
[05/31 16:40:01   2552s] **optDesign ... cpu = 0:08:12, real = 0:08:13, mem = 4306.1M, totSessionCpu=0:42:32 **
[05/31 16:40:01   2552s] Begin: Collecting metrics
[05/31 16:40:01   2552s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing  |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:40:01   2552s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4306.1M, current mem=4306.1M)

[05/31 16:40:01   2552s] End: Collecting metrics
[05/31 16:40:01   2552s] *info:
[05/31 16:40:01   2552s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 4098.61M).
[05/31 16:40:01   2552s] Leakage Power Opt: resetting the buf/inv selection
[05/31 16:40:01   2552s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4098.6M, EPOCH TIME: 1748724001.228978
[05/31 16:40:01   2552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:01   2552s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:4098.6M, EPOCH TIME: 1748724001.465539
[05/31 16:40:01   2552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] ** INFO: Initializing Glitch Interface
[05/31 16:40:01   2552s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=4098.6M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------

[05/31 16:40:01   2552s] **optDesign ... cpu = 0:08:12, real = 0:08:13, mem = 4306.1M, totSessionCpu=0:42:33 **
[05/31 16:40:01   2552s] ** INFO: Initializing Glitch Interface
[05/31 16:40:01   2552s]   DRV Snapshot: (REF)
[05/31 16:40:01   2552s]          Tran DRV: 0 (0)
[05/31 16:40:01   2552s]           Cap DRV: 0 (0)
[05/31 16:40:01   2552s]        Fanout DRV: 0 (0)
[05/31 16:40:01   2552s]            Glitch: 0 (0)
[05/31 16:40:01   2552s] *** Timing Is met
[05/31 16:40:01   2552s] *** Check timing (0:00:00.0)
[05/31 16:40:01   2552s] *** Setup timing is met (target slack 0ns)
[05/31 16:40:01   2552s]   Timing Snapshot: (REF)
[05/31 16:40:01   2552s]      Weighted WNS: 0.000
[05/31 16:40:01   2552s]       All  PG WNS: 0.000
[05/31 16:40:01   2552s]       High PG WNS: 0.000
[05/31 16:40:01   2552s]       All  PG TNS: 0.000
[05/31 16:40:01   2552s]       High PG TNS: 0.000
[05/31 16:40:01   2552s]       Low  PG TNS: 0.000
[05/31 16:40:01   2552s]    Category Slack: { [L, 48.702] [H, 49.719] }
[05/31 16:40:01   2552s] 
[05/31 16:40:01   2552s] **INFO: flowCheckPoint #3 OptimizationHold
[05/31 16:40:01   2552s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 16:40:01   2552s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4156.9M, EPOCH TIME: 1748724001.561317
[05/31 16:40:01   2552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2553s] 
[05/31 16:40:01   2553s] 
[05/31 16:40:01   2553s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:01   2553s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.235, MEM:4156.9M, EPOCH TIME: 1748724001.796783
[05/31 16:40:01   2553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:01   2553s] GigaOpt Hold Optimizer is used
[05/31 16:40:01   2553s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/31 16:40:01   2553s] Include MVT Delays for Hold Opt
[05/31 16:40:01   2553s] 
[05/31 16:40:01   2553s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:40:01   2553s] Deleting Lib Analyzer.
[05/31 16:40:01   2553s] 
[05/31 16:40:01   2553s] TimeStamp Deleting Cell Server End ...
[05/31 16:40:01   2553s] <optDesign CMD> fixhold  no -lvt Cells
[05/31 16:40:01   2553s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/31 16:40:01   2553s] optDesignOneStep: Power Flow
[05/31 16:40:01   2553s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/31 16:40:01   2553s] End AAE Lib Interpolated Model. (MEM=4156.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:40:01   2553s] 
[05/31 16:40:01   2553s] Creating Lib Analyzer ...
[05/31 16:40:01   2553s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:40:01   2553s] 
[05/31 16:40:01   2553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:40:01   2553s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:40:01   2553s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:40:02   2553s] Summary for sequential cells identification: 
[05/31 16:40:02   2553s]   Identified SBFF number: 299
[05/31 16:40:02   2553s]   Identified MBFF number: 75
[05/31 16:40:02   2553s]   Identified SB Latch number: 22
[05/31 16:40:02   2553s]   Identified MB Latch number: 0
[05/31 16:40:02   2553s]   Not identified SBFF number: 15
[05/31 16:40:02   2553s]   Not identified MBFF number: 0
[05/31 16:40:02   2553s]   Not identified SB Latch number: 0
[05/31 16:40:02   2553s]   Not identified MB Latch number: 0
[05/31 16:40:02   2553s]   Number of sequential cells which are not FFs: 45
[05/31 16:40:02   2553s]  Visiting view : view_slow_mission
[05/31 16:40:02   2553s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/31 16:40:02   2553s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/31 16:40:02   2553s]  Visiting view : view_fast_mission
[05/31 16:40:02   2553s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/31 16:40:02   2553s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/31 16:40:02   2553s] TLC MultiMap info (StdDelay):
[05/31 16:40:02   2553s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/31 16:40:02   2553s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/31 16:40:02   2553s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/31 16:40:02   2553s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/31 16:40:02   2553s]  Setting StdDelay to: 11ps
[05/31 16:40:02   2553s] 
[05/31 16:40:02   2553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:40:02   2553s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:40:02   2553s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/31 16:40:02   2553s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:40:02   2553s] 
[05/31 16:40:02   2553s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:40:03   2555s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:35 mem=4156.9M
[05/31 16:40:04   2555s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:36 mem=4156.9M
[05/31 16:40:04   2555s] Creating Lib Analyzer, finished. 
[05/31 16:40:04   2555s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:36 mem=4156.9M ***
[05/31 16:40:04   2555s] *** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:42:35.5/0:49:19.7 (0.9), mem = 4156.9M
[05/31 16:40:04   2555s] Processing average sequential pin duty cycle 
[05/31 16:40:04   2555s] Saving timing graph ...
[05/31 16:40:04   2555s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/opt_timing_graph_HseTbs
[05/31 16:40:04   2555s] Disk Usage:
[05/31 16:40:04   2555s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 16:40:04   2555s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57397632  99888768  37% /users/ssokolovskiy
[05/31 16:40:04   2555s] Done save timing graph
[05/31 16:40:04   2555s] Disk Usage:
[05/31 16:40:04   2555s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 16:40:04   2555s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57397632  99888768  37% /users/ssokolovskiy
[05/31 16:40:04   2555s] Latch borrow mode reset to max_borrow
[05/31 16:40:04   2555s] OPTC: user 20.0
[05/31 16:40:04   2555s] 
[05/31 16:40:04   2555s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:40:04   2555s] Deleting Lib Analyzer.
[05/31 16:40:04   2555s] 
[05/31 16:40:04   2555s] TimeStamp Deleting Cell Server End ...
[05/31 16:40:04   2555s] Starting delay calculation for Hold views
[05/31 16:40:04   2556s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:40:04   2556s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 16:40:04   2556s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:40:05   2556s] #################################################################################
[05/31 16:40:05   2556s] # Design Stage: PostRoute
[05/31 16:40:05   2556s] # Design Name: TOP
[05/31 16:40:05   2556s] # Design Mode: 22nm
[05/31 16:40:05   2556s] # Analysis Mode: MMMC OCV 
[05/31 16:40:05   2556s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:40:05   2556s] # Signoff Settings: SI On 
[05/31 16:40:05   2556s] #################################################################################
[05/31 16:40:05   2556s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:40:05   2556s] Setting infinite Tws ...
[05/31 16:40:05   2556s] First Iteration Infinite Tw... 
[05/31 16:40:05   2556s] Calculate late delays in OCV mode...
[05/31 16:40:05   2556s] Calculate early delays in OCV mode...
[05/31 16:40:05   2556s] Topological Sorting (REAL = 0:00:00.0, MEM = 4140.8M, InitMEM = 4140.8M)
[05/31 16:40:05   2556s] Start delay calculation (fullDC) (1 T). (MEM=3778.53)
[05/31 16:40:05   2556s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:40:05   2556s] End AAE Lib Interpolated Model. (MEM=4140.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:40:05   2556s] Total number of fetched objects 1145
[05/31 16:40:05   2556s] AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
[05/31 16:40:05   2556s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:40:05   2556s] End delay calculation. (MEM=3791.82 CPU=0:00:00.4 REAL=0:00:00.0)
[05/31 16:40:05   2556s] End delay calculation (fullDC). (MEM=3791.82 CPU=0:00:00.5 REAL=0:00:00.0)
[05/31 16:40:05   2556s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:40:05   2556s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4108.8M) ***
[05/31 16:40:05   2557s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4116.8M)
[05/31 16:40:05   2557s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:40:05   2557s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4116.8M)
[05/31 16:40:05   2557s] 
[05/31 16:40:05   2557s] Executing IPO callback for view pruning ..
[05/31 16:40:05   2557s] 
[05/31 16:40:05   2557s] Active hold views:
[05/31 16:40:05   2557s]  view_fast_mission
[05/31 16:40:05   2557s]   Dominating endpoints: 0
[05/31 16:40:05   2557s]   Dominating TNS: -0.000
[05/31 16:40:05   2557s] 
[05/31 16:40:05   2557s] Starting SI iteration 2
[05/31 16:40:05   2557s] Calculate late delays in OCV mode...
[05/31 16:40:05   2557s] Calculate early delays in OCV mode...
[05/31 16:40:05   2557s] Start delay calculation (fullDC) (1 T). (MEM=3748.9)
[05/31 16:40:05   2557s] End AAE Lib Interpolated Model. (MEM=4081.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:40:06   2557s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:40:06   2557s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1145. 
[05/31 16:40:06   2557s] Total number of fetched objects 1145
[05/31 16:40:06   2557s] AAE_INFO-618: Total number of nets in the design is 1147,  41.0 percent of the nets selected for SI analysis
[05/31 16:40:06   2557s] End delay calculation. (MEM=3753.51 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 16:40:06   2557s] End delay calculation (fullDC). (MEM=3753.51 CPU=0:00:00.3 REAL=0:00:01.0)
[05/31 16:40:06   2557s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 4104.6M) ***
[05/31 16:40:06   2557s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:42:38 mem=4112.6M)
[05/31 16:40:06   2557s] Done building cte hold timing graph (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:42:38 mem=4112.6M ***
[05/31 16:40:06   2558s] Done building hold timer [4428 node(s), 6653 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:42:38 mem=4147.7M ***
[05/31 16:40:06   2558s] OPTC: m4 20.0 50.0
[05/31 16:40:06   2558s] OPTC: view 50.0
[05/31 16:40:06   2558s] Restoring timing graph ...
[05/31 16:40:07   2558s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 16:40:07   2558s] Done restore timing graph
[05/31 16:40:07   2558s] Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:42:39 mem=4159.7M ***
[05/31 16:40:07   2558s] *info: category slack lower bound [L 0.0] default
[05/31 16:40:07   2558s] *info: category slack lower bound [H 0.0] reg2reg 
[05/31 16:40:07   2558s] --------------------------------------------------- 
[05/31 16:40:07   2558s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/31 16:40:07   2558s] --------------------------------------------------- 
[05/31 16:40:07   2558s]          WNS    reg2regWNS
[05/31 16:40:07   2558s]    48.702 ns     49.719 ns
[05/31 16:40:07   2558s] --------------------------------------------------- 
[05/31 16:40:07   2558s] OPTC: m4 50.0 50.0
[05/31 16:40:07   2558s] OPTC: view 50.0
[05/31 16:40:07   2558s] Setting latch borrow mode to budget during optimization.
[05/31 16:40:07   2559s] Processing average sequential pin duty cycle 
[05/31 16:40:07   2559s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:40:07   2559s] 
[05/31 16:40:07   2559s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:40:07   2559s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:40:07   2559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:40:07   2559s] Summary for sequential cells identification: 
[05/31 16:40:07   2559s]   Identified SBFF number: 299
[05/31 16:40:07   2559s]   Identified MBFF number: 75
[05/31 16:40:07   2559s]   Identified SB Latch number: 22
[05/31 16:40:07   2559s]   Identified MB Latch number: 0
[05/31 16:40:07   2559s]   Not identified SBFF number: 15
[05/31 16:40:07   2559s]   Not identified MBFF number: 0
[05/31 16:40:07   2559s]   Not identified SB Latch number: 0
[05/31 16:40:07   2559s]   Not identified MB Latch number: 0
[05/31 16:40:07   2559s]   Number of sequential cells which are not FFs: 45
[05/31 16:40:07   2559s]  Visiting view : view_slow_mission
[05/31 16:40:07   2559s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/31 16:40:07   2559s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/31 16:40:07   2559s]  Visiting view : view_fast_mission
[05/31 16:40:07   2559s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/31 16:40:07   2559s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/31 16:40:07   2559s] TLC MultiMap info (StdDelay):
[05/31 16:40:07   2559s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/31 16:40:07   2559s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/31 16:40:07   2559s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/31 16:40:07   2559s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/31 16:40:07   2559s]  Setting StdDelay to: 11ps
[05/31 16:40:07   2559s] 
[05/31 16:40:07   2559s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:40:08   2559s] 
[05/31 16:40:08   2559s] Creating Lib Analyzer ...
[05/31 16:40:08   2559s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:40:08   2559s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/31 16:40:08   2559s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:40:08   2559s] 
[05/31 16:40:08   2559s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:40:09   2561s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:41 mem=4167.7M
[05/31 16:40:10   2561s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:41 mem=4167.7M
[05/31 16:40:10   2561s] Creating Lib Analyzer, finished. 
[05/31 16:40:10   2561s] 
[05/31 16:40:10   2561s] *Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
[05/31 16:40:10   2561s] *Info: worst delay setup view: view_slow_mission
[05/31 16:40:10   2561s] Footprint list for hold buffering (delay unit: ps)
[05/31 16:40:10   2561s] =================================================================
[05/31 16:40:10   2561s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/31 16:40:10   2561s] ------------------------------------------------------------------
[05/31 16:40:10   2561s] *Info:        9.3       1.71     22.28    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/31 16:40:10   2561s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/31 16:40:10   2561s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/31 16:40:10   2561s] *Info:       11.0       1.65     45.63    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/31 16:40:10   2561s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/31 16:40:10   2561s] *Info:       10.6       1.60     14.86    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/31 16:40:10   2561s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/31 16:40:10   2561s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/31 16:40:10   2561s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/31 16:40:10   2561s] *Info:       10.7       1.60     26.53    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/31 16:40:10   2561s] *Info:       11.1       1.51     26.53    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/31 16:40:10   2561s] *Info:        8.5       1.64     10.61    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/31 16:40:10   2561s] *Info:        8.9       1.56     10.61    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/31 16:40:10   2561s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/31 16:40:10   2561s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/31 16:40:10   2561s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/31 16:40:10   2561s] *Info:       10.9       1.62     16.98    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/31 16:40:10   2561s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/31 16:40:10   2561s] *Info:        9.6       1.56      8.49    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/31 16:40:10   2561s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/31 16:40:10   2561s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/31 16:40:10   2561s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/31 16:40:10   2561s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/31 16:40:10   2561s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/31 16:40:10   2561s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/31 16:40:10   2561s] *Info:        9.6       1.56      8.49   12.0   5.71 UDB116SVT24_BUF_7P5 (A,X)
[05/31 16:40:10   2561s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/31 16:40:10   2561s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/31 16:40:10   2561s] *Info:        9.6       1.66      8.49   13.0   4.96 UDB116SVT24_BUF_9 (A,X)
[05/31 16:40:10   2561s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/31 16:40:10   2561s] *Info:        9.2       1.67      7.43   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/31 16:40:10   2561s] *Info:        9.6       1.75      7.43   18.0   5.08 UDB116SVT24_BUF_S_10 (A,X)
[05/31 16:40:10   2561s] *Info:        9.1       1.67      6.37   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/31 16:40:10   2561s] *Info:        9.2       1.75      7.43   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/31 16:40:10   2561s] *Info:        9.5       1.63      4.24   27.0   2.81 UDB116SVT24_BUF_16P5 (A,X)
[05/31 16:40:10   2561s] *Info:        9.5       1.66      6.37   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/31 16:40:10   2561s] *Info:        9.6       1.67      4.24   33.0   2.58 UDB116SVT24_BUF_S_20 (A,X)
[05/31 16:40:10   2561s] *Info:        9.8       1.69      4.24   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/31 16:40:10   2561s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/31 16:40:10   2561s] *Info:       10.3       1.64      2.12   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/31 16:40:10   2561s] =================================================================
[05/31 16:40:10   2561s] Hold Timer stdDelay =  6.9ps
[05/31 16:40:10   2561s]  Visiting view : view_fast_mission
[05/31 16:40:10   2561s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/31 16:40:10   2561s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/31 16:40:10   2561s] Hold Timer stdDelay =  6.9ps (view_fast_mission)
[05/31 16:40:10   2561s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4167.7M, EPOCH TIME: 1748724010.416846
[05/31 16:40:10   2561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:10   2561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:10   2561s] 
[05/31 16:40:10   2561s] 
[05/31 16:40:10   2561s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:10   2561s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.242, MEM:4167.7M, EPOCH TIME: 1748724010.658459
[05/31 16:40:10   2561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:10   2561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:10   2561s] ** INFO: Initializing Glitch Interface
[05/31 16:40:10   2561s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.399 | -10.067 | -0.526  |
|    Violating Paths:|   227   |   221   |   19    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------

[05/31 16:40:10   2561s] **optDesign ... cpu = 0:08:21, real = 0:08:22, mem = 4360.3M, totSessionCpu=0:42:42 **
[05/31 16:40:10   2561s] Begin: Collecting metrics
[05/31 16:40:10   2561s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing    |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2 |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:40:10   2562s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4360.3M, current mem=4360.3M)

[05/31 16:40:10   2562s] End: Collecting metrics
[05/31 16:40:10   2562s] *** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:06.5/0:00:06.7 (1.0), totSession cpu/real = 0:42:42.0/0:49:26.3 (0.9), mem = 4126.8M
[05/31 16:40:10   2562s] 
[05/31 16:40:10   2562s] =============================================================================================
[05/31 16:40:10   2562s]  Step TAT Report : BuildHoldData #2 / optDesign #1                              23.10-p003_1
[05/31 16:40:10   2562s] =============================================================================================
[05/31 16:40:10   2562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:40:10   2562s] ---------------------------------------------------------------------------------------------
[05/31 16:40:10   2562s] [ ViewPruning            ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:40:10   2562s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:40:10   2562s] [ MetricReport           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:40:10   2562s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:40:10   2562s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:10   2562s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  31.9 % )     0:00:02.1 /  0:00:02.1    1.0
[05/31 16:40:10   2562s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:10   2562s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:40:10   2562s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:10   2562s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:40:10   2562s] [ UpdateTimingGraph      ]      5   0:00:01.2  (  17.7 % )     0:00:02.1 /  0:00:02.1    1.0
[05/31 16:40:10   2562s] [ FullDelayCalc          ]      2   0:00:00.8  (  12.7 % )     0:00:00.8 /  0:00:00.8    0.9
[05/31 16:40:10   2562s] [ TimingUpdate           ]      9   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:40:10   2562s] [ TimingReport           ]      2   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:40:10   2562s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:10   2562s] [ SaveTimingGraph        ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:40:10   2562s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/31 16:40:10   2562s] [ PropagateActivity      ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 16:40:10   2562s] [ MISC                   ]          0:00:01.0  (  14.9 % )     0:00:01.0 /  0:00:00.9    0.9
[05/31 16:40:10   2562s] ---------------------------------------------------------------------------------------------
[05/31 16:40:10   2562s]  BuildHoldData #2 TOTAL             0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.5    1.0
[05/31 16:40:10   2562s] ---------------------------------------------------------------------------------------------
[05/31 16:40:10   2562s] 
[05/31 16:40:10   2562s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:42.0/0:49:26.3 (0.9), mem = 4126.8M
[05/31 16:40:10   2562s] Processing average sequential pin duty cycle 
[05/31 16:40:10   2562s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.22
[05/31 16:40:11   2562s] (I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
[05/31 16:40:11   2562s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s] Active Setup views: view_slow_mission 
[05/31 16:40:11   2562s] HoldSingleBuffer minRootGain=4
[05/31 16:40:11   2562s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[05/31 16:40:11   2562s] HoldSingleBuffer minRootGain=4
[05/31 16:40:11   2562s] HoldSingleBuffer minRootGain=4
[05/31 16:40:11   2562s] HoldSingleBuffer minRootGain=4
[05/31 16:40:11   2562s] *info: Run optDesign holdfix with 1 thread.
[05/31 16:40:11   2562s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:40:11   2562s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:40:11   2562s] --------------------------------------------------- 
[05/31 16:40:11   2562s]    Hold Timing Summary  - Initial 
[05/31 16:40:11   2562s] --------------------------------------------------- 
[05/31 16:40:11   2562s]  Target slack:       0.0500 ns
[05/31 16:40:11   2562s]  View: view_fast_mission 
[05/31 16:40:11   2562s]    WNS:      -0.0858  >>>  WNS:      -0.1358 with TargetSlack
[05/31 16:40:11   2562s]    TNS:     -10.3976  >>>  TNS:     -21.7898 with TargetSlack
[05/31 16:40:11   2562s]    VP :          227  >>>  VP:          228  with TargetSlack
[05/31 16:40:11   2562s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D
[05/31 16:40:11   2562s] --------------------------------------------------- 
[05/31 16:40:11   2562s] Info: Do not create the CCOpt slew target map as it already exists.
[05/31 16:40:11   2562s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4184.9M, EPOCH TIME: 1748724011.113085
[05/31 16:40:11   2562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:11   2562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:11   2562s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.248, MEM:4184.9M, EPOCH TIME: 1748724011.360617
[05/31 16:40:11   2562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:11   2562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:11   2562s] [oiPhyDebug] optDemand 515715120.00, spDemand 515715120.00.
[05/31 16:40:11   2562s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1124
[05/31 16:40:11   2562s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:40:11   2562s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:42:43 mem=4184.9M
[05/31 16:40:11   2562s] OPERPROF: Starting DPlace-Init at level 1, MEM:4184.9M, EPOCH TIME: 1748724011.378883
[05/31 16:40:11   2562s] Processing tracks to init pin-track alignment.
[05/31 16:40:11   2562s] z: 1, totalTracks: 1
[05/31 16:40:11   2562s] z: 3, totalTracks: 1
[05/31 16:40:11   2562s] z: 5, totalTracks: 1
[05/31 16:40:11   2562s] z: 7, totalTracks: 1
[05/31 16:40:11   2562s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:40:11   2562s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:40:11   2562s] Initializing Route Infrastructure for color support ...
[05/31 16:40:11   2562s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4184.9M, EPOCH TIME: 1748724011.379145
[05/31 16:40:11   2562s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:4184.9M, EPOCH TIME: 1748724011.382035
[05/31 16:40:11   2562s] Route Infrastructure Initialized for color support successfully.
[05/31 16:40:11   2562s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:40:11   2562s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4184.9M, EPOCH TIME: 1748724011.387623
[05/31 16:40:11   2562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:11   2562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:40:11   2562s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.236, MEM:4184.9M, EPOCH TIME: 1748724011.623545
[05/31 16:40:11   2562s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4184.9M, EPOCH TIME: 1748724011.623654
[05/31 16:40:11   2562s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4184.9M, EPOCH TIME: 1748724011.623776
[05/31 16:40:11   2562s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4184.9MB).
[05/31 16:40:11   2562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.245, MEM:4184.9M, EPOCH TIME: 1748724011.624133
[05/31 16:40:11   2562s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 16:40:11   2562s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1124
[05/31 16:40:11   2562s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:42:43 mem=4184.9M
[05/31 16:40:11   2562s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4184.9M, EPOCH TIME: 1748724011.631320
[05/31 16:40:11   2562s] Found 0 hard placement blockage before merging.
[05/31 16:40:11   2562s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4184.9M, EPOCH TIME: 1748724011.631414
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s] *** Starting Core Fixing (fixHold) cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:42:43 mem=4184.9M density=14.346% ***
[05/31 16:40:11   2562s] Optimizer Target Slack 0.000 StdDelay is 0.00690  
[05/31 16:40:11   2562s] ### Creating RouteCongInterface, started
[05/31 16:40:11   2562s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.346%
------------------------------------------------------------------
[05/31 16:40:11   2562s] (I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
[05/31 16:40:11   2562s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:40:11   2562s] *info: Hold Batch Commit is enabled
[05/31 16:40:11   2562s] *info: Levelized Batch Commit is enabled
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s] Phase I ......
[05/31 16:40:11   2562s] Executing transform: ECO Safe Resize
[05/31 16:40:11   2562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:11   2562s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 16:40:11   2562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:11   2562s] Worst hold path end point:
[05/31 16:40:11   2562s]   SPI_slave_inst/SS_sync_0_reg/D
[05/31 16:40:11   2562s]     net: CS (nrTerm=2)
[05/31 16:40:11   2562s] |   0|  -0.086|   -10.40|     227|          0|       0(     0)|   14.35%|   0:00:00.0|  4210.9M|
[05/31 16:40:11   2562s] Worst hold path end point:
[05/31 16:40:11   2562s]   SPI_slave_inst/SS_sync_0_reg/D
[05/31 16:40:11   2562s]     net: CS (nrTerm=2)
[05/31 16:40:11   2562s] |   1|  -0.086|   -10.40|     227|          0|       0(     0)|   14.35%|   0:00:00.0|  4210.9M|
[05/31 16:40:11   2562s] 
[05/31 16:40:11   2562s] Capturing REF for hold ...
[05/31 16:40:11   2562s]    Hold Timing Snapshot: (REF)
[05/31 16:40:11   2562s]              All PG WNS: -0.086
[05/31 16:40:11   2562s]              All PG TNS: -10.398
[05/31 16:40:11   2562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:11   2562s] Executing transform: AddBuffer + LegalResize
[05/31 16:40:11   2562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:11   2562s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 16:40:11   2562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:11   2562s] Worst hold path end point:
[05/31 16:40:11   2562s]   SPI_slave_inst/SS_sync_0_reg/D
[05/31 16:40:11   2562s]     net: CS (nrTerm=2)
[05/31 16:40:11   2562s] |   0|  -0.086|   -10.40|     227|          0|       0(     0)|   14.35%|   0:00:00.0|  4210.9M|
[05/31 16:40:15   2566s] Worst hold path end point:
[05/31 16:40:15   2566s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/31 16:40:15   2566s]     net: FE_PHN96_MOSI (nrTerm=2)
[05/31 16:40:15   2566s] |   1|  -0.077|    -7.92|     225|        258|       0(     0)|   16.15%|   0:00:04.0|  4243.1M|
[05/31 16:40:17   2568s] Worst hold path end point:
[05/31 16:40:17   2568s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:17   2568s]     net: FE_PHN95_SCK (nrTerm=2)
[05/31 16:40:17   2568s] |   2|  -0.068|    -5.53|     217|        249|       0(     0)|   17.94%|   0:00:02.0|  4243.1M|
[05/31 16:40:19   2570s] Worst hold path end point:
[05/31 16:40:19   2570s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:19   2570s]     net: FE_PHN95_SCK (nrTerm=2)
[05/31 16:40:19   2570s] |   3|  -0.058|    -3.30|     192|        239|       0(     0)|   19.63%|   0:00:02.0|  4243.1M|
[05/31 16:40:21   2572s] Worst hold path end point:
[05/31 16:40:21   2572s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:21   2572s]     net: FE_PHN95_SCK (nrTerm=2)
[05/31 16:40:21   2572s] |   4|  -0.058|    -1.59|     136|        231|       0(     0)|   21.24%|   0:00:02.0|  4243.1M|
[05/31 16:40:24   2575s] Worst hold path end point:
[05/31 16:40:24   2575s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:24   2575s]     net: FE_PHN95_SCK (nrTerm=2)
[05/31 16:40:24   2575s] |   5|  -0.050|    -0.59|      52|        229|       1(     0)|   22.82%|   0:00:03.0|  4243.1M|
[05/31 16:40:27   2578s] Worst hold path end point:
[05/31 16:40:27   2578s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:27   2578s]     net: FE_PHN95_SCK (nrTerm=2)
[05/31 16:40:27   2578s] |   6|  -0.050|    -0.24|      20|        216|       1(     0)|   24.37%|   0:00:03.0|  4243.1M|
[05/31 16:40:29   2580s] Worst hold path end point:
[05/31 16:40:29   2580s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:29   2580s]     net: FE_PHN95_SCK (nrTerm=2)
[05/31 16:40:29   2580s] |   7|  -0.050|    -0.12|       9|        184|       2(     0)|   25.65%|   0:00:02.0|  4251.1M|
[05/31 16:40:31   2582s] Worst hold path end point:
[05/31 16:40:31   2582s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:31   2582s]     net: FE_PHN1646_SCK (nrTerm=2)
[05/31 16:40:31   2582s] |   8|  -0.029|    -0.07|       4|        136|       4(     0)|   26.60%|   0:00:02.0|  4251.1M|
[05/31 16:40:33   2584s] Worst hold path end point:
[05/31 16:40:33   2584s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:33   2584s]     net: FE_PHN1646_SCK (nrTerm=2)
[05/31 16:40:33   2584s] |   9|  -0.017|    -0.03|       4|        104|       2(     0)|   27.37%|   0:00:02.0|  4251.1M|
[05/31 16:40:34   2585s] Worst hold path end point:
[05/31 16:40:34   2585s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:34   2585s]     net: FE_PHN1646_SCK (nrTerm=2)
[05/31 16:40:34   2585s] |  10|  -0.008|    -0.01|       1|         66|       7(     0)|   27.81%|   0:00:01.0|  4251.1M|
[05/31 16:40:34   2585s] Worst hold path end point:
[05/31 16:40:34   2585s]   SPI_slave_inst/SCK_sync_0_reg/D
[05/31 16:40:34   2585s]     net: FE_PHN1646_SCK (nrTerm=2)
[05/31 16:40:34   2585s] |  11|   0.002|     0.00|       0|         46|       5(     0)|   28.15%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  12|   0.011|     0.00|       0|         31|       2(     0)|   28.36%|   0:00:01.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  13|   0.011|     0.00|       0|         16|       0(     0)|   28.47%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  14|   0.011|     0.00|       0|          7|       3(     0)|   28.55%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  15|   0.011|     0.00|       0|          3|       0(     0)|   28.57%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  16|   0.011|     0.00|       0|          1|       0(     0)|   28.58%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  17|   0.011|     0.00|       0|          0|       1(     0)|   28.58%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |  18|   0.011|     0.00|       0|          0|       0(     0)|   28.58%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2586s] 
[05/31 16:40:35   2586s] Capturing REF for hold ...
[05/31 16:40:35   2586s]    Hold Timing Snapshot: (REF)
[05/31 16:40:35   2586s]              All PG WNS: 0.011
[05/31 16:40:35   2586s]              All PG TNS: 0.000
[05/31 16:40:35   2586s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:35   2586s] 
[05/31 16:40:35   2586s] *info:    Total 2016 cells added for Phase I
[05/31 16:40:35   2586s] *info:        in which 0 is ripple commits (0.000%)
[05/31 16:40:35   2586s] *info:    Total 28 instances resized for Phase I
[05/31 16:40:35   2586s] *info:        in which 0 FF resizing 
[05/31 16:40:35   2586s] *info:        in which 0 ripple resizing (0.000%)
[05/31 16:40:35   2586s] --------------------------------------------------- 
[05/31 16:40:35   2586s]    Hold Timing Summary  - Phase I 
[05/31 16:40:35   2586s] --------------------------------------------------- 
[05/31 16:40:35   2586s]  Target slack:       0.0500 ns
[05/31 16:40:35   2586s]  View: view_fast_mission 
[05/31 16:40:35   2586s]    WNS:       0.0113  >>>  WNS:      -0.0387 with TargetSlack
[05/31 16:40:35   2586s]    TNS:       0.0000  >>>  TNS:      -0.1086 with TargetSlack
[05/31 16:40:35   2586s]    VP :            0  >>>  VP:            6  with TargetSlack
[05/31 16:40:35   2586s]    Worst hold path end point: pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.659  | 49.367  | 48.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 28.583%
------------------------------------------------------------------
[05/31 16:40:35   2586s] (I,S,L,T): view_slow_mission: 0.00687976, 0.00356118, 0.117438, 0.127878
[05/31 16:40:35   2586s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:40:35   2586s] *info: Hold Batch Commit is enabled
[05/31 16:40:35   2586s] *info: Levelized Batch Commit is enabled
[05/31 16:40:35   2586s] 
[05/31 16:40:35   2586s] Phase II ......
[05/31 16:40:35   2586s] Executing transform: AddBuffer + LegalResize
[05/31 16:40:35   2586s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:35   2586s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 16:40:35   2586s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:35   2586s] Worst hold path end point:
[05/31 16:40:35   2586s]   pkt_reg_inst/dout_reg[0]/D
[05/31 16:40:35   2586s]     net: FE_PHN927_pkt_reg_inst_n28 (nrTerm=2)
[05/31 16:40:35   2586s] |   0|   0.011|     0.00|       0|          0|       0(     0)|   28.58%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2587s] Worst hold path end point:
[05/31 16:40:35   2587s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:40:35   2587s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:40:35   2587s] |   1|   0.011|     0.00|       0|          2|       0(     0)|   28.60%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2587s] Worst hold path end point:
[05/31 16:40:35   2587s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:40:35   2587s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:40:35   2587s] |   2|   0.011|     0.00|       0|          1|       0(     0)|   28.60%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2587s] Worst hold path end point:
[05/31 16:40:35   2587s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:40:35   2587s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:40:35   2587s] |   3|   0.011|     0.00|       0|          1|       0(     0)|   28.61%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2587s] Worst hold path end point:
[05/31 16:40:35   2587s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:40:35   2587s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:40:35   2587s] |   4|   0.011|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4251.1M|
[05/31 16:40:35   2587s] 
[05/31 16:40:35   2587s] Capturing REF for hold ...
[05/31 16:40:35   2587s]    Hold Timing Snapshot: (REF)
[05/31 16:40:35   2587s]              All PG WNS: 0.011
[05/31 16:40:35   2587s]              All PG TNS: 0.000
[05/31 16:40:35   2587s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:40:35   2587s] 
[05/31 16:40:35   2587s] *info:    Total 4 cells added for Phase II
[05/31 16:40:35   2587s] *info:        in which 0 is ripple commits (0.000%)
[05/31 16:40:35   2587s] --------------------------------------------------- 
[05/31 16:40:35   2587s]    Hold Timing Summary  - Phase II 
[05/31 16:40:35   2587s] --------------------------------------------------- 
[05/31 16:40:35   2587s]  Target slack:       0.0500 ns
[05/31 16:40:35   2587s]  View: view_fast_mission 
[05/31 16:40:35   2587s]    WNS:       0.0114  >>>  WNS:      -0.0386 with TargetSlack
[05/31 16:40:35   2587s]    TNS:       0.0000  >>>  TNS:      -0.0650 with TargetSlack
[05/31 16:40:35   2587s]    VP :            0  >>>  VP:            4  with TargetSlack
[05/31 16:40:35   2587s]    Worst hold path end point: SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:40:35   2587s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.659  | 49.367  | 48.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 28.611%
------------------------------------------------------------------
[05/31 16:40:36   2587s] (I,S,L,T): view_slow_mission: 0.00688312, 0.0035674, 0.117566, 0.128016
[05/31 16:40:36   2587s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:40:36   2587s] Bottom Preferred Layer:
[05/31 16:40:36   2587s]     None
[05/31 16:40:36   2587s] Via Pillar Rule:
[05/31 16:40:36   2587s]     None
[05/31 16:40:36   2587s] Finished writing unified metrics of routing constraints.
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] =======================================================================
[05/31 16:40:36   2587s]                 Reasons for remaining hold violations
[05/31 16:40:36   2587s] =======================================================================
[05/31 16:40:36   2587s] *info: Total 33 net(s) have violated hold timing slacks.
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] Buffering failure reasons
[05/31 16:40:36   2587s] ------------------------------------------------
[05/31 16:40:36   2587s] *info:    29 net(s): Could not be fixed because of no legal loc.
[05/31 16:40:36   2587s] *info:     4 net(s): Could not be fixed because of routing congestion.
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] Resizing failure reasons
[05/31 16:40:36   2587s] ------------------------------------------------
[05/31 16:40:36   2587s] *info:    26 net(s): Could not be fixed because of no legal loc.
[05/31 16:40:36   2587s] *info:     1 net(s): Could not be fixed because of hold slack degradation.
[05/31 16:40:36   2587s] *info:     5 net(s): Could not be fixed because of no valid cell for resizing.
[05/31 16:40:36   2587s] *info:     1 net(s): Could not be fixed because all the cells are filtered.
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] *** Finished Core Fixing (fixHold) cpu=0:00:31.7 real=0:00:32.0 totSessionCpu=0:43:07 mem=4251.1M density=28.611% ***
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] *info:
[05/31 16:40:36   2587s] *info: Added a total of 2020 cells to fix/reduce hold violation
[05/31 16:40:36   2587s] *info:          in which 1989 termBuffering
[05/31 16:40:36   2587s] *info:          in which 0 dummyBuffering
[05/31 16:40:36   2587s] *info:
[05/31 16:40:36   2587s] *info: Summary: 
[05/31 16:40:36   2587s] *info:            1 cell  of type 'UDB116SVT24_BUF_10' (16.0, 	4.492) used
[05/31 16:40:36   2587s] *info:            2 cells of type 'UDB116SVT24_BUF_12' (19.0, 	3.807) used
[05/31 16:40:36   2587s] *info:            1 cell  of type 'UDB116SVT24_BUF_1P5' (4.0, 	27.113) used
[05/31 16:40:36   2587s] *info:           11 cells of type 'UDB116SVT24_BUF_1P75' (4.0, 	22.876) used
[05/31 16:40:36   2587s] *info:          129 cells of type 'UDB116SVT24_BUF_2' (4.0, 	22.211) used
[05/31 16:40:36   2587s] *info:           19 cells of type 'UDB116SVT24_BUF_3' (6.0, 	14.589) used
[05/31 16:40:36   2587s] *info:         1855 cells of type 'UDB116SVT24_BUF_L_1' (4.0, 	45.220) used
[05/31 16:40:36   2587s] *info:            2 cells of type 'UDB116SVT24_BUF_S_16' (27.0, 	3.127) used
[05/31 16:40:36   2587s] *info:
[05/31 16:40:36   2587s] *info: Total 28 instances resized
[05/31 16:40:36   2587s] *info:       in which 0 FF resizing
[05/31 16:40:36   2587s] *info:
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] *** Finish Post Route Hold Fixing (cpu=0:00:31.7 real=0:00:32.0 totSessionCpu=0:43:07 mem=4251.1M density=28.611%) ***
[05/31 16:40:36   2587s] (I,S,L,T): view_slow_mission: 0.00688312, 0.0035674, 0.117566, 0.128016
[05/31 16:40:36   2587s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:40:36   2587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.22
[05/31 16:40:36   2587s] **INFO: total 2025 insts, 0 nets marked don't touch
[05/31 16:40:36   2587s] **INFO: total 2025 insts, 0 nets marked don't touch DB property
[05/31 16:40:36   2587s] **INFO: total 2025 insts, 0 nets unmarked don't touch
[05/31 16:40:36   2587s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:40:36   2587s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 3144
[05/31 16:40:36   2587s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4251.1M, EPOCH TIME: 1748724036.056402
[05/31 16:40:36   2587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3144).
[05/31 16:40:36   2587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:4119.1M, EPOCH TIME: 1748724036.091120
[05/31 16:40:36   2587s] Begin: Collecting metrics
[05/31 16:40:36   2587s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing    |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2 |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
| hold_fixing       |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:40:36   2587s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4406.6M, current mem=4333.3M)

[05/31 16:40:36   2587s] End: Collecting metrics
[05/31 16:40:36   2587s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:25.4/0:00:25.4 (1.0), totSession cpu/real = 0:43:07.4/0:49:51.7 (0.9), mem = 4119.1M
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] =============================================================================================
[05/31 16:40:36   2587s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    23.10-p003_1
[05/31 16:40:36   2587s] =============================================================================================
[05/31 16:40:36   2587s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:40:36   2587s] ---------------------------------------------------------------------------------------------
[05/31 16:40:36   2587s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[05/31 16:40:36   2587s] [ MetricReport           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:40:36   2587s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:40:36   2587s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:40:36   2587s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ OptimizationStep       ]      3   0:00:00.0  (   0.0 % )     0:00:24.2 /  0:00:24.2    1.0
[05/31 16:40:36   2587s] [ OptSingleIteration     ]     26   0:00:00.1  (   0.3 % )     0:00:24.1 /  0:00:24.1    1.0
[05/31 16:40:36   2587s] [ OptGetWeight           ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ OptEval                ]     23   0:00:13.9  (  54.6 % )     0:00:13.9 /  0:00:13.8    1.0
[05/31 16:40:36   2587s] [ OptCommit              ]     23   0:00:01.6  (   6.2 % )     0:00:09.7 /  0:00:09.8    1.0
[05/31 16:40:36   2587s] [ PostCommitDelayUpdate  ]     58   0:00:00.2  (   0.6 % )     0:00:01.7 /  0:00:01.7    1.0
[05/31 16:40:36   2587s] [ IncrDelayCalc          ]    215   0:00:01.6  (   6.1 % )     0:00:01.6 /  0:00:01.5    0.9
[05/31 16:40:36   2587s] [ HoldReEval             ]     46   0:00:04.8  (  18.7 % )     0:00:04.8 /  0:00:04.8    1.0
[05/31 16:40:36   2587s] [ HoldDelayCalc          ]     28   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[05/31 16:40:36   2587s] [ HoldRefreshTiming      ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:40:36   2587s] [ HoldValidateSetup      ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.6
[05/31 16:40:36   2587s] [ HoldValidateHold       ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:40:36   2587s] [ HoldCollectNode        ]     27   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.7
[05/31 16:40:36   2587s] [ HoldSortNodeList       ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ HoldBottleneckCount    ]     24   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[05/31 16:40:36   2587s] [ HoldCacheNodeWeight    ]     23   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:40:36   2587s] [ HoldBuildSlackGraph    ]     23   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:40:36   2587s] [ HoldDBCommit           ]    102   0:00:01.2  (   4.7 % )     0:00:01.2 /  0:00:01.2    1.0
[05/31 16:40:36   2587s] [ HoldTimerCalcSummary   ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:40:36   2587s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:40:36   2587s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[05/31 16:40:36   2587s] [ TimingUpdate           ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/31 16:40:36   2587s] [ TimingReport           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.4
[05/31 16:40:36   2587s] [ IncrTimingUpdate       ]     82   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 16:40:36   2587s] [ MISC                   ]          0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 16:40:36   2587s] ---------------------------------------------------------------------------------------------
[05/31 16:40:36   2587s]  HoldOpt #1 TOTAL                   0:00:25.4  ( 100.0 % )     0:00:25.4 /  0:00:25.4    1.0
[05/31 16:40:36   2587s] ---------------------------------------------------------------------------------------------
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] **INFO: Skipping refine place as no non-legal commits were detected
[05/31 16:40:36   2587s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4119.1M, EPOCH TIME: 1748724036.219887
[05/31 16:40:36   2587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:36   2587s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.245, MEM:4119.1M, EPOCH TIME: 1748724036.464900
[05/31 16:40:36   2587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:40:36   2587s] Deleting Lib Analyzer.
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] TimeStamp Deleting Cell Server End ...
[05/31 16:40:36   2587s] **INFO: flowCheckPoint #4 OptimizationPreEco
[05/31 16:40:36   2587s] Running postRoute recovery in preEcoRoute mode
[05/31 16:40:36   2587s] **optDesign ... cpu = 0:08:47, real = 0:08:48, mem = 4323.7M, totSessionCpu=0:43:08 **
[05/31 16:40:36   2587s] ** INFO: Initializing Glitch Interface
[05/31 16:40:36   2587s]   DRV Snapshot: (TGT)
[05/31 16:40:36   2587s]          Tran DRV: 0 (0)
[05/31 16:40:36   2587s]           Cap DRV: 0 (0)
[05/31 16:40:36   2587s]        Fanout DRV: 0 (0)
[05/31 16:40:36   2587s]            Glitch: 0 (0)
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] Creating Lib Analyzer ...
[05/31 16:40:36   2587s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:40:36   2587s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:40:36   2587s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:40:36   2587s] Summary for sequential cells identification: 
[05/31 16:40:36   2587s]   Identified SBFF number: 299
[05/31 16:40:36   2587s]   Identified MBFF number: 75
[05/31 16:40:36   2587s]   Identified SB Latch number: 22
[05/31 16:40:36   2587s]   Identified MB Latch number: 0
[05/31 16:40:36   2587s]   Not identified SBFF number: 15
[05/31 16:40:36   2587s]   Not identified MBFF number: 0
[05/31 16:40:36   2587s]   Not identified SB Latch number: 0
[05/31 16:40:36   2587s]   Not identified MB Latch number: 0
[05/31 16:40:36   2587s]   Number of sequential cells which are not FFs: 45
[05/31 16:40:36   2587s]  Visiting view : view_slow_mission
[05/31 16:40:36   2587s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 16:40:36   2587s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 16:40:36   2587s]  Visiting view : view_fast_mission
[05/31 16:40:36   2587s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 16:40:36   2587s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 16:40:36   2587s] TLC MultiMap info (StdDelay):
[05/31 16:40:36   2587s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 16:40:36   2587s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 16:40:36   2587s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 16:40:36   2587s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 16:40:36   2587s]  Setting StdDelay to: 6.1ps
[05/31 16:40:36   2587s] 
[05/31 16:40:36   2587s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:40:37   2588s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 16:40:37   2588s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:40:37   2588s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:40:37   2588s] 
[05/31 16:40:37   2588s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:40:38   2589s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:10 mem=4171.2M
[05/31 16:40:39   2590s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:10 mem=4171.2M
[05/31 16:40:39   2590s] Creating Lib Analyzer, finished. 
[05/31 16:40:39   2590s] Checking DRV degradation...
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s] Recovery Manager:
[05/31 16:40:39   2590s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:40:39   2590s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:40:39   2590s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:40:39   2590s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 16:40:39   2590s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4120.24M, totSessionCpu=0:43:10).
[05/31 16:40:39   2590s] **optDesign ... cpu = 0:08:50, real = 0:08:51, mem = 4329.9M, totSessionCpu=0:43:10 **
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s] ** INFO: Initializing Glitch Interface
[05/31 16:40:39   2590s]   DRV Snapshot: (REF)
[05/31 16:40:39   2590s]          Tran DRV: 0 (0)
[05/31 16:40:39   2590s]           Cap DRV: 0 (0)
[05/31 16:40:39   2590s]        Fanout DRV: 0 (0)
[05/31 16:40:39   2590s]            Glitch: 0 (0)
[05/31 16:40:39   2590s] Skipping pre eco harden opt
[05/31 16:40:39   2590s] Running refinePlace -preserveRouting true -hardFence false
[05/31 16:40:39   2590s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4178.4M, EPOCH TIME: 1748724039.122264
[05/31 16:40:39   2590s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4178.4M, EPOCH TIME: 1748724039.122335
[05/31 16:40:39   2590s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4178.4M, EPOCH TIME: 1748724039.122429
[05/31 16:40:39   2590s] Processing tracks to init pin-track alignment.
[05/31 16:40:39   2590s] z: 1, totalTracks: 1
[05/31 16:40:39   2590s] z: 3, totalTracks: 1
[05/31 16:40:39   2590s] z: 5, totalTracks: 1
[05/31 16:40:39   2590s] z: 7, totalTracks: 1
[05/31 16:40:39   2590s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:40:39   2590s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:40:39   2590s] Initializing Route Infrastructure for color support ...
[05/31 16:40:39   2590s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4178.4M, EPOCH TIME: 1748724039.122654
[05/31 16:40:39   2590s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.005, MEM:4178.4M, EPOCH TIME: 1748724039.127792
[05/31 16:40:39   2590s] Route Infrastructure Initialized for color support successfully.
[05/31 16:40:39   2590s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:40:39   2590s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4178.4M, EPOCH TIME: 1748724039.135043
[05/31 16:40:39   2590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:39   2590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:39   2590s] Processing tracks to init pin-track alignment.
[05/31 16:40:39   2590s] z: 1, totalTracks: 1
[05/31 16:40:39   2590s] z: 3, totalTracks: 1
[05/31 16:40:39   2590s] z: 5, totalTracks: 1
[05/31 16:40:39   2590s] z: 7, totalTracks: 1
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:40:39   2590s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.240, REAL:0.235, MEM:4178.4M, EPOCH TIME: 1748724039.370536
[05/31 16:40:39   2590s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4178.4M, EPOCH TIME: 1748724039.370646
[05/31 16:40:39   2590s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4178.4M, EPOCH TIME: 1748724039.370744
[05/31 16:40:39   2590s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4178.4MB).
[05/31 16:40:39   2590s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.249, MEM:4178.4M, EPOCH TIME: 1748724039.371373
[05/31 16:40:39   2590s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.250, REAL:0.249, MEM:4178.4M, EPOCH TIME: 1748724039.371421
[05/31 16:40:39   2590s] TDRefine: refinePlace mode is spiral
[05/31 16:40:39   2590s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.13
[05/31 16:40:39   2590s] OPERPROF:   Starting Refine-Place at level 2, MEM:4178.4M, EPOCH TIME: 1748724039.371501
[05/31 16:40:39   2590s] *** Starting refinePlace (0:43:11 mem=4178.4M) ***
[05/31 16:40:39   2590s] Total net bbox length = 1.149e+04 (4.655e+03 6.837e+03) (ext = 1.130e+02)
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:39   2590s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4178.4M, EPOCH TIME: 1748724039.373212
[05/31 16:40:39   2590s] # Found 0 legal fixed insts to color.
[05/31 16:40:39   2590s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4178.4M, EPOCH TIME: 1748724039.373383
[05/31 16:40:39   2590s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4178.4M, EPOCH TIME: 1748724039.374276
[05/31 16:40:39   2590s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:40:39   2590s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.002, MEM:4178.4M, EPOCH TIME: 1748724039.376204
[05/31 16:40:39   2590s] Set min layer with design mode ( 3 )
[05/31 16:40:39   2590s] Set max layer with default ( 127 )
[05/31 16:40:39   2590s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:40:39   2590s] Min route layer (adjusted) = 3
[05/31 16:40:39   2590s] Max route layer (adjusted) = 11
[05/31 16:40:39   2590s] Set min layer with design mode ( 3 )
[05/31 16:40:39   2590s] Set max layer with default ( 127 )
[05/31 16:40:39   2590s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:40:39   2590s] Min route layer (adjusted) = 3
[05/31 16:40:39   2590s] Max route layer (adjusted) = 11
[05/31 16:40:39   2590s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4178.4M, EPOCH TIME: 1748724039.381864
[05/31 16:40:39   2590s] Starting refinePlace ...
[05/31 16:40:39   2590s] Set min layer with design mode ( 3 )
[05/31 16:40:39   2590s] Set max layer with default ( 127 )
[05/31 16:40:39   2590s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:40:39   2590s] Min route layer (adjusted) = 3
[05/31 16:40:39   2590s] Max route layer (adjusted) = 11
[05/31 16:40:39   2590s] One DDP V2 for no tweak run.
[05/31 16:40:39   2590s] Set min layer with design mode ( 3 )
[05/31 16:40:39   2590s] Set max layer with default ( 127 )
[05/31 16:40:39   2590s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:40:39   2590s] Min route layer (adjusted) = 3
[05/31 16:40:39   2590s] Max route layer (adjusted) = 11
[05/31 16:40:39   2590s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:40:39   2590s] DDP markSite nrRow 111 nrJob 111
[05/31 16:40:39   2590s]   Spread Effort: high, post-route mode, useDDP on.
[05/31 16:40:39   2590s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4178.4MB) @(0:43:11 - 0:43:11).
[05/31 16:40:39   2590s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:40:39   2590s] wireLenOptFixPriorityInst 224 inst fixed
[05/31 16:40:39   2590s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s]  === Spiral for Logical I: (movable: 3144) ===
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:40:39   2590s] 
[05/31 16:40:39   2590s]  Info: 0 filler has been deleted!
[05/31 16:40:39   2590s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 16:40:39   2590s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[05/31 16:40:39   2590s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:40:39   2590s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=4146.4MB) @(0:43:11 - 0:43:11).
[05/31 16:40:39   2590s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:40:39   2590s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4146.4MB
[05/31 16:40:39   2590s] Statistics of distance of Instance movement in refine placement:
[05/31 16:40:39   2590s]   maximum (X+Y) =         0.00 um
[05/31 16:40:39   2590s]   mean    (X+Y) =         0.00 um
[05/31 16:40:39   2590s] Summary Report:
[05/31 16:40:39   2590s] Instances move: 0 (out of 3144 movable)
[05/31 16:40:39   2590s] Instances flipped: 0
[05/31 16:40:39   2590s] Mean displacement: 0.00 um
[05/31 16:40:39   2590s] Max displacement: 0.00 um 
[05/31 16:40:39   2590s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:40:39   2590s] Total instances moved : 0
[05/31 16:40:39   2590s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.400, REAL:0.407, MEM:4146.4M, EPOCH TIME: 1748724039.788760
[05/31 16:40:39   2590s] Total net bbox length = 1.149e+04 (4.655e+03 6.837e+03) (ext = 1.130e+02)
[05/31 16:40:39   2590s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4146.4MB
[05/31 16:40:39   2590s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4146.4MB) @(0:43:11 - 0:43:11).
[05/31 16:40:39   2590s] *** Finished refinePlace (0:43:11 mem=4146.4M) ***
[05/31 16:40:39   2590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.13
[05/31 16:40:39   2590s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.410, REAL:0.419, MEM:4146.4M, EPOCH TIME: 1748724039.790386
[05/31 16:40:39   2590s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4146.4M, EPOCH TIME: 1748724039.790447
[05/31 16:40:39   2590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3144).
[05/31 16:40:39   2590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:39   2590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:39   2591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:39   2591s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.023, MEM:4088.4M, EPOCH TIME: 1748724039.813650
[05/31 16:40:39   2591s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.690, REAL:0.692, MEM:4088.4M, EPOCH TIME: 1748724039.813787
[05/31 16:40:39   2591s] {MMLU 0 0 3165}
[05/31 16:40:39   2591s] [oiLAM] Zs 11, 12
[05/31 16:40:39   2591s] ### Creating LA Mngr. totSessionCpu=0:43:11 mem=4088.4M
[05/31 16:40:39   2591s] ### Creating LA Mngr, finished. totSessionCpu=0:43:11 mem=4088.4M
[05/31 16:40:39   2591s] Default Rule : ""
[05/31 16:40:39   2591s] Non Default Rules :
[05/31 16:40:39   2591s] Worst Slack : 49.367 ns
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Start Layer Assignment ...
[05/31 16:40:39   2591s] WNS(49.367ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Select 0 cadidates out of 3167.
[05/31 16:40:39   2591s] No critical nets selected. Skipped !
[05/31 16:40:39   2591s] GigaOpt: setting up router preferences
[05/31 16:40:39   2591s] GigaOpt: 0 nets assigned router directives
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Start Assign Priority Nets ...
[05/31 16:40:39   2591s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 16:40:39   2591s] Existing Priority Nets 0 (0.0%)
[05/31 16:40:39   2591s] Assigned Priority Nets 0 (0.0%)
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Set Prefer Layer Routing Effort ...
[05/31 16:40:39   2591s] Total Net(3165) IPOed(2464) PreferLayer(0) -> MediumEffort(0)
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] {MMLU 0 0 3165}
[05/31 16:40:39   2591s] [oiLAM] Zs 11, 12
[05/31 16:40:39   2591s] ### Creating LA Mngr. totSessionCpu=0:43:11 mem=4117.5M
[05/31 16:40:39   2591s] ### Creating LA Mngr, finished. totSessionCpu=0:43:11 mem=4117.5M
[05/31 16:40:39   2591s] Default Rule : ""
[05/31 16:40:39   2591s] Non Default Rules :
[05/31 16:40:39   2591s] Worst Slack : 48.659 ns
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Start Layer Assignment ...
[05/31 16:40:39   2591s] WNS(48.659ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Select 0 cadidates out of 3167.
[05/31 16:40:39   2591s] No critical nets selected. Skipped !
[05/31 16:40:39   2591s] GigaOpt: setting up router preferences
[05/31 16:40:39   2591s] GigaOpt: 0 nets assigned router directives
[05/31 16:40:39   2591s] 
[05/31 16:40:39   2591s] Start Assign Priority Nets ...
[05/31 16:40:39   2591s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 16:40:39   2591s] Existing Priority Nets 0 (0.0%)
[05/31 16:40:39   2591s] Assigned Priority Nets 0 (0.0%)
[05/31 16:40:39   2591s] Begin: Collecting metrics
[05/31 16:40:39   2591s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing    |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2 |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
| hold_fixing       |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        4088 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:40:40   2591s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4333.3M, current mem=4329.3M)

[05/31 16:40:40   2591s] End: Collecting metrics
[05/31 16:40:40   2591s] {MMLU 0 0 3165}
[05/31 16:40:40   2591s] [oiLAM] Zs 11, 12
[05/31 16:40:40   2591s] ### Creating LA Mngr. totSessionCpu=0:43:11 mem=4088.5M
[05/31 16:40:40   2591s] ### Creating LA Mngr, finished. totSessionCpu=0:43:11 mem=4088.5M
[05/31 16:40:40   2591s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4088.5M, EPOCH TIME: 1748724040.025506
[05/31 16:40:40   2591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:40   2591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:40   2591s] 
[05/31 16:40:40   2591s] 
[05/31 16:40:40   2591s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:40:40   2591s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.236, MEM:4088.5M, EPOCH TIME: 1748724040.261929
[05/31 16:40:40   2591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:40   2591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:40:40   2591s] ** INFO: Initializing Glitch Interface
[05/31 16:40:40   2591s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.659  | 49.367  | 48.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------

[05/31 16:40:40   2591s] **optDesign ... cpu = 0:08:51, real = 0:08:52, mem = 4330.1M, totSessionCpu=0:43:12 **
[05/31 16:40:40   2591s] Begin: Collecting metrics
[05/31 16:40:40   2591s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing    |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2 |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
| hold_fixing       |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        4088 |      |     |
| pre_route_summary |    48.659 |   48.659 |           |        0 |       28.61 |            |              |                |               | 0:00:00  |        4105 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:40:40   2591s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4330.1M, current mem=4330.1M)

[05/31 16:40:40   2591s] End: Collecting metrics
[05/31 16:40:40   2591s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[05/31 16:40:40   2591s] ** INFO Cleaning up Glitch Interface
[05/31 16:40:40   2591s] -route_with_eco false                     # bool, default=false
[05/31 16:40:40   2591s] -route_selected_net_only false            # bool, default=false
[05/31 16:40:40   2591s] -route_with_timing_driven true            # bool, default=false, user setting
[05/31 16:40:40   2591s] -route_with_si_driven true                # bool, default=false, user setting
[05/31 16:40:40   2591s] Existing Dirty Nets : 2464
[05/31 16:40:40   2591s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/31 16:40:40   2591s] Reset Dirty Nets : 2464
[05/31 16:40:40   2591s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:11.6/0:49:56.0 (0.9), mem = 4104.6M
[05/31 16:40:40   2591s] 
[05/31 16:40:40   2591s] globalDetailRoute
[05/31 16:40:40   2591s] 
[05/31 16:40:40   2591s] #Start globalDetailRoute on Sat May 31 16:40:40 2025
[05/31 16:40:40   2591s] #
[05/31 16:40:40   2591s] ### Time Record (globalDetailRoute) is installed.
[05/31 16:40:40   2591s] ### Time Record (Pre Callback) is installed.
[05/31 16:40:40   2591s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_QLLmFH.rcdb.d/TOP.rcdb.d': 3247 access done (mem: 4091.637M)
[05/31 16:40:40   2591s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:40:40   2591s] ### Time Record (Pre Callback) is uninstalled.
[05/31 16:40:40   2591s] ### Time Record (DB Import) is installed.
[05/31 16:40:40   2591s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:40:40   2591s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:40:40   2591s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:40:40   2591s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:40:40   2591s] ### Net info: total nets: 3167
[05/31 16:40:40   2591s] ### Net info: dirty nets: 0
[05/31 16:40:40   2591s] ### Net info: marked as disconnected nets: 0
[05/31 16:40:40   2591s] ### Net info: fully routed nets: 1176
[05/31 16:40:40   2591s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:40:40   2591s] ### Net info: unrouted nets: 1989
[05/31 16:40:40   2591s] ### Net info: re-extraction nets: 0
[05/31 16:40:40   2591s] ### Net info: ignored nets: 0
[05/31 16:40:40   2591s] ### Net info: skip routing nets: 0
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] ### import design signature (99): route=1999226455 fixed_route=1914433754 flt_obj=0 vio=1031080134 swire=282492057 shield_wire=1 net_attr=2062050505 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=591619446 pin_access=2075336009 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1914433754 sns=1914433754
[05/31 16:40:40   2591s] ### Time Record (DB Import) is uninstalled.
[05/31 16:40:40   2591s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] #Skip comparing routing design signature in db-snapshot flow
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:40   2591s] #Start connecting MustJoinAllPort pins ...
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:40   2591s] #Start routing data preparation on Sat May 31 16:40:40 2025
[05/31 16:40:40   2591s] #
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:40   2591s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:40:40   2591s] #Initial pin access analysis.
[05/31 16:40:40   2592s] #Detail pin access analysis.
[05/31 16:40:45   2596s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:40:45   2596s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:40:45   2596s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:40:45   2596s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:40:45   2596s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:40:45   2596s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:40:45   2596s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:40:45   2596s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:40:45   2596s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:40:45   2596s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:40:45   2596s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:40:45   2596s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:40:45   2596s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:40:45   2596s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:40:45   2596s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:40:45   2596s] #pin_access_rlayer=3(C1)
[05/31 16:40:45   2596s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:40:45   2596s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:40:45   2596s] #enable_dpt_layer_shield=F
[05/31 16:40:45   2596s] #has_line_end_grid=F
[05/31 16:40:45   2596s] #Processed 2028/0 dirty instances, 1516/448 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2025 insts marked dirty, reset pre-exisiting dirty flag on 2025 insts, 0 nets marked need extraction)
[05/31 16:40:45   2596s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4333.64 (MB), peak = 4927.49 (MB)
[05/31 16:40:45   2596s] #Regenerating Ggrids automatically.
[05/31 16:40:45   2596s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:40:45   2596s] #Using automatically generated G-grids.
[05/31 16:40:47   2598s] #Done routing data preparation.
[05/31 16:40:47   2598s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4349.68 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:47   2598s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:47   2598s] #Start instance access analysis using 1 thread...
[05/31 16:40:47   2598s] #Set layer M1 to be advanced pin access layer.
[05/31 16:40:47   2598s] ### Time Record (Instance Pin Access) is installed.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:40:47   2598s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[05/31 16:40:47   2598s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:40:47   2598s] #672 out of 3145(21.37%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/31 16:40:47   2598s] #125 instance pins are hard to access
[05/31 16:40:47   2598s] #Instance access analysis statistics:
[05/31 16:40:47   2598s] #Cpu time = 00:00:00
[05/31 16:40:47   2598s] #Elapsed time = 00:00:00
[05/31 16:40:47   2598s] #Increased memory = 1.36 (MB)
[05/31 16:40:47   2598s] #Total memory = 4351.05 (MB)
[05/31 16:40:47   2598s] #Peak memory = 4927.49 (MB)
[05/31 16:40:47   2598s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 16:40:47   2598s] #start initial via pillar insertion iteration ...
[05/31 16:40:47   2598s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4369.93 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] #start 1st via pillar insertion iteration ...
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4369.93 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #    Via Pillar Insert Failed Statistics
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/31 16:40:47   2598s] #| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
[05/31 16:40:47   2598s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/31 16:40:47   2598s] #|                           Others |       1 |            | 
[05/31 16:40:47   2598s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/31 16:40:47   2598s] ###  
[05/31 16:40:47   2598s] ### +-------- Unconnected Pin ------ Instance -------------------
[05/31 16:40:47   2598s] ###           X           FE_PHC1327_sh_sync_inst_interval_sum_8 
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
[05/31 16:40:47   2598s] ### +------------------------------------------------------------------------
[05/31 16:40:47   2598s] ### Time Record (Global Routing) is installed.
[05/31 16:40:47   2598s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:40:47   2598s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:40:47   2598s] #Total number of routable nets = 3165.
[05/31 16:40:47   2598s] #Total number of nets in the design = 3167.
[05/31 16:40:47   2598s] #2475 routable nets do not have any wires.
[05/31 16:40:47   2598s] #690 routable nets have routed wires.
[05/31 16:40:47   2598s] #2475 nets will be global routed.
[05/31 16:40:47   2598s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] #Start routing data preparation on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:40:47   2598s] #Initial pin access analysis.
[05/31 16:40:47   2598s] #Detail pin access analysis.
[05/31 16:40:47   2598s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:40:47   2598s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:40:47   2598s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:40:47   2598s] #pin_access_rlayer=3(C1)
[05/31 16:40:47   2598s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:40:47   2598s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:40:47   2598s] #enable_dpt_layer_shield=F
[05/31 16:40:47   2598s] #has_line_end_grid=F
[05/31 16:40:47   2598s] #Regenerating Ggrids automatically.
[05/31 16:40:47   2598s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:40:47   2598s] #Using automatically generated G-grids.
[05/31 16:40:47   2598s] #Done routing data preparation.
[05/31 16:40:47   2598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4351.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:47   2598s] #Found 0 nets for post-route si or timing fixing.
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Finished routing data preparation on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Cpu time = 00:00:00
[05/31 16:40:47   2598s] #Elapsed time = 00:00:00
[05/31 16:40:47   2598s] #Increased memory = -18.00 (MB)
[05/31 16:40:47   2598s] #Total memory = 4351.96 (MB)
[05/31 16:40:47   2598s] #Peak memory = 4927.49 (MB)
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:47   2598s] ### Time Record (Global Routing) is installed.
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Start global routing on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Start global routing initialization on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Number of eco nets is 486
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Start global routing data preparation on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 16:40:47 2025 with memory = 4351.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.8 GB
[05/31 16:40:47   2598s] #Start routing resource analysis on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] ### init_is_bin_blocked starts on Sat May 31 16:40:47 2025 with memory = 4351.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### adjust_flow_cap starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### set_via_blocked starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### copy_flow starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] #Routing resource analysis is done on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] ### report_flow_cap starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] #  Resource Analysis:
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 16:40:47   2598s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 16:40:47   2598s] #  --------------------------------------------------------------
[05/31 16:40:47   2598s] #  C1             V         624         130        2500     3.16%
[05/31 16:40:47   2598s] #  C2             H         673          81        2500     0.00%
[05/31 16:40:47   2598s] #  C3             V         700          54        2500     0.00%
[05/31 16:40:47   2598s] #  C4             H         740          14        2500     0.00%
[05/31 16:40:47   2598s] #  C5             V         753           1        2500     0.00%
[05/31 16:40:47   2598s] #  JA             H          75           0        2500     0.00%
[05/31 16:40:47   2598s] #  QA             V          28           0        2500    44.00%
[05/31 16:40:47   2598s] #  QB             H          28           0        2500    44.00%
[05/31 16:40:47   2598s] #  LB             V          18           0        2500    64.00%
[05/31 16:40:47   2598s] #  --------------------------------------------------------------
[05/31 16:40:47   2598s] #  Total                   3640       4.10%       22500    17.24%
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### analyze_m2_tracks starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### report_initial_resource starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### mark_pg_pins_accessibility starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### set_net_region starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Global routing data preparation is done on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] ### prepare_level starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### init level 1 starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### Level 1 hgrid = 50 X 50
[05/31 16:40:47   2598s] ### prepare_level_flow starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #Global routing initialization is done on Sat May 31 16:40:47 2025
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] #
[05/31 16:40:47   2598s] #start global routing iteration 1...
[05/31 16:40:47   2598s] ### init_flow_edge starts on Sat May 31 16:40:47 2025 with memory = 4352.53 (MB), peak = 4927.49 (MB)
[05/31 16:40:47   2598s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:47   2598s] ### routing at level 1 (topmost level) iter 0
[05/31 16:40:49   2600s] ### measure_qor starts on Sat May 31 16:40:49 2025 with memory = 4362.02 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### measure_congestion starts on Sat May 31 16:40:49 2025 with memory = 4362.02 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4362.02 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #start global routing iteration 2...
[05/31 16:40:49   2600s] ### routing at level 1 (topmost level) iter 1
[05/31 16:40:49   2600s] ### measure_qor starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### measure_congestion starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] ### route_end starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:40:49   2600s] #Total number of routable nets = 3165.
[05/31 16:40:49   2600s] #Total number of nets in the design = 3167.
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #3165 routable nets have routed wires.
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #Routed nets constraints summary:
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #        Rules   Unconstrained  
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #      Default            2475  
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #        Total            2475  
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #Routing constraints summary of the whole design:
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #        Rules   Unconstrained  
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #      Default            3165  
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #        Total            3165  
[05/31 16:40:49   2600s] #-----------------------------
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### cal_base_flow starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### init_flow_edge starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### cal_flow starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### report_overcon starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #                 OverCon       OverCon       OverCon          
[05/31 16:40:49   2600s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/31 16:40:49   2600s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[05/31 16:40:49   2600s] #  --------------------------------------------------------------------------
[05/31 16:40:49   2600s] #  C1          211(8.46%)     69(2.77%)      5(0.20%)   (11.4%)     0.25  
[05/31 16:40:49   2600s] #  C2           52(2.08%)      5(0.20%)      0(0.00%)   (2.28%)     0.20  
[05/31 16:40:49   2600s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.16  
[05/31 16:40:49   2600s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.05  
[05/31 16:40:49   2600s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[05/31 16:40:49   2600s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:40:49   2600s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:40:49   2600s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:40:49   2600s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/31 16:40:49   2600s] #  --------------------------------------------------------------------------
[05/31 16:40:49   2600s] #     Total    263(1.41%)     74(0.40%)      5(0.03%)   (1.83%)
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[05/31 16:40:49   2600s] #  Overflow after GR: 0.30% H + 1.52% V
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### cal_base_flow starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### init_flow_edge starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### cal_flow starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### generate_cong_map_content starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### update starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #Complete Global Routing.
[05/31 16:40:49   2600s] #Total wire length = 12808 um.
[05/31 16:40:49   2600s] #Total half perimeter of net bounding box = 12701 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER C1 = 2267 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER C2 = 3513 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER C3 = 4188 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER C4 = 1784 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER C5 = 1057 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER JA = 0 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER QA = 0 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER QB = 0 um.
[05/31 16:40:49   2600s] #Total wire length on LAYER LB = 0 um.
[05/31 16:40:49   2600s] #Total number of vias = 22199
[05/31 16:40:49   2600s] #Total number of multi-cut vias = 6515 ( 29.3%)
[05/31 16:40:49   2600s] #Total number of single cut vias = 15684 ( 70.7%)
[05/31 16:40:49   2600s] #Up-Via Summary (total 22199):
[05/31 16:40:49   2600s] #                   single-cut          multi-cut      Total
[05/31 16:40:49   2600s] #-----------------------------------------------------------
[05/31 16:40:49   2600s] # M1              1451 ( 98.0%)        30 (  2.0%)       1481
[05/31 16:40:49   2600s] # M2              6537 ( 84.9%)      1159 ( 15.1%)       7696
[05/31 16:40:49   2600s] # C1              4372 ( 63.3%)      2531 ( 36.7%)       6903
[05/31 16:40:49   2600s] # C2              2268 ( 51.0%)      2183 ( 49.0%)       4451
[05/31 16:40:49   2600s] # C3               786 ( 57.4%)       583 ( 42.6%)       1369
[05/31 16:40:49   2600s] # C4               270 ( 90.3%)        29 (  9.7%)        299
[05/31 16:40:49   2600s] #-----------------------------------------------------------
[05/31 16:40:49   2600s] #                15684 ( 70.7%)      6515 ( 29.3%)      22199 
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] ### update cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### report_overcon starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### report_overcon starts on Sat May 31 16:40:49 2025 with memory = 4362.03 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:49   2600s] #Max overcon = 6 tracks.
[05/31 16:40:49   2600s] #Total overcon = 1.83%.
[05/31 16:40:49   2600s] #Worst layer Gcell overcon rate = 2.28%.
[05/31 16:40:49   2600s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### global_route design signature (106): route=2000821317 net_attr=241351490
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #Global routing statistics:
[05/31 16:40:49   2600s] #Cpu time = 00:00:02
[05/31 16:40:49   2600s] #Elapsed time = 00:00:02
[05/31 16:40:49   2600s] #Increased memory = 10.06 (MB)
[05/31 16:40:49   2600s] #Total memory = 4362.03 (MB)
[05/31 16:40:49   2600s] #Peak memory = 4927.49 (MB)
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #Finished global routing on Sat May 31 16:40:49 2025
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] #
[05/31 16:40:49   2600s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:40:49   2600s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:49   2600s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:49   2600s] ### track-assign external-init starts on Sat May 31 16:40:49 2025 with memory = 4361.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### Time Record (Track Assignment) is installed.
[05/31 16:40:49   2600s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:49   2600s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:49   2600s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:49   2600s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:49   2600s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:40:49   2600s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4361.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### track-assign engine-init starts on Sat May 31 16:40:49 2025 with memory = 4361.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] ### Time Record (Track Assignment) is installed.
[05/31 16:40:49   2600s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:40:49   2600s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:49   2600s] ### track-assign core-engine starts on Sat May 31 16:40:49 2025 with memory = 4361.96 (MB), peak = 4927.49 (MB)
[05/31 16:40:49   2600s] #Start Track Assignment.
[05/31 16:40:50   2601s] #Done with 1475 horizontal wires in 2 hboxes and 1807 vertical wires in 2 hboxes.
[05/31 16:40:50   2601s] #Done with 442 horizontal wires in 2 hboxes and 418 vertical wires in 2 hboxes.
[05/31 16:40:50   2601s] #Complete Track Assignment.
[05/31 16:40:50   2601s] #Total wire length = 12609 um.
[05/31 16:40:50   2601s] #Total half perimeter of net bounding box = 12701 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER C1 = 2235 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER C2 = 3418 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER C3 = 4160 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER C4 = 1750 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER C5 = 1046 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER JA = 0 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER QA = 0 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER QB = 0 um.
[05/31 16:40:50   2601s] #Total wire length on LAYER LB = 0 um.
[05/31 16:40:50   2601s] #Total number of vias = 22199
[05/31 16:40:50   2601s] #Total number of multi-cut vias = 6515 ( 29.3%)
[05/31 16:40:50   2601s] #Total number of single cut vias = 15684 ( 70.7%)
[05/31 16:40:50   2601s] #Up-Via Summary (total 22199):
[05/31 16:40:50   2601s] #                   single-cut          multi-cut      Total
[05/31 16:40:50   2601s] #-----------------------------------------------------------
[05/31 16:40:50   2601s] # M1              1451 ( 98.0%)        30 (  2.0%)       1481
[05/31 16:40:50   2601s] # M2              6537 ( 84.9%)      1159 ( 15.1%)       7696
[05/31 16:40:50   2601s] # C1              4372 ( 63.3%)      2531 ( 36.7%)       6903
[05/31 16:40:50   2601s] # C2              2268 ( 51.0%)      2183 ( 49.0%)       4451
[05/31 16:40:50   2601s] # C3               786 ( 57.4%)       583 ( 42.6%)       1369
[05/31 16:40:50   2601s] # C4               270 ( 90.3%)        29 (  9.7%)        299
[05/31 16:40:50   2601s] #-----------------------------------------------------------
[05/31 16:40:50   2601s] #                15684 ( 70.7%)      6515 ( 29.3%)      22199 
[05/31 16:40:50   2601s] #
[05/31 16:40:50   2601s] ### track_assign design signature (109): route=1354549167
[05/31 16:40:50   2601s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.8 GB
[05/31 16:40:50   2601s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:40:50   2601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4361.98 (MB), peak = 4927.49 (MB)
[05/31 16:40:50   2601s] #
[05/31 16:40:50   2601s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 16:40:50   2601s] #Cpu time = 00:00:10
[05/31 16:40:50   2601s] #Elapsed time = 00:00:10
[05/31 16:40:50   2601s] #Increased memory = 32.57 (MB)
[05/31 16:40:50   2601s] #Total memory = 4361.98 (MB)
[05/31 16:40:50   2601s] #Peak memory = 4927.49 (MB)
[05/31 16:40:50   2601s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 16:40:50   2601s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:40:50   2601s] ### Time Record (Detail Routing) is installed.
[05/31 16:40:50   2601s] ### Time Record (Data Preparation) is installed.
[05/31 16:40:50   2601s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:40:50   2601s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:40:50   2601s] #
[05/31 16:40:50   2601s] #Start Detail Routing..
[05/31 16:40:50   2601s] #start initial detail routing ...
[05/31 16:40:50   2601s] ### Design has 0 dirty nets, 4293 dirty-areas)
[05/31 16:41:23   2635s] # ECO: 0.00% of the total area was rechecked for DRC, and 50.00% required routing.
[05/31 16:41:23   2635s] #   number of violations = 5567
[05/31 16:41:23   2635s] #
[05/31 16:41:23   2635s] #  By Layer and Type:
[05/31 16:41:23   2635s] #
[05/31 16:41:23   2635s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:41:23   2635s] #  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
[05/31 16:41:23   2635s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:41:23   2635s] #  M1     |      2|     0|      4|     4|    564|  548|    103|   1225|
[05/31 16:41:23   2635s] #  M2     |    239|   129|    246|   606|    498|  751|    487|   2956|
[05/31 16:41:23   2635s] #  C1     |    443|   348|    194|     0|      0|    6|    328|   1319|
[05/31 16:41:23   2635s] #  C2     |     17|    17|      0|     0|      0|    2|     26|     62|
[05/31 16:41:23   2635s] #  C3     |      1|     0|      0|     0|      0|    3|      1|      5|
[05/31 16:41:23   2635s] #  Totals |    702|   494|    444|   610|   1062| 1310|    945|   5567|
[05/31 16:41:23   2635s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:41:23   2635s] #
[05/31 16:41:23   2635s] #1 out of 3144 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/31 16:41:23   2635s] #0.00% of the total area is being checked for drcs
[05/31 16:41:23   2635s] #0.0% of the total area was checked
[05/31 16:41:23   2635s] ### Gcell dirty-map stats: routing = 49.24%, dirty-area = 30.40%
[05/31 16:41:23   2635s] #   number of violations = 5568
[05/31 16:41:23   2635s] #
[05/31 16:41:23   2635s] #  By Layer and Type:
[05/31 16:41:23   2635s] #
[05/31 16:41:23   2635s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:41:23   2635s] #  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
[05/31 16:41:23   2635s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:41:23   2635s] #  M1     |      2|     0|      4|     4|    564|  548|    103|   1225|
[05/31 16:41:23   2635s] #  M2     |    239|   129|    246|   606|    498|  751|    488|   2957|
[05/31 16:41:23   2635s] #  C1     |    443|   348|    194|     0|      0|    6|    328|   1319|
[05/31 16:41:23   2635s] #  C2     |     17|    17|      0|     0|      0|    2|     26|     62|
[05/31 16:41:23   2635s] #  C3     |      1|     0|      0|     0|      0|    3|      1|      5|
[05/31 16:41:23   2635s] #  Totals |    702|   494|    444|   610|   1062| 1310|    946|   5568|
[05/31 16:41:23   2635s] #---------+-------+------+-------+------+-------+-----+-------+-------+
[05/31 16:41:23   2635s] #
[05/31 16:41:23   2635s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 4397.41 (MB), peak = 4927.49 (MB)
[05/31 16:41:23   2635s] #start 1st optimization iteration ...
[05/31 16:44:25   2816s] ### Gcell dirty-map stats: routing = 50.84%, dirty-area = 30.40%
[05/31 16:44:25   2816s] #   number of violations = 1907
[05/31 16:44:25   2816s] #
[05/31 16:44:25   2816s] #  By Layer and Type:
[05/31 16:44:25   2816s] #
[05/31 16:44:25   2816s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:44:25   2816s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:44:25   2816s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:44:25   2816s] #  M1     |      0|      0|     0|     0|   0|  535|     31|    566|
[05/31 16:44:25   2816s] #  M2     |     58|      5|    57|   135|  57|  560|     40|    912|
[05/31 16:44:25   2816s] #  C1     |    124|     48|   121|     0|  39|    0|     56|    388|
[05/31 16:44:25   2816s] #  C2     |     18|      9|     6|     0|   0|    0|      8|     41|
[05/31 16:44:25   2816s] #  Totals |    200|     62|   184|   135|  96| 1095|    135|   1907|
[05/31 16:44:25   2816s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:44:25   2816s] #
[05/31 16:44:25   2816s] #cpu time = 00:03:01, elapsed time = 00:03:01, memory = 4462.43 (MB), peak = 5190.60 (MB)
[05/31 16:44:25   2816s] #start 2nd optimization iteration ...
[05/31 16:46:36   2947s] ### Gcell dirty-map stats: routing = 51.00%, dirty-area = 30.40%
[05/31 16:46:36   2947s] #   number of violations = 1778
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #  By Layer and Type:
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:46:36   2947s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:46:36   2947s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:46:36   2947s] #  M1     |      0|      0|     0|     0|   0|  495|     36|    531|
[05/31 16:46:36   2947s] #  M2     |     45|      3|    49|   169|  48|  513|     33|    860|
[05/31 16:46:36   2947s] #  C1     |    117|     43|   119|     0|  43|    0|     39|    361|
[05/31 16:46:36   2947s] #  C2     |     13|      7|     4|     0|   1|    0|      1|     26|
[05/31 16:46:36   2947s] #  Totals |    175|     53|   172|   169|  92| 1008|    109|   1778|
[05/31 16:46:36   2947s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #cpu time = 00:02:11, elapsed time = 00:02:11, memory = 4469.54 (MB), peak = 5202.46 (MB)
[05/31 16:46:36   2947s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[05/31 16:46:36   2947s] #Complete Detail Routing.
[05/31 16:46:36   2947s] #Total wire length = 13200 um.
[05/31 16:46:36   2947s] #Total half perimeter of net bounding box = 12701 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C1 = 2233 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C2 = 3044 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C3 = 3935 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C4 = 2162 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C5 = 1827 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER JA = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER QA = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER QB = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER LB = 0 um.
[05/31 16:46:36   2947s] #Total number of vias = 26199
[05/31 16:46:36   2947s] #Total number of multi-cut vias = 4145 ( 15.8%)
[05/31 16:46:36   2947s] #Total number of single cut vias = 22054 ( 84.2%)
[05/31 16:46:36   2947s] #Up-Via Summary (total 26199):
[05/31 16:46:36   2947s] #                   single-cut          multi-cut      Total
[05/31 16:46:36   2947s] #-----------------------------------------------------------
[05/31 16:46:36   2947s] # M1              1463 ( 98.8%)        18 (  1.2%)       1481
[05/31 16:46:36   2947s] # M2              6752 ( 83.0%)      1386 ( 17.0%)       8138
[05/31 16:46:36   2947s] # C1              6560 ( 83.8%)      1266 ( 16.2%)       7826
[05/31 16:46:36   2947s] # C2              4784 ( 84.3%)       888 ( 15.7%)       5672
[05/31 16:46:36   2947s] # C3              1860 ( 81.3%)       428 ( 18.7%)       2288
[05/31 16:46:36   2947s] # C4               635 ( 80.0%)       159 ( 20.0%)        794
[05/31 16:46:36   2947s] #-----------------------------------------------------------
[05/31 16:46:36   2947s] #                22054 ( 84.2%)      4145 ( 15.8%)      26199 
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #Total number of DRC violations = 1778
[05/31 16:46:36   2947s] ### Time Record (Detail Routing) is uninstalled.
[05/31 16:46:36   2947s] #Cpu time = 00:05:46
[05/31 16:46:36   2947s] #Elapsed time = 00:05:46
[05/31 16:46:36   2947s] #Increased memory = 107.56 (MB)
[05/31 16:46:36   2947s] #Total memory = 4469.54 (MB)
[05/31 16:46:36   2947s] #Peak memory = 5202.46 (MB)
[05/31 16:46:36   2947s] ### Time Record (Data Preparation) is installed.
[05/31 16:46:36   2947s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:46:36   2947s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 16:46:36   2947s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #Start Post Route wire spreading..
[05/31 16:46:36   2947s] ### Time Record (Data Preparation) is installed.
[05/31 16:46:36   2947s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #Start data preparation for wire spreading...
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #Data preparation is done on Sat May 31 16:46:36 2025
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] ### track-assign engine-init starts on Sat May 31 16:46:36 2025 with memory = 4469.54 (MB), peak = 5202.46 (MB)
[05/31 16:46:36   2947s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #Start Post Route Wire Spread.
[05/31 16:46:36   2947s] #Done with 273 horizontal wires in 3 hboxes and 445 vertical wires in 3 hboxes.
[05/31 16:46:36   2947s] #Complete Post Route Wire Spread.
[05/31 16:46:36   2947s] #
[05/31 16:46:36   2947s] #Total wire length = 13318 um.
[05/31 16:46:36   2947s] #Total half perimeter of net bounding box = 12701 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C1 = 2235 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C2 = 3050 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C3 = 3972 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C4 = 2202 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER C5 = 1860 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER JA = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER QA = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER QB = 0 um.
[05/31 16:46:36   2947s] #Total wire length on LAYER LB = 0 um.
[05/31 16:46:36   2947s] #Total number of vias = 26199
[05/31 16:46:36   2947s] #Total number of multi-cut vias = 4145 ( 15.8%)
[05/31 16:46:36   2947s] #Total number of single cut vias = 22054 ( 84.2%)
[05/31 16:46:36   2947s] #Up-Via Summary (total 26199):
[05/31 16:46:36   2947s] #                   single-cut          multi-cut      Total
[05/31 16:46:36   2947s] #-----------------------------------------------------------
[05/31 16:46:36   2947s] # M1              1463 ( 98.8%)        18 (  1.2%)       1481
[05/31 16:46:36   2947s] # M2              6752 ( 83.0%)      1386 ( 17.0%)       8138
[05/31 16:46:36   2947s] # C1              6560 ( 83.8%)      1266 ( 16.2%)       7826
[05/31 16:46:36   2947s] # C2              4784 ( 84.3%)       888 ( 15.7%)       5672
[05/31 16:46:36   2947s] # C3              1860 ( 81.3%)       428 ( 18.7%)       2288
[05/31 16:46:36   2947s] # C4               635 ( 80.0%)       159 ( 20.0%)        794
[05/31 16:46:36   2947s] #-----------------------------------------------------------
[05/31 16:46:36   2947s] #                22054 ( 84.2%)      4145 ( 15.8%)      26199 
[05/31 16:46:36   2947s] #
[05/31 16:46:37   2948s] #   number of violations = 1779
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #  By Layer and Type:
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:46:37   2948s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:46:37   2948s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:46:37   2948s] #  M1     |      0|      0|     0|     0|   0|  495|     36|    531|
[05/31 16:46:37   2948s] #  M2     |     45|      3|    49|   169|  48|  513|     34|    861|
[05/31 16:46:37   2948s] #  C1     |    117|     43|   119|     0|  43|    0|     39|    361|
[05/31 16:46:37   2948s] #  C2     |     13|      7|     4|     0|   1|    0|      1|     26|
[05/31 16:46:37   2948s] #  Totals |    175|     53|   172|   169|  92| 1008|    110|   1779|
[05/31 16:46:37   2948s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4466.98 (MB), peak = 5202.46 (MB)
[05/31 16:46:37   2948s] #CELL_VIEW TOP,init has 1779 DRC violations
[05/31 16:46:37   2948s] #Total number of DRC violations = 1779
[05/31 16:46:37   2948s] #Total number of process antenna violations = 0
[05/31 16:46:37   2948s] #Total number of net violated process antenna rule = 0
[05/31 16:46:37   2948s] #Post Route wire spread is done.
[05/31 16:46:37   2948s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 16:46:37   2948s] #Total wire length = 13318 um.
[05/31 16:46:37   2948s] #Total half perimeter of net bounding box = 12701 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER C1 = 2235 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER C2 = 3050 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER C3 = 3972 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER C4 = 2202 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER C5 = 1860 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER JA = 0 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER QA = 0 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER QB = 0 um.
[05/31 16:46:37   2948s] #Total wire length on LAYER LB = 0 um.
[05/31 16:46:37   2948s] #Total number of vias = 26199
[05/31 16:46:37   2948s] #Total number of multi-cut vias = 4145 ( 15.8%)
[05/31 16:46:37   2948s] #Total number of single cut vias = 22054 ( 84.2%)
[05/31 16:46:37   2948s] #Up-Via Summary (total 26199):
[05/31 16:46:37   2948s] #                   single-cut          multi-cut      Total
[05/31 16:46:37   2948s] #-----------------------------------------------------------
[05/31 16:46:37   2948s] # M1              1463 ( 98.8%)        18 (  1.2%)       1481
[05/31 16:46:37   2948s] # M2              6752 ( 83.0%)      1386 ( 17.0%)       8138
[05/31 16:46:37   2948s] # C1              6560 ( 83.8%)      1266 ( 16.2%)       7826
[05/31 16:46:37   2948s] # C2              4784 ( 84.3%)       888 ( 15.7%)       5672
[05/31 16:46:37   2948s] # C3              1860 ( 81.3%)       428 ( 18.7%)       2288
[05/31 16:46:37   2948s] # C4               635 ( 80.0%)       159 ( 20.0%)        794
[05/31 16:46:37   2948s] #-----------------------------------------------------------
[05/31 16:46:37   2948s] #                22054 ( 84.2%)      4145 ( 15.8%)      26199 
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #detailRoute Statistics:
[05/31 16:46:37   2948s] #Cpu time = 00:05:47
[05/31 16:46:37   2948s] #Elapsed time = 00:05:47
[05/31 16:46:37   2948s] #Increased memory = 105.00 (MB)
[05/31 16:46:37   2948s] #Total memory = 4466.98 (MB)
[05/31 16:46:37   2948s] #Peak memory = 5202.46 (MB)
[05/31 16:46:37   2948s] ### global_detail_route design signature (123): route=859872839 flt_obj=0 vio=371319627 shield_wire=1
[05/31 16:46:37   2948s] ### Time Record (DB Export) is installed.
[05/31 16:46:37   2948s] ### export design design signature (124): route=859872839 fixed_route=1914433754 flt_obj=0 vio=371319627 swire=282492057 shield_wire=1 net_attr=1418056364 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=592137846 pin_access=2135706879 inst_pattern=1680038013 inst_orient=159396670 via=1681576828 routing_via=1401398896 timing=1914433754 sns=1914433754
[05/31 16:46:37   2948s] ### Time Record (DB Export) is uninstalled.
[05/31 16:46:37   2948s] ### Time Record (Post Callback) is installed.
[05/31 16:46:37   2948s] ### Time Record (Post Callback) is uninstalled.
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #globalDetailRoute statistics:
[05/31 16:46:37   2948s] #Cpu time = 00:05:57
[05/31 16:46:37   2948s] #Elapsed time = 00:05:57
[05/31 16:46:37   2948s] #Increased memory = 60.05 (MB)
[05/31 16:46:37   2948s] #Total memory = 4390.13 (MB)
[05/31 16:46:37   2948s] #Peak memory = 5202.46 (MB)
[05/31 16:46:37   2948s] #Number of warnings = 65
[05/31 16:46:37   2948s] #Total number of warnings = 307
[05/31 16:46:37   2948s] #Number of fails = 0
[05/31 16:46:37   2948s] #Total number of fails = 0
[05/31 16:46:37   2948s] #Complete globalDetailRoute on Sat May 31 16:46:37 2025
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] ### import design signature (125): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2135706879 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:46:37   2948s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #  Scalability Statistics
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #----------------------------+---------+-------------+------------+
[05/31 16:46:37   2948s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/31 16:46:37   2948s] #----------------------------+---------+-------------+------------+
[05/31 16:46:37   2948s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  Cell Pin Access           | 00:00:05|     00:00:05|         1.0|
[05/31 16:46:37   2948s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  Data Preparation          | 00:00:02|     00:00:02|         1.0|
[05/31 16:46:37   2948s] #  Global Routing            | 00:00:02|     00:00:02|         1.0|
[05/31 16:46:37   2948s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 16:46:37   2948s] #  Detail Routing            | 00:05:46|     00:05:46|         1.0|
[05/31 16:46:37   2948s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[05/31 16:46:37   2948s] #  Entire Command            | 00:05:57|     00:05:57|         1.0|
[05/31 16:46:37   2948s] #----------------------------+---------+-------------+------------+
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:05:56.8/0:05:56.9 (1.0), totSession cpu/real = 0:49:08.5/0:55:52.9 (0.9), mem = 4182.6M
[05/31 16:46:37   2948s] 
[05/31 16:46:37   2948s] =============================================================================================
[05/31 16:46:37   2948s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   23.10-p003_1
[05/31 16:46:37   2948s] =============================================================================================
[05/31 16:46:37   2948s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:46:37   2948s] ---------------------------------------------------------------------------------------------
[05/31 16:46:37   2948s] [ GlobalRoute            ]      1   0:00:02.4  (   0.7 % )     0:00:02.4 /  0:00:02.4    1.0
[05/31 16:46:37   2948s] [ DetailRoute            ]      1   0:05:45.8  (  96.9 % )     0:05:45.8 /  0:05:45.8    1.0
[05/31 16:46:37   2948s] [ MISC                   ]          0:00:08.7  (   2.4 % )     0:00:08.7 /  0:00:08.6    1.0
[05/31 16:46:37   2948s] ---------------------------------------------------------------------------------------------
[05/31 16:46:37   2948s]  EcoRoute #1 TOTAL                  0:05:56.9  ( 100.0 % )     0:05:56.9 /  0:05:56.8    1.0
[05/31 16:46:37   2948s] ---------------------------------------------------------------------------------------------
[05/31 16:46:37   2948s] 
[05/31 16:46:37   2948s] **optDesign ... cpu = 0:14:48, real = 0:14:49, mem = 4297.4M, totSessionCpu=0:49:08 **
[05/31 16:46:37   2948s] New Signature Flow (restoreNanoRouteOptions) ....
[05/31 16:46:37   2948s] Begin: Collecting metrics
[05/31 16:46:37   2948s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing    |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2 |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
| hold_fixing       |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        4088 |      |     |
| pre_route_summary |    48.659 |   48.659 |           |        0 |       28.61 |            |              |                |               | 0:00:00  |        4105 |    0 |   0 |
| eco_route         |           |          |           |          |             |            |              |                |               | 0:05:57  |        4086 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:46:37   2948s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=5198.7M, current mem=4297.4M)

[05/31 16:46:37   2948s] End: Collecting metrics
[05/31 16:46:37   2948s] **INFO: flowCheckPoint #6 PostEcoSummary
[05/31 16:46:37   2948s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 16:46:37   2948s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:46:37   2948s] eee: pegSigSF=1.070000
[05/31 16:46:37   2948s] Initializing multi-corner resistance tables ...
[05/31 16:46:37   2948s] eee: Grid unit RC data computation started
[05/31 16:46:37   2948s] eee: Grid unit RC data computation completed
[05/31 16:46:37   2948s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:46:37   2948s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:46:37   2948s] eee: l=3 avDens=0.104503 usedTrk=413.830554 availTrk=3960.000000 sigTrk=413.830554
[05/31 16:46:37   2948s] eee: l=4 avDens=0.149401 usedTrk=564.735557 availTrk=3780.000000 sigTrk=564.735557
[05/31 16:46:37   2948s] eee: l=5 avDens=0.211379 usedTrk=735.598523 availTrk=3480.000000 sigTrk=735.598523
[05/31 16:46:37   2948s] eee: l=6 avDens=0.123585 usedTrk=407.829999 availTrk=3300.000000 sigTrk=407.829999
[05/31 16:46:37   2948s] eee: l=7 avDens=0.114794 usedTrk=344.383334 availTrk=3000.000000 sigTrk=344.383334
[05/31 16:46:37   2948s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:46:37   2948s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:46:37   2948s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:46:37   2948s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:46:37   2948s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:46:37   2948s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.269391 uaWl=1.000000 uaWlH=0.800600 aWlH=0.000000 lMod=0 pMax=0.930300 pMod=77 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:46:37   2948s] eee: NetCapCache creation started. (Current Mem: 4101.633M) 
[05/31 16:46:37   2948s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4101.633M) 
[05/31 16:46:37   2948s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:46:37   2948s] eee: Metal Layers Info:
[05/31 16:46:37   2948s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:46:37   2948s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:46:37   2948s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:46:37   2948s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:46:37   2948s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:46:37   2948s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:46:37   2948s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:46:37   2948s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:46:37   2948s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:46:37   2948s] ### Net info: total nets: 3167
[05/31 16:46:37   2948s] ### Net info: dirty nets: 0
[05/31 16:46:37   2948s] ### Net info: marked as disconnected nets: 0
[05/31 16:46:37   2948s] ### Net info: fully routed nets: 3165
[05/31 16:46:37   2948s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:46:37   2948s] ### Net info: unrouted nets: 0
[05/31 16:46:37   2948s] ### Net info: re-extraction nets: 0
[05/31 16:46:37   2948s] ### Net info: ignored nets: 0
[05/31 16:46:37   2948s] ### Net info: skip routing nets: 0
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] ### import design signature (126): route=1491554818 fixed_route=1491554818 flt_obj=0 vio=906556145 swire=282492057 shield_wire=1 net_attr=536863424 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=592137846 pin_access=2135706879 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1914433754 sns=1914433754
[05/31 16:46:37   2948s] #Extract in post route mode
[05/31 16:46:37   2948s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 16:46:37   2948s] #Fast data preparation for tQuantus.
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] #Start routing data preparation on Sat May 31 16:46:37 2025
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:46:37   2948s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:46:37   2948s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:46:37   2948s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:46:37   2948s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:46:37   2948s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:46:37   2948s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:46:37   2948s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:46:37   2948s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:46:37   2948s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:46:37   2948s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:46:37   2948s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:46:37   2948s] #Regenerating Ggrids automatically.
[05/31 16:46:37   2948s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:46:37   2948s] #Using automatically generated G-grids.
[05/31 16:46:37   2948s] #Done routing data preparation.
[05/31 16:46:37   2948s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4299.32 (MB), peak = 5202.46 (MB)
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] #Start routing data preparation on Sat May 31 16:46:37 2025
[05/31 16:46:37   2948s] #
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:37   2948s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:46:37   2948s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:46:37   2948s] #pin_access_rlayer=3(C1)
[05/31 16:46:37   2948s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:46:37   2948s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:46:37   2948s] #enable_dpt_layer_shield=F
[05/31 16:46:37   2948s] #has_line_end_grid=F
[05/31 16:46:37   2948s] #Regenerating Ggrids automatically.
[05/31 16:46:37   2948s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:46:37   2948s] #Using automatically generated G-grids.
[05/31 16:46:39   2950s] #Done routing data preparation.
[05/31 16:46:39   2950s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4307.70 (MB), peak = 5202.46 (MB)
[05/31 16:46:39   2950s] #
[05/31 16:46:39   2950s] #Start tQuantus RC extraction...
[05/31 16:46:39   2950s] #Start building rc corner(s)...
[05/31 16:46:39   2950s] #Number of RC Corner = 2
[05/31 16:46:39   2950s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 16:46:39   2950s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 16:46:39   2950s] #(i=11, n=11 2000)
[05/31 16:46:39   2950s] #M1 -> M1 (1)
[05/31 16:46:39   2950s] #M2 -> M2 (2)
[05/31 16:46:39   2950s] #C1 -> C1 (3)
[05/31 16:46:39   2950s] #C2 -> C2 (4)
[05/31 16:46:39   2950s] #C3 -> C3 (5)
[05/31 16:46:39   2950s] #C4 -> C4 (6)
[05/31 16:46:39   2950s] #C5 -> C5 (7)
[05/31 16:46:39   2950s] #JA -> JA (8)
[05/31 16:46:39   2950s] #QA -> QA (9)
[05/31 16:46:39   2950s] #QB -> QB (10)
[05/31 16:46:39   2950s] #LB -> LB (11)
[05/31 16:46:40   2951s] #SADV-On
[05/31 16:46:40   2951s] # Corner(s) : 
[05/31 16:46:40   2951s] #rc_fast [25.00] 
[05/31 16:46:40   2951s] #rc_slow [25.00]
[05/31 16:46:42   2952s] # Corner id: 0
[05/31 16:46:42   2952s] # Layout Scale: 1.000000
[05/31 16:46:42   2952s] # Has Metal Fill model: yes
[05/31 16:46:42   2952s] # Temperature was set
[05/31 16:46:42   2952s] # Temperature : 25.000000
[05/31 16:46:42   2952s] # Ref. Temp   : 25.000000
[05/31 16:46:42   2952s] # Corner id: 1
[05/31 16:46:42   2952s] # Layout Scale: 1.000000
[05/31 16:46:42   2952s] # Has Metal Fill model: yes
[05/31 16:46:42   2952s] # Temperature was set
[05/31 16:46:42   2952s] # Temperature : 25.000000
[05/31 16:46:42   2952s] # Ref. Temp   : 25.000000
[05/31 16:46:42   2952s] #total pattern=286 [22, 2124]
[05/31 16:46:42   2952s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 16:46:42   2952s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 16:46:42   2952s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 16:46:42   2952s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 16:46:42   2952s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 16:46:42   2952s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 16:46:42   2952s] #number model r/c [2,2] [22,2124] read
[05/31 16:46:42   2953s] #0 rcmodel(s) requires rebuild
[05/31 16:46:42   2953s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 4338.58 (MB), peak = 5202.46 (MB)
[05/31 16:46:42   2953s] #Finish check_net_pin_list step Enter extract
[05/31 16:46:42   2953s] #Start init net ripin tree building
[05/31 16:46:42   2953s] #Finish init net ripin tree building
[05/31 16:46:42   2953s] #Cpu time = 00:00:00
[05/31 16:46:42   2953s] #Elapsed time = 00:00:00
[05/31 16:46:42   2953s] #Increased memory = 0.00 (MB)
[05/31 16:46:42   2953s] #Total memory = 4338.58 (MB)
[05/31 16:46:42   2953s] #Peak memory = 5202.46 (MB)
[05/31 16:46:42   2953s] #begin processing metal fill model file
[05/31 16:46:42   2953s] #end processing metal fill model file
[05/31 16:46:42   2953s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:42   2953s] #Length limit = 200 pitches
[05/31 16:46:42   2953s] #opt mode = 2
[05/31 16:46:42   2953s] #Finish check_net_pin_list step Fix net pin list
[05/31 16:46:42   2953s] #Start generate extraction boxes.
[05/31 16:46:42   2953s] #
[05/31 16:46:42   2953s] #Extract using 30 x 30 Hboxes
[05/31 16:46:42   2953s] #3x3 initial hboxes
[05/31 16:46:42   2953s] #Use area based hbox pruning.
[05/31 16:46:42   2953s] #0/0 hboxes pruned.
[05/31 16:46:42   2953s] #Complete generating extraction boxes.
[05/31 16:46:42   2953s] #Start step Extraction
[05/31 16:46:42   2953s] #Extract 4 hboxes with single thread on machine with  Xeon 3.20GHz 20480KB Cache 32CPU...
[05/31 16:46:42   2953s] #Process 0 special clock nets for rc extraction
[05/31 16:46:42   2953s] #Total 3165 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 16:46:43   2954s] #Run Statistics for Extraction:
[05/31 16:46:43   2954s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[05/31 16:46:43   2954s] #   Increased memory =    43.08 (MB), total memory =  4381.67 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:43   2954s] #Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d
[05/31 16:46:44   2954s] #Finish registering nets and terms for rcdb.
[05/31 16:46:44   2954s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4371.82 (MB), peak = 5202.46 (MB)
[05/31 16:46:44   2954s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:44   2954s] #RC Statistics: 9417 Res, 4265 Ground Cap, 2316 XCap (Edge to Edge)
[05/31 16:46:44   2954s] #RC V/H edge ratio: 0.15, Avg V/H Edge Length: 836.57 (3450), Avg L-Edge Length: 3395.84 (4760)
[05/31 16:46:44   2954s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d.
[05/31 16:46:44   2954s] #Start writing RC data.
[05/31 16:46:44   2954s] #Finish writing RC data
[05/31 16:46:44   2954s] #Finish writing rcdb with 12586 nodes, 9421 edges, and 4704 xcaps
[05/31 16:46:44   2954s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4361.25 (MB), peak = 5202.46 (MB)
[05/31 16:46:44   2954s] Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d' ...
[05/31 16:46:44   2954s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d' for reading (mem: 4132.270M)
[05/31 16:46:44   2954s] Reading RCDB with compressed RC data.
[05/31 16:46:44   2954s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d' for content verification (mem: 4132.270M)
[05/31 16:46:44   2954s] Reading RCDB with compressed RC data.
[05/31 16:46:44   2954s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d': 0 access done (mem: 4132.270M)
[05/31 16:46:44   2954s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d': 0 access done (mem: 4132.270M)
[05/31 16:46:44   2954s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4132.270M)
[05/31 16:46:44   2954s] Following multi-corner parasitics specified:
[05/31 16:46:44   2954s] 	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d (rcdb)
[05/31 16:46:44   2954s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d' for reading (mem: 4132.270M)
[05/31 16:46:44   2954s] Reading RCDB with compressed RC data.
[05/31 16:46:44   2954s] 		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d specified
[05/31 16:46:44   2954s] Cell TOP, hinst 
[05/31 16:46:44   2954s] processing rcdb (/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d) for hinst (top) of cell (TOP);
[05/31 16:46:44   2954s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d': 0 access done (mem: 4132.270M)
[05/31 16:46:44   2954s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4132.270M)
[05/31 16:46:44   2954s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4132.270M)
[05/31 16:46:44   2954s] Reading RCDB with compressed RC data.
[05/31 16:46:45   2956s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4132.270M)
[05/31 16:46:45   2956s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=4132.270M)
[05/31 16:46:45   2956s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:01.0 mem: 4132.270M)
[05/31 16:46:45   2956s] #
[05/31 16:46:45   2956s] #Restore RCDB.
[05/31 16:46:45   2956s] #
[05/31 16:46:45   2956s] #Complete tQuantus RC extraction.
[05/31 16:46:45   2956s] #Cpu time = 00:00:05
[05/31 16:46:45   2956s] #Elapsed time = 00:00:06
[05/31 16:46:45   2956s] #Increased memory = 53.64 (MB)
[05/31 16:46:45   2956s] #Total memory = 4361.34 (MB)
[05/31 16:46:45   2956s] #Peak memory = 5202.46 (MB)
[05/31 16:46:45   2956s] #
[05/31 16:46:45   2956s] #0 inserted nodes are removed
[05/31 16:46:45   2956s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 16:46:45   2956s] ### export design design signature (128): route=361336537 fixed_route=361336537 flt_obj=0 vio=906556145 swire=282492057 shield_wire=1 net_attr=1147395300 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=592137846 pin_access=2135706879 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1914433754 sns=1914433754
[05/31 16:46:45   2956s] ### import design signature (129): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2135706879 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:46:45   2956s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:45   2956s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:45   2956s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:45   2956s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:46:45   2956s] #Start Design Signature (0)
[05/31 16:46:45   2956s] #Finish Inst Signature in MT(3262584)
[05/31 16:46:45   2956s] #Finish Net Signature in MT(10940137)
[05/31 16:46:45   2956s] #Finish SNet Signature in MT (32883658)
[05/31 16:46:45   2956s] #Run time and memory report for RC extraction:
[05/31 16:46:45   2956s] #RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
[05/31 16:46:45   2956s] #Run Statistics for snet signature:
[05/31 16:46:45   2956s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:45   2956s] #   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:45   2956s] #Run Statistics for Net Final Signature:
[05/31 16:46:45   2956s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:45   2956s] #   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:45   2956s] #Run Statistics for Net launch:
[05/31 16:46:45   2956s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:45   2956s] #   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:45   2956s] #Run Statistics for Net init_dbsNet_slist:
[05/31 16:46:45   2956s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:45   2956s] #   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:45   2956s] #Run Statistics for net signature:
[05/31 16:46:45   2956s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:45   2956s] #   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:45   2956s] #Run Statistics for inst signature:
[05/31 16:46:45   2956s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:45   2956s] #   Increased memory =    -0.80 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:46   2956s] **optDesign ... cpu = 0:14:56, real = 0:14:58, mem = 4350.5M, totSessionCpu=0:49:16 **
[05/31 16:46:46   2956s] Starting delay calculation for Setup views
[05/31 16:46:46   2956s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:46:46   2956s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 16:46:46   2956s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:46:46   2957s] #################################################################################
[05/31 16:46:46   2957s] # Design Stage: PostRoute
[05/31 16:46:46   2957s] # Design Name: TOP
[05/31 16:46:46   2957s] # Design Mode: 22nm
[05/31 16:46:46   2957s] # Analysis Mode: MMMC OCV 
[05/31 16:46:46   2957s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:46:46   2957s] # Signoff Settings: SI On 
[05/31 16:46:46   2957s] #################################################################################
[05/31 16:46:46   2957s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:46:46   2957s] Setting infinite Tws ...
[05/31 16:46:46   2957s] First Iteration Infinite Tw... 
[05/31 16:46:46   2957s] Calculate early delays in OCV mode...
[05/31 16:46:46   2957s] Calculate late delays in OCV mode...
[05/31 16:46:46   2957s] Topological Sorting (REAL = 0:00:00.0, MEM = 4135.2M, InitMEM = 4135.2M)
[05/31 16:46:46   2957s] Start delay calculation (fullDC) (1 T). (MEM=3827.32)
[05/31 16:46:46   2957s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 16:46:47   2957s] End AAE Lib Interpolated Model. (MEM=4135.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:47   2957s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4135.215M)
[05/31 16:46:47   2957s] Reading RCDB with compressed RC data.
[05/31 16:46:47   2957s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4135.2M)
[05/31 16:46:47   2958s] Total number of fetched objects 3165
[05/31 16:46:47   2958s] AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
[05/31 16:46:47   2958s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:47   2958s] End delay calculation. (MEM=3844.13 CPU=0:00:00.8 REAL=0:00:00.0)
[05/31 16:46:47   2958s] End delay calculation (fullDC). (MEM=3844.13 CPU=0:00:00.9 REAL=0:00:01.0)
[05/31 16:46:47   2958s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:46:47   2958s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4160.9M) ***
[05/31 16:46:48   2958s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4168.9M)
[05/31 16:46:48   2958s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:46:48   2958s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4168.9M)
[05/31 16:46:48   2958s] Starting SI iteration 2
[05/31 16:46:48   2958s] Calculate early delays in OCV mode...
[05/31 16:46:48   2958s] Calculate late delays in OCV mode...
[05/31 16:46:48   2958s] Start delay calculation (fullDC) (1 T). (MEM=3839.34)
[05/31 16:46:48   2958s] End AAE Lib Interpolated Model. (MEM=4114.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:48   2958s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:46:48   2958s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3165. 
[05/31 16:46:48   2958s] Total number of fetched objects 3165
[05/31 16:46:48   2958s] AAE_INFO-618: Total number of nets in the design is 3167,  0.1 percent of the nets selected for SI analysis
[05/31 16:46:48   2958s] End delay calculation. (MEM=3843.09 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:46:48   2958s] End delay calculation (fullDC). (MEM=3843.09 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:46:48   2958s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4168.7M) ***
[05/31 16:46:48   2958s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:49:19 mem=4176.7M)
[05/31 16:46:48   2958s] End AAE Lib Interpolated Model. (MEM=4176.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:48   2958s] ** INFO: Initializing Glitch Interface
[05/31 16:46:48   2958s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4176.7M, EPOCH TIME: 1748724408.637438
[05/31 16:46:48   2958s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:48   2958s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:48   2959s] 
[05/31 16:46:48   2959s] 
[05/31 16:46:48   2959s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:46:48   2959s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.250, MEM:4176.7M, EPOCH TIME: 1748724408.887841
[05/31 16:46:48   2959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:48   2959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:48   2959s] ** INFO: Initializing Glitch Interface
[05/31 16:46:48   2959s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------

[05/31 16:46:48   2959s] **optDesign ... cpu = 0:14:59, real = 0:15:00, mem = 3840.5M, totSessionCpu=0:49:19 **
[05/31 16:46:48   2959s] Begin: Collecting metrics
[05/31 16:46:49   2959s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing     |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2  |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
| hold_fixing        |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |        4088 |      |     |
| pre_route_summary  |    48.659 |   48.659 |           |        0 |       28.61 |            |              |                |               | 0:00:00  |        4105 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:05:57  |        4086 |      |     |
| post_route_summary |    48.621 |   48.621 |           |        0 |       28.61 |            |              |                |               | 0:00:03  |        4139 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:46:49   2959s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3844.2M, current mem=3840.5M)

[05/31 16:46:49   2959s] End: Collecting metrics
[05/31 16:46:49   2959s] Executing marking Critical Nets1
[05/31 16:46:49   2959s] ** INFO: Initializing Glitch Interface
[05/31 16:46:49   2959s] ** INFO: Initializing Glitch Cache
[05/31 16:46:49   2959s] **INFO: flowCheckPoint #7 OptimizationRecovery
[05/31 16:46:49   2959s] *** Timing Is met
[05/31 16:46:49   2959s] *** Check timing (0:00:00.0)
[05/31 16:46:49   2959s] Running postRoute recovery in postEcoRoute mode
[05/31 16:46:49   2959s] **optDesign ... cpu = 0:14:59, real = 0:15:01, mem = 3840.5M, totSessionCpu=0:49:19 **
[05/31 16:46:49   2959s] ** INFO: Initializing Glitch Interface
[05/31 16:46:49   2959s]   Timing/DRV Snapshot: (TGT)
[05/31 16:46:49   2959s]      Weighted WNS: 0.000
[05/31 16:46:49   2959s]       All  PG WNS: 0.000
[05/31 16:46:49   2959s]       High PG WNS: 0.000
[05/31 16:46:49   2959s]       All  PG TNS: 0.000
[05/31 16:46:49   2959s]       High PG TNS: 0.000
[05/31 16:46:49   2959s]       Low  PG TNS: 0.000
[05/31 16:46:49   2959s]          Tran DRV: 0 (0)
[05/31 16:46:49   2959s]           Cap DRV: 0 (0)
[05/31 16:46:49   2959s]        Fanout DRV: 0 (0)
[05/31 16:46:49   2959s]            Glitch: 0 (0)
[05/31 16:46:49   2959s]    Category Slack: { [L, 48.621] [H, 49.402] }
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] Checking setup slack degradation ...
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] Recovery Manager:
[05/31 16:46:49   2959s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[05/31 16:46:49   2959s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.031) - Skip
[05/31 16:46:49   2959s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/31 16:46:49   2959s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] Checking DRV degradation...
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] Recovery Manager:
[05/31 16:46:49   2959s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:46:49   2959s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:46:49   2959s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:46:49   2959s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 16:46:49   2959s] ** INFO Cleaning up Glitch Interface
[05/31 16:46:49   2959s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4139.09M, totSessionCpu=0:49:19).
[05/31 16:46:49   2959s] **optDesign ... cpu = 0:14:59, real = 0:15:01, mem = 3840.5M, totSessionCpu=0:49:19 **
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] Latch borrow mode reset to max_borrow
[05/31 16:46:49   2959s] **INFO: flowCheckPoint #8 FinalSummary
[05/31 16:46:49   2959s] <optDesign CMD> Restore Using all VT Cells
[05/31 16:46:49   2959s] OPTC: user 20.0
[05/31 16:46:49   2959s] Reported timing to dir ./timingReports
[05/31 16:46:49   2959s] **optDesign ... cpu = 0:14:59, real = 0:15:01, mem = 3840.1M, totSessionCpu=0:49:20 **
[05/31 16:46:49   2959s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4132.1M, EPOCH TIME: 1748724409.478141
[05/31 16:46:49   2959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:49   2959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s] 
[05/31 16:46:49   2959s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:46:49   2959s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.243, MEM:4132.1M, EPOCH TIME: 1748724409.721201
[05/31 16:46:49   2959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:49   2959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:49   2959s] Saving timing graph ...
[05/31 16:46:49   2960s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/opt_timing_graph_hPUbBc
[05/31 16:46:49   2960s] Disk Usage:
[05/31 16:46:49   2960s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 16:46:49   2960s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57397760  99888640  37% /users/ssokolovskiy
[05/31 16:46:50   2960s] Done save timing graph
[05/31 16:46:50   2960s] Disk Usage:
[05/31 16:46:50   2960s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 16:46:50   2960s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57397760  99888640  37% /users/ssokolovskiy
[05/31 16:46:50   2960s] 
[05/31 16:46:50   2960s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:46:50   2960s] 
[05/31 16:46:50   2960s] TimeStamp Deleting Cell Server End ...
[05/31 16:46:50   2960s] Starting delay calculation for Hold views
[05/31 16:46:50   2960s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:46:50   2960s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 16:46:50   2960s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:46:51   2961s] #################################################################################
[05/31 16:46:51   2961s] # Design Stage: PostRoute
[05/31 16:46:51   2961s] # Design Name: TOP
[05/31 16:46:51   2961s] # Design Mode: 22nm
[05/31 16:46:51   2961s] # Analysis Mode: MMMC OCV 
[05/31 16:46:51   2961s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:46:51   2961s] # Signoff Settings: SI On 
[05/31 16:46:51   2961s] #################################################################################
[05/31 16:46:51   2961s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:46:51   2961s] Setting infinite Tws ...
[05/31 16:46:51   2961s] First Iteration Infinite Tw... 
[05/31 16:46:51   2961s] Calculate late delays in OCV mode...
[05/31 16:46:51   2961s] Calculate early delays in OCV mode...
[05/31 16:46:51   2961s] Topological Sorting (REAL = 0:00:00.0, MEM = 4154.5M, InitMEM = 4154.5M)
[05/31 16:46:51   2961s] Start delay calculation (fullDC) (1 T). (MEM=3859.39)
[05/31 16:46:51   2961s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:46:51   2961s] End AAE Lib Interpolated Model. (MEM=4154.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:52   2962s] Total number of fetched objects 3165
[05/31 16:46:52   2962s] AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
[05/31 16:46:52   2962s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:52   2962s] End delay calculation. (MEM=3870.63 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 16:46:52   2962s] End delay calculation (fullDC). (MEM=3870.63 CPU=0:00:01.0 REAL=0:00:01.0)
[05/31 16:46:52   2962s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:46:52   2962s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4176.7M) ***
[05/31 16:46:52   2962s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4184.7M)
[05/31 16:46:52   2962s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:46:52   2962s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4184.7M)
[05/31 16:46:52   2962s] Starting SI iteration 2
[05/31 16:46:52   2962s] Calculate late delays in OCV mode...
[05/31 16:46:52   2962s] Calculate early delays in OCV mode...
[05/31 16:46:52   2962s] Start delay calculation (fullDC) (1 T). (MEM=3833.21)
[05/31 16:46:52   2962s] End AAE Lib Interpolated Model. (MEM=4106.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:52   2962s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:46:52   2962s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3165. 
[05/31 16:46:52   2962s] Total number of fetched objects 3165
[05/31 16:46:52   2962s] AAE_INFO-618: Total number of nets in the design is 3167,  17.2 percent of the nets selected for SI analysis
[05/31 16:46:52   2962s] End delay calculation. (MEM=3836.57 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:46:52   2962s] End delay calculation (fullDC). (MEM=3836.57 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:46:52   2962s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4161.5M) ***
[05/31 16:46:52   2962s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:49:23 mem=4169.5M)
[05/31 16:46:53   2963s] Restoring timing graph ...
[05/31 16:46:54   2964s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 16:46:54   2964s] Done restore timing graph
[05/31 16:46:54   2964s] ** INFO: Initializing Glitch Interface
[05/31 16:46:54   2964s] ** INFO: Initializing Glitch Interface
[05/31 16:46:55   2964s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------

[05/31 16:46:55   2964s] *** Final Summary (holdfix) CPU=0:00:04.8, REAL=0:00:06.0, MEM=4177.9M
[05/31 16:46:55   2964s] Begin: Collecting metrics
[05/31 16:46:55   2964s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 16:46:55   2964s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 16:46:55      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.9M
[05/31 16:46:55      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3840.5M, current mem=3423.7M)
[05/31 16:46:55      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3487.8M, current mem=3450.4M)
[05/31 16:46:56      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.9M
[05/31 16:46:56      0s] 
[05/31 16:46:56      0s] =============================================================================================
[05/31 16:46:56      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.10-p003_1
[05/31 16:46:56      0s] =============================================================================================
[05/31 16:46:56      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:46:56      0s] ---------------------------------------------------------------------------------------------
[05/31 16:46:56      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:46:56      0s] ---------------------------------------------------------------------------------------------
[05/31 16:46:56      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:46:56      0s] ---------------------------------------------------------------------------------------------
[05/31 16:46:56      0s] 

[05/31 16:46:56   2964s]  
_______________________________________________________________________
[05/31 16:46:56   2964s]  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:46:56   2964s] | Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
[05/31 16:46:56   2964s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[05/31 16:46:56   2964s] |--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[05/31 16:46:56   2964s] | initial_summary    |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
[05/31 16:46:56   2964s] | ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
[05/31 16:46:56   2964s] | drv_eco_fixing     |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
[05/31 16:46:56   2964s] | initial_summary_2  |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
[05/31 16:46:56   2964s] | hold_fixing        |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
[05/31 16:46:56   2964s] | route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |        4088 |      |     |
[05/31 16:46:56   2964s] | pre_route_summary  |    48.659 |   48.659 |           |        0 |       28.61 |            |              |                |               | 0:00:00  |        4105 |    0 |   0 |
[05/31 16:46:56   2964s] | eco_route          |           |          |           |          |             |            |              |                |               | 0:05:57  |        4086 |      |     |
[05/31 16:46:56   2964s] | post_route_summary |    48.621 |   48.621 |           |        0 |       28.61 |            |              |                |               | 0:00:03  |        4139 |    0 |   0 |
[05/31 16:46:56   2964s] | final_summary      |    49.402 |   48.621 |           |        0 |       28.61 |            |              |                |               | 0:00:07  |        4178 |    0 |   0 |
[05/31 16:46:56   2964s]  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:46:56   2964s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4365.7M, current mem=4365.7M)

[05/31 16:46:56   2964s] End: Collecting metrics
[05/31 16:46:56   2964s] **optDesign ... cpu = 0:15:04, real = 0:15:08, mem = 4365.7M, totSessionCpu=0:49:25 **
[05/31 16:46:56   2964s]  ReSet Options after AAE Based Opt flow 
[05/31 16:46:56   2964s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 16:46:56   2964s] *** Finished optDesign ***
[05/31 16:46:56   2964s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:46:56   2964s] UM:*                                                                   final
[05/31 16:46:56   2964s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:46:56   2964s] UM:*                                                                   opt_design_drv_postroute
[05/31 16:46:56   2964s] Info: Summary of CRR changes:
[05/31 16:46:56   2964s]       - Timing transform commits:       0
[05/31 16:46:56   2964s] Info: Destroy the CCOpt slew target map.
[05/31 16:46:56   2964s] 
[05/31 16:46:56   2964s] *** Summary of all messages that are not suppressed in this session:
[05/31 16:46:56   2964s] Severity  ID               Count  Summary                                  
[05/31 16:46:56   2964s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/31 16:46:56   2964s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/31 16:46:56   2964s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/31 16:46:56   2964s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[05/31 16:46:56   2964s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/31 16:46:56   2964s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/31 16:46:56   2964s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/31 16:46:56   2964s] *** Message Summary: 68 warning(s), 0 error(s)
[05/31 16:46:56   2964s] 
[05/31 16:46:56   2964s] clean pInstBBox. size 0
[05/31 16:46:56   2964s] Cell TOP LLGs are deleted
[05/31 16:46:56   2964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:56   2964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:56   2964s] Info: pop threads available for lower-level modules during optimization.
[05/31 16:46:56   2964s] *** optDesign #1 [finish] () : cpu/real = 0:15:04.4/0:15:08.2 (1.0), totSession cpu/real = 0:49:24.9/0:56:12.0 (0.9), mem = 4169.9M
[05/31 16:46:56   2964s] 
[05/31 16:46:56   2964s] =============================================================================================
[05/31 16:46:56   2964s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/31 16:46:56   2964s] =============================================================================================
[05/31 16:46:56   2964s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:46:56   2964s] ---------------------------------------------------------------------------------------------
[05/31 16:46:56   2964s] [ InitOpt                ]      1   0:07:44.6  (  51.2 % )     0:07:45.6 /  0:07:45.5    1.0
[05/31 16:46:56   2964s] [ DrvOpt                 ]      1   0:00:06.8  (   0.8 % )     0:00:06.8 /  0:00:06.8    1.0
[05/31 16:46:56   2964s] [ HoldOpt                ]      1   0:00:25.2  (   2.8 % )     0:00:25.4 /  0:00:25.4    1.0
[05/31 16:46:56   2964s] [ ViewPruning            ]     23   0:00:02.7  (   0.3 % )     0:00:02.8 /  0:00:02.8    1.0
[05/31 16:46:56   2964s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:46:56   2964s] [ BuildHoldData          ]      2   0:00:04.1  (   0.5 % )     0:00:13.4 /  0:00:13.2    1.0
[05/31 16:46:56   2964s] [ OptSummaryReport       ]      9   0:00:03.2  (   0.3 % )     0:00:07.9 /  0:00:06.5    0.8
[05/31 16:46:56   2964s] [ MetricReport           ]     10   0:00:01.6  (   0.2 % )     0:00:01.6 /  0:00:01.2    0.8
[05/31 16:46:56   2964s] [ DrvReport              ]     10   0:00:01.5  (   0.2 % )     0:00:01.5 /  0:00:00.4    0.2
[05/31 16:46:56   2964s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:46:56   2964s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 16:46:56   2964s] [ LibAnalyzerInit        ]      2   0:00:04.6  (   0.5 % )     0:00:04.6 /  0:00:04.6    1.0
[05/31 16:46:56   2964s] [ CheckPlace             ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:46:56   2964s] [ RefinePlace            ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 16:46:56   2964s] [ ClockDrv               ]      1   0:00:05.7  (   0.6 % )     0:00:05.7 /  0:00:05.7    1.0
[05/31 16:46:56   2964s] [ EcoRoute               ]      1   0:05:56.9  (  39.3 % )     0:05:56.9 /  0:05:56.8    1.0
[05/31 16:46:56   2964s] [ ExtractRC              ]      2   0:00:16.0  (   1.8 % )     0:00:16.0 /  0:00:14.6    0.9
[05/31 16:46:56   2964s] [ UpdateTimingGraph      ]     23   0:00:05.0  (   0.6 % )     0:00:13.7 /  0:00:13.4    1.0
[05/31 16:46:56   2964s] [ FullDelayCalc          ]      9   0:00:05.0  (   0.5 % )     0:00:05.0 /  0:00:04.7    1.0
[05/31 16:46:56   2964s] [ TimingUpdate           ]     40   0:00:01.2  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/31 16:46:56   2964s] [ TimingReport           ]     11   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.1
[05/31 16:46:56   2964s] [ GenerateReports        ]      2   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:46:56   2964s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:46:56   2964s] [ PropagateActivity      ]      2   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 16:46:56   2964s] [ MISC                   ]          0:00:01.3  (   0.1 % )     0:00:01.3 /  0:00:01.2    1.0
[05/31 16:46:56   2964s] ---------------------------------------------------------------------------------------------
[05/31 16:46:56   2964s]  optDesign #1 TOTAL                 0:15:08.2  ( 100.0 % )     0:15:08.2 /  0:15:04.4    1.0
[05/31 16:46:56   2964s] ---------------------------------------------------------------------------------------------
[05/31 16:46:56   2964s] 
[05/31 16:46:56   2964s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[05/31 16:46:56   2964s] *** timeDesign #6 [begin] () : totSession cpu/real = 0:49:24.9/0:56:12.0 (0.9), mem = 4169.9M
[05/31 16:46:56   2964s] 
[05/31 16:46:56   2964s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:46:56   2964s]  Reset EOS DB
[05/31 16:46:56   2964s] Ignoring AAE DB Resetting ...
[05/31 16:46:56   2964s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 6328 access done (mem: 4169.852M)
[05/31 16:46:56   2964s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 16:46:56   2964s] #Start Design Signature (0)
[05/31 16:46:56   2964s] #Finish Inst Signature in MT(3262584)
[05/31 16:46:56   2964s] #Finish Net Signature in MT(10940137)
[05/31 16:46:56   2964s] #Finish SNet Signature in MT (32883658)
[05/31 16:46:56   2964s] #Run time and memory report for RC extraction:
[05/31 16:46:56   2964s] #RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
[05/31 16:46:56   2964s] #Run Statistics for snet signature:
[05/31 16:46:56   2964s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:56   2964s] #   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:56   2964s] #Run Statistics for Net Final Signature:
[05/31 16:46:56   2964s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:56   2964s] #   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:56   2964s] #Run Statistics for Net launch:
[05/31 16:46:56   2964s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:56   2964s] #   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:56   2964s] #Run Statistics for Net init_dbsNet_slist:
[05/31 16:46:56   2964s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:56   2964s] #   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:56   2964s] #Run Statistics for net signature:
[05/31 16:46:56   2964s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:56   2964s] #   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:56   2964s] #Run Statistics for inst signature:
[05/31 16:46:56   2964s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:56   2964s] #   Increased memory =  -128.09 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:56   2964s] tQuantus: Original signature = 32883658, new signature = 32883658
[05/31 16:46:56   2964s] tQuantus: Design is clean by design signature
[05/31 16:46:56   2964s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4099.852M)
[05/31 16:46:56   2964s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4099.852M)
[05/31 16:46:56   2964s] The design is extracted. Skipping TQuantus.
[05/31 16:46:56   2965s] Effort level <high> specified for reg2reg path_group
[05/31 16:46:56   2965s] Cell TOP LLGs are deleted
[05/31 16:46:56   2965s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:56   2965s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:56   2965s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4056.9M, EPOCH TIME: 1748724416.831331
[05/31 16:46:56   2965s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:56   2965s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:56   2965s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4056.9M, EPOCH TIME: 1748724416.831675
[05/31 16:46:56   2965s] Max number of tech site patterns supported in site array is 256.
[05/31 16:46:56   2965s] Core basic site is GF22_DST
[05/31 16:46:57   2965s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:46:57   2965s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:46:57   2965s] Fast DP-INIT is on for default
[05/31 16:46:57   2965s] Atter site array init, number of instance map data is 0.
[05/31 16:46:57   2965s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.248, MEM:4056.9M, EPOCH TIME: 1748724417.079938
[05/31 16:46:57   2965s] 
[05/31 16:46:57   2965s] 
[05/31 16:46:57   2965s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:46:57   2965s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.250, MEM:4056.9M, EPOCH TIME: 1748724417.081013
[05/31 16:46:57   2965s] Cell TOP LLGs are deleted
[05/31 16:46:57   2965s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:57   2965s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:57   2965s] ** INFO: Initializing Glitch Interface
[05/31 16:46:57   2965s] ** INFO: Initializing Glitch Interface
[05/31 16:46:58   2965s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------

[05/31 16:46:58   2965s] Reported timing to dir timingReports
[05/31 16:46:58   2965s] Total CPU time: 0.93 sec
[05/31 16:46:58   2965s] Total Real time: 2.0 sec
[05/31 16:46:58   2965s] Total Memory Usage: 4054.171875 Mbytes
[05/31 16:46:58   2965s] Reset AAE Options
[05/31 16:46:58   2965s] Info: pop threads available for lower-level modules during optimization.
[05/31 16:46:58   2965s] *** timeDesign #6 [finish] () : cpu/real = 0:00:00.9/0:00:02.2 (0.4), totSession cpu/real = 0:49:25.9/0:56:14.1 (0.9), mem = 4054.2M
[05/31 16:46:58   2965s] 
[05/31 16:46:58   2965s] =============================================================================================
[05/31 16:46:58   2965s]  Final TAT Report : timeDesign #6                                               23.10-p003_1
[05/31 16:46:58   2965s] =============================================================================================
[05/31 16:46:58   2965s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:46:58   2965s] ---------------------------------------------------------------------------------------------
[05/31 16:46:58   2965s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:46:58   2965s] [ OptSummaryReport       ]      1   0:00:00.3  (  13.2 % )     0:00:01.8 /  0:00:00.7    0.4
[05/31 16:46:58   2965s] [ DrvReport              ]      1   0:00:01.2  (  56.8 % )     0:00:01.2 /  0:00:00.1    0.1
[05/31 16:46:58   2965s] [ ExtractRC              ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 16:46:58   2965s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 16:46:58   2965s] [ TimingUpdate           ]      2   0:00:00.2  (  10.7 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 16:46:58   2965s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:46:58   2965s] [ GenerateReports        ]      1   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 16:46:58   2965s] [ MISC                   ]          0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    0.7
[05/31 16:46:58   2965s] ---------------------------------------------------------------------------------------------
[05/31 16:46:58   2965s]  timeDesign #6 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:00.9    0.4
[05/31 16:46:58   2965s] ---------------------------------------------------------------------------------------------
[05/31 16:46:58   2965s] 
[05/31 16:46:58   2965s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/31 16:46:58   2965s] *** timeDesign #7 [begin] () : totSession cpu/real = 0:49:25.9/0:56:14.1 (0.9), mem = 4054.2M
[05/31 16:46:58   2965s] 
[05/31 16:46:58   2965s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:46:58   2965s]  Reset EOS DB
[05/31 16:46:58   2965s] Ignoring AAE DB Resetting ...
[05/31 16:46:58   2965s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 16:46:58   2965s] #Start Design Signature (0)
[05/31 16:46:58   2965s] #Finish Inst Signature in MT(3262584)
[05/31 16:46:58   2965s] #Finish Net Signature in MT(10940137)
[05/31 16:46:58   2965s] #Finish SNet Signature in MT (32883658)
[05/31 16:46:58   2965s] #Run time and memory report for RC extraction:
[05/31 16:46:58   2965s] #RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
[05/31 16:46:58   2965s] #Run Statistics for snet signature:
[05/31 16:46:58   2965s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:58   2965s] #   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:58   2965s] #Run Statistics for Net Final Signature:
[05/31 16:46:58   2965s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:58   2965s] #   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:58   2965s] #Run Statistics for Net launch:
[05/31 16:46:58   2965s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:58   2965s] #   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:58   2965s] #Run Statistics for Net init_dbsNet_slist:
[05/31 16:46:58   2965s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:58   2965s] #   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:58   2965s] #Run Statistics for net signature:
[05/31 16:46:58   2965s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:58   2965s] #   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:58   2965s] #Run Statistics for inst signature:
[05/31 16:46:58   2965s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:46:58   2965s] #   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
[05/31 16:46:58   2965s] tQuantus: Original signature = 32883658, new signature = 32883658
[05/31 16:46:58   2965s] tQuantus: Design is clean by design signature
[05/31 16:46:58   2965s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4054.172M)
[05/31 16:46:58   2965s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4054.172M)
[05/31 16:46:58   2965s] The design is extracted. Skipping TQuantus.
[05/31 16:46:58   2965s] Effort level <high> specified for reg2reg path_group
[05/31 16:46:58   2966s] Cell TOP LLGs are deleted
[05/31 16:46:58   2966s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:58   2966s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:58   2966s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4029.0M, EPOCH TIME: 1748724418.899103
[05/31 16:46:58   2966s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:58   2966s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:58   2966s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4029.0M, EPOCH TIME: 1748724418.899412
[05/31 16:46:58   2966s] Max number of tech site patterns supported in site array is 256.
[05/31 16:46:58   2966s] Core basic site is GF22_DST
[05/31 16:46:59   2966s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 16:46:59   2966s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 16:46:59   2966s] Fast DP-INIT is on for default
[05/31 16:46:59   2966s] Atter site array init, number of instance map data is 0.
[05/31 16:46:59   2966s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.245, MEM:4029.0M, EPOCH TIME: 1748724419.143990
[05/31 16:46:59   2966s] 
[05/31 16:46:59   2966s] 
[05/31 16:46:59   2966s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:46:59   2966s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.246, MEM:4029.0M, EPOCH TIME: 1748724419.145074
[05/31 16:46:59   2966s] Cell TOP LLGs are deleted
[05/31 16:46:59   2966s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:59   2966s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:46:59   2966s] OPTC: user 20.0
[05/31 16:46:59   2966s] Starting delay calculation for Hold views
[05/31 16:46:59   2966s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:46:59   2966s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 16:46:59   2966s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:46:59   2966s] #################################################################################
[05/31 16:46:59   2966s] # Design Stage: PostRoute
[05/31 16:46:59   2966s] # Design Name: TOP
[05/31 16:46:59   2966s] # Design Mode: 22nm
[05/31 16:46:59   2966s] # Analysis Mode: MMMC OCV 
[05/31 16:46:59   2966s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:46:59   2966s] # Signoff Settings: SI On 
[05/31 16:46:59   2966s] #################################################################################
[05/31 16:46:59   2966s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:46:59   2966s] Setting infinite Tws ...
[05/31 16:46:59   2966s] First Iteration Infinite Tw... 
[05/31 16:46:59   2966s] Calculate late delays in OCV mode...
[05/31 16:46:59   2966s] Calculate early delays in OCV mode...
[05/31 16:46:59   2966s] Topological Sorting (REAL = 0:00:00.0, MEM = 4043.6M, InitMEM = 4043.6M)
[05/31 16:46:59   2966s] Start delay calculation (fullDC) (1 T). (MEM=3617.95)
[05/31 16:46:59   2966s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:46:59   2967s] End AAE Lib Interpolated Model. (MEM=4043.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:46:59   2967s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4043.609M)
[05/31 16:46:59   2967s] Reading RCDB with compressed RC data.
[05/31 16:46:59   2967s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4059.6M)
[05/31 16:47:00   2967s] Total number of fetched objects 3165
[05/31 16:47:00   2967s] AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
[05/31 16:47:00   2967s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:47:00   2967s] End delay calculation. (MEM=3635.2 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 16:47:00   2967s] End delay calculation (fullDC). (MEM=3635.2 CPU=0:00:00.9 REAL=0:00:01.0)
[05/31 16:47:00   2967s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:47:00   2967s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4085.3M) ***
[05/31 16:47:00   2968s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4093.3M)
[05/31 16:47:00   2968s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:47:00   2968s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4093.3M)
[05/31 16:47:00   2968s] Starting SI iteration 2
[05/31 16:47:01   2968s] Calculate late delays in OCV mode...
[05/31 16:47:01   2968s] Calculate early delays in OCV mode...
[05/31 16:47:01   2968s] Start delay calculation (fullDC) (1 T). (MEM=3634.79)
[05/31 16:47:01   2968s] End AAE Lib Interpolated Model. (MEM=4033.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:47:01   2968s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:47:01   2968s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3165. 
[05/31 16:47:01   2968s] Total number of fetched objects 3165
[05/31 16:47:01   2968s] AAE_INFO-618: Total number of nets in the design is 3167,  17.2 percent of the nets selected for SI analysis
[05/31 16:47:01   2968s] End delay calculation. (MEM=3638.16 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:47:01   2968s] End delay calculation (fullDC). (MEM=3638.16 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:47:01   2968s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4088.1M) ***
[05/31 16:47:01   2968s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:49:29 mem=4096.1M)
[05/31 16:47:01   2968s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 28.611%
------------------------------------------------------------------

[05/31 16:47:01   2968s] Reported timing to dir timingReports
[05/31 16:47:01   2968s] Total CPU time: 3.0 sec
[05/31 16:47:01   2968s] Total Real time: 3.0 sec
[05/31 16:47:01   2968s] Total Memory Usage: 4005.363281 Mbytes
[05/31 16:47:01   2968s] Reset AAE Options
[05/31 16:47:01   2968s] *** timeDesign #7 [finish] () : cpu/real = 0:00:03.0/0:00:03.1 (1.0), totSession cpu/real = 0:49:28.9/0:56:17.3 (0.9), mem = 4005.4M
[05/31 16:47:01   2968s] 
[05/31 16:47:01   2968s] =============================================================================================
[05/31 16:47:01   2968s]  Final TAT Report : timeDesign #7                                               23.10-p003_1
[05/31 16:47:01   2968s] =============================================================================================
[05/31 16:47:01   2968s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:47:01   2968s] ---------------------------------------------------------------------------------------------
[05/31 16:47:01   2968s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:47:01   2968s] [ OptSummaryReport       ]      1   0:00:00.3  (   8.9 % )     0:00:02.8 /  0:00:02.8    1.0
[05/31 16:47:01   2968s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 16:47:01   2968s] [ UpdateTimingGraph      ]      1   0:00:01.0  (  30.9 % )     0:00:02.4 /  0:00:02.3    1.0
[05/31 16:47:01   2968s] [ FullDelayCalc          ]      2   0:00:01.4  (  43.3 % )     0:00:01.4 /  0:00:01.3    1.0
[05/31 16:47:01   2968s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:47:01   2968s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:47:01   2968s] [ GenerateReports        ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:47:01   2968s] [ MISC                   ]          0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.2    0.8
[05/31 16:47:01   2968s] ---------------------------------------------------------------------------------------------
[05/31 16:47:01   2968s]  timeDesign #7 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.0    1.0
[05/31 16:47:01   2968s] ---------------------------------------------------------------------------------------------
[05/31 16:47:01   2968s] 
[05/31 16:47:01   2968s] <CMD> optDesign -postRoute -hold
[05/31 16:47:01   2968s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3585.7M, totSessionCpu=0:49:29 **
[05/31 16:47:01   2968s] 
[05/31 16:47:01   2968s] Active Setup views: view_slow_mission 
[05/31 16:47:01   2968s] *** optDesign #2 [begin] () : totSession cpu/real = 0:49:28.9/0:56:17.3 (0.9), mem = 4005.4M
[05/31 16:47:01   2968s] Info: 1 threads available for lower-level modules during optimization.
[05/31 16:47:01   2968s] GigaOpt running with 1 threads.
[05/31 16:47:01   2968s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:49:28.9/0:56:17.3 (0.9), mem = 4005.4M
[05/31 16:47:01   2968s] **INFO: User settings:
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_end_iteration                                              50
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 16:47:01   2968s] setNanoRouteMode -drouteStartIteration                                                    0
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 16:47:01   2968s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 16:47:01   2968s] setNanoRouteMode -extract_design_signature                                                32883658
[05/31 16:47:01   2968s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 16:47:01   2968s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 16:47:01   2968s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 16:47:01   2968s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/31 16:47:01   2968s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
[05/31 16:47:01   2968s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[05/31 16:47:01   2968s] setNanoRouteMode -route_si_effort                                                         high
[05/31 16:47:01   2968s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 16:47:01   2968s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/31 16:47:01   2968s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 16:47:01   2968s] setNanoRouteMode -timingEngine                                                            .timing_file_22565.tif.gz
[05/31 16:47:01   2968s] setDesignMode -bottomRoutingLayer                                                         C1
[05/31 16:47:01   2968s] setDesignMode -powerEffort                                                                high
[05/31 16:47:01   2968s] setDesignMode -process                                                                    22
[05/31 16:47:01   2968s] setDesignMode -propagateActivity                                                          true
[05/31 16:47:01   2968s] setExtractRCMode -coupled                                                                 true
[05/31 16:47:01   2968s] setExtractRCMode -coupling_c_th                                                           0.1
[05/31 16:47:01   2968s] setExtractRCMode -engine                                                                  postRoute
[05/31 16:47:01   2968s] setExtractRCMode -noCleanRCDB                                                             true
[05/31 16:47:01   2968s] setExtractRCMode -nrNetInMemory                                                           100000
[05/31 16:47:01   2968s] setExtractRCMode -relative_c_th                                                           1
[05/31 16:47:01   2968s] setExtractRCMode -total_c_th                                                              0
[05/31 16:47:01   2968s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[05/31 16:47:01   2968s] setDelayCalMode -enable_high_fanout                                                       true
[05/31 16:47:01   2968s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/31 16:47:01   2968s] setDelayCalMode -engine                                                                   aae
[05/31 16:47:01   2968s] setDelayCalMode -ignoreNetLoad                                                            false
[05/31 16:47:01   2968s] setDelayCalMode -SIAware                                                                  true
[05/31 16:47:01   2968s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/31 16:47:01   2968s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/31 16:47:01   2968s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/31 16:47:01   2968s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/31 16:47:01   2968s] setOptMode -opt_delete_insts                                                              true
[05/31 16:47:01   2968s] setOptMode -opt_drv_margin                                                                0
[05/31 16:47:01   2968s] setOptMode -opt_exp_pre_route_auto_flow_update                                            true
[05/31 16:47:01   2968s] setOptMode -opt_drv                                                                       true
[05/31 16:47:01   2968s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/31 16:47:01   2968s] setOptMode -opt_hold_target_slack                                                         0.05
[05/31 16:47:01   2968s] setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
[05/31 16:47:01   2968s] setOptMode -opt_resize_flip_flops                                                         true
[05/31 16:47:01   2968s] setOptMode -opt_preserve_all_sequential                                                   false
[05/31 16:47:01   2968s] setOptMode -opt_setup_target_slack                                                        0
[05/31 16:47:01   2968s] setSIMode -separate_delta_delay_on_data                                                   true
[05/31 16:47:01   2968s] setPlaceMode -place_detail_check_route                                                    true
[05/31 16:47:01   2968s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/31 16:47:01   2968s] setPlaceMode -place_global_clock_power_driven                                             true
[05/31 16:47:01   2968s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/31 16:47:01   2968s] setPlaceMode -place_global_cong_effort                                                    high
[05/31 16:47:01   2968s] setPlaceMode -place_global_place_io_pins                                                  true
[05/31 16:47:01   2968s] setAnalysisMode -analysisType                                                             onChipVariation
[05/31 16:47:01   2968s] setAnalysisMode -checkType                                                                setup
[05/31 16:47:01   2968s] setAnalysisMode -clkSrcPath                                                               true
[05/31 16:47:01   2968s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/31 16:47:01   2968s] setAnalysisMode -cppr                                                                     both
[05/31 16:47:01   2968s] setAnalysisMode -skew                                                                     true
[05/31 16:47:01   2968s] setAnalysisMode -usefulSkew                                                               true
[05/31 16:47:01   2968s] 
[05/31 16:47:01   2968s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 16:47:01   2968s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/31 16:47:01   2968s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:47:01   2968s] 
[05/31 16:47:01   2968s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:47:01   2969s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:47:01   2969s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:47:01   2969s] Summary for sequential cells identification: 
[05/31 16:47:01   2969s]   Identified SBFF number: 299
[05/31 16:47:01   2969s]   Identified MBFF number: 75
[05/31 16:47:01   2969s]   Identified SB Latch number: 22
[05/31 16:47:01   2969s]   Identified MB Latch number: 0
[05/31 16:47:01   2969s]   Not identified SBFF number: 15
[05/31 16:47:01   2969s]   Not identified MBFF number: 0
[05/31 16:47:01   2969s]   Not identified SB Latch number: 0
[05/31 16:47:01   2969s]   Not identified MB Latch number: 0
[05/31 16:47:01   2969s]   Number of sequential cells which are not FFs: 45
[05/31 16:47:01   2969s]  Visiting view : view_slow_mission
[05/31 16:47:01   2969s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 16:47:01   2969s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 16:47:01   2969s]  Visiting view : view_fast_mission
[05/31 16:47:01   2969s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 16:47:01   2969s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 16:47:01   2969s] TLC MultiMap info (StdDelay):
[05/31 16:47:01   2969s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 16:47:01   2969s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 16:47:01   2969s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 16:47:01   2969s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 16:47:01   2969s]  Setting StdDelay to: 6.1ps
[05/31 16:47:01   2969s] 
[05/31 16:47:01   2969s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:47:01   2969s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 16:47:01   2969s] 
[05/31 16:47:01   2969s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:47:01   2969s] OPERPROF: Starting DPlace-Init at level 1, MEM:4021.9M, EPOCH TIME: 1748724421.995581
[05/31 16:47:01   2969s] Processing tracks to init pin-track alignment.
[05/31 16:47:01   2969s] z: 1, totalTracks: 1
[05/31 16:47:01   2969s] z: 3, totalTracks: 1
[05/31 16:47:01   2969s] z: 5, totalTracks: 1
[05/31 16:47:01   2969s] z: 7, totalTracks: 1
[05/31 16:47:01   2969s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:47:01   2969s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:47:01   2969s] Initializing Route Infrastructure for color support ...
[05/31 16:47:01   2969s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4021.9M, EPOCH TIME: 1748724421.995942
[05/31 16:47:02   2969s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4021.9M, EPOCH TIME: 1748724422.000276
[05/31 16:47:02   2969s] Route Infrastructure Initialized for color support successfully.
[05/31 16:47:02   2969s] Cell TOP LLGs are deleted
[05/31 16:47:02   2969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] # Building TOP llgBox search-tree.
[05/31 16:47:02   2969s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:47:02   2969s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4021.9M, EPOCH TIME: 1748724422.012389
[05/31 16:47:02   2969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4021.9M, EPOCH TIME: 1748724422.012901
[05/31 16:47:02   2969s] Max number of tech site patterns supported in site array is 256.
[05/31 16:47:02   2969s] Core basic site is GF22_DST
[05/31 16:47:02   2969s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:47:02   2969s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:47:02   2969s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:47:02   2969s] SiteArray: use 430,080 bytes
[05/31 16:47:02   2969s] SiteArray: current memory after site array memory allocation 4021.9M
[05/31 16:47:02   2969s] SiteArray: FP blocked sites are writable
[05/31 16:47:02   2969s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:47:02   2969s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4021.9M, EPOCH TIME: 1748724422.202068
[05/31 16:47:02   2969s] Process 64654 wires and vias for routing blockage analysis
[05/31 16:47:02   2969s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:4021.9M, EPOCH TIME: 1748724422.216502
[05/31 16:47:02   2969s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:47:02   2969s] Atter site array init, number of instance map data is 0.
[05/31 16:47:02   2969s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.275, MEM:4021.9M, EPOCH TIME: 1748724422.287550
[05/31 16:47:02   2969s] 
[05/31 16:47:02   2969s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:47:02   2969s] 
[05/31 16:47:02   2969s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:47:02   2969s] OPERPROF:     Starting CMU at level 3, MEM:4021.9M, EPOCH TIME: 1748724422.288346
[05/31 16:47:02   2969s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:4021.9M, EPOCH TIME: 1748724422.295558
[05/31 16:47:02   2969s] 
[05/31 16:47:02   2969s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 16:47:02   2969s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.280, REAL:0.284, MEM:4021.9M, EPOCH TIME: 1748724422.296033
[05/31 16:47:02   2969s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4021.9M, EPOCH TIME: 1748724422.296095
[05/31 16:47:02   2969s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4021.9M, EPOCH TIME: 1748724422.296193
[05/31 16:47:02   2969s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4021.9MB).
[05/31 16:47:02   2969s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.302, MEM:4021.9M, EPOCH TIME: 1748724422.297561
[05/31 16:47:02   2969s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4021.9M, EPOCH TIME: 1748724422.297766
[05/31 16:47:02   2969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:47:02   2969s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:4017.9M, EPOCH TIME: 1748724422.325181
[05/31 16:47:02   2969s] 
[05/31 16:47:02   2969s] Creating Lib Analyzer ...
[05/31 16:47:02   2969s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:47:02   2969s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:47:02   2969s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:47:02   2969s] 
[05/31 16:47:02   2969s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:47:04   2971s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:49:32 mem=4039.9M
[05/31 16:47:04   2972s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:49:32 mem=4039.9M
[05/31 16:47:04   2972s] Creating Lib Analyzer, finished. 
[05/31 16:47:04   2972s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/31 16:47:05   2972s] #################################################################################
[05/31 16:47:05   2972s] # Design Stage: PostRoute
[05/31 16:47:05   2972s] # Design Name: TOP
[05/31 16:47:05   2972s] # Design Mode: 22nm
[05/31 16:47:05   2972s] # Analysis Mode: MMMC OCV 
[05/31 16:47:05   2972s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:47:05   2972s] # Signoff Settings: SI On 
[05/31 16:47:05   2972s] #################################################################################
[05/31 16:47:05   2972s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4054.5M) ***
[05/31 16:47:05   2972s] Processing average sequential pin duty cycle 
[05/31 16:47:05   2972s] Processing average sequential pin duty cycle 
[05/31 16:47:05   2972s] 
[05/31 16:47:05   2972s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/31 16:51:14   3221s] Processing average sequential pin duty cycle 
[05/31 16:54:50   3437s] **INFO: Using Advanced Metric Collection system.
[05/31 16:54:50   3437s] **optDesign ... cpu = 0:07:48, real = 0:07:49, mem = 4326.3M, totSessionCpu=0:57:17 **
[05/31 16:54:50   3437s] Existing Dirty Nets : 0
[05/31 16:54:50   3437s] New Signature Flow (optDesignCheckOptions) ....
[05/31 16:54:50   3437s] #Taking db snapshot
[05/31 16:54:50   3437s] #Taking db snapshot ... done
[05/31 16:54:50   3437s] OPERPROF: Starting checkPlace at level 1, MEM:4064.1M, EPOCH TIME: 1748724890.190752
[05/31 16:54:50   3437s] Processing tracks to init pin-track alignment.
[05/31 16:54:50   3437s] z: 1, totalTracks: 1
[05/31 16:54:50   3437s] z: 3, totalTracks: 1
[05/31 16:54:50   3437s] z: 5, totalTracks: 1
[05/31 16:54:50   3437s] z: 7, totalTracks: 1
[05/31 16:54:50   3437s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 16:54:50   3437s] #spOpts: rpCkHalo=4 
[05/31 16:54:50   3437s] Initializing Route Infrastructure for color support ...
[05/31 16:54:50   3437s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4064.1M, EPOCH TIME: 1748724890.191208
[05/31 16:54:50   3437s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.005, MEM:4064.1M, EPOCH TIME: 1748724890.196621
[05/31 16:54:50   3437s] Route Infrastructure Initialized for color support successfully.
[05/31 16:54:50   3437s] Cell TOP LLGs are deleted
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] # Building TOP llgBox search-tree.
[05/31 16:54:50   3437s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:54:50   3437s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4064.1M, EPOCH TIME: 1748724890.210180
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4064.1M, EPOCH TIME: 1748724890.210782
[05/31 16:54:50   3437s] Max number of tech site patterns supported in site array is 256.
[05/31 16:54:50   3437s] Core basic site is GF22_DST
[05/31 16:54:50   3437s] Processing tracks to init pin-track alignment.
[05/31 16:54:50   3437s] z: 1, totalTracks: 1
[05/31 16:54:50   3437s] z: 3, totalTracks: 1
[05/31 16:54:50   3437s] z: 5, totalTracks: 1
[05/31 16:54:50   3437s] z: 7, totalTracks: 1
[05/31 16:54:50   3437s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 16:54:50   3437s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:54:50   3437s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:54:50   3437s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:54:50   3437s] SiteArray: use 430,080 bytes
[05/31 16:54:50   3437s] SiteArray: current memory after site array memory allocation 4064.1M
[05/31 16:54:50   3437s] SiteArray: FP blocked sites are writable
[05/31 16:54:50   3437s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 16:54:50   3437s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4064.1M, EPOCH TIME: 1748724890.392359
[05/31 16:54:50   3437s] Process 64654 wires and vias for routing blockage analysis
[05/31 16:54:50   3437s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.013, MEM:4064.1M, EPOCH TIME: 1748724890.405063
[05/31 16:54:50   3437s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:54:50   3437s] Atter site array init, number of instance map data is 0.
[05/31 16:54:50   3437s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.200, REAL:0.194, MEM:4064.1M, EPOCH TIME: 1748724890.405258
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:54:50   3437s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.196, MEM:4064.1M, EPOCH TIME: 1748724890.405835
[05/31 16:54:50   3437s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4064.1M, EPOCH TIME: 1748724890.406344
[05/31 16:54:50   3437s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:54:50   3437s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.002, MEM:4064.1M, EPOCH TIME: 1748724890.407921
[05/31 16:54:50   3437s] Begin checking placement ... (start mem=4064.1M, init mem=4064.1M)
[05/31 16:54:50   3437s] Begin checking exclusive groups violation ...
[05/31 16:54:50   3437s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 16:54:50   3437s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] Running CheckPlace using 1 thread in normal mode...
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] ...checkPlace normal is done!
[05/31 16:54:50   3437s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4064.1M, EPOCH TIME: 1748724890.473790
[05/31 16:54:50   3437s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:4064.1M, EPOCH TIME: 1748724890.476486
[05/31 16:54:50   3437s] *info: Placed = 3144          
[05/31 16:54:50   3437s] *info: Unplaced = 0           
[05/31 16:54:50   3437s] Placement Density:28.61%(1028/3594)
[05/31 16:54:50   3437s] Placement Density (including fixed std cells):28.61%(1028/3594)
[05/31 16:54:50   3437s] Cell TOP LLGs are deleted
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3144).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] # Resetting pin-track-align track data.
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4064.1M)
[05/31 16:54:50   3437s] OPERPROF: Finished checkPlace at level 1, CPU:0.300, REAL:0.290, MEM:4064.1M, EPOCH TIME: 1748724890.480361
[05/31 16:54:50   3437s] #optDebug: { P: 22 W: 8195 FE: standard PE: high LDR: 0.5}
[05/31 16:54:50   3437s]  Initial DC engine is -> aae
[05/31 16:54:50   3437s]  
[05/31 16:54:50   3437s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/31 16:54:50   3437s]  
[05/31 16:54:50   3437s]  
[05/31 16:54:50   3437s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/31 16:54:50   3437s]  
[05/31 16:54:50   3437s] Reset EOS DB
[05/31 16:54:50   3437s] Ignoring AAE DB Resetting ...
[05/31 16:54:50   3437s]  Set Options for AAE Based Opt flow 
[05/31 16:54:50   3437s] *** optDesign -postRoute ***
[05/31 16:54:50   3437s] DRC Margin: user margin 0.0; extra margin 0
[05/31 16:54:50   3437s] Setup Target Slack: user slack 0
[05/31 16:54:50   3437s] Hold Target Slack: user slack 0.05
[05/31 16:54:50   3437s] Cell TOP LLGs are deleted
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4064.1M, EPOCH TIME: 1748724890.496957
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4064.1M, EPOCH TIME: 1748724890.497347
[05/31 16:54:50   3437s] Max number of tech site patterns supported in site array is 256.
[05/31 16:54:50   3437s] Core basic site is GF22_DST
[05/31 16:54:50   3437s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 16:54:50   3437s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 16:54:50   3437s] SiteArray: non-trimmed site array dimensions = 111 x 517
[05/31 16:54:50   3437s] SiteArray: use 430,080 bytes
[05/31 16:54:50   3437s] SiteArray: current memory after site array memory allocation 4064.1M
[05/31 16:54:50   3437s] SiteArray: FP blocked sites are writable
[05/31 16:54:50   3437s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4064.1M, EPOCH TIME: 1748724890.670852
[05/31 16:54:50   3437s] Process 336 wires and vias for routing blockage analysis
[05/31 16:54:50   3437s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4064.1M, EPOCH TIME: 1748724890.670946
[05/31 16:54:50   3437s] SiteArray: number of non floorplan blocked sites for llg default is 57387
[05/31 16:54:50   3437s] Atter site array init, number of instance map data is 0.
[05/31 16:54:50   3437s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.246, MEM:4064.1M, EPOCH TIME: 1748724890.743510
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:54:50   3437s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.248, MEM:4064.1M, EPOCH TIME: 1748724890.744705
[05/31 16:54:50   3437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:50   3437s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:07:48.9/0:07:49.0 (1.0), totSession cpu/real = 0:57:17.8/1:04:06.3 (0.9), mem = 4064.1M
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] =============================================================================================
[05/31 16:54:50   3437s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[05/31 16:54:50   3437s] =============================================================================================
[05/31 16:54:50   3437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:54:50   3437s] ---------------------------------------------------------------------------------------------
[05/31 16:54:50   3437s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:54:50   3437s] [ LibAnalyzerInit        ]      1   0:00:02.6  (   0.6 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:54:50   3437s] [ PowerInterfaceInit     ]      1   0:00:00.1  (   0.0 % )     0:00:00.8 /  0:00:00.8    0.9
[05/31 16:54:50   3437s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:54:50   3437s] [ CheckPlace             ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:54:50   3437s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:54:50   3437s] [ PropagateActivity      ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    0.9
[05/31 16:54:50   3437s] [ MISC                   ]          0:07:44.9  (  99.1 % )     0:07:44.9 /  0:07:44.8    1.0
[05/31 16:54:50   3437s] ---------------------------------------------------------------------------------------------
[05/31 16:54:50   3437s]  InitOpt #1 TOTAL                   0:07:49.0  ( 100.0 % )     0:07:49.0 /  0:07:48.9    1.0
[05/31 16:54:50   3437s] ---------------------------------------------------------------------------------------------
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] Include MVT Delays for Hold Opt
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:54:50   3437s] Deleting Lib Analyzer.
[05/31 16:54:50   3437s] 
[05/31 16:54:50   3437s] TimeStamp Deleting Cell Server End ...
[05/31 16:54:50   3437s] ** INFO : this run is activating 'postRoute' automaton
[05/31 16:54:50   3437s] **INFO: flowCheckPoint #9 InitialSummary
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] Power view               = view_slow_mission
[05/31 16:54:51   3438s] Number of VT partitions  = 2
[05/31 16:54:51   3438s] Standard cells in design = 1371
[05/31 16:54:51   3438s] Instances in design      = 3144
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] Instance distribution across the VT partitions:
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s]  LVT : inst = 2990 (95.1%), cells = 728 (53.10%)
[05/31 16:54:51   3438s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 2990 (95.1%)
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s]  HVT : inst = 154 (4.9%), cells = 613 (44.71%)
[05/31 16:54:51   3438s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 154 (4.9%)
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] Reporting took 0 sec
[05/31 16:54:51   3438s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 3164 access done (mem: 4064.117M)
[05/31 16:54:51   3438s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 16:54:51   3438s] #Start Design Signature (0)
[05/31 16:54:51   3438s] #Finish Inst Signature in MT(3262584)
[05/31 16:54:51   3438s] #Finish Net Signature in MT(10940137)
[05/31 16:54:51   3438s] #Finish SNet Signature in MT (32883658)
[05/31 16:54:51   3438s] #Run time and memory report for RC extraction:
[05/31 16:54:51   3438s] #RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
[05/31 16:54:51   3438s] #Run Statistics for snet signature:
[05/31 16:54:51   3438s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:54:51   3438s] #   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
[05/31 16:54:51   3438s] #Run Statistics for Net Final Signature:
[05/31 16:54:51   3438s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:54:51   3438s] #   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
[05/31 16:54:51   3438s] #Run Statistics for Net launch:
[05/31 16:54:51   3438s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:54:51   3438s] #   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
[05/31 16:54:51   3438s] #Run Statistics for Net init_dbsNet_slist:
[05/31 16:54:51   3438s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:54:51   3438s] #   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
[05/31 16:54:51   3438s] #Run Statistics for net signature:
[05/31 16:54:51   3438s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:54:51   3438s] #   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
[05/31 16:54:51   3438s] #Run Statistics for inst signature:
[05/31 16:54:51   3438s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:54:51   3438s] #   Increased memory =    -7.18 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
[05/31 16:54:51   3438s] tQuantus: Original signature = 32883658, new signature = 32883658
[05/31 16:54:51   3438s] tQuantus: Design is clean by design signature
[05/31 16:54:51   3438s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4056.117M)
[05/31 16:54:51   3438s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4056.117M)
[05/31 16:54:51   3438s] The design is extracted. Skipping TQuantus.
[05/31 16:54:51   3438s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4056.1M, EPOCH TIME: 1748724891.120872
[05/31 16:54:51   3438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:54:51   3438s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.237, MEM:4056.1M, EPOCH TIME: 1748724891.358359
[05/31 16:54:51   3438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] ** INFO: Initializing Glitch Interface
[05/31 16:54:51   3438s] ** INFO: Initializing Glitch Cache
[05/31 16:54:51   3438s] **INFO: flowCheckPoint #10 OptimizationHold
[05/31 16:54:51   3438s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4085.2M, EPOCH TIME: 1748724891.387548
[05/31 16:54:51   3438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:54:51   3438s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:4085.2M, EPOCH TIME: 1748724891.624310
[05/31 16:54:51   3438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:54:51   3438s] GigaOpt Hold Optimizer is used
[05/31 16:54:51   3438s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/31 16:54:51   3438s] Include MVT Delays for Hold Opt
[05/31 16:54:51   3438s] <optDesign CMD> fixhold  no -lvt Cells
[05/31 16:54:51   3438s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/31 16:54:51   3438s] optDesignOneStep: Power Flow
[05/31 16:54:51   3438s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/31 16:54:51   3438s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d' for reading (mem: 4085.195M)
[05/31 16:54:51   3438s] Reading RCDB with compressed RC data.
[05/31 16:54:51   3438s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4103.2M)
[05/31 16:54:51   3438s] End AAE Lib Interpolated Model. (MEM=4103.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] Creating Lib Analyzer ...
[05/31 16:54:51   3438s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:54:51   3438s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:54:51   3438s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:54:51   3438s] Summary for sequential cells identification: 
[05/31 16:54:51   3438s]   Identified SBFF number: 299
[05/31 16:54:51   3438s]   Identified MBFF number: 75
[05/31 16:54:51   3438s]   Identified SB Latch number: 22
[05/31 16:54:51   3438s]   Identified MB Latch number: 0
[05/31 16:54:51   3438s]   Not identified SBFF number: 15
[05/31 16:54:51   3438s]   Not identified MBFF number: 0
[05/31 16:54:51   3438s]   Not identified SB Latch number: 0
[05/31 16:54:51   3438s]   Not identified MB Latch number: 0
[05/31 16:54:51   3438s]   Number of sequential cells which are not FFs: 45
[05/31 16:54:51   3438s]  Visiting view : view_slow_mission
[05/31 16:54:51   3438s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/31 16:54:51   3438s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/31 16:54:51   3438s]  Visiting view : view_fast_mission
[05/31 16:54:51   3438s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/31 16:54:51   3438s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/31 16:54:51   3438s] TLC MultiMap info (StdDelay):
[05/31 16:54:51   3438s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/31 16:54:51   3438s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/31 16:54:51   3438s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/31 16:54:51   3438s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/31 16:54:51   3438s]  Setting StdDelay to: 11ps
[05/31 16:54:51   3438s] 
[05/31 16:54:51   3438s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:54:52   3439s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:54:52   3439s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/31 16:54:52   3439s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:54:52   3439s] 
[05/31 16:54:52   3439s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:54:53   3440s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:57:21 mem=4111.2M
[05/31 16:54:54   3441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:57:21 mem=4111.2M
[05/31 16:54:54   3441s] Creating Lib Analyzer, finished. 
[05/31 16:54:54   3441s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:57:21 mem=4111.2M ***
[05/31 16:54:54   3441s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:57:21.0/1:04:09.5 (0.9), mem = 4111.2M
[05/31 16:54:54   3441s] Processing average sequential pin duty cycle 
[05/31 16:54:54   3441s] Effort level <high> specified for reg2reg path_group
[05/31 16:54:54   3441s] OPTC: user 20.0
[05/31 16:54:54   3441s] 
[05/31 16:54:54   3441s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:54:54   3441s] Deleting Lib Analyzer.
[05/31 16:54:54   3441s] 
[05/31 16:54:54   3441s] TimeStamp Deleting Cell Server End ...
[05/31 16:54:54   3441s] Starting delay calculation for Hold views
[05/31 16:54:54   3441s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:54:54   3441s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 16:54:54   3441s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:54:54   3441s] #################################################################################
[05/31 16:54:54   3441s] # Design Stage: PostRoute
[05/31 16:54:54   3441s] # Design Name: TOP
[05/31 16:54:54   3441s] # Design Mode: 22nm
[05/31 16:54:54   3441s] # Analysis Mode: MMMC OCV 
[05/31 16:54:54   3441s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:54:54   3441s] # Signoff Settings: SI On 
[05/31 16:54:54   3441s] #################################################################################
[05/31 16:54:55   3441s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:54:55   3441s] Setting infinite Tws ...
[05/31 16:54:55   3441s] First Iteration Infinite Tw... 
[05/31 16:54:55   3441s] Calculate late delays in OCV mode...
[05/31 16:54:55   3441s] Calculate early delays in OCV mode...
[05/31 16:54:55   3441s] Topological Sorting (REAL = 0:00:00.0, MEM = 4133.4M, InitMEM = 4133.4M)
[05/31 16:54:55   3441s] Start delay calculation (fullDC) (1 T). (MEM=3743.76)
[05/31 16:54:55   3441s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:54:55   3442s] End AAE Lib Interpolated Model. (MEM=4133.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:55   3442s] Total number of fetched objects 3165
[05/31 16:54:55   3442s] AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
[05/31 16:54:55   3442s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:55   3442s] End delay calculation. (MEM=3758.89 CPU=0:00:00.8 REAL=0:00:00.0)
[05/31 16:54:55   3442s] End delay calculation (fullDC). (MEM=3758.89 CPU=0:00:01.0 REAL=0:00:00.0)
[05/31 16:54:55   3442s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:54:55   3442s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4159.1M) ***
[05/31 16:54:56   3443s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4167.1M)
[05/31 16:54:56   3443s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:54:56   3443s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4167.1M)
[05/31 16:54:56   3443s] 
[05/31 16:54:56   3443s] Executing IPO callback for view pruning ..
[05/31 16:54:56   3443s] Starting SI iteration 2
[05/31 16:54:56   3443s] Calculate late delays in OCV mode...
[05/31 16:54:56   3443s] Calculate early delays in OCV mode...
[05/31 16:54:56   3443s] Start delay calculation (fullDC) (1 T). (MEM=3757.06)
[05/31 16:54:56   3443s] End AAE Lib Interpolated Model. (MEM=4103.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:56   3443s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:54:56   3443s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3165. 
[05/31 16:54:56   3443s] Total number of fetched objects 3165
[05/31 16:54:56   3443s] AAE_INFO-618: Total number of nets in the design is 3167,  17.2 percent of the nets selected for SI analysis
[05/31 16:54:56   3443s] End delay calculation. (MEM=3761.95 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:54:56   3443s] End delay calculation (fullDC). (MEM=3761.95 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:54:56   3443s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4157.8M) ***
[05/31 16:54:57   3443s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:57:24 mem=4165.8M)
[05/31 16:54:57   3443s] 
[05/31 16:54:57   3443s] Active hold views:
[05/31 16:54:57   3443s]  view_fast_mission
[05/31 16:54:57   3443s]   Dominating endpoints: 0
[05/31 16:54:57   3443s]   Dominating TNS: -0.000
[05/31 16:54:57   3443s] 
[05/31 16:54:57   3443s] Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:57:24 mem=4216.9M ***
[05/31 16:54:57   3443s] OPTC: user 20.0
[05/31 16:54:57   3444s] Done building hold timer [8437 node(s), 10638 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:57:24 mem=4216.9M ***
[05/31 16:54:57   3444s] Starting delay calculation for Setup views
[05/31 16:54:57   3444s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:54:57   3444s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 16:54:57   3444s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:54:58   3444s] #################################################################################
[05/31 16:54:58   3444s] # Design Stage: PostRoute
[05/31 16:54:58   3444s] # Design Name: TOP
[05/31 16:54:58   3444s] # Design Mode: 22nm
[05/31 16:54:58   3444s] # Analysis Mode: MMMC OCV 
[05/31 16:54:58   3444s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:54:58   3444s] # Signoff Settings: SI On 
[05/31 16:54:58   3444s] #################################################################################
[05/31 16:54:58   3444s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:54:58   3444s] Setting infinite Tws ...
[05/31 16:54:58   3444s] First Iteration Infinite Tw... 
[05/31 16:54:58   3444s] Calculate early delays in OCV mode...
[05/31 16:54:58   3444s] Calculate late delays in OCV mode...
[05/31 16:54:58   3444s] Topological Sorting (REAL = 0:00:00.0, MEM = 4200.8M, InitMEM = 4200.8M)
[05/31 16:54:58   3444s] Start delay calculation (fullDC) (1 T). (MEM=3765.67)
[05/31 16:54:58   3444s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 16:54:58   3445s] End AAE Lib Interpolated Model. (MEM=4200.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:59   3445s] Total number of fetched objects 3165
[05/31 16:54:59   3445s] AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
[05/31 16:54:59   3445s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:59   3445s] End delay calculation. (MEM=3776 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 16:54:59   3445s] End delay calculation (fullDC). (MEM=3776 CPU=0:00:00.9 REAL=0:00:01.0)
[05/31 16:54:59   3445s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:54:59   3445s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4168.8M) ***
[05/31 16:54:59   3446s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4176.8M)
[05/31 16:54:59   3446s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:54:59   3446s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4176.8M)
[05/31 16:54:59   3446s] 
[05/31 16:54:59   3446s] Executing IPO callback for view pruning ..
[05/31 16:54:59   3446s] Starting SI iteration 2
[05/31 16:54:59   3446s] Calculate early delays in OCV mode...
[05/31 16:54:59   3446s] Calculate late delays in OCV mode...
[05/31 16:54:59   3446s] Start delay calculation (fullDC) (1 T). (MEM=3766.11)
[05/31 16:54:59   3446s] End AAE Lib Interpolated Model. (MEM=4108.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:54:59   3446s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:54:59   3446s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3165. 
[05/31 16:54:59   3446s] Total number of fetched objects 3165
[05/31 16:54:59   3446s] AAE_INFO-618: Total number of nets in the design is 3167,  0.1 percent of the nets selected for SI analysis
[05/31 16:54:59   3446s] End delay calculation. (MEM=3773.59 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:54:59   3446s] End delay calculation (fullDC). (MEM=3773.59 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:54:59   3446s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4163.6M) ***
[05/31 16:54:59   3446s] 
[05/31 16:54:59   3446s] Creating Lib Analyzer ...
[05/31 16:54:59   3446s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:54:59   3446s] 
[05/31 16:54:59   3446s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:54:59   3446s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:54:59   3446s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:54:59   3446s] Summary for sequential cells identification: 
[05/31 16:54:59   3446s]   Identified SBFF number: 299
[05/31 16:54:59   3446s]   Identified MBFF number: 75
[05/31 16:54:59   3446s]   Identified SB Latch number: 22
[05/31 16:54:59   3446s]   Identified MB Latch number: 0
[05/31 16:54:59   3446s]   Not identified SBFF number: 15
[05/31 16:54:59   3446s]   Not identified MBFF number: 0
[05/31 16:54:59   3446s]   Not identified SB Latch number: 0
[05/31 16:54:59   3446s]   Not identified MB Latch number: 0
[05/31 16:54:59   3446s]   Number of sequential cells which are not FFs: 45
[05/31 16:54:59   3446s]  Visiting view : view_slow_mission
[05/31 16:54:59   3446s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/31 16:54:59   3446s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/31 16:54:59   3446s]  Visiting view : view_fast_mission
[05/31 16:54:59   3446s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/31 16:54:59   3446s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/31 16:54:59   3446s] TLC MultiMap info (StdDelay):
[05/31 16:54:59   3446s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/31 16:54:59   3446s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/31 16:54:59   3446s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/31 16:54:59   3446s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/31 16:54:59   3446s]  Setting StdDelay to: 11ps
[05/31 16:54:59   3446s] 
[05/31 16:54:59   3446s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:55:00   3447s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 16:55:00   3447s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/31 16:55:00   3447s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:55:00   3447s] 
[05/31 16:55:00   3447s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:55:01   3448s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:57:29 mem=4187.6M
[05/31 16:55:02   3448s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:57:29 mem=4187.6M
[05/31 16:55:02   3448s] Creating Lib Analyzer, finished. 
[05/31 16:55:02   3449s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:57:29 mem=4187.6M)
[05/31 16:55:02   3449s] Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:57:29 mem=4187.6M ***
[05/31 16:55:02   3449s] *info: category slack lower bound [L 0.0] default
[05/31 16:55:02   3449s] *info: category slack lower bound [H 0.0] reg2reg 
[05/31 16:55:02   3449s] --------------------------------------------------- 
[05/31 16:55:02   3449s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/31 16:55:02   3449s] --------------------------------------------------- 
[05/31 16:55:02   3449s]          WNS    reg2regWNS
[05/31 16:55:02   3449s]    48.621 ns     49.402 ns
[05/31 16:55:02   3449s] --------------------------------------------------- 
[05/31 16:55:02   3449s] ** INFO: Initializing Glitch Interface
[05/31 16:55:02   3449s]   Timing/DRV Snapshot: (REF)
[05/31 16:55:02   3449s]      Weighted WNS: 0.000
[05/31 16:55:02   3449s]       All  PG WNS: 0.000
[05/31 16:55:02   3449s]       High PG WNS: 0.000
[05/31 16:55:02   3449s]       All  PG TNS: 0.000
[05/31 16:55:02   3449s]       High PG TNS: 0.000
[05/31 16:55:02   3449s]       Low  PG TNS: 0.000
[05/31 16:55:02   3449s]          Tran DRV: 0 (0)
[05/31 16:55:02   3449s]           Cap DRV: 0 (0)
[05/31 16:55:02   3449s]        Fanout DRV: 0 (0)
[05/31 16:55:02   3449s]            Glitch: 0 (0)
[05/31 16:55:02   3449s]    Category Slack: { [L, 48.621] [H, 49.402] }
[05/31 16:55:02   3449s] 
[05/31 16:55:02   3449s] OPTC: m4 20.0 50.0
[05/31 16:55:02   3449s] OPTC: view 50.0
[05/31 16:55:02   3449s] Setting latch borrow mode to budget during optimization.
[05/31 16:55:02   3449s] 
[05/31 16:55:02   3449s] *Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
[05/31 16:55:02   3449s] *Info: worst delay setup view: view_slow_mission
[05/31 16:55:02   3449s] Footprint list for hold buffering (delay unit: ps)
[05/31 16:55:02   3449s] =================================================================
[05/31 16:55:02   3449s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/31 16:55:02   3449s] ------------------------------------------------------------------
[05/31 16:55:02   3449s] *Info:        9.3       1.71     22.28    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/31 16:55:02   3449s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/31 16:55:02   3449s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/31 16:55:02   3449s] *Info:       11.0       1.65     45.63    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/31 16:55:02   3449s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/31 16:55:02   3449s] *Info:       10.6       1.60     14.86    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/31 16:55:02   3449s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/31 16:55:02   3449s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/31 16:55:02   3449s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/31 16:55:02   3449s] *Info:       10.7       1.60     26.53    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/31 16:55:02   3449s] *Info:       11.1       1.51     26.53    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/31 16:55:02   3449s] *Info:        8.5       1.64     10.61    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/31 16:55:02   3449s] *Info:        8.9       1.56     10.61    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/31 16:55:02   3449s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/31 16:55:02   3449s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/31 16:55:02   3449s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/31 16:55:02   3449s] *Info:       10.9       1.62     16.98    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/31 16:55:02   3449s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/31 16:55:02   3449s] *Info:        9.6       1.56      8.49    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/31 16:55:02   3449s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/31 16:55:02   3449s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/31 16:55:02   3449s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/31 16:55:02   3449s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/31 16:55:02   3449s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/31 16:55:02   3449s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/31 16:55:02   3449s] *Info:        9.6       1.56      8.49   12.0   5.71 UDB116SVT24_BUF_7P5 (A,X)
[05/31 16:55:02   3449s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/31 16:55:02   3449s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/31 16:55:02   3449s] *Info:        9.6       1.66      8.49   13.0   4.96 UDB116SVT24_BUF_9 (A,X)
[05/31 16:55:02   3449s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/31 16:55:02   3449s] *Info:        9.2       1.67      7.43   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/31 16:55:02   3449s] *Info:        9.6       1.75      7.43   18.0   5.08 UDB116SVT24_BUF_S_10 (A,X)
[05/31 16:55:02   3449s] *Info:        9.1       1.67      6.37   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/31 16:55:02   3449s] *Info:        9.2       1.75      7.43   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/31 16:55:02   3449s] *Info:        9.5       1.63      4.24   27.0   2.81 UDB116SVT24_BUF_16P5 (A,X)
[05/31 16:55:02   3449s] *Info:        9.5       1.66      6.37   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/31 16:55:02   3449s] *Info:        9.6       1.67      4.24   33.0   2.58 UDB116SVT24_BUF_S_20 (A,X)
[05/31 16:55:02   3449s] *Info:        9.8       1.69      4.24   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/31 16:55:02   3449s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/31 16:55:02   3449s] *Info:       10.3       1.64      2.12   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/31 16:55:02   3449s] =================================================================
[05/31 16:55:02   3449s] Hold Timer stdDelay =  6.9ps
[05/31 16:55:02   3449s]  Visiting view : view_fast_mission
[05/31 16:55:02   3449s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/31 16:55:02   3449s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/31 16:55:02   3449s] Hold Timer stdDelay =  6.9ps (view_fast_mission)
[05/31 16:55:02   3449s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4206.7M, EPOCH TIME: 1748724902.867268
[05/31 16:55:02   3449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:02   3449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:03   3449s] 
[05/31 16:55:03   3449s] 
[05/31 16:55:03   3449s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:03   3449s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.245, MEM:4206.7M, EPOCH TIME: 1748724903.112474
[05/31 16:55:03   3449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:03   3449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:03   3449s] ** INFO: Initializing Glitch Interface
[05/31 16:55:03   3449s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------

[05/31 16:55:03   3449s] **optDesign ... cpu = 0:08:01, real = 0:08:02, mem = 4328.7M, totSessionCpu=0:57:30 **
[05/31 16:55:03   3449s] Begin: Collecting metrics
[05/31 16:55:03   3450s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    48.621 | 48.621 |   0 |       28.61 | 0:00:09  |        4140 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/31 16:55:03   3450s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4346.6M, current mem=4328.7M)

[05/31 16:55:03   3450s] End: Collecting metrics
[05/31 16:55:03   3450s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:09.0/0:00:09.3 (1.0), totSession cpu/real = 0:57:30.0/1:04:18.8 (0.9), mem = 4139.7M
[05/31 16:55:03   3450s] 
[05/31 16:55:03   3450s] =============================================================================================
[05/31 16:55:03   3450s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.10-p003_1
[05/31 16:55:03   3450s] =============================================================================================
[05/31 16:55:03   3450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:55:03   3450s] ---------------------------------------------------------------------------------------------
[05/31 16:55:03   3450s] [ ViewPruning            ]      7   0:00:02.3  (  25.3 % )     0:00:02.4 /  0:00:02.4    1.0
[05/31 16:55:03   3450s] [ OptSummaryReport       ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:55:03   3450s] [ MetricReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:55:03   3450s] [ DrvReport              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:55:03   3450s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 16:55:03   3450s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:03   3450s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.1
[05/31 16:55:03   3450s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:03   3450s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:55:03   3450s] [ UpdateTimingGraph      ]      4   0:00:02.4  (  25.5 % )     0:00:07.4 /  0:00:07.3    1.0
[05/31 16:55:03   3450s] [ FullDelayCalc          ]      4   0:00:02.5  (  26.8 % )     0:00:02.5 /  0:00:02.4    1.0
[05/31 16:55:03   3450s] [ TimingUpdate           ]     10   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.5    1.0
[05/31 16:55:03   3450s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:55:03   3450s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/31 16:55:03   3450s] [ MISC                   ]          0:00:00.9  (   9.5 % )     0:00:00.9 /  0:00:00.7    0.8
[05/31 16:55:03   3450s] ---------------------------------------------------------------------------------------------
[05/31 16:55:03   3450s]  BuildHoldData #1 TOTAL             0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.0    1.0
[05/31 16:55:03   3450s] ---------------------------------------------------------------------------------------------
[05/31 16:55:03   3450s] 
[05/31 16:55:03   3450s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:57:30.0/1:04:18.8 (0.9), mem = 4139.7M
[05/31 16:55:03   3450s] Processing average sequential pin duty cycle 
[05/31 16:55:03   3450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22565.23
[05/31 16:55:03   3450s] #optDebug: Start CG creation (mem=4139.7M)
[05/31 16:55:03   3450s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:55:03   3450s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:55:03   3450s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:55:03   3450s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 16:55:03   3450s] ToF 76.6300um
[05/31 16:55:03   3450s] (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgPrt (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgEgp (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgPbk (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgNrb(cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgObs (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgCon (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s]  ...processing cgPdm (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:03   3450s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=4303.8M)
[05/31 16:55:04   3450s] (I,S,L,T): view_slow_mission: 0.00689148, 0.00343598, 0.117566, 0.127893
[05/31 16:55:04   3450s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:55:04   3450s] 
[05/31 16:55:04   3450s] Active Setup views: view_slow_mission 
[05/31 16:55:04   3450s] HoldSingleBuffer minRootGain=4
[05/31 16:55:04   3450s] HoldSingleBuffer minRootGain=4
[05/31 16:55:04   3450s] HoldSingleBuffer minRootGain=4
[05/31 16:55:04   3450s] HoldSingleBuffer minRootGain=4
[05/31 16:55:04   3450s] *info: Run optDesign holdfix with 1 thread.
[05/31 16:55:04   3450s] Info: 1 ideal net excluded from IPO operation.
[05/31 16:55:04   3450s] Info: 1 clock net  excluded from IPO operation.
[05/31 16:55:04   3450s] --------------------------------------------------- 
[05/31 16:55:04   3450s]    Hold Timing Summary  - Initial 
[05/31 16:55:04   3450s] --------------------------------------------------- 
[05/31 16:55:04   3450s]  Target slack:       0.0500 ns
[05/31 16:55:04   3450s]  View: view_fast_mission 
[05/31 16:55:04   3450s]    WNS:       0.0170  >>>  WNS:      -0.0330 with TargetSlack
[05/31 16:55:04   3450s]    TNS:       0.0000  >>>  TNS:      -0.2536 with TargetSlack
[05/31 16:55:04   3450s]    VP :            0  >>>  VP:           41  with TargetSlack
[05/31 16:55:04   3450s]    Worst hold path end point: SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:55:04   3450s] --------------------------------------------------- 
[05/31 16:55:04   3450s] Info: Done creating the CCOpt slew target map.
[05/31 16:55:04   3450s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4303.8M, EPOCH TIME: 1748724904.242680
[05/31 16:55:04   3450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:04   3450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:04   3451s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.236, MEM:4303.8M, EPOCH TIME: 1748724904.478551
[05/31 16:55:04   3451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:04   3451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:04   3451s] [oiPhyDebug] optDemand 1028486160.00, spDemand 1028486160.00.
[05/31 16:55:04   3451s] [LDM::Info] TotalInstCnt at InitDesignMc1: 3144
[05/31 16:55:04   3451s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 16:55:04   3451s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:57:31 mem=4303.8M
[05/31 16:55:04   3451s] OPERPROF: Starting DPlace-Init at level 1, MEM:4303.8M, EPOCH TIME: 1748724904.497426
[05/31 16:55:04   3451s] Processing tracks to init pin-track alignment.
[05/31 16:55:04   3451s] z: 1, totalTracks: 1
[05/31 16:55:04   3451s] z: 3, totalTracks: 1
[05/31 16:55:04   3451s] z: 5, totalTracks: 1
[05/31 16:55:04   3451s] z: 7, totalTracks: 1
[05/31 16:55:04   3451s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:55:04   3451s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:55:04   3451s] Initializing Route Infrastructure for color support ...
[05/31 16:55:04   3451s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4303.8M, EPOCH TIME: 1748724904.497667
[05/31 16:55:04   3451s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:4303.8M, EPOCH TIME: 1748724904.500749
[05/31 16:55:04   3451s] Route Infrastructure Initialized for color support successfully.
[05/31 16:55:04   3451s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:55:04   3451s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4303.8M, EPOCH TIME: 1748724904.507347
[05/31 16:55:04   3451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:04   3451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:55:04   3451s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.237, MEM:4303.8M, EPOCH TIME: 1748724904.744040
[05/31 16:55:04   3451s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4303.8M, EPOCH TIME: 1748724904.744149
[05/31 16:55:04   3451s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4303.8M, EPOCH TIME: 1748724904.744239
[05/31 16:55:04   3451s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4303.8MB).
[05/31 16:55:04   3451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.247, MEM:4303.8M, EPOCH TIME: 1748724904.744859
[05/31 16:55:04   3451s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 16:55:04   3451s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 3144
[05/31 16:55:04   3451s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:57:32 mem=4303.8M
[05/31 16:55:04   3451s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4303.8M, EPOCH TIME: 1748724904.761278
[05/31 16:55:04   3451s] Found 0 hard placement blockage before merging.
[05/31 16:55:04   3451s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4303.8M, EPOCH TIME: 1748724904.761383
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s] *** Starting Core Fixing (fixHold) cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=0:57:32 mem=4303.8M density=28.611% ***
[05/31 16:55:04   3451s] Optimizer Target Slack 0.000 StdDelay is 0.00690  
[05/31 16:55:04   3451s] ### Creating RouteCongInterface, started
[05/31 16:55:04   3451s] {MMLU 0 0 3165}
[05/31 16:55:04   3451s] [oiLAM] Zs 11, 12
[05/31 16:55:04   3451s] ### Creating LA Mngr. totSessionCpu=0:57:32 mem=4319.8M
[05/31 16:55:04   3451s] ### Creating LA Mngr, finished. totSessionCpu=0:57:32 mem=4319.8M
[05/31 16:55:04   3451s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 28.611%
------------------------------------------------------------------
[05/31 16:55:04   3451s] (I,S,L,T): view_slow_mission: 0.00689148, 0.00343598, 0.117566, 0.127893
[05/31 16:55:04   3451s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:55:04   3451s] *info: Hold Batch Commit is enabled
[05/31 16:55:04   3451s] *info: Levelized Batch Commit is enabled
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s] Phase I ......
[05/31 16:55:04   3451s] Executing transform: ECO Safe Resize
[05/31 16:55:04   3451s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:55:04   3451s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 16:55:04   3451s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:55:04   3451s] Worst hold path end point:
[05/31 16:55:04   3451s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:55:04   3451s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:55:04   3451s] |   0|   0.017|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4319.8M|
[05/31 16:55:04   3451s] Worst hold path end point:
[05/31 16:55:04   3451s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:55:04   3451s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:55:04   3451s] |   1|   0.017|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4319.8M|
[05/31 16:55:04   3451s] 
[05/31 16:55:04   3451s] Capturing REF for hold ...
[05/31 16:55:04   3451s]    Hold Timing Snapshot: (REF)
[05/31 16:55:04   3451s]              All PG WNS: 0.017
[05/31 16:55:04   3451s]              All PG TNS: 0.000
[05/31 16:55:04   3451s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:55:04   3451s] Executing transform: AddBuffer + LegalResize
[05/31 16:55:04   3451s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:55:04   3451s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 16:55:04   3451s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:55:04   3451s] Worst hold path end point:
[05/31 16:55:04   3451s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:55:04   3451s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:55:04   3451s] |   0|   0.017|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4319.8M|
[05/31 16:55:05   3452s] Worst hold path end point:
[05/31 16:55:05   3452s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:55:05   3452s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:55:05   3452s] |   1|   0.019|     0.00|       0|         28|      11(     0)|   28.83%|   0:00:01.0|  4329.8M|
[05/31 16:55:05   3452s] Worst hold path end point:
[05/31 16:55:05   3452s]   SPI_slave_inst/SCK_sync_1_reg/D
[05/31 16:55:05   3452s]     net: SPI_slave_inst/SCK_sync_0 (nrTerm=2)
[05/31 16:55:05   3452s] |   2|   0.037|     0.00|       0|          5|       2(     0)|   28.87%|   0:00:00.0|  4329.8M|
[05/31 16:55:05   3452s] Worst hold path end point:
[05/31 16:55:05   3452s]   pkt_reg_inst/pkt_reg_reg[0]/D
[05/31 16:55:05   3452s]     net: FE_PHN913_pkt_reg_inst_n52 (nrTerm=2)
[05/31 16:55:05   3452s] |   3|   0.050|     0.00|       0|          2|       0(     0)|   28.89%|   0:00:00.0|  4329.8M|
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] Capturing REF for hold ...
[05/31 16:55:05   3452s]    Hold Timing Snapshot: (REF)
[05/31 16:55:05   3452s]              All PG WNS: 0.050
[05/31 16:55:05   3452s]              All PG TNS: 0.000
[05/31 16:55:05   3452s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] *info:    Total 35 cells added for Phase I
[05/31 16:55:05   3452s] *info:        in which 0 is ripple commits (0.000%)
[05/31 16:55:05   3452s] *info:    Total 13 instances resized for Phase I
[05/31 16:55:05   3452s] *info:        in which 0 FF resizing 
[05/31 16:55:05   3452s] *info:        in which 0 ripple resizing (0.000%)
[05/31 16:55:05   3452s] --------------------------------------------------- 
[05/31 16:55:05   3452s]    Hold Timing Summary  - Phase I 
[05/31 16:55:05   3452s] --------------------------------------------------- 
[05/31 16:55:05   3452s]  Target slack:       0.0500 ns
[05/31 16:55:05   3452s]  View: view_fast_mission 
[05/31 16:55:05   3452s]    WNS:       0.0501  >>>  WNS:       0.0001 with TargetSlack
[05/31 16:55:05   3452s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[05/31 16:55:05   3452s]    VP :            0  >>>  VP:            0  with TargetSlack
[05/31 16:55:05   3452s]    Worst hold path end point: tx_buf_inst/buffer_reg[1]/D
[05/31 16:55:05   3452s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.376  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 28.888%
------------------------------------------------------------------
[05/31 16:55:05   3452s] (I,S,L,T): view_slow_mission: 0.00693117, 0.00346418, 0.119081, 0.129477
[05/31 16:55:05   3452s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:55:05   3452s] Bottom Preferred Layer:
[05/31 16:55:05   3452s]     None
[05/31 16:55:05   3452s] Via Pillar Rule:
[05/31 16:55:05   3452s]     None
[05/31 16:55:05   3452s] Finished writing unified metrics of routing constraints.
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] *** Finished Core Fixing (fixHold) cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:57:32 mem=4337.8M density=28.888% ***
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] *info:
[05/31 16:55:05   3452s] *info: Added a total of 35 cells to fix/reduce hold violation
[05/31 16:55:05   3452s] *info:          in which 35 termBuffering
[05/31 16:55:05   3452s] *info:          in which 0 dummyBuffering
[05/31 16:55:05   3452s] *info:
[05/31 16:55:05   3452s] *info: Summary: 
[05/31 16:55:05   3452s] *info:            2 cells of type 'UDB116SVT24_BUF_2' (4.0, 	22.211) used
[05/31 16:55:05   3452s] *info:           33 cells of type 'UDB116SVT24_BUF_L_1' (4.0, 	45.220) used
[05/31 16:55:05   3452s] *info:
[05/31 16:55:05   3452s] *info: Total 13 instances resized
[05/31 16:55:05   3452s] *info:       in which 0 FF resizing
[05/31 16:55:05   3452s] *info:
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] *** Finish Post Route Hold Fixing (cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:57:32 mem=4337.8M density=28.888%) ***
[05/31 16:55:05   3452s] (I,S,L,T): view_slow_mission: 0.00693117, 0.00346418, 0.119081, 0.129477
[05/31 16:55:05   3452s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/31 16:55:05   3452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22565.23
[05/31 16:55:05   3452s] **INFO: total 47 insts, 0 nets marked don't touch
[05/31 16:55:05   3452s] **INFO: total 47 insts, 0 nets marked don't touch DB property
[05/31 16:55:05   3452s] **INFO: total 47 insts, 0 nets unmarked don't touch
[05/31 16:55:05   3452s] Deleting 0 temporary hard placement blockage(s).
[05/31 16:55:05   3452s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 3179
[05/31 16:55:05   3452s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4337.8M, EPOCH TIME: 1748724905.767036
[05/31 16:55:05   3452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3179).
[05/31 16:55:05   3452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:05   3452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:05   3452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:05   3452s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4238.8M, EPOCH TIME: 1748724905.796721
[05/31 16:55:05   3452s] Begin: Collecting metrics
[05/31 16:55:05   3452s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary |    48.621 | 48.621 |   0 |       28.61 |            |              |                |               | 0:00:09  |        4140 |    0 |   0 |
| hold_fixing     |           | 48.621 |   0 |       28.89 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:02  |        4239 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:55:05   3452s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4444.2M, current mem=4444.2M)

[05/31 16:55:05   3452s] End: Collecting metrics
[05/31 16:55:05   3452s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:57:32.6/1:04:21.4 (0.9), mem = 4238.8M
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] =============================================================================================
[05/31 16:55:05   3452s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.10-p003_1
[05/31 16:55:05   3452s] =============================================================================================
[05/31 16:55:05   3452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:55:05   3452s] ---------------------------------------------------------------------------------------------
[05/31 16:55:05   3452s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[05/31 16:55:05   3452s] [ MetricReport           ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:55:05   3452s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:55:05   3452s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:55:05   3452s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 16:55:05   3452s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ OptimizationStep       ]      2   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 16:55:05   3452s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 16:55:05   3452s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ OptEval                ]      4   0:00:00.5  (  18.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 16:55:05   3452s] [ OptCommit              ]      4   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:55:05   3452s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 16:55:05   3452s] [ IncrDelayCalc          ]     24   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:55:05   3452s] [ HoldReEval             ]      5   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.4
[05/31 16:55:05   3452s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:55:05   3452s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ HoldValidateSetup      ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ HoldCollectNode        ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:55:05   3452s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 16:55:05   3452s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ HoldDBCommit           ]     17   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 16:55:05   3452s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ DetailPlaceInit        ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:55:05   3452s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:55:05   3452s] [ TimingReport           ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 16:55:05   3452s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[05/31 16:55:05   3452s] [ MISC                   ]          0:00:01.3  (  50.6 % )     0:00:01.3 /  0:00:01.3    1.0
[05/31 16:55:05   3452s] ---------------------------------------------------------------------------------------------
[05/31 16:55:05   3452s]  HoldOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:55:05   3452s] ---------------------------------------------------------------------------------------------
[05/31 16:55:05   3452s] 
[05/31 16:55:05   3452s] **INFO: Skipping refine place as no non-legal commits were detected
[05/31 16:55:05   3452s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4238.8M, EPOCH TIME: 1748724905.905682
[05/31 16:55:05   3452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:05   3452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:06   3452s] 
[05/31 16:55:06   3452s] 
[05/31 16:55:06   3452s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:06   3452s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.237, MEM:4238.8M, EPOCH TIME: 1748724906.142343
[05/31 16:55:06   3452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:06   3452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:06   3452s] 
[05/31 16:55:06   3452s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:55:06   3452s] Deleting Lib Analyzer.
[05/31 16:55:06   3452s] 
[05/31 16:55:06   3452s] TimeStamp Deleting Cell Server End ...
[05/31 16:55:06   3452s] Running postRoute recovery in preEcoRoute mode
[05/31 16:55:06   3452s] **optDesign ... cpu = 0:08:04, real = 0:08:05, mem = 4438.9M, totSessionCpu=0:57:33 **
[05/31 16:55:06   3452s] ** INFO: Initializing Glitch Interface
[05/31 16:55:06   3452s]   DRV Snapshot: (TGT)
[05/31 16:55:06   3452s]          Tran DRV: 0 (0)
[05/31 16:55:06   3452s]           Cap DRV: 0 (0)
[05/31 16:55:06   3452s]        Fanout DRV: 0 (0)
[05/31 16:55:06   3452s]            Glitch: 0 (0)
[05/31 16:55:06   3452s] 
[05/31 16:55:06   3452s] Creating Lib Analyzer ...
[05/31 16:55:06   3452s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 16:55:06   3452s] 
[05/31 16:55:06   3452s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 16:55:06   3452s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 16:55:06   3452s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 16:55:06   3453s] Summary for sequential cells identification: 
[05/31 16:55:06   3453s]   Identified SBFF number: 299
[05/31 16:55:06   3453s]   Identified MBFF number: 75
[05/31 16:55:06   3453s]   Identified SB Latch number: 22
[05/31 16:55:06   3453s]   Identified MB Latch number: 0
[05/31 16:55:06   3453s]   Not identified SBFF number: 15
[05/31 16:55:06   3453s]   Not identified MBFF number: 0
[05/31 16:55:06   3453s]   Not identified SB Latch number: 0
[05/31 16:55:06   3453s]   Not identified MB Latch number: 0
[05/31 16:55:06   3453s]   Number of sequential cells which are not FFs: 45
[05/31 16:55:06   3453s]  Visiting view : view_slow_mission
[05/31 16:55:06   3453s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 16:55:06   3453s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 16:55:06   3453s]  Visiting view : view_fast_mission
[05/31 16:55:06   3453s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 16:55:06   3453s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 16:55:06   3453s] TLC MultiMap info (StdDelay):
[05/31 16:55:06   3453s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 16:55:06   3453s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 16:55:06   3453s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 16:55:06   3453s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 16:55:06   3453s]  Setting StdDelay to: 6.1ps
[05/31 16:55:06   3453s] 
[05/31 16:55:06   3453s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 16:55:06   3453s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 16:55:06   3453s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 16:55:06   3453s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 16:55:06   3453s] 
[05/31 16:55:06   3453s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 16:55:08   3455s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:57:35 mem=4290.9M
[05/31 16:55:08   3455s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:57:35 mem=4290.9M
[05/31 16:55:08   3455s] Creating Lib Analyzer, finished. 
[05/31 16:55:08   3455s] Checking DRV degradation...
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s] Recovery Manager:
[05/31 16:55:08   3455s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:55:08   3455s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:55:08   3455s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:55:08   3455s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 16:55:08   3455s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=4239.92M, totSessionCpu=0:57:35).
[05/31 16:55:08   3455s] **optDesign ... cpu = 0:08:07, real = 0:08:07, mem = 4445.2M, totSessionCpu=0:57:35 **
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s] ** INFO: Initializing Glitch Interface
[05/31 16:55:08   3455s]   DRV Snapshot: (REF)
[05/31 16:55:08   3455s]          Tran DRV: 0 (0)
[05/31 16:55:08   3455s]           Cap DRV: 0 (0)
[05/31 16:55:08   3455s]        Fanout DRV: 0 (0)
[05/31 16:55:08   3455s]            Glitch: 0 (0)
[05/31 16:55:08   3455s] Running refinePlace -preserveRouting true -hardFence false
[05/31 16:55:08   3455s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4298.1M, EPOCH TIME: 1748724908.746057
[05/31 16:55:08   3455s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4298.1M, EPOCH TIME: 1748724908.746128
[05/31 16:55:08   3455s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4298.1M, EPOCH TIME: 1748724908.746223
[05/31 16:55:08   3455s] Processing tracks to init pin-track alignment.
[05/31 16:55:08   3455s] z: 1, totalTracks: 1
[05/31 16:55:08   3455s] z: 3, totalTracks: 1
[05/31 16:55:08   3455s] z: 5, totalTracks: 1
[05/31 16:55:08   3455s] z: 7, totalTracks: 1
[05/31 16:55:08   3455s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 16:55:08   3455s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 16:55:08   3455s] Initializing Route Infrastructure for color support ...
[05/31 16:55:08   3455s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4298.1M, EPOCH TIME: 1748724908.746445
[05/31 16:55:08   3455s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.003, MEM:4298.1M, EPOCH TIME: 1748724908.749603
[05/31 16:55:08   3455s] Route Infrastructure Initialized for color support successfully.
[05/31 16:55:08   3455s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 16:55:08   3455s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4298.1M, EPOCH TIME: 1748724908.756976
[05/31 16:55:08   3455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:08   3455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:08   3455s] Processing tracks to init pin-track alignment.
[05/31 16:55:08   3455s] z: 1, totalTracks: 1
[05/31 16:55:08   3455s] z: 3, totalTracks: 1
[05/31 16:55:08   3455s] z: 5, totalTracks: 1
[05/31 16:55:08   3455s] z: 7, totalTracks: 1
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 16:55:08   3455s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.240, REAL:0.236, MEM:4298.1M, EPOCH TIME: 1748724908.993457
[05/31 16:55:08   3455s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4298.1M, EPOCH TIME: 1748724908.993568
[05/31 16:55:08   3455s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4298.1M, EPOCH TIME: 1748724908.993649
[05/31 16:55:08   3455s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4298.1MB).
[05/31 16:55:08   3455s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.248, MEM:4298.1M, EPOCH TIME: 1748724908.994256
[05/31 16:55:08   3455s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.250, REAL:0.248, MEM:4298.1M, EPOCH TIME: 1748724908.994306
[05/31 16:55:08   3455s] TDRefine: refinePlace mode is spiral
[05/31 16:55:08   3455s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22565.14
[05/31 16:55:08   3455s] OPERPROF:   Starting Refine-Place at level 2, MEM:4298.1M, EPOCH TIME: 1748724908.994385
[05/31 16:55:08   3455s] *** Starting refinePlace (0:57:36 mem=4298.1M) ***
[05/31 16:55:08   3455s] Total net bbox length = 1.169e+04 (4.696e+03 6.998e+03) (ext = 1.130e+02)
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 16:55:08   3455s] 
[05/31 16:55:08   3455s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:08   3455s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4298.1M, EPOCH TIME: 1748724908.996096
[05/31 16:55:08   3455s] # Found 0 legal fixed insts to color.
[05/31 16:55:08   3455s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4298.1M, EPOCH TIME: 1748724908.996268
[05/31 16:55:08   3455s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4298.1M, EPOCH TIME: 1748724908.997128
[05/31 16:55:09   3455s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 16:55:09   3455s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.010, REAL:0.004, MEM:4298.1M, EPOCH TIME: 1748724909.001083
[05/31 16:55:09   3455s] Set min layer with design mode ( 3 )
[05/31 16:55:09   3455s] Set max layer with default ( 127 )
[05/31 16:55:09   3455s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:55:09   3455s] Min route layer (adjusted) = 3
[05/31 16:55:09   3455s] Max route layer (adjusted) = 11
[05/31 16:55:09   3455s] Set min layer with design mode ( 3 )
[05/31 16:55:09   3455s] Set max layer with default ( 127 )
[05/31 16:55:09   3455s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:55:09   3455s] Min route layer (adjusted) = 3
[05/31 16:55:09   3455s] Max route layer (adjusted) = 11
[05/31 16:55:09   3455s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4298.1M, EPOCH TIME: 1748724909.006693
[05/31 16:55:09   3455s] Starting refinePlace ...
[05/31 16:55:09   3455s] Set min layer with design mode ( 3 )
[05/31 16:55:09   3455s] Set max layer with default ( 127 )
[05/31 16:55:09   3455s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:55:09   3455s] Min route layer (adjusted) = 3
[05/31 16:55:09   3455s] Max route layer (adjusted) = 11
[05/31 16:55:09   3455s] One DDP V2 for no tweak run.
[05/31 16:55:09   3455s] Set min layer with design mode ( 3 )
[05/31 16:55:09   3455s] Set max layer with default ( 127 )
[05/31 16:55:09   3455s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 16:55:09   3455s] Min route layer (adjusted) = 3
[05/31 16:55:09   3455s] Max route layer (adjusted) = 11
[05/31 16:55:09   3455s] DDP initSite1 nrRow 111 nrJob 111
[05/31 16:55:09   3455s] DDP markSite nrRow 111 nrJob 111
[05/31 16:55:09   3455s]   Spread Effort: high, post-route mode, useDDP on.
[05/31 16:55:09   3455s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4298.1MB) @(0:57:36 - 0:57:36).
[05/31 16:55:09   3455s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:55:09   3455s] wireLenOptFixPriorityInst 224 inst fixed
[05/31 16:55:09   3455s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:55:09   3455s] 
[05/31 16:55:09   3455s]  === Spiral for Logical I: (movable: 3179) ===
[05/31 16:55:09   3455s] 
[05/31 16:55:09   3455s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/31 16:55:09   3456s] 
[05/31 16:55:09   3456s]  Info: 0 filler has been deleted!
[05/31 16:55:09   3456s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 16:55:09   3456s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[05/31 16:55:09   3456s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 16:55:09   3456s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=4266.1MB) @(0:57:36 - 0:57:36).
[05/31 16:55:09   3456s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 16:55:09   3456s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4266.1MB
[05/31 16:55:09   3456s] Statistics of distance of Instance movement in refine placement:
[05/31 16:55:09   3456s]   maximum (X+Y) =         0.00 um
[05/31 16:55:09   3456s]   mean    (X+Y) =         0.00 um
[05/31 16:55:09   3456s] Summary Report:
[05/31 16:55:09   3456s] Instances move: 0 (out of 3179 movable)
[05/31 16:55:09   3456s] Instances flipped: 0
[05/31 16:55:09   3456s] Mean displacement: 0.00 um
[05/31 16:55:09   3456s] Max displacement: 0.00 um 
[05/31 16:55:09   3456s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 16:55:09   3456s] Total instances moved : 0
[05/31 16:55:09   3456s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.410, REAL:0.409, MEM:4266.1M, EPOCH TIME: 1748724909.415698
[05/31 16:55:09   3456s] Total net bbox length = 1.169e+04 (4.696e+03 6.998e+03) (ext = 1.130e+02)
[05/31 16:55:09   3456s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4266.1MB
[05/31 16:55:09   3456s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=4266.1MB) @(0:57:36 - 0:57:36).
[05/31 16:55:09   3456s] *** Finished refinePlace (0:57:36 mem=4266.1M) ***
[05/31 16:55:09   3456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22565.14
[05/31 16:55:09   3456s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.420, REAL:0.423, MEM:4266.1M, EPOCH TIME: 1748724909.417293
[05/31 16:55:09   3456s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4266.1M, EPOCH TIME: 1748724909.417354
[05/31 16:55:09   3456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3179).
[05/31 16:55:09   3456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.027, MEM:4208.1M, EPOCH TIME: 1748724909.444610
[05/31 16:55:09   3456s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.700, REAL:0.699, MEM:4208.1M, EPOCH TIME: 1748724909.444752
[05/31 16:55:09   3456s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4208.1M, EPOCH TIME: 1748724909.494067
[05/31 16:55:09   3456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] 
[05/31 16:55:09   3456s] 
[05/31 16:55:09   3456s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:55:09   3456s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:4208.1M, EPOCH TIME: 1748724909.731362
[05/31 16:55:09   3456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:55:09   3456s] ** INFO: Initializing Glitch Interface
[05/31 16:55:09   3456s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.376  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.888%
------------------------------------------------------------------

[05/31 16:55:09   3456s] **optDesign ... cpu = 0:08:08, real = 0:08:08, mem = 4444.6M, totSessionCpu=0:57:37 **
[05/31 16:55:09   3456s] Begin: Collecting metrics
[05/31 16:55:09   3456s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.621 | 48.621 |   0 |       28.61 |            |              |                |               | 0:00:09  |        4140 |    0 |   0 |
| hold_fixing       |           | 48.621 |   0 |       28.89 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:02  |        4239 |      |     |
| pre_route_summary |    48.621 | 48.621 |   0 |       28.89 |            |              |                |               | 0:00:00  |        4224 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:55:09   3456s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4444.6M, current mem=4444.6M)

[05/31 16:55:09   3456s] End: Collecting metrics
[05/31 16:55:09   3456s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[05/31 16:55:09   3456s] ** INFO Cleaning up Glitch Interface
[05/31 16:55:09   3456s] -route_with_eco false                     # bool, default=false
[05/31 16:55:09   3456s] -route_selected_net_only false            # bool, default=false
[05/31 16:55:09   3456s] -route_with_timing_driven true            # bool, default=false, user setting
[05/31 16:55:09   3456s] -route_with_si_driven true                # bool, default=false, user setting
[05/31 16:55:09   3456s] Existing Dirty Nets : 69
[05/31 16:55:09   3456s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/31 16:55:09   3456s] Reset Dirty Nets : 69
[05/31 16:55:09   3456s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:57:36.7/1:04:25.4 (0.9), mem = 4224.2M
[05/31 16:55:09   3456s] 
[05/31 16:55:09   3456s] globalDetailRoute
[05/31 16:55:09   3456s] 
[05/31 16:55:09   3456s] #Start globalDetailRoute on Sat May 31 16:55:09 2025
[05/31 16:55:09   3456s] #
[05/31 16:55:09   3456s] ### Time Record (globalDetailRoute) is installed.
[05/31 16:55:09   3456s] ### Time Record (Pre Callback) is installed.
[05/31 16:55:09   3456s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_uVtzML.rcdb.d/TOP.rcdb.d': 6419 access done (mem: 4211.238M)
[05/31 16:55:09   3456s] eee: RC Grid memory freed = 25872 (14 X 14 X 11 X 12b)
[05/31 16:55:09   3456s] ### Time Record (Pre Callback) is uninstalled.
[05/31 16:55:09   3456s] ### Time Record (DB Import) is installed.
[05/31 16:55:09   3456s] ### Time Record (Timing Data Generation) is installed.
[05/31 16:55:09   3456s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:55:09   3456s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:55:09   3456s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:55:09   3456s] ### Net info: total nets: 3202
[05/31 16:55:09   3456s] ### Net info: dirty nets: 0
[05/31 16:55:09   3456s] ### Net info: marked as disconnected nets: 0
[05/31 16:55:10   3456s] ### Net info: fully routed nets: 3165
[05/31 16:55:10   3456s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:55:10   3456s] ### Net info: unrouted nets: 35
[05/31 16:55:10   3456s] ### Net info: re-extraction nets: 0
[05/31 16:55:10   3456s] ### Net info: ignored nets: 0
[05/31 16:55:10   3456s] ### Net info: skip routing nets: 0
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] ### import design signature (130): route=1392335373 fixed_route=684125395 flt_obj=0 vio=1231223341 swire=282492057 shield_wire=1 net_attr=906078740 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=36155117 pin_access=2135706879 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=684125395 sns=684125395
[05/31 16:55:10   3456s] ### Time Record (DB Import) is uninstalled.
[05/31 16:55:10   3456s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] #Skip comparing routing design signature in db-snapshot flow
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:10   3456s] #Start connecting MustJoinAllPort pins ...
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:10   3456s] #Start routing data preparation on Sat May 31 16:55:10 2025
[05/31 16:55:10   3456s] #
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:10   3456s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:55:10   3456s] #Initial pin access analysis.
[05/31 16:55:10   3456s] #Detail pin access analysis.
[05/31 16:55:10   3457s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:55:10   3457s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:55:10   3457s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:55:10   3457s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:55:10   3457s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:55:10   3457s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:55:10   3457s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:55:10   3457s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:55:10   3457s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:55:10   3457s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:55:10   3457s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:55:10   3457s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:55:10   3457s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:55:10   3457s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:55:10   3457s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:55:10   3457s] #pin_access_rlayer=3(C1)
[05/31 16:55:10   3457s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:55:10   3457s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:55:10   3457s] #enable_dpt_layer_shield=F
[05/31 16:55:10   3457s] #has_line_end_grid=F
[05/31 16:55:10   3457s] #Processed 52/0 dirty instances, 122/3 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(47 insts marked dirty, reset pre-exisiting dirty flag on 47 insts, 0 nets marked need extraction)
[05/31 16:55:10   3457s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4448.42 (MB), peak = 5202.46 (MB)
[05/31 16:55:10   3457s] #Regenerating Ggrids automatically.
[05/31 16:55:10   3457s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:55:10   3457s] #Using automatically generated G-grids.
[05/31 16:55:12   3459s] #Done routing data preparation.
[05/31 16:55:12   3459s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4469.50 (MB), peak = 5202.46 (MB)
[05/31 16:55:12   3459s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:12   3459s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:12   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:12   3459s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:12   3459s] #Start instance access analysis using 1 thread...
[05/31 16:55:12   3459s] #Set layer M1 to be advanced pin access layer.
[05/31 16:55:12   3459s] ### Time Record (Instance Pin Access) is installed.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
[05/31 16:55:12   3459s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[05/31 16:55:12   3459s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:55:12   3459s] #676 out of 3180(21.26%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/31 16:55:12   3459s] #125 instance pins are hard to access
[05/31 16:55:12   3459s] #Instance access analysis statistics:
[05/31 16:55:12   3459s] #Cpu time = 00:00:00
[05/31 16:55:12   3459s] #Elapsed time = 00:00:00
[05/31 16:55:12   3459s] #Increased memory = 1.13 (MB)
[05/31 16:55:12   3459s] #Total memory = 4470.64 (MB)
[05/31 16:55:12   3459s] #Peak memory = 5202.46 (MB)
[05/31 16:55:12   3459s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 16:55:12   3459s] #start initial via pillar insertion iteration ...
[05/31 16:55:12   3459s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4489.29 (MB), peak = 5202.46 (MB)
[05/31 16:55:12   3459s] #start 1st via pillar insertion iteration ...
[05/31 16:55:12   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:12   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:12   3459s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4489.29 (MB), peak = 5202.46 (MB)
[05/31 16:55:12   3459s] #
[05/31 16:55:12   3459s] #    Via Pillar Insert Failed Statistics
[05/31 16:55:12   3459s] #
[05/31 16:55:12   3459s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/31 16:55:12   3459s] #| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
[05/31 16:55:12   3459s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/31 16:55:12   3459s] #|                           Others |       1 |            | 
[05/31 16:55:12   3459s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/31 16:55:12   3459s] ###  
[05/31 16:55:12   3459s] ### +-------- Unconnected Pin ------ Instance -------------------
[05/31 16:55:12   3459s] ###           X           FE_PHC1327_sh_sync_inst_interval_sum_8 
[05/31 16:55:12   3459s] #
[05/31 16:55:12   3459s] #Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
[05/31 16:55:12   3459s] ### +------------------------------------------------------------------------
[05/31 16:55:12   3459s] ### Time Record (Global Routing) is installed.
[05/31 16:55:12   3459s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:55:12   3459s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:55:12   3459s] #Total number of routable nets = 3200.
[05/31 16:55:12   3459s] #Total number of nets in the design = 3202.
[05/31 16:55:12   3459s] #84 routable nets do not have any wires.
[05/31 16:55:12   3459s] #3116 routable nets have routed wires.
[05/31 16:55:12   3459s] #84 nets will be global routed.
[05/31 16:55:12   3459s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:12   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:12   3459s] #Start routing data preparation on Sat May 31 16:55:12 2025
[05/31 16:55:12   3459s] #
[05/31 16:55:12   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:12   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:12   3459s] ### Time Record (Cell Pin Access) is installed.
[05/31 16:55:12   3459s] #Initial pin access analysis.
[05/31 16:55:12   3459s] #Detail pin access analysis.
[05/31 16:55:12   3459s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 16:55:12   3459s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:55:12   3459s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:55:12   3459s] #pin_access_rlayer=3(C1)
[05/31 16:55:12   3459s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:55:12   3459s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:55:12   3459s] #enable_dpt_layer_shield=F
[05/31 16:55:12   3459s] #has_line_end_grid=F
[05/31 16:55:12   3459s] #Regenerating Ggrids automatically.
[05/31 16:55:12   3459s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:55:12   3459s] #Using automatically generated G-grids.
[05/31 16:55:13   3459s] #Done routing data preparation.
[05/31 16:55:13   3459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4471.32 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:13   3459s] #Found 0 nets for post-route si or timing fixing.
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Finished routing data preparation on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Cpu time = 00:00:00
[05/31 16:55:13   3459s] #Elapsed time = 00:00:00
[05/31 16:55:13   3459s] #Increased memory = -17.97 (MB)
[05/31 16:55:13   3459s] #Total memory = 4471.32 (MB)
[05/31 16:55:13   3459s] #Peak memory = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:13   3459s] ### Time Record (Global Routing) is installed.
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Start global routing on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Start global routing initialization on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Number of eco nets is 49
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Start global routing data preparation on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 16:55:13 2025 with memory = 4471.32 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #Start routing resource analysis on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### init_is_bin_blocked starts on Sat May 31 16:55:13 2025 with memory = 4471.32 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### adjust_flow_cap starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### set_via_blocked starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### copy_flow starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #Routing resource analysis is done on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### report_flow_cap starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #  Resource Analysis:
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 16:55:13   3459s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 16:55:13   3459s] #  --------------------------------------------------------------
[05/31 16:55:13   3459s] #  C1             V         544         210        2500     3.16%
[05/31 16:55:13   3459s] #  C2             H         589         165        2500     0.00%
[05/31 16:55:13   3459s] #  C3             V         616         138        2500     0.00%
[05/31 16:55:13   3459s] #  C4             H         675          79        2500     0.00%
[05/31 16:55:13   3459s] #  C5             V         708          46        2500     0.00%
[05/31 16:55:13   3459s] #  JA             H          75           0        2500     0.00%
[05/31 16:55:13   3459s] #  QA             V          28           0        2500    44.00%
[05/31 16:55:13   3459s] #  QB             H          28           0        2500    44.00%
[05/31 16:55:13   3459s] #  LB             V          18           0        2500    64.00%
[05/31 16:55:13   3459s] #  --------------------------------------------------------------
[05/31 16:55:13   3459s] #  Total                   3281       9.39%       22500    17.24%
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### analyze_m2_tracks starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### report_initial_resource starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### mark_pg_pins_accessibility starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### set_net_region starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Global routing data preparation is done on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### prepare_level starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init level 1 starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### Level 1 hgrid = 50 X 50
[05/31 16:55:13   3459s] ### prepare_level_flow starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Global routing initialization is done on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #start global routing iteration 1...
[05/31 16:55:13   3459s] ### init_flow_edge starts on Sat May 31 16:55:13 2025 with memory = 4471.88 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### routing at level 1 (topmost level) iter 0
[05/31 16:55:13   3459s] ### measure_qor starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### measure_congestion starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #start global routing iteration 2...
[05/31 16:55:13   3459s] ### routing at level 1 (topmost level) iter 1
[05/31 16:55:13   3459s] ### measure_qor starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### measure_congestion starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### route_end starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/31 16:55:13   3459s] #Total number of routable nets = 3200.
[05/31 16:55:13   3459s] #Total number of nets in the design = 3202.
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #3200 routable nets have routed wires.
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Routed nets constraints summary:
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #        Rules   Unconstrained  
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #      Default              84  
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #        Total              84  
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Routing constraints summary of the whole design:
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #        Rules   Unconstrained  
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #      Default            3200  
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #        Total            3200  
[05/31 16:55:13   3459s] #-----------------------------
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### cal_base_flow starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init_flow_edge starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### cal_flow starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### report_overcon starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #                 OverCon          
[05/31 16:55:13   3459s] #                  #Gcell    %Gcell
[05/31 16:55:13   3459s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 16:55:13   3459s] #  ----------------------------------------------
[05/31 16:55:13   3459s] #  C1           13(0.52%)   (0.52%)     0.28  
[05/31 16:55:13   3459s] #  C2            1(0.04%)   (0.04%)     0.22  
[05/31 16:55:13   3459s] #  C3            0(0.00%)   (0.00%)     0.19  
[05/31 16:55:13   3459s] #  C4            0(0.00%)   (0.00%)     0.10  
[05/31 16:55:13   3459s] #  C5            0(0.00%)   (0.00%)     0.06  
[05/31 16:55:13   3459s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 16:55:13   3459s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 16:55:13   3459s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 16:55:13   3459s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 16:55:13   3459s] #  ----------------------------------------------
[05/31 16:55:13   3459s] #     Total     14(0.07%)   (0.07%)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 16:55:13   3459s] #  Overflow after GR: 0.01% H + 0.07% V
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### cal_base_flow starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init_flow_edge starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### cal_flow starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### generate_cong_map_content starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### update starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #Complete Global Routing.
[05/31 16:55:13   3459s] #Total wire length = 13523 um.
[05/31 16:55:13   3459s] #Total half perimeter of net bounding box = 12919 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER C1 = 2259 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER C2 = 3090 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER C3 = 4061 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER C4 = 2212 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER C5 = 1902 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER JA = 0 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER QA = 0 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER QB = 0 um.
[05/31 16:55:13   3459s] #Total wire length on LAYER LB = 0 um.
[05/31 16:55:13   3459s] #Total number of vias = 26407
[05/31 16:55:13   3459s] #Total number of multi-cut vias = 4126 ( 15.6%)
[05/31 16:55:13   3459s] #Total number of single cut vias = 22281 ( 84.4%)
[05/31 16:55:13   3459s] #Up-Via Summary (total 26407):
[05/31 16:55:13   3459s] #                   single-cut          multi-cut      Total
[05/31 16:55:13   3459s] #-----------------------------------------------------------
[05/31 16:55:13   3459s] # M1              1471 ( 98.8%)        18 (  1.2%)       1489
[05/31 16:55:13   3459s] # M2              6829 ( 83.2%)      1375 ( 16.8%)       8204
[05/31 16:55:13   3459s] # C1              6629 ( 84.0%)      1261 ( 16.0%)       7890
[05/31 16:55:13   3459s] # C2              4837 ( 84.5%)       885 ( 15.5%)       5722
[05/31 16:55:13   3459s] # C3              1873 ( 81.4%)       428 ( 18.6%)       2301
[05/31 16:55:13   3459s] # C4               642 ( 80.1%)       159 ( 19.9%)        801
[05/31 16:55:13   3459s] #-----------------------------------------------------------
[05/31 16:55:13   3459s] #                22281 ( 84.4%)      4126 ( 15.6%)      26407 
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### update cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### report_overcon starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### report_overcon starts on Sat May 31 16:55:13 2025 with memory = 4472.66 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:13   3459s] #Max overcon = 1 tracks.
[05/31 16:55:13   3459s] #Total overcon = 0.07%.
[05/31 16:55:13   3459s] #Worst layer Gcell overcon rate = 0.04%.
[05/31 16:55:13   3459s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### global_route design signature (137): route=39527806 net_attr=669870249
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Global routing statistics:
[05/31 16:55:13   3459s] #Cpu time = 00:00:00
[05/31 16:55:13   3459s] #Elapsed time = 00:00:00
[05/31 16:55:13   3459s] #Increased memory = 1.34 (MB)
[05/31 16:55:13   3459s] #Total memory = 4472.66 (MB)
[05/31 16:55:13   3459s] #Peak memory = 5202.46 (MB)
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #Finished global routing on Sat May 31 16:55:13 2025
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] #
[05/31 16:55:13   3459s] ### Time Record (Global Routing) is uninstalled.
[05/31 16:55:13   3459s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:13   3459s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:13   3459s] ### track-assign external-init starts on Sat May 31 16:55:13 2025 with memory = 4472.16 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### Time Record (Track Assignment) is installed.
[05/31 16:55:13   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:13   3459s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:13   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:13   3459s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:13   3459s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:55:13   3459s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4472.16 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### track-assign engine-init starts on Sat May 31 16:55:13 2025 with memory = 4472.16 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] ### Time Record (Track Assignment) is installed.
[05/31 16:55:13   3459s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:55:13   3459s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3459s] ### track-assign core-engine starts on Sat May 31 16:55:13 2025 with memory = 4472.16 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3459s] #Start Track Assignment.
[05/31 16:55:13   3459s] #Done with 38 horizontal wires in 2 hboxes and 57 vertical wires in 2 hboxes.
[05/31 16:55:13   3460s] #Done with 4 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
[05/31 16:55:13   3460s] #Complete Track Assignment.
[05/31 16:55:13   3460s] #Total wire length = 13521 um.
[05/31 16:55:13   3460s] #Total half perimeter of net bounding box = 12919 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER C1 = 2257 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER C2 = 3089 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER C3 = 4063 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER C4 = 2212 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER C5 = 1901 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER JA = 0 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER QA = 0 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER QB = 0 um.
[05/31 16:55:13   3460s] #Total wire length on LAYER LB = 0 um.
[05/31 16:55:13   3460s] #Total number of vias = 26407
[05/31 16:55:13   3460s] #Total number of multi-cut vias = 4126 ( 15.6%)
[05/31 16:55:13   3460s] #Total number of single cut vias = 22281 ( 84.4%)
[05/31 16:55:13   3460s] #Up-Via Summary (total 26407):
[05/31 16:55:13   3460s] #                   single-cut          multi-cut      Total
[05/31 16:55:13   3460s] #-----------------------------------------------------------
[05/31 16:55:13   3460s] # M1              1471 ( 98.8%)        18 (  1.2%)       1489
[05/31 16:55:13   3460s] # M2              6829 ( 83.2%)      1375 ( 16.8%)       8204
[05/31 16:55:13   3460s] # C1              6629 ( 84.0%)      1261 ( 16.0%)       7890
[05/31 16:55:13   3460s] # C2              4837 ( 84.5%)       885 ( 15.5%)       5722
[05/31 16:55:13   3460s] # C3              1873 ( 81.4%)       428 ( 18.6%)       2301
[05/31 16:55:13   3460s] # C4               642 ( 80.1%)       159 ( 19.9%)        801
[05/31 16:55:13   3460s] #-----------------------------------------------------------
[05/31 16:55:13   3460s] #                22281 ( 84.4%)      4126 ( 15.6%)      26407 
[05/31 16:55:13   3460s] #
[05/31 16:55:13   3460s] ### track_assign design signature (140): route=398520939
[05/31 16:55:13   3460s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB
[05/31 16:55:13   3460s] ### Time Record (Track Assignment) is uninstalled.
[05/31 16:55:13   3460s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4482.20 (MB), peak = 5202.46 (MB)
[05/31 16:55:13   3460s] #
[05/31 16:55:13   3460s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 16:55:13   3460s] #Cpu time = 00:00:03
[05/31 16:55:13   3460s] #Elapsed time = 00:00:03
[05/31 16:55:13   3460s] #Increased memory = 38.07 (MB)
[05/31 16:55:13   3460s] #Total memory = 4482.27 (MB)
[05/31 16:55:13   3460s] #Peak memory = 5202.46 (MB)
[05/31 16:55:13   3460s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 16:55:13   3460s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:55:13   3460s] ### Time Record (Detail Routing) is installed.
[05/31 16:55:13   3460s] ### Time Record (Data Preparation) is installed.
[05/31 16:55:13   3460s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:55:13   3460s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:55:13   3460s] #
[05/31 16:55:13   3460s] #Start Detail Routing..
[05/31 16:55:13   3460s] #start initial detail routing ...
[05/31 16:55:13   3460s] ### Design has 0 dirty nets, 224 dirty-areas)
[05/31 16:55:18   3465s] # ECO: 3.12% of the total area was rechecked for DRC, and 34.38% required routing.
[05/31 16:55:18   3465s] #   number of violations = 1871
[05/31 16:55:18   3465s] #
[05/31 16:55:18   3465s] #  By Layer and Type:
[05/31 16:55:18   3465s] #
[05/31 16:55:18   3465s] #---------+-------+------+------+----+-------+-----+-------+-------+
[05/31 16:55:18   3465s] #  -      | MetSpc| Short| Color| Mar| C2MCon|  Enc| Others| Totals|
[05/31 16:55:18   3465s] #---------+-------+------+------+----+-------+-----+-------+-------+
[05/31 16:55:18   3465s] #  M1     |      0|     0|     0|   0|     30|  497|      8|    535|
[05/31 16:55:18   3465s] #  M2     |     46|    50|   175|  49|     45|  524|     36|    925|
[05/31 16:55:18   3465s] #  C1     |    128|   123|     0|  43|      0|    1|     90|    385|
[05/31 16:55:18   3465s] #  C2     |     13|     4|     0|   1|      0|    0|      8|     26|
[05/31 16:55:18   3465s] #  Totals |    187|   177|   175|  93|     75| 1022|    142|   1871|
[05/31 16:55:18   3465s] #---------+-------+------+------+----+-------+-----+-------+-------+
[05/31 16:55:18   3465s] #
[05/31 16:55:18   3465s] #1 out of 3179 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/31 16:55:18   3465s] #0.00% of the total area is being checked for drcs
[05/31 16:55:18   3465s] #0.0% of the total area was checked
[05/31 16:55:18   3465s] ### Gcell dirty-map stats: routing = 36.52%, drc-check-only = 2.40%, dirty-area = 4.40%
[05/31 16:55:18   3465s] #   number of violations = 1872
[05/31 16:55:18   3465s] #
[05/31 16:55:18   3465s] #  By Layer and Type:
[05/31 16:55:18   3465s] #
[05/31 16:55:18   3465s] #---------+-------+------+------+----+-------+-----+-------+-------+
[05/31 16:55:18   3465s] #  -      | MetSpc| Short| Color| Mar| C2MCon|  Enc| Others| Totals|
[05/31 16:55:18   3465s] #---------+-------+------+------+----+-------+-----+-------+-------+
[05/31 16:55:18   3465s] #  M1     |      0|     0|     0|   0|     30|  497|      8|    535|
[05/31 16:55:18   3465s] #  M2     |     46|    50|   175|  49|     45|  524|     37|    926|
[05/31 16:55:18   3465s] #  C1     |    128|   123|     0|  43|      0|    1|     90|    385|
[05/31 16:55:18   3465s] #  C2     |     13|     4|     0|   1|      0|    0|      8|     26|
[05/31 16:55:18   3465s] #  Totals |    187|   177|   175|  93|     75| 1022|    143|   1872|
[05/31 16:55:18   3465s] #---------+-------+------+------+----+-------+-----+-------+-------+
[05/31 16:55:18   3465s] #
[05/31 16:55:18   3465s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4505.15 (MB), peak = 5202.46 (MB)
[05/31 16:55:18   3465s] #start 1st optimization iteration ...
[05/31 16:57:01   3568s] ### Gcell dirty-map stats: routing = 48.36%, dirty-area = 4.40%
[05/31 16:57:01   3568s] #   number of violations = 1744
[05/31 16:57:01   3568s] #
[05/31 16:57:01   3568s] #  By Layer and Type:
[05/31 16:57:01   3568s] #
[05/31 16:57:01   3568s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:57:01   3568s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:57:01   3568s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:57:01   3568s] #  M1     |      0|      0|     0|     0|   0|  494|     26|    520|
[05/31 16:57:01   3568s] #  M2     |     47|      2|    44|   148|  49|  510|     32|    832|
[05/31 16:57:01   3568s] #  C1     |    121|     42|   118|     0|  36|    0|     46|    363|
[05/31 16:57:01   3568s] #  C2     |     13|      6|     4|     0|   1|    0|      5|     29|
[05/31 16:57:01   3568s] #  Totals |    181|     50|   166|   148|  86| 1004|    109|   1744|
[05/31 16:57:01   3568s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:57:01   3568s] #
[05/31 16:57:01   3568s] #cpu time = 00:01:43, elapsed time = 00:01:43, memory = 4575.20 (MB), peak = 5202.46 (MB)
[05/31 16:57:01   3568s] #start 2nd optimization iteration ...
[05/31 16:58:56   3683s] ### Gcell dirty-map stats: routing = 48.84%, dirty-area = 4.40%
[05/31 16:58:56   3683s] #   number of violations = 1768
[05/31 16:58:56   3683s] #
[05/31 16:58:56   3683s] #  By Layer and Type:
[05/31 16:58:56   3683s] #
[05/31 16:58:56   3683s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:58:56   3683s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:58:56   3683s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:58:56   3683s] #  M1     |      0|      0|     0|     0|   0|  505|     31|    536|
[05/31 16:58:56   3683s] #  M2     |     50|      2|    50|   159|  44|  521|     25|    851|
[05/31 16:58:56   3683s] #  C1     |    115|     45|   120|     0|  39|    0|     31|    350|
[05/31 16:58:56   3683s] #  C2     |     14|      7|     5|     0|   1|    0|      2|     29|
[05/31 16:58:56   3683s] #  C3     |      0|      0|     0|     0|   0|    0|      2|      2|
[05/31 16:58:56   3683s] #  Totals |    179|     54|   175|   159|  84| 1026|     91|   1768|
[05/31 16:58:56   3683s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:58:56   3683s] #
[05/31 16:58:56   3683s] #cpu time = 00:01:55, elapsed time = 00:01:55, memory = 4585.89 (MB), peak = 5330.64 (MB)
[05/31 16:58:56   3683s] #WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
[05/31 16:58:56   3683s] #Complete Detail Routing.
[05/31 16:58:56   3683s] #Total wire length = 13510 um.
[05/31 16:58:56   3683s] #Total half perimeter of net bounding box = 12919 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER C1 = 2233 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER C2 = 3112 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER C3 = 4074 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER C4 = 2200 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER C5 = 1891 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER JA = 0 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER QA = 0 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER QB = 0 um.
[05/31 16:58:56   3683s] #Total wire length on LAYER LB = 0 um.
[05/31 16:58:56   3683s] #Total number of vias = 26394
[05/31 16:58:56   3683s] #Total number of multi-cut vias = 4103 ( 15.5%)
[05/31 16:58:56   3683s] #Total number of single cut vias = 22291 ( 84.5%)
[05/31 16:58:56   3683s] #Up-Via Summary (total 26394):
[05/31 16:58:56   3683s] #                   single-cut          multi-cut      Total
[05/31 16:58:56   3683s] #-----------------------------------------------------------
[05/31 16:58:56   3683s] # M1              1473 ( 98.9%)        16 (  1.1%)       1489
[05/31 16:58:56   3683s] # M2              6835 ( 83.3%)      1367 ( 16.7%)       8202
[05/31 16:58:56   3683s] # C1              6668 ( 84.1%)      1261 ( 15.9%)       7929
[05/31 16:58:56   3683s] # C2              4837 ( 84.6%)       879 ( 15.4%)       5716
[05/31 16:58:56   3683s] # C3              1846 ( 81.4%)       421 ( 18.6%)       2267
[05/31 16:58:56   3683s] # C4               632 ( 79.9%)       159 ( 20.1%)        791
[05/31 16:58:56   3683s] #-----------------------------------------------------------
[05/31 16:58:56   3683s] #                22291 ( 84.5%)      4103 ( 15.5%)      26394 
[05/31 16:58:56   3683s] #
[05/31 16:58:56   3683s] #Total number of DRC violations = 1768
[05/31 16:58:56   3683s] ### Time Record (Detail Routing) is uninstalled.
[05/31 16:58:56   3683s] #Cpu time = 00:03:44
[05/31 16:58:56   3683s] #Elapsed time = 00:03:44
[05/31 16:58:56   3683s] #Increased memory = 103.62 (MB)
[05/31 16:58:56   3683s] #Total memory = 4585.89 (MB)
[05/31 16:58:56   3683s] #Peak memory = 5330.64 (MB)
[05/31 16:58:56   3683s] ### Time Record (Data Preparation) is installed.
[05/31 16:58:56   3683s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:58:57   3684s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 16:58:57   3684s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 16:58:57   3684s] #
[05/31 16:58:57   3684s] #Start Post Route wire spreading..
[05/31 16:58:57   3684s] ### Time Record (Data Preparation) is installed.
[05/31 16:58:57   3684s] ### Time Record (Data Preparation) is uninstalled.
[05/31 16:58:57   3684s] #
[05/31 16:58:57   3684s] #Start data preparation for wire spreading...
[05/31 16:58:57   3684s] #
[05/31 16:58:57   3684s] #Data preparation is done on Sat May 31 16:58:57 2025
[05/31 16:58:57   3684s] #
[05/31 16:58:57   3684s] ### track-assign engine-init starts on Sat May 31 16:58:57 2025 with memory = 4586.53 (MB), peak = 5330.64 (MB)
[05/31 16:58:57   3684s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.2 GB
[05/31 16:58:57   3684s] #
[05/31 16:58:57   3684s] #Start Post Route Wire Spread.
[05/31 16:58:57   3684s] #Done with 72 horizontal wires in 3 hboxes and 101 vertical wires in 3 hboxes.
[05/31 16:58:57   3684s] #Complete Post Route Wire Spread.
[05/31 16:58:57   3684s] #
[05/31 16:58:57   3684s] #Total wire length = 13534 um.
[05/31 16:58:57   3684s] #Total half perimeter of net bounding box = 12919 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER C1 = 2233 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER C2 = 3114 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER C3 = 4082 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER C4 = 2208 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER C5 = 1896 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER JA = 0 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER QA = 0 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER QB = 0 um.
[05/31 16:58:57   3684s] #Total wire length on LAYER LB = 0 um.
[05/31 16:58:57   3684s] #Total number of vias = 26394
[05/31 16:58:57   3684s] #Total number of multi-cut vias = 4103 ( 15.5%)
[05/31 16:58:57   3684s] #Total number of single cut vias = 22291 ( 84.5%)
[05/31 16:58:57   3684s] #Up-Via Summary (total 26394):
[05/31 16:58:57   3684s] #                   single-cut          multi-cut      Total
[05/31 16:58:57   3684s] #-----------------------------------------------------------
[05/31 16:58:57   3684s] # M1              1473 ( 98.9%)        16 (  1.1%)       1489
[05/31 16:58:57   3684s] # M2              6835 ( 83.3%)      1367 ( 16.7%)       8202
[05/31 16:58:57   3684s] # C1              6668 ( 84.1%)      1261 ( 15.9%)       7929
[05/31 16:58:57   3684s] # C2              4837 ( 84.6%)       879 ( 15.4%)       5716
[05/31 16:58:57   3684s] # C3              1846 ( 81.4%)       421 ( 18.6%)       2267
[05/31 16:58:57   3684s] # C4               632 ( 79.9%)       159 ( 20.1%)        791
[05/31 16:58:57   3684s] #-----------------------------------------------------------
[05/31 16:58:57   3684s] #                22291 ( 84.5%)      4103 ( 15.5%)      26394 
[05/31 16:58:57   3684s] #
[05/31 16:58:58   3684s] #   number of violations = 1769
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #  By Layer and Type:
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:58:58   3684s] #  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
[05/31 16:58:58   3684s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:58:58   3684s] #  M1     |      0|      0|     0|     0|   0|  505|     31|    536|
[05/31 16:58:58   3684s] #  M2     |     50|      2|    50|   159|  44|  521|     26|    852|
[05/31 16:58:58   3684s] #  C1     |    115|     45|   120|     0|  39|    0|     31|    350|
[05/31 16:58:58   3684s] #  C2     |     14|      7|     5|     0|   1|    0|      2|     29|
[05/31 16:58:58   3684s] #  C3     |      0|      0|     0|     0|   0|    0|      2|      2|
[05/31 16:58:58   3684s] #  Totals |    179|     54|   175|   159|  84| 1026|     92|   1769|
[05/31 16:58:58   3684s] #---------+-------+-------+------+------+----+-----+-------+-------+
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4586.46 (MB), peak = 5330.64 (MB)
[05/31 16:58:58   3684s] #CELL_VIEW TOP,init has 1769 DRC violations
[05/31 16:58:58   3684s] #Total number of DRC violations = 1769
[05/31 16:58:58   3684s] #Total number of process antenna violations = 0
[05/31 16:58:58   3684s] #Total number of net violated process antenna rule = 0
[05/31 16:58:58   3684s] #Post Route wire spread is done.
[05/31 16:58:58   3684s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 16:58:58   3684s] #Total wire length = 13534 um.
[05/31 16:58:58   3684s] #Total half perimeter of net bounding box = 12919 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER M1 = 0 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER M2 = 0 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER C1 = 2233 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER C2 = 3114 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER C3 = 4082 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER C4 = 2208 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER C5 = 1896 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER JA = 0 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER QA = 0 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER QB = 0 um.
[05/31 16:58:58   3684s] #Total wire length on LAYER LB = 0 um.
[05/31 16:58:58   3684s] #Total number of vias = 26394
[05/31 16:58:58   3684s] #Total number of multi-cut vias = 4103 ( 15.5%)
[05/31 16:58:58   3684s] #Total number of single cut vias = 22291 ( 84.5%)
[05/31 16:58:58   3684s] #Up-Via Summary (total 26394):
[05/31 16:58:58   3684s] #                   single-cut          multi-cut      Total
[05/31 16:58:58   3684s] #-----------------------------------------------------------
[05/31 16:58:58   3684s] # M1              1473 ( 98.9%)        16 (  1.1%)       1489
[05/31 16:58:58   3684s] # M2              6835 ( 83.3%)      1367 ( 16.7%)       8202
[05/31 16:58:58   3684s] # C1              6668 ( 84.1%)      1261 ( 15.9%)       7929
[05/31 16:58:58   3684s] # C2              4837 ( 84.6%)       879 ( 15.4%)       5716
[05/31 16:58:58   3684s] # C3              1846 ( 81.4%)       421 ( 18.6%)       2267
[05/31 16:58:58   3684s] # C4               632 ( 79.9%)       159 ( 20.1%)        791
[05/31 16:58:58   3684s] #-----------------------------------------------------------
[05/31 16:58:58   3684s] #                22291 ( 84.5%)      4103 ( 15.5%)      26394 
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #detailRoute Statistics:
[05/31 16:58:58   3684s] #Cpu time = 00:03:45
[05/31 16:58:58   3684s] #Elapsed time = 00:03:45
[05/31 16:58:58   3684s] #Increased memory = 104.19 (MB)
[05/31 16:58:58   3684s] #Total memory = 4586.46 (MB)
[05/31 16:58:58   3684s] #Peak memory = 5330.64 (MB)
[05/31 16:58:58   3684s] ### global_detail_route design signature (154): route=1512464387 flt_obj=0 vio=707807671 shield_wire=1
[05/31 16:58:58   3684s] ### Time Record (DB Export) is installed.
[05/31 16:58:58   3684s] ### export design design signature (155): route=1512464387 fixed_route=684125395 flt_obj=0 vio=707807671 swire=282492057 shield_wire=1 net_attr=2049960717 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=36143085 pin_access=1950320599 inst_pattern=1374118488 inst_orient=1186957666 via=1681576828 routing_via=1401398896 timing=684125395 sns=684125395
[05/31 16:58:58   3684s] ### Time Record (DB Export) is uninstalled.
[05/31 16:58:58   3684s] ### Time Record (Post Callback) is installed.
[05/31 16:58:58   3684s] ### Time Record (Post Callback) is uninstalled.
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #globalDetailRoute statistics:
[05/31 16:58:58   3684s] #Cpu time = 00:03:48
[05/31 16:58:58   3684s] #Elapsed time = 00:03:48
[05/31 16:58:58   3684s] #Increased memory = 58.10 (MB)
[05/31 16:58:58   3684s] #Total memory = 4502.75 (MB)
[05/31 16:58:58   3684s] #Peak memory = 5330.64 (MB)
[05/31 16:58:58   3684s] #Number of warnings = 65
[05/31 16:58:58   3684s] #Total number of warnings = 407
[05/31 16:58:58   3684s] #Number of fails = 0
[05/31 16:58:58   3684s] #Total number of fails = 0
[05/31 16:58:58   3684s] #Complete globalDetailRoute on Sat May 31 16:58:58 2025
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] ### import design signature (156): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1950320599 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:58:58   3684s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #  Scalability Statistics
[05/31 16:58:58   3684s] #
[05/31 16:58:58   3684s] #----------------------------+---------+-------------+------------+
[05/31 16:58:58   3684s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/31 16:58:58   3684s] #----------------------------+---------+-------------+------------+
[05/31 16:58:58   3684s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3684s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3684s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3684s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3684s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3685s] #  Cell Pin Access           | 00:00:01|     00:00:01|         1.0|
[05/31 16:58:58   3685s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3685s] #  Data Preparation          | 00:00:02|     00:00:02|         1.0|
[05/31 16:58:58   3685s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3685s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 16:58:58   3685s] #  Detail Routing            | 00:03:44|     00:03:44|         1.0|
[05/31 16:58:58   3685s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[05/31 16:58:58   3685s] #  Entire Command            | 00:03:48|     00:03:48|         1.0|
[05/31 16:58:58   3685s] #----------------------------+---------+-------------+------------+
[05/31 16:58:58   3685s] #
[05/31 16:58:58   3685s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:03:48.3/0:03:48.4 (1.0), totSession cpu/real = 1:01:25.0/1:08:13.9 (0.9), mem = 4298.8M
[05/31 16:58:58   3685s] 
[05/31 16:58:58   3685s] =============================================================================================
[05/31 16:58:58   3685s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.10-p003_1
[05/31 16:58:58   3685s] =============================================================================================
[05/31 16:58:58   3685s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:58:58   3685s] ---------------------------------------------------------------------------------------------
[05/31 16:58:58   3685s] [ GlobalRoute            ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 16:58:58   3685s] [ DetailRoute            ]      1   0:03:43.5  (  97.9 % )     0:03:43.5 /  0:03:43.5    1.0
[05/31 16:58:58   3685s] [ MISC                   ]          0:00:04.7  (   2.1 % )     0:00:04.7 /  0:00:04.6    1.0
[05/31 16:58:58   3685s] ---------------------------------------------------------------------------------------------
[05/31 16:58:58   3685s]  EcoRoute #1 TOTAL                  0:03:48.4  ( 100.0 % )     0:03:48.4 /  0:03:48.3    1.0
[05/31 16:58:58   3685s] ---------------------------------------------------------------------------------------------
[05/31 16:58:58   3685s] 
[05/31 16:58:58   3685s] **optDesign ... cpu = 0:11:56, real = 0:11:57, mem = 4406.0M, totSessionCpu=1:01:25 **
[05/31 16:58:58   3685s] New Signature Flow (restoreNanoRouteOptions) ....
[05/31 16:58:58   3685s] Begin: Collecting metrics
[05/31 16:58:58   3685s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    48.621 | 48.621 |   0 |       28.61 |            |              |                |               | 0:00:09  |        4140 |    0 |   0 |
| hold_fixing       |           | 48.621 |   0 |       28.89 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:02  |        4239 |      |     |
| pre_route_summary |    48.621 | 48.621 |   0 |       28.89 |            |              |                |               | 0:00:00  |        4224 |    0 |   0 |
| eco_route         |           |        |     |             |            |              |                |               | 0:03:49  |        4183 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:58:58   3685s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=5324.9M, current mem=4406.0M)

[05/31 16:58:58   3685s] End: Collecting metrics
[05/31 16:58:58   3685s] **INFO: flowCheckPoint #12 PostEcoSummary
[05/31 16:58:58   3685s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 16:58:58   3685s] eee: RC Grid memory allocated = 25872 (14 X 14 X 11 X 12b)
[05/31 16:58:58   3685s] eee: pegSigSF=1.070000
[05/31 16:58:58   3685s] Initializing multi-corner resistance tables ...
[05/31 16:58:58   3685s] eee: Grid unit RC data computation started
[05/31 16:58:58   3685s] eee: Grid unit RC data computation completed
[05/31 16:58:58   3685s] eee: l=1 avDens=0.003997 usedTrk=31.445185 availTrk=7867.241379 sigTrk=31.445185
[05/31 16:58:58   3685s] eee: l=2 avDens=0.004578 usedTrk=12.052222 availTrk=2632.500000 sigTrk=12.052222
[05/31 16:58:58   3685s] eee: l=3 avDens=0.104434 usedTrk=413.559628 availTrk=3960.000000 sigTrk=413.559628
[05/31 16:58:58   3685s] eee: l=4 avDens=0.152533 usedTrk=576.575926 availTrk=3780.000000 sigTrk=576.575926
[05/31 16:58:58   3685s] eee: l=5 avDens=0.213556 usedTrk=755.988150 availTrk=3540.000000 sigTrk=755.988150
[05/31 16:58:58   3685s] eee: l=6 avDens=0.123913 usedTrk=408.914257 availTrk=3300.000000 sigTrk=408.914257
[05/31 16:58:58   3685s] eee: l=7 avDens=0.117061 usedTrk=351.183333 availTrk=3000.000000 sigTrk=351.183333
[05/31 16:58:58   3685s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:58:58   3685s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:58:58   3685s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:58:58   3685s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 16:58:58   3685s] eee: LAM-FP: thresh=1 ; dimX=848.250000 ; dimY=850.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 16:58:58   3685s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.271849 uaWl=1.000000 uaWlH=0.802900 aWlH=0.000000 lMod=0 pMax=0.930600 pMod=77 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 16:58:58   3685s] eee: NetCapCache creation started. (Current Mem: 4198.836M) 
[05/31 16:58:58   3685s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4198.836M) 
[05/31 16:58:58   3685s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(67.860000, 68.000000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (13 X 13)
[05/31 16:58:58   3685s] eee: Metal Layers Info:
[05/31 16:58:58   3685s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:58:58   3685s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 16:58:58   3685s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:58:58   3685s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 16:58:58   3685s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 16:58:58   3685s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 16:58:58   3685s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 16:58:58   3685s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 16:58:58   3685s] #To increase the message display limit, refer to the product command reference manual.
[05/31 16:58:58   3685s] ### Net info: total nets: 3202
[05/31 16:58:58   3685s] ### Net info: dirty nets: 0
[05/31 16:58:58   3685s] ### Net info: marked as disconnected nets: 0
[05/31 16:58:58   3685s] ### Net info: fully routed nets: 3200
[05/31 16:58:58   3685s] ### Net info: trivial (< 2 pins) nets: 2
[05/31 16:58:58   3685s] ### Net info: unrouted nets: 0
[05/31 16:58:58   3685s] ### Net info: re-extraction nets: 0
[05/31 16:58:58   3685s] ### Net info: ignored nets: 0
[05/31 16:58:58   3685s] ### Net info: skip routing nets: 0
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] ### import design signature (157): route=620437442 fixed_route=620437442 flt_obj=0 vio=766646224 swire=282492057 shield_wire=1 net_attr=1951023495 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=36143085 pin_access=1950320599 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=684125395 sns=684125395
[05/31 16:58:58   3685s] #Extract in post route mode
[05/31 16:58:58   3685s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 16:58:58   3685s] #Fast data preparation for tQuantus.
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] #Start routing data preparation on Sat May 31 16:58:58 2025
[05/31 16:58:58   3685s] #
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 16:58:58   3685s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 16:58:58   3685s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:58:58   3685s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:58:58   3685s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:58:58   3685s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:58:58   3685s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 16:58:58   3685s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 16:58:58   3685s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:58:58   3685s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 16:58:58   3685s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 16:58:58   3685s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 16:58:58   3685s] #Regenerating Ggrids automatically.
[05/31 16:58:58   3685s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:58:58   3685s] #Using automatically generated G-grids.
[05/31 16:58:58   3685s] #Done routing data preparation.
[05/31 16:58:58   3685s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4407.79 (MB), peak = 5330.64 (MB)
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] #Start routing data preparation on Sat May 31 16:58:58 2025
[05/31 16:58:58   3685s] #
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:58:58   3685s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 16:58:58   3685s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 16:58:58   3685s] #pin_access_rlayer=3(C1)
[05/31 16:58:58   3685s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[05/31 16:58:58   3685s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 16:58:58   3685s] #enable_dpt_layer_shield=F
[05/31 16:58:58   3685s] #has_line_end_grid=F
[05/31 16:58:58   3685s] #Regenerating Ggrids automatically.
[05/31 16:58:58   3685s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 16:58:58   3685s] #Using automatically generated G-grids.
[05/31 16:59:00   3687s] #Done routing data preparation.
[05/31 16:59:00   3687s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4416.15 (MB), peak = 5330.64 (MB)
[05/31 16:59:00   3687s] #
[05/31 16:59:00   3687s] #Start tQuantus RC extraction...
[05/31 16:59:00   3687s] #Start building rc corner(s)...
[05/31 16:59:00   3687s] #Number of RC Corner = 2
[05/31 16:59:00   3687s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 16:59:00   3687s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 16:59:00   3687s] #(i=11, n=11 2000)
[05/31 16:59:00   3687s] #M1 -> M1 (1)
[05/31 16:59:00   3687s] #M2 -> M2 (2)
[05/31 16:59:00   3687s] #C1 -> C1 (3)
[05/31 16:59:00   3687s] #C2 -> C2 (4)
[05/31 16:59:00   3687s] #C3 -> C3 (5)
[05/31 16:59:00   3687s] #C4 -> C4 (6)
[05/31 16:59:00   3687s] #C5 -> C5 (7)
[05/31 16:59:00   3687s] #JA -> JA (8)
[05/31 16:59:00   3687s] #QA -> QA (9)
[05/31 16:59:00   3687s] #QB -> QB (10)
[05/31 16:59:00   3687s] #LB -> LB (11)
[05/31 16:59:01   3687s] #SADV-On
[05/31 16:59:01   3687s] # Corner(s) : 
[05/31 16:59:01   3687s] #rc_fast [25.00] 
[05/31 16:59:01   3687s] #rc_slow [25.00]
[05/31 16:59:03   3689s] # Corner id: 0
[05/31 16:59:03   3689s] # Layout Scale: 1.000000
[05/31 16:59:03   3689s] # Has Metal Fill model: yes
[05/31 16:59:03   3689s] # Temperature was set
[05/31 16:59:03   3689s] # Temperature : 25.000000
[05/31 16:59:03   3689s] # Ref. Temp   : 25.000000
[05/31 16:59:03   3689s] # Corner id: 1
[05/31 16:59:03   3689s] # Layout Scale: 1.000000
[05/31 16:59:03   3689s] # Has Metal Fill model: yes
[05/31 16:59:03   3689s] # Temperature was set
[05/31 16:59:03   3689s] # Temperature : 25.000000
[05/31 16:59:03   3689s] # Ref. Temp   : 25.000000
[05/31 16:59:03   3689s] #total pattern=286 [22, 2124]
[05/31 16:59:03   3689s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 16:59:03   3689s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 16:59:03   3689s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 16:59:03   3689s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 16:59:03   3689s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 16:59:03   3689s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 16:59:03   3689s] #number model r/c [2,2] [22,2124] read
[05/31 16:59:03   3689s] #0 rcmodel(s) requires rebuild
[05/31 16:59:03   3689s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 4455.90 (MB), peak = 5330.64 (MB)
[05/31 16:59:03   3689s] #Finish check_net_pin_list step Enter extract
[05/31 16:59:03   3689s] #Start init net ripin tree building
[05/31 16:59:03   3689s] #Finish init net ripin tree building
[05/31 16:59:03   3689s] #Cpu time = 00:00:00
[05/31 16:59:03   3689s] #Elapsed time = 00:00:00
[05/31 16:59:03   3689s] #Increased memory = 0.00 (MB)
[05/31 16:59:03   3689s] #Total memory = 4455.90 (MB)
[05/31 16:59:03   3689s] #Peak memory = 5330.64 (MB)
[05/31 16:59:03   3689s] #begin processing metal fill model file
[05/31 16:59:03   3689s] #end processing metal fill model file
[05/31 16:59:03   3689s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:59:03   3689s] #Length limit = 200 pitches
[05/31 16:59:03   3689s] #opt mode = 2
[05/31 16:59:03   3689s] #Finish check_net_pin_list step Fix net pin list
[05/31 16:59:03   3689s] #Start generate extraction boxes.
[05/31 16:59:03   3689s] #
[05/31 16:59:03   3689s] #Extract using 30 x 30 Hboxes
[05/31 16:59:03   3689s] #3x3 initial hboxes
[05/31 16:59:03   3689s] #Use area based hbox pruning.
[05/31 16:59:03   3689s] #0/0 hboxes pruned.
[05/31 16:59:03   3689s] #Complete generating extraction boxes.
[05/31 16:59:03   3689s] #Start step Extraction
[05/31 16:59:03   3689s] #Extract 4 hboxes with single thread on machine with  Xeon 3.58GHz 20480KB Cache 32CPU...
[05/31 16:59:03   3689s] #Process 0 special clock nets for rc extraction
[05/31 16:59:03   3689s] #Total 3200 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 16:59:04   3691s] #Run Statistics for Extraction:
[05/31 16:59:04   3691s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[05/31 16:59:04   3691s] #   Increased memory =    44.45 (MB), total memory =  4500.36 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:04   3691s] #Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d
[05/31 16:59:04   3691s] #Finish registering nets and terms for rcdb.
[05/31 16:59:04   3691s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4483.34 (MB), peak = 5330.64 (MB)
[05/31 16:59:04   3691s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:59:05   3691s] #RC Statistics: 9501 Res, 4314 Ground Cap, 2423 XCap (Edge to Edge)
[05/31 16:59:05   3691s] #RC V/H edge ratio: 0.15, Avg V/H Edge Length: 815.58 (3514), Avg L-Edge Length: 3445.07 (4786)
[05/31 16:59:05   3691s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d.
[05/31 16:59:05   3691s] #Start writing RC data.
[05/31 16:59:05   3691s] #Finish writing RC data
[05/31 16:59:05   3691s] #Finish writing rcdb with 12705 nodes, 9505 edges, and 4926 xcaps
[05/31 16:59:05   3691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4479.89 (MB), peak = 5330.64 (MB)
[05/31 16:59:05   3691s] Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d' ...
[05/31 16:59:05   3691s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d' for reading (mem: 4237.473M)
[05/31 16:59:05   3691s] Reading RCDB with compressed RC data.
[05/31 16:59:05   3691s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d' for content verification (mem: 4237.473M)
[05/31 16:59:05   3691s] Reading RCDB with compressed RC data.
[05/31 16:59:05   3691s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d': 0 access done (mem: 4237.473M)
[05/31 16:59:05   3691s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d': 0 access done (mem: 4237.473M)
[05/31 16:59:05   3691s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4237.473M)
[05/31 16:59:05   3691s] Following multi-corner parasitics specified:
[05/31 16:59:05   3691s] 	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d (rcdb)
[05/31 16:59:05   3691s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d' for reading (mem: 4237.473M)
[05/31 16:59:05   3691s] Reading RCDB with compressed RC data.
[05/31 16:59:05   3691s] 		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d specified
[05/31 16:59:05   3691s] Cell TOP, hinst 
[05/31 16:59:05   3691s] processing rcdb (/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d) for hinst (top) of cell (TOP);
[05/31 16:59:05   3691s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d': 0 access done (mem: 4237.473M)
[05/31 16:59:05   3691s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4237.473M)
[05/31 16:59:05   3691s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_ihMxor.rcdb.d/TOP.rcdb.d' for reading (mem: 4237.473M)
[05/31 16:59:05   3691s] Reading RCDB with compressed RC data.
[05/31 16:59:06   3692s] Closing parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_ihMxor.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4237.473M)
[05/31 16:59:06   3692s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=4237.473M)
[05/31 16:59:06   3692s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:01.0 mem: 4237.473M)
[05/31 16:59:06   3692s] #
[05/31 16:59:06   3692s] #Restore RCDB.
[05/31 16:59:06   3692s] #
[05/31 16:59:06   3692s] #Complete tQuantus RC extraction.
[05/31 16:59:06   3692s] #Cpu time = 00:00:05
[05/31 16:59:06   3692s] #Elapsed time = 00:00:06
[05/31 16:59:06   3692s] #Increased memory = 63.79 (MB)
[05/31 16:59:06   3692s] #Total memory = 4479.94 (MB)
[05/31 16:59:06   3692s] #Peak memory = 5330.64 (MB)
[05/31 16:59:06   3692s] #
[05/31 16:59:06   3692s] #0 inserted nodes are removed
[05/31 16:59:06   3692s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 16:59:06   3692s] ### export design design signature (159): route=1718015139 fixed_route=1718015139 flt_obj=0 vio=766646224 swire=282492057 shield_wire=1 net_attr=2140512517 dirty_area=0 del_dirty_area=0 cell=1183848322 placement=36143085 pin_access=1950320599 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=684125395 sns=684125395
[05/31 16:59:06   3692s] ### import design signature (160): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1950320599 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 16:59:06   3692s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:59:06   3692s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:59:06   3692s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:59:06   3692s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 16:59:06   3692s] #Start Design Signature (0)
[05/31 16:59:06   3692s] #Finish Inst Signature in MT(65908734)
[05/31 16:59:06   3692s] #Finish Net Signature in MT(84779331)
[05/31 16:59:06   3692s] #Finish SNet Signature in MT (106722852)
[05/31 16:59:06   3692s] #Run time and memory report for RC extraction:
[05/31 16:59:06   3692s] #RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
[05/31 16:59:06   3692s] #Run Statistics for snet signature:
[05/31 16:59:06   3692s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:59:06   3692s] #   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:06   3692s] #Run Statistics for Net Final Signature:
[05/31 16:59:06   3692s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:59:06   3692s] #   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:06   3692s] #Run Statistics for Net launch:
[05/31 16:59:06   3692s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:59:06   3692s] #   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:06   3692s] #Run Statistics for Net init_dbsNet_slist:
[05/31 16:59:06   3692s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:59:06   3692s] #   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:06   3692s] #Run Statistics for net signature:
[05/31 16:59:06   3692s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:59:06   3692s] #   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:06   3692s] #Run Statistics for inst signature:
[05/31 16:59:06   3692s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 16:59:06   3692s] #   Increased memory =    -2.31 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
[05/31 16:59:07   3692s] **optDesign ... cpu = 0:12:04, real = 0:12:06, mem = 4467.0M, totSessionCpu=1:01:33 **
[05/31 16:59:07   3692s] Starting delay calculation for Setup views
[05/31 16:59:07   3693s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:59:07   3693s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 16:59:07   3693s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:59:07   3693s] #################################################################################
[05/31 16:59:07   3693s] # Design Stage: PostRoute
[05/31 16:59:07   3693s] # Design Name: TOP
[05/31 16:59:07   3693s] # Design Mode: 22nm
[05/31 16:59:07   3693s] # Analysis Mode: MMMC OCV 
[05/31 16:59:07   3693s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:59:07   3693s] # Signoff Settings: SI On 
[05/31 16:59:07   3693s] #################################################################################
[05/31 16:59:07   3693s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:59:07   3693s] Setting infinite Tws ...
[05/31 16:59:07   3693s] First Iteration Infinite Tw... 
[05/31 16:59:07   3693s] Calculate early delays in OCV mode...
[05/31 16:59:07   3693s] Calculate late delays in OCV mode...
[05/31 16:59:07   3693s] Topological Sorting (REAL = 0:00:00.0, MEM = 4248.4M, InitMEM = 4248.4M)
[05/31 16:59:07   3693s] Start delay calculation (fullDC) (1 T). (MEM=3943.42)
[05/31 16:59:07   3693s] End AAE Lib Interpolated Model. (MEM=4248.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:07   3693s] Opening parasitic data file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/TOP_22565_ihMxor.rcdb.d/TOP.rcdb.d' for reading (mem: 4248.426M)
[05/31 16:59:07   3693s] Reading RCDB with compressed RC data.
[05/31 16:59:07   3693s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4248.4M)
[05/31 16:59:08   3694s] Total number of fetched objects 3200
[05/31 16:59:08   3694s] AAE_INFO-618: Total number of nets in the design is 3202,  100.0 percent of the nets selected for SI analysis
[05/31 16:59:08   3694s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:08   3694s] End delay calculation. (MEM=3956.88 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 16:59:08   3694s] End delay calculation (fullDC). (MEM=3956.88 CPU=0:00:00.9 REAL=0:00:01.0)
[05/31 16:59:08   3694s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:59:08   3694s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4274.1M) ***
[05/31 16:59:08   3694s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4282.1M)
[05/31 16:59:08   3694s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:59:09   3694s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 4282.1M)
[05/31 16:59:09   3694s] Starting SI iteration 2
[05/31 16:59:09   3694s] Calculate early delays in OCV mode...
[05/31 16:59:09   3694s] Calculate late delays in OCV mode...
[05/31 16:59:09   3694s] Start delay calculation (fullDC) (1 T). (MEM=3958.32)
[05/31 16:59:09   3694s] End AAE Lib Interpolated Model. (MEM=4227.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:09   3694s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:59:09   3694s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3200. 
[05/31 16:59:09   3694s] Total number of fetched objects 3200
[05/31 16:59:09   3694s] AAE_INFO-618: Total number of nets in the design is 3202,  0.1 percent of the nets selected for SI analysis
[05/31 16:59:09   3694s] End delay calculation. (MEM=3960.32 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:59:09   3694s] End delay calculation (fullDC). (MEM=3960.32 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 16:59:09   3694s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4281.9M) ***
[05/31 16:59:09   3695s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=1:01:35 mem=4289.9M)
[05/31 16:59:09   3695s] End AAE Lib Interpolated Model. (MEM=4289.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:09   3695s] ** INFO: Initializing Glitch Interface
[05/31 16:59:09   3695s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4289.9M, EPOCH TIME: 1748725149.496460
[05/31 16:59:09   3695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:09   3695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:59:09   3695s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.253, MEM:4289.9M, EPOCH TIME: 1748725149.749348
[05/31 16:59:09   3695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:09   3695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:09   3695s] ** INFO: Initializing Glitch Interface
[05/31 16:59:09   3695s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.618  | 49.376  | 48.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.888%
------------------------------------------------------------------

[05/31 16:59:09   3695s] **optDesign ... cpu = 0:12:07, real = 0:12:08, mem = 3961.2M, totSessionCpu=1:01:36 **
[05/31 16:59:09   3695s] Begin: Collecting metrics
[05/31 16:59:09   3695s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    48.621 | 48.621 |   0 |       28.61 |            |              |                |               | 0:00:09  |        4140 |    0 |   0 |
| hold_fixing        |           | 48.621 |   0 |       28.89 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:02  |        4239 |      |     |
| pre_route_summary  |    48.621 | 48.621 |   0 |       28.89 |            |              |                |               | 0:00:00  |        4224 |    0 |   0 |
| eco_route          |           |        |     |             |            |              |                |               | 0:03:49  |        4183 |      |     |
| post_route_summary |    48.618 | 48.618 |   0 |       28.89 |            |              |                |               | 0:00:02  |        4252 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:59:09   3695s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4406.0M, current mem=3961.2M)

[05/31 16:59:09   3695s] End: Collecting metrics
[05/31 16:59:09   3695s] Executing marking Critical Nets1
[05/31 16:59:09   3695s] ** INFO: Initializing Glitch Interface
[05/31 16:59:09   3695s] ** INFO: Initializing Glitch Cache
[05/31 16:59:09   3695s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/31 16:59:09   3695s] **INFO: flowCheckPoint #13 OptimizationRecovery
[05/31 16:59:09   3695s] Running postRoute recovery in postEcoRoute mode
[05/31 16:59:09   3695s] **optDesign ... cpu = 0:12:07, real = 0:12:08, mem = 3961.2M, totSessionCpu=1:01:36 **
[05/31 16:59:09   3695s] ** INFO: Initializing Glitch Interface
[05/31 16:59:09   3695s]   Timing/DRV Snapshot: (TGT)
[05/31 16:59:09   3695s]      Weighted WNS: 0.000
[05/31 16:59:09   3695s]       All  PG WNS: 0.000
[05/31 16:59:09   3695s]       High PG WNS: 0.000
[05/31 16:59:09   3695s]       All  PG TNS: 0.000
[05/31 16:59:09   3695s]       High PG TNS: 0.000
[05/31 16:59:09   3695s]       Low  PG TNS: 0.000
[05/31 16:59:09   3695s]          Tran DRV: 0 (0)
[05/31 16:59:09   3695s]           Cap DRV: 0 (0)
[05/31 16:59:09   3695s]        Fanout DRV: 0 (0)
[05/31 16:59:09   3695s]            Glitch: 0 (0)
[05/31 16:59:09   3695s]    Category Slack: { [L, 48.618] [H, 49.376] }
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] Checking setup slack degradation ...
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] Recovery Manager:
[05/31 16:59:09   3695s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/31 16:59:09   3695s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/31 16:59:09   3695s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/31 16:59:09   3695s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] Checking DRV degradation...
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] Recovery Manager:
[05/31 16:59:09   3695s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:59:09   3695s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:59:09   3695s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:59:09   3695s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 16:59:09   3695s] ** INFO Cleaning up Glitch Interface
[05/31 16:59:09   3695s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4252.30M, totSessionCpu=1:01:36).
[05/31 16:59:09   3695s] **optDesign ... cpu = 0:12:07, real = 0:12:08, mem = 3961.2M, totSessionCpu=1:01:36 **
[05/31 16:59:09   3695s] 
[05/31 16:59:09   3695s] Latch borrow mode reset to max_borrow
[05/31 16:59:10   3696s] **INFO: flowCheckPoint #14 FinalSummary
[05/31 16:59:10   3696s] <optDesign CMD> Restore Using all VT Cells
[05/31 16:59:10   3696s] OPTC: user 20.0
[05/31 16:59:10   3696s] Reported timing to dir ./timingReports
[05/31 16:59:10   3696s] **optDesign ... cpu = 0:12:07, real = 0:12:09, mem = 3960.5M, totSessionCpu=1:01:36 **
[05/31 16:59:10   3696s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4245.3M, EPOCH TIME: 1748725150.313462
[05/31 16:59:10   3696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:10   3696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:10   3696s] 
[05/31 16:59:10   3696s] 
[05/31 16:59:10   3696s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 16:59:10   3696s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.244, MEM:4245.3M, EPOCH TIME: 1748725150.557575
[05/31 16:59:10   3696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:10   3696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:10   3696s] Saving timing graph ...
[05/31 16:59:10   3696s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/opt_timing_graph_XlYikL
[05/31 16:59:10   3696s] Disk Usage:
[05/31 16:59:10   3696s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 16:59:10   3696s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57398528  99887872  37% /users/ssokolovskiy
[05/31 16:59:10   3696s] Done save timing graph
[05/31 16:59:10   3696s] Disk Usage:
[05/31 16:59:10   3696s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 16:59:10   3696s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57398528  99887872  37% /users/ssokolovskiy
[05/31 16:59:10   3696s] 
[05/31 16:59:10   3696s] TimeStamp Deleting Cell Server Begin ...
[05/31 16:59:10   3696s] 
[05/31 16:59:10   3696s] TimeStamp Deleting Cell Server End ...
[05/31 16:59:11   3696s] Starting delay calculation for Hold views
[05/31 16:59:11   3697s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 16:59:11   3697s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 16:59:11   3697s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 16:59:11   3697s] #################################################################################
[05/31 16:59:11   3697s] # Design Stage: PostRoute
[05/31 16:59:11   3697s] # Design Name: TOP
[05/31 16:59:11   3697s] # Design Mode: 22nm
[05/31 16:59:11   3697s] # Analysis Mode: MMMC OCV 
[05/31 16:59:11   3697s] # Parasitics Mode: SPEF/RCDB 
[05/31 16:59:11   3697s] # Signoff Settings: SI On 
[05/31 16:59:11   3697s] #################################################################################
[05/31 16:59:11   3697s] AAE_INFO: 1 threads acquired from CTE.
[05/31 16:59:11   3697s] Setting infinite Tws ...
[05/31 16:59:11   3697s] First Iteration Infinite Tw... 
[05/31 16:59:11   3697s] Calculate late delays in OCV mode...
[05/31 16:59:11   3697s] Calculate early delays in OCV mode...
[05/31 16:59:11   3697s] Topological Sorting (REAL = 0:00:00.0, MEM = 4267.7M, InitMEM = 4267.7M)
[05/31 16:59:11   3697s] Start delay calculation (fullDC) (1 T). (MEM=3980.28)
[05/31 16:59:11   3697s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 16:59:11   3697s] End AAE Lib Interpolated Model. (MEM=4267.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:12   3698s] Total number of fetched objects 3200
[05/31 16:59:12   3698s] AAE_INFO-618: Total number of nets in the design is 3202,  100.0 percent of the nets selected for SI analysis
[05/31 16:59:12   3698s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:12   3698s] End delay calculation. (MEM=3991.01 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 16:59:12   3698s] End delay calculation (fullDC). (MEM=3991.01 CPU=0:00:01.0 REAL=0:00:01.0)
[05/31 16:59:12   3698s] Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
[05/31 16:59:12   3698s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4289.9M) ***
[05/31 16:59:13   3698s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4297.9M)
[05/31 16:59:13   3698s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 16:59:13   3698s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4297.9M)
[05/31 16:59:13   3698s] Starting SI iteration 2
[05/31 16:59:13   3698s] Calculate late delays in OCV mode...
[05/31 16:59:13   3698s] Calculate early delays in OCV mode...
[05/31 16:59:13   3698s] Start delay calculation (fullDC) (1 T). (MEM=3952.05)
[05/31 16:59:13   3698s] End AAE Lib Interpolated Model. (MEM=4222 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 16:59:13   3699s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 16:59:13   3699s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3200. 
[05/31 16:59:13   3699s] Total number of fetched objects 3200
[05/31 16:59:13   3699s] AAE_INFO-618: Total number of nets in the design is 3202,  15.4 percent of the nets selected for SI analysis
[05/31 16:59:13   3699s] End delay calculation. (MEM=3958.6 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:59:13   3699s] End delay calculation (fullDC). (MEM=3958.6 CPU=0:00:00.3 REAL=0:00:00.0)
[05/31 16:59:13   3699s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4276.7M) ***
[05/31 16:59:13   3699s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=1:01:39 mem=4284.7M)
[05/31 16:59:14   3699s] Restoring timing graph ...
[05/31 16:59:14   3700s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 16:59:14   3700s] Done restore timing graph
[05/31 16:59:15   3700s] ** INFO: Initializing Glitch Interface
[05/31 16:59:15   3700s] ** INFO: Initializing Glitch Interface
[05/31 16:59:16   3700s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.618  | 49.376  | 48.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.888%
------------------------------------------------------------------

[05/31 16:59:16   3700s] *** Final Summary (holdfix) CPU=0:00:04.9, REAL=0:00:06.0, MEM=4293.6M
[05/31 16:59:16   3700s] Begin: Collecting metrics
[05/31 16:59:16   3700s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 16:59:16   3700s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 16:59:16      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.6M
[05/31 16:59:16      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3961.2M, current mem=3535.7M)
[05/31 16:59:16      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.9M, current mem=3562.3M)
[05/31 16:59:16      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.6M
[05/31 16:59:16      0s] 
[05/31 16:59:16      0s] =============================================================================================
[05/31 16:59:16      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.10-p003_1
[05/31 16:59:16      0s] =============================================================================================
[05/31 16:59:16      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:59:16      0s] ---------------------------------------------------------------------------------------------
[05/31 16:59:16      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:59:16      0s] ---------------------------------------------------------------------------------------------
[05/31 16:59:16      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:59:16      0s] ---------------------------------------------------------------------------------------------
[05/31 16:59:16      0s] 

[05/31 16:59:16   3700s]  
_______________________________________________________________________
[05/31 16:59:17   3701s]  ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:59:17   3701s] | Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
[05/31 16:59:17   3701s] |                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[05/31 16:59:17   3701s] |--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[05/31 16:59:17   3701s] | initial_summary    |    48.621 | 48.621 |   0 |       28.61 |            |              |                |               | 0:00:09  |        4140 |    0 |   0 |
[05/31 16:59:17   3701s] | hold_fixing        |           | 48.621 |   0 |       28.89 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:02  |        4239 |      |     |
[05/31 16:59:17   3701s] | pre_route_summary  |    48.621 | 48.621 |   0 |       28.89 |            |              |                |               | 0:00:00  |        4224 |    0 |   0 |
[05/31 16:59:17   3701s] | eco_route          |           |        |     |             |            |              |                |               | 0:03:49  |        4183 |      |     |
[05/31 16:59:17   3701s] | post_route_summary |    48.618 | 48.618 |   0 |       28.89 |            |              |                |               | 0:00:02  |        4252 |    0 |   0 |
[05/31 16:59:17   3701s] | final_summary      |    49.376 | 48.618 |   0 |       28.89 |            |              |                |               | 0:00:07  |        4294 |    0 |   0 |
[05/31 16:59:17   3701s]  ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 16:59:17   3701s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4477.7M, current mem=4477.7M)

[05/31 16:59:17   3701s] End: Collecting metrics
[05/31 16:59:17   3701s] **optDesign ... cpu = 0:12:12, real = 0:12:16, mem = 4477.7M, totSessionCpu=1:01:41 **
[05/31 16:59:17   3701s]  ReSet Options after AAE Based Opt flow 
[05/31 16:59:17   3701s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 16:59:17   3701s] *** Finished optDesign ***
[05/31 16:59:17   3701s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:59:17   3701s] UM:*                                                                   final
[05/31 16:59:17   3701s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 16:59:17   3701s] UM:*                                                                   opt_design_postroute_hold
[05/31 16:59:17   3701s] Info: Summary of CRR changes:
[05/31 16:59:17   3701s]       - Timing transform commits:       0
[05/31 16:59:17   3701s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4293.6M)
[05/31 16:59:17   3701s] Info: Destroy the CCOpt slew target map.
[05/31 16:59:17   3701s] 
[05/31 16:59:17   3701s] *** Summary of all messages that are not suppressed in this session:
[05/31 16:59:17   3701s] Severity  ID               Count  Summary                                  
[05/31 16:59:17   3701s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/31 16:59:17   3701s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/31 16:59:17   3701s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/31 16:59:17   3701s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/31 16:59:17   3701s] *** Message Summary: 65 warning(s), 0 error(s)
[05/31 16:59:17   3701s] 
[05/31 16:59:17   3701s] clean pInstBBox. size 0
[05/31 16:59:17   3701s] Cell TOP LLGs are deleted
[05/31 16:59:17   3701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:17   3701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 16:59:17   3701s] Info: pop threads available for lower-level modules during optimization.
[05/31 16:59:17   3701s] *** optDesign #2 [finish] () : cpu/real = 0:12:12.5/0:12:15.5 (1.0), totSession cpu/real = 1:01:41.3/1:08:32.8 (0.9), mem = 4285.6M
[05/31 16:59:17   3701s] 
[05/31 16:59:17   3701s] =============================================================================================
[05/31 16:59:17   3701s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[05/31 16:59:17   3701s] =============================================================================================
[05/31 16:59:17   3701s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 16:59:17   3701s] ---------------------------------------------------------------------------------------------
[05/31 16:59:17   3701s] [ InitOpt                ]      1   0:07:48.0  (  63.6 % )     0:07:49.0 /  0:07:48.9    1.0
[05/31 16:59:17   3701s] [ HoldOpt                ]      1   0:00:02.5  (   0.3 % )     0:00:02.6 /  0:00:02.6    1.0
[05/31 16:59:17   3701s] [ ViewPruning            ]     12   0:00:02.3  (   0.3 % )     0:00:02.4 /  0:00:02.4    1.0
[05/31 16:59:17   3701s] [ BuildHoldData          ]      1   0:00:01.1  (   0.2 % )     0:00:09.3 /  0:00:09.0    1.0
[05/31 16:59:17   3701s] [ OptSummaryReport       ]      6   0:00:02.6  (   0.4 % )     0:00:07.2 /  0:00:05.9    0.8
[05/31 16:59:17   3701s] [ MetricReport           ]      6   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:00.7    0.6
[05/31 16:59:17   3701s] [ DrvReport              ]      8   0:00:01.5  (   0.2 % )     0:00:01.5 /  0:00:00.4    0.3
[05/31 16:59:17   3701s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:59:17   3701s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 16:59:17   3701s] [ LibAnalyzerInit        ]      2   0:00:04.6  (   0.6 % )     0:00:04.6 /  0:00:04.6    1.0
[05/31 16:59:17   3701s] [ CheckPlace             ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:59:17   3701s] [ RefinePlace            ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    0.9
[05/31 16:59:17   3701s] [ EcoRoute               ]      1   0:03:48.4  (  31.1 % )     0:03:48.4 /  0:03:48.3    1.0
[05/31 16:59:17   3701s] [ ExtractRC              ]      2   0:00:08.6  (   1.2 % )     0:00:08.6 /  0:00:07.8    0.9
[05/31 16:59:17   3701s] [ UpdateTimingGraph      ]     13   0:00:04.5  (   0.6 % )     0:00:12.7 /  0:00:12.4    1.0
[05/31 16:59:17   3701s] [ FullDelayCalc          ]      8   0:00:05.0  (   0.7 % )     0:00:05.0 /  0:00:04.8    1.0
[05/31 16:59:17   3701s] [ TimingUpdate           ]     25   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    0.9
[05/31 16:59:17   3701s] [ TimingReport           ]      8   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 16:59:17   3701s] [ GenerateReports        ]      2   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/31 16:59:17   3701s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 16:59:17   3701s] [ PropagateActivity      ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    0.9
[05/31 16:59:17   3701s] [ MISC                   ]          0:00:01.6  (   0.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/31 16:59:17   3701s] ---------------------------------------------------------------------------------------------
[05/31 16:59:17   3701s]  optDesign #2 TOTAL                 0:12:15.5  ( 100.0 % )     0:12:15.5 /  0:12:12.5    1.0
[05/31 16:59:17   3701s] ---------------------------------------------------------------------------------------------
[05/31 16:59:17   3701s] 
[05/31 16:59:17   3701s] invalid command name "2025-May-31"
[05/31 17:37:07   3703s] <CMD> verify_drc
[05/31 17:37:07   3703s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 17:37:07   3703s]  *** Starting Verify DRC (MEM: 4285.6) ***
[05/31 17:37:07   3703s] 
[05/31 17:37:07   3703s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 17:37:07   3703s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 17:37:07   3703s]   VERIFY DRC ...... Starting Verification
[05/31 17:37:07   3703s]   VERIFY DRC ...... Initializing
[05/31 17:37:07   3703s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 17:37:07   3703s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 17:37:07   3703s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 17:37:07   3703s]   VERIFY DRC ...... Using new threading
[05/31 17:37:07   3703s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.560 34.560} 1 of 4
[05/31 17:37:07   3704s]   VERIFY DRC ...... Sub-Area : 1 complete 600 Viols.
[05/31 17:37:07   3704s]   VERIFY DRC ...... Sub-Area: {34.560 0.000 67.860 34.560} 2 of 4
[05/31 17:37:07   3704s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/31 17:37:07   3704s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 17:37:07   3704s]   VERIFY DRC ...... Using new threading
[05/31 17:37:07   3704s] 
[05/31 17:37:07   3704s]   Verification Complete : 1000 Viols.
[05/31 17:37:07   3704s] 
[05/31 17:37:07   3704s]  Violation Summary By Layer and Type:
[05/31 17:37:07   3704s] 
[05/31 17:37:07   3704s] 	            Enc    Short    Color   MetSpc      Mar   EOLSpc   C2MCon   Others   Totals
[05/31 17:37:07   3704s] 	M1            0        0        0        0        0        0        0        2        2
[05/31 17:37:07   3704s] 	V1          310        0        0        0        0        0       12        4      326
[05/31 17:37:07   3704s] 	M2            0       32       97       14       24        1        0        7      175
[05/31 17:37:07   3704s] 	AY          319        0        0        0        0        0        3        0      322
[05/31 17:37:07   3704s] 	C1            0       66        0       43       22       18        0        0      149
[05/31 17:37:07   3704s] 	A1            0        0        0        0        0        0        0       18       18
[05/31 17:37:07   3704s] 	C2            0        3        0        3        1        1        0        0        8
[05/31 17:37:07   3704s] 	Totals      629      101       97       60       47       20       15       31     1000
[05/31 17:37:07   3704s] 
[05/31 17:37:07   3704s]  *** End Verify DRC (CPU TIME: 0:00:00.6  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 17:37:07   3704s] 
[05/31 17:48:52   3705s] <CMD> gui_open_cell_view
[05/31 18:10:57   3706s] <CMD> saveDesign TOPv7
[05/31 18:10:57   3706s] The in-memory database contained RC information but was not saved. To save 
[05/31 18:10:57   3706s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/31 18:10:57   3706s] so it should only be saved when it is really desired.
[05/31 18:10:57   3706s] #% Begin save design ... (date=05/31 18:10:57, mem=4352.2M)
[05/31 18:10:57   3706s] % Begin Save ccopt configuration ... (date=05/31 18:10:57, mem=4352.2M)
[05/31 18:10:57   3706s] % End Save ccopt configuration ... (date=05/31 18:10:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=4352.4M, current mem=4352.4M)
[05/31 18:10:57   3706s] % Begin Save netlist data ... (date=05/31 18:10:57, mem=4352.4M)
[05/31 18:10:57   3706s] Writing Binary DB to TOPv7.dat/TOP.v.bin in single-threaded mode...
[05/31 18:10:57   3706s] % End Save netlist data ... (date=05/31 18:10:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=4352.4M, current mem=4352.4M)
[05/31 18:10:57   3706s] Saving symbol-table file ...
[05/31 18:10:57   3706s] Saving congestion map file TOPv7.dat/TOP.route.congmap.gz ...
[05/31 18:10:58   3706s] % Begin Save AAE data ... (date=05/31 18:10:58, mem=4352.4M)
[05/31 18:10:58   3706s] Saving AAE Data ...
[05/31 18:10:58   3706s] % End Save AAE data ... (date=05/31 18:10:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=4352.4M, current mem=4352.4M)
[05/31 18:10:58   3706s] Saving preference file TOPv7.dat/gui.pref.tcl ...
[05/31 18:10:58   3707s] Saving mode setting ...
[05/31 18:10:58   3707s] Saving global file ...
[05/31 18:10:59   3707s] % Begin Save floorplan data ... (date=05/31 18:10:59, mem=4353.6M)
[05/31 18:10:59   3707s] Saving floorplan file ...
[05/31 18:10:59   3707s] % End Save floorplan data ... (date=05/31 18:10:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=4353.6M, current mem=4353.6M)
[05/31 18:10:59   3707s] Saving PG file TOPv7.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 18:10:59 2025)
[05/31 18:10:59   3707s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4235.2M) ***
[05/31 18:10:59   3707s] *info - save blackBox cells to lef file TOPv7.dat/TOP.bbox.lef
[05/31 18:10:59   3707s] Saving Drc markers ...
[05/31 18:10:59   3707s] ... 2769 markers are saved ...
[05/31 18:10:59   3707s] ... 2764 geometry drc markers are saved ...
[05/31 18:10:59   3707s] ... 0 antenna drc markers are saved ...
[05/31 18:10:59   3707s] % Begin Save placement data ... (date=05/31 18:10:59, mem=4353.6M)
[05/31 18:10:59   3707s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/31 18:10:59   3707s] Save Adaptive View Pruning View Names to Binary file
[05/31 18:10:59   3707s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4238.2M) ***
[05/31 18:10:59   3707s] % End Save placement data ... (date=05/31 18:10:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=4353.6M, current mem=4353.6M)
[05/31 18:10:59   3707s] % Begin Save routing data ... (date=05/31 18:10:59, mem=4353.6M)
[05/31 18:10:59   3707s] Saving route file ...
[05/31 18:11:00   3707s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4235.2M) ***
[05/31 18:11:00   3707s] % End Save routing data ... (date=05/31 18:11:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=4353.7M, current mem=4353.7M)
[05/31 18:11:00   3707s] Saving property file TOPv7.dat/TOP.prop
[05/31 18:11:00   3707s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4238.2M) ***
[05/31 18:11:00   3707s] #Saving pin access data to file TOPv7.dat/TOP.apa ...
[05/31 18:11:00   3707s] #
[05/31 18:11:00   3707s] Saving preRoute extracted patterns in file 'TOPv7.dat/TOP.techData.gz' ...
[05/31 18:11:00   3707s] Saving preRoute extraction data in directory 'TOPv7.dat/extraction/' ...
[05/31 18:11:00   3707s] eee: Checksum of RC Grid density data=132
[05/31 18:11:00   3707s] % Begin Save power constraints data ... (date=05/31 18:11:00, mem=4355.2M)
[05/31 18:11:00   3707s] % End Save power constraints data ... (date=05/31 18:11:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=4355.2M, current mem=4355.2M)
[05/31 18:11:00   3707s] Generated self-contained design TOPv7.dat
[05/31 18:11:00   3707s] #% End save design ... (date=05/31 18:11:00, total cpu=0:00:01.4, real=0:00:03.0, peak res=4355.2M, current mem=4355.1M)
[05/31 18:11:00   3708s] *** Message Summary: 0 warning(s), 0 error(s)
[05/31 18:11:00   3708s] 
[05/31 18:11:03   3708s] 
[05/31 18:11:03   3708s] *** Memory Usage v#2 (Current mem = 4235.203M, initial mem = 812.656M) ***
[05/31 18:11:03   3708s] 
[05/31 18:11:03   3708s] *** Summary of all messages that are not suppressed in this session:
[05/31 18:11:03   3708s] Severity  ID               Count  Summary                                  
[05/31 18:11:03   3708s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/31 18:11:03   3708s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[05/31 18:11:03   3708s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/31 18:11:03   3708s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[05/31 18:11:03   3708s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/31 18:11:03   3708s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[05/31 18:11:03   3708s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/31 18:11:03   3708s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/31 18:11:03   3708s] WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
[05/31 18:11:03   3708s] WARNING   IMPOPT-7320          2  Glitch fixing has been disabled since gl...
[05/31 18:11:03   3708s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/31 18:11:03   3708s] WARNING   IMPOPT-3802          2  The %s command does not support the dist...
[05/31 18:11:03   3708s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/31 18:11:03   3708s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/31 18:11:03   3708s] WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
[05/31 18:11:03   3708s] WARNING   IMPCCOPT-2431        2  Found %u pin(s) with annotated transitio...
[05/31 18:11:03   3708s] WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
[05/31 18:11:03   3708s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/31 18:11:03   3708s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[05/31 18:11:03   3708s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/31 18:11:03   3708s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/31 18:11:03   3708s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/31 18:11:03   3708s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[05/31 18:11:03   3708s] WARNING   NRDB-2085          170  The pin access was impeded near Instance...
[05/31 18:11:03   3708s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/31 18:11:03   3708s] WARNING   NRDR-30              1  Detail routing is stopped due to too man...
[05/31 18:11:03   3708s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/31 18:11:03   3708s] WARNING   NRIG-34            150  Power/Ground pin %s of instance %s is no...
[05/31 18:11:03   3708s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/31 18:11:03   3708s] WARNING   NRIF-95             92  Option setNanoRouteMode -routeTopRouting...
[05/31 18:11:03   3708s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/31 18:11:03   3708s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/31 18:11:03   3708s] *** Message Summary: 1409 warning(s), 0 error(s)
[05/31 18:11:03   3708s] 
[05/31 18:11:03   3708s] --- Ending "Innovus" (totcpu=1:01:48, real=2:20:20, mem=4235.2M) ---
