
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _26231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _26294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _26231_/CK (DFF_X1)
   0.08    0.08 ^ _26231_/Q (DFF_X1)
   0.04    0.13 ^ _25421_/Z (BUF_X1)
   0.04    0.16 ^ _22014_/ZN (AND2_X4)
   0.03    0.19 ^ _22017_/ZN (AND2_X4)
   0.03    0.22 ^ _22021_/ZN (AND2_X4)
   0.03    0.25 ^ _22024_/ZN (AND2_X4)
   0.03    0.28 ^ _22027_/ZN (AND2_X4)
   0.03    0.31 ^ _22030_/ZN (AND2_X4)
   0.03    0.34 ^ _22033_/ZN (AND2_X4)
   0.03    0.37 ^ _22036_/ZN (AND2_X4)
   0.03    0.39 ^ _22039_/ZN (AND2_X4)
   0.03    0.42 ^ _22042_/ZN (AND2_X4)
   0.03    0.45 ^ _22045_/ZN (AND2_X4)
   0.03    0.48 ^ _22048_/ZN (AND2_X4)
   0.03    0.51 ^ _22052_/ZN (AND2_X4)
   0.03    0.54 ^ _22055_/ZN (AND2_X4)
   0.03    0.57 ^ _22058_/ZN (AND2_X4)
   0.03    0.60 ^ _22061_/ZN (AND2_X4)
   0.03    0.63 ^ _22064_/ZN (AND2_X4)
   0.03    0.66 ^ _22067_/ZN (AND2_X4)
   0.03    0.69 ^ _22070_/ZN (AND2_X4)
   0.03    0.72 ^ _22073_/ZN (AND2_X4)
   0.03    0.75 ^ _22076_/ZN (AND2_X4)
   0.03    0.77 ^ _22079_/ZN (AND2_X4)
   0.03    0.80 ^ _22083_/ZN (AND2_X4)
   0.03    0.83 ^ _22086_/ZN (AND2_X4)
   0.03    0.86 ^ _22089_/ZN (AND2_X4)
   0.03    0.89 ^ _22092_/ZN (AND2_X4)
   0.03    0.92 ^ _22095_/ZN (AND2_X4)
   0.03    0.95 ^ _22098_/ZN (AND2_X4)
   0.03    0.98 ^ _22101_/ZN (AND2_X4)
   0.03    1.01 ^ _22104_/ZN (AND2_X4)
   0.03    1.04 ^ _22107_/ZN (AND2_X4)
   0.03    1.07 ^ _22110_/ZN (AND2_X4)
   0.03    1.10 ^ _22114_/ZN (AND2_X4)
   0.03    1.13 ^ _22117_/ZN (AND2_X4)
   0.03    1.16 ^ _22120_/ZN (AND2_X4)
   0.03    1.19 ^ _22123_/ZN (AND2_X4)
   0.03    1.22 ^ _22126_/ZN (AND2_X4)
   0.03    1.25 ^ _22129_/ZN (AND2_X4)
   0.03    1.28 ^ _22132_/ZN (AND2_X4)
   0.03    1.31 ^ _22135_/ZN (AND2_X4)
   0.03    1.34 ^ _22138_/ZN (AND2_X4)
   0.03    1.36 ^ _22141_/ZN (AND2_X4)
   0.03    1.39 ^ _22145_/ZN (AND2_X4)
   0.03    1.42 ^ _22148_/ZN (AND2_X4)
   0.03    1.45 ^ _22151_/ZN (AND2_X4)
   0.03    1.48 ^ _22154_/ZN (AND2_X4)
   0.03    1.51 ^ _22157_/ZN (AND2_X4)
   0.03    1.54 ^ _22160_/ZN (AND2_X4)
   0.03    1.57 ^ _22163_/ZN (AND2_X4)
   0.03    1.60 ^ _22166_/ZN (AND2_X4)
   0.03    1.63 ^ _22169_/ZN (AND2_X4)
   0.03    1.66 ^ _22172_/ZN (AND2_X4)
   0.03    1.69 ^ _22176_/ZN (AND2_X4)
   0.03    1.72 ^ _22179_/ZN (AND2_X4)
   0.03    1.75 ^ _22182_/ZN (AND2_X4)
   0.03    1.78 ^ _22185_/ZN (AND2_X4)
   0.03    1.81 ^ _22188_/ZN (AND2_X4)
   0.03    1.84 ^ _22191_/ZN (AND2_X4)
   0.03    1.86 ^ _22194_/ZN (AND2_X4)
   0.03    1.89 ^ _22197_/ZN (AND2_X4)
   0.03    1.92 ^ _22200_/ZN (AND2_X4)
   0.01    1.94 v _22208_/ZN (AOI21_X1)
   0.04    1.98 ^ _22209_/ZN (NOR3_X1)
   0.02    2.00 ^ _25946_/Z (BUF_X1)
   0.00    2.00 ^ _26294_/D (DFF_X1)
           2.00   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _26294_/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -2.00   data arrival time
---------------------------------------------------------
           7.97   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 91692 u^2 28% utilization.
