==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname forward 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Analyzing design file '/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:81:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:84:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:88:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.88 seconds. CPU system time: 2.81 seconds. Elapsed time: 27.7 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'forward_node2(float (*) [1][32][32], float (*) [1024])' into 'forward(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'forward_node1(float (*) [1024], float (*) [10], float (*) [10])' into 'forward(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'forward_node0(float (*) [10], float*, float (*) [10])' into 'forward(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:72:0)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 1.24 seconds. Elapsed time: 5.18 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60) in function 'forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) in function 'forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26) in function 'forward' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'forward' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:69)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43:31) in function 'forward' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'v29' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:62:17)
INFO: [HLS 200-472] Inferring partial write operation for 'v30' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_Pipeline_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_3'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
WARNING: [HLS 200-880] The II Violation in module 'forward_Pipeline_VITIS_LOOP_44_3' (loop 'VITIS_LOOP_44_3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('v18_write_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' and 'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 85, loop 'VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'v30' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_Pipeline_VITIS_LOOP_60_1' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_Pipeline_VITIS_LOOP_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_Pipeline_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_Pipeline_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_44_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_Pipeline_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_Pipeline_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_Pipeline_VITIS_LOOP_26_2/m_axi_gmem_AWUSER' to 0.
