Analysis & Synthesis report for lg_highlevel
Wed Apr 15 15:05:33 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lg_highlevel|Fetch:Fetch0|branch_detected
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Memory:Memory0|altsyncram:DataMem_rtl_0|altsyncram_1cn1:auto_generated
 19. Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component
 20. Parameter Settings for Inferred Entity Instance: Memory:Memory0|altsyncram:DataMem_rtl_0
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "Gpu:Gpu0"
 24. Port Connectivity Checks: "VgaController:VgaController0"
 25. Port Connectivity Checks: "Writeback:Writeback0"
 26. Port Connectivity Checks: "Execute:Execute0|SignExtension:SE0"
 27. Port Connectivity Checks: "Decode:Decode0|SignExtension:SE0"
 28. Port Connectivity Checks: "Decode:Decode0"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 15 15:05:33 2015           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lg_highlevel                                    ;
; Top-level Entity Name              ; lg_highlevel                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,694                                           ;
;     Total combinational functions  ; 1,341                                           ;
;     Dedicated logic registers      ; 691                                             ;
; Total registers                    ; 691                                             ;
; Total pins                         ; 116                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; lg_highlevel       ; lg_highlevel       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; gpu.v                                        ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/gpu.v                                        ;         ;
; vga_controller.v                             ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/vga_controller.v                             ;         ;
; pixel_gen.v                                  ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/pixel_gen.v                                  ;         ;
; multi_sram.v                                 ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/multi_sram.v                                 ;         ;
; seven_segment.v                              ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/seven_segment.v                              ;         ;
; writeback.v                                  ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/writeback.v                                  ;         ;
; memory.v                                     ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/memory.v                                     ;         ;
; execute.v                                    ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/execute.v                                    ;         ;
; sign_extension.v                             ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/sign_extension.v                             ;         ;
; decode.v                                     ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/decode.v                                     ;         ;
; lg_highlevel.v                               ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/lg_highlevel.v                               ;         ;
; global_def.h                                 ; yes             ; User Unspecified File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/global_def.h                                 ;         ;
; fetch.v                                      ; yes             ; User Verilog HDL File                                 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/fetch.v                                      ;         ;
; pll.v                                        ; yes             ; User Wizard-Generated File                            ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/pll.v                                        ;         ;
; data.hex                                     ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/data.hex                                     ;         ;
; test3.hex                                    ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/test3.hex                                    ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                 ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_1cn1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/db/altsyncram_1cn1.tdf                       ;         ;
; db/lg_highlevel.ram0_memory_a0c6519c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_memory_a0c6519c.hdl.mif ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 1,694                                  ;
;                                             ;                                        ;
; Total combinational functions               ; 1341                                   ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 682                                    ;
;     -- 3 input functions                    ; 431                                    ;
;     -- <=2 input functions                  ; 228                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 1109                                   ;
;     -- arithmetic mode                      ; 232                                    ;
;                                             ;                                        ;
; Total registers                             ; 691                                    ;
;     -- Dedicated logic registers            ; 691                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 116                                    ;
; Total memory bits                           ; 1024                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
; Total PLLs                                  ; 1                                      ;
;     -- PLLs                                 ; 1                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 713                                    ;
; Total fan-out                               ; 7032                                   ;
; Average fan-out                             ; 3.25                                   ;
+---------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |lg_highlevel                             ; 1341 (0)          ; 691 (0)      ; 1024        ; 0            ; 0       ; 0         ; 116  ; 0            ; |lg_highlevel                                                                        ; work         ;
;    |Decode:Decode0|                       ; 509 (509)         ; 336 (336)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Decode:Decode0                                                         ; work         ;
;    |Execute:Execute0|                     ; 387 (387)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Execute:Execute0                                                       ; work         ;
;    |Fetch:Fetch0|                         ; 78 (78)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Fetch:Fetch0                                                           ; work         ;
;    |Gpu:Gpu0|                             ; 78 (78)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Gpu:Gpu0                                                               ; work         ;
;    |Memory:Memory0|                       ; 84 (56)           ; 88 (88)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0                                                         ; work         ;
;       |SevenSeg:sseg0|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0|SevenSeg:sseg0                                          ; work         ;
;       |SevenSeg:sseg1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0|SevenSeg:sseg1                                          ; work         ;
;       |SevenSeg:sseg2|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0|SevenSeg:sseg2                                          ; work         ;
;       |SevenSeg:sseg3|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0|SevenSeg:sseg3                                          ; work         ;
;       |altsyncram:DataMem_rtl_0|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0|altsyncram:DataMem_rtl_0                                ; work         ;
;          |altsyncram_1cn1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Memory:Memory0|altsyncram:DataMem_rtl_0|altsyncram_1cn1:auto_generated ; work         ;
;    |MultiSram:MultiSram0|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|MultiSram:MultiSram0                                                   ; work         ;
;    |PixelGen:PixelGen0|                   ; 83 (83)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|PixelGen:PixelGen0                                                     ; work         ;
;    |VgaController:VgaController0|         ; 72 (72)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|VgaController:VgaController0                                           ; work         ;
;    |Writeback:Writeback0|                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Writeback:Writeback0                                                   ; work         ;
;    |pll:pll0|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|pll:pll0                                                               ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|pll:pll0|altpll:altpll_component                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Memory:Memory0|altsyncram:DataMem_rtl_0|altsyncram_1cn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |lg_highlevel|pll:pll0 ; //psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/pll.v ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |lg_highlevel|Fetch:Fetch0|branch_detected ;
+-------------------+----------------------------------------+
; Name              ; branch_detected.1                      ;
+-------------------+----------------------------------------+
; branch_detected.0 ; 0                                      ;
; branch_detected.1 ; 1                                      ;
+-------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+------------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal            ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------+------------------------+
; Execute:Execute0|MDRValue[2]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MARValue[3]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[2]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[1]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[0]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[4]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[5]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[6]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[7]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[8]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MARValue[9]                         ; Execute:Execute0|WideOr10      ; yes                    ;
; Execute:Execute0|MDRValue[1]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[0]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[3]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[6]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[5]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[4]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[7]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[10]                        ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[9]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[8]                         ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[11]                        ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[14]                        ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[13]                        ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[12]                        ; Execute:Execute0|Decoder0      ; yes                    ;
; Execute:Execute0|MDRValue[15]                        ; Execute:Execute0|Decoder0      ; yes                    ;
; Decode:Decode0|Src2Value[2]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Execute:Execute0|My_O_BranchAddrSelect_Signal        ; Execute:Execute0|Selector135   ; yes                    ;
; Execute:Execute0|RegWEn                              ; Execute:Execute0|Selector6     ; yes                    ;
; Execute:Execute0|CCWEn                               ; Execute:Execute0|WideOr11      ; yes                    ;
; Decode:Decode0|Src1Value[3]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[2]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[1]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[0]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[4]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[5]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[6]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[7]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[8]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src1Value[9]                          ; Decode:Decode0|WideOr5         ; yes                    ;
; Decode:Decode0|Src2Value[1]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[0]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[3]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[6]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[5]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[4]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[7]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[10]                         ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[9]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[8]                          ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[11]                         ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[14]                         ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[13]                         ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[12]                         ; Decode:Decode0|WideOr11        ; yes                    ;
; Decode:Decode0|Src2Value[15]                         ; Decode:Decode0|WideOr11        ; yes                    ;
; Execute:Execute0|My_O_BranchPC_Signal[2]             ; Execute:Execute0|Selector4     ; yes                    ;
; Execute:Execute0|My_O_BranchPC_Signal[3]             ; Execute:Execute0|Selector4     ; yes                    ;
; Execute:Execute0|My_O_BranchPC_Signal[4]             ; Execute:Execute0|Selector4     ; yes                    ;
; Execute:Execute0|My_O_BranchPC_Signal[5]             ; Execute:Execute0|Selector4     ; yes                    ;
; Execute:Execute0|My_O_BranchPC_Signal[6]             ; Execute:Execute0|Selector4     ; yes                    ;
; Execute:Execute0|My_O_BranchPC_Signal[7]             ; Execute:Execute0|Selector4     ; yes                    ;
; Decode:Decode0|DestRegIdx[1]                         ; Decode:Decode0|WideOr8         ; yes                    ;
; Decode:Decode0|DestRegIdx[0]                         ; Decode:Decode0|WideOr8         ; yes                    ;
; Decode:Decode0|DestRegIdx[2]                         ; Decode:Decode0|WideOr8         ; yes                    ;
; Decode:Decode0|DestRegIdx[3]                         ; Decode:Decode0|WideOr8         ; yes                    ;
; Execute:Execute0|ALU_O_DestRegIdx[1]                 ; Execute:Execute0|Selector145   ; yes                    ;
; Execute:Execute0|ALU_O_DestRegIdx[0]                 ; Execute:Execute0|Selector145   ; yes                    ;
; Execute:Execute0|ALU_O_DestRegIdx[2]                 ; Execute:Execute0|Selector145   ; yes                    ;
; Execute:Execute0|ALU_O_DestRegIdx[3]                 ; Execute:Execute0|Selector145   ; yes                    ;
; Decode:Decode0|DestVRegIdx[0]                        ; Decode:Decode0|WideOr14        ; yes                    ;
; Decode:Decode0|DestVRegIdx[2]                        ; Decode:Decode0|WideOr14        ; yes                    ;
; Decode:Decode0|DestVRegIdx[3]                        ; Decode:Decode0|WideOr14        ; yes                    ;
; Decode:Decode0|DestVRegIdx[4]                        ; Decode:Decode0|WideOr14        ; yes                    ;
; Decode:Decode0|DestVRegIdx[5]                        ; Decode:Decode0|WideOr14        ; yes                    ;
; Execute:Execute0|ALU_O_DestVRegIdx[0]                ; Execute:Execute0|WideOr14      ; yes                    ;
; Execute:Execute0|ALU_O_DestVRegIdx[2]                ; Execute:Execute0|WideOr14      ; yes                    ;
; Execute:Execute0|ALU_O_DestVRegIdx[3]                ; Execute:Execute0|WideOr14      ; yes                    ;
; Execute:Execute0|ALU_O_DestVRegIdx[4]                ; Execute:Execute0|WideOr14      ; yes                    ;
; Execute:Execute0|ALU_O_DestVRegIdx[5]                ; Execute:Execute0|WideOr14      ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[2]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackRegIdx[0]            ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackRegIdx[1]            ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackRegIdx[2]            ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackRegIdx[3]            ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_RegWEn                        ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_CCValue[2]                    ; Writeback:Writeback0|Selector4 ; yes                    ;
; Writeback:Writeback0|O_CCValue[1]                    ; Writeback:Writeback0|Selector4 ; yes                    ;
; Writeback:Writeback0|O_CCValue[0]                    ; Writeback:Writeback0|Selector4 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[3]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[1]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[0]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[4]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[5]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[6]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[7]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[8]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[9]              ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[10]             ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[11]             ; Writeback:Writeback0|Selector2 ; yes                    ;
; Writeback:Writeback0|O_WriteBackData[14]             ; Writeback:Writeback0|Selector2 ; yes                    ;
; Number of user-specified and inferred latches = 139  ;                                ;                        ;
+------------------------------------------------------+--------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+---------------------------------------------+-----------------------------------------------------+
; Register name                               ; Reason for Removal                                  ;
+---------------------------------------------+-----------------------------------------------------+
; Gpu:Gpu0|O_GPU_WRITE                        ; Stuck at VCC due to stuck port data_in              ;
; Gpu:Gpu0|O_GPU_READ                         ; Stuck at GND due to stuck port data_in              ;
; Gpu:Gpu0|O_GPU_DATA[0..3,12..15]            ; Stuck at GND due to stuck port data_in              ;
; Decode:Decode0|O_IR[0]                      ; Merged with Decode:Decode0|O_Imm[0]                 ;
; Decode:Decode0|O_IR[1]                      ; Merged with Decode:Decode0|O_Imm[1]                 ;
; Decode:Decode0|O_IR[2]                      ; Merged with Decode:Decode0|O_Imm[2]                 ;
; Decode:Decode0|O_IR[3]                      ; Merged with Decode:Decode0|O_Imm[3]                 ;
; Decode:Decode0|O_IR[4]                      ; Merged with Decode:Decode0|O_Imm[4]                 ;
; Decode:Decode0|O_IR[5]                      ; Merged with Decode:Decode0|O_Imm[5]                 ;
; Decode:Decode0|O_IR[6]                      ; Merged with Decode:Decode0|O_Imm[6]                 ;
; Decode:Decode0|O_IR[7]                      ; Merged with Decode:Decode0|O_Imm[7]                 ;
; Decode:Decode0|O_IR[8]                      ; Merged with Decode:Decode0|O_Imm[8]                 ;
; Decode:Decode0|O_IR[9]                      ; Merged with Decode:Decode0|O_Imm[9]                 ;
; Decode:Decode0|O_IR[10]                     ; Merged with Decode:Decode0|O_Imm[10]                ;
; Decode:Decode0|O_IR[11]                     ; Merged with Decode:Decode0|O_Imm[11]                ;
; Decode:Decode0|O_IR[12]                     ; Merged with Decode:Decode0|O_Imm[12]                ;
; Decode:Decode0|O_IR[13]                     ; Merged with Decode:Decode0|O_Imm[13]                ;
; Decode:Decode0|O_IR[14]                     ; Merged with Decode:Decode0|O_Imm[14]                ;
; Decode:Decode0|O_IR[15]                     ; Merged with Decode:Decode0|O_Imm[15]                ;
; Decode:Decode0|O_IR[24]                     ; Merged with Decode:Decode0|O_Opcode[0]              ;
; Decode:Decode0|O_IR[25]                     ; Merged with Decode:Decode0|O_Opcode[1]              ;
; Decode:Decode0|O_IR[26]                     ; Merged with Decode:Decode0|O_Opcode[2]              ;
; Decode:Decode0|O_IR[27]                     ; Merged with Decode:Decode0|O_Opcode[3]              ;
; Decode:Decode0|O_IR[28]                     ; Merged with Decode:Decode0|O_Opcode[4]              ;
; Decode:Decode0|O_IR[29]                     ; Merged with Decode:Decode0|O_Opcode[5]              ;
; Decode:Decode0|O_IR[30]                     ; Merged with Decode:Decode0|O_Opcode[6]              ;
; Decode:Decode0|O_IR[31]                     ; Merged with Decode:Decode0|O_Opcode[7]              ;
; Memory:Memory0|DataMem_rtl_0_bypass[13..16] ; Stuck at GND due to stuck port data_in              ;
; Fetch:Fetch0|O_IR[17]                       ; Stuck at GND due to stuck port data_in              ;
; Decode:Decode0|O_DestVRegIdx[1]             ; Stuck at GND due to stuck port data_in              ;
; Execute:Execute0|O_DestVRegIdx[1]           ; Stuck at GND due to stuck port data_in              ;
; Memory:Memory0|DataMem_rtl_0_bypass[48]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[46] ;
; Memory:Memory0|DataMem_rtl_0_bypass[46]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[44] ;
; Memory:Memory0|DataMem_rtl_0_bypass[44]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[42] ;
; Memory:Memory0|DataMem_rtl_0_bypass[42]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[40] ;
; Memory:Memory0|DataMem_rtl_0_bypass[40]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[38] ;
; Memory:Memory0|DataMem_rtl_0_bypass[38]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[36] ;
; Memory:Memory0|DataMem_rtl_0_bypass[36]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[34] ;
; Memory:Memory0|DataMem_rtl_0_bypass[34]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[32] ;
; Memory:Memory0|DataMem_rtl_0_bypass[32]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[30] ;
; Memory:Memory0|DataMem_rtl_0_bypass[30]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[28] ;
; Memory:Memory0|DataMem_rtl_0_bypass[28]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[26] ;
; Memory:Memory0|DataMem_rtl_0_bypass[26]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[24] ;
; Memory:Memory0|DataMem_rtl_0_bypass[24]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[22] ;
; Memory:Memory0|DataMem_rtl_0_bypass[22]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[20] ;
; Memory:Memory0|DataMem_rtl_0_bypass[20]     ; Merged with Memory:Memory0|DataMem_rtl_0_bypass[18] ;
; Fetch:Fetch0|O_IR[25]                       ; Merged with Fetch:Fetch0|O_IR[29]                   ;
; Fetch:Fetch0|O_IR[31]                       ; Merged with Fetch:Fetch0|O_IR[30]                   ;
; Memory:Memory0|DataMem_rtl_0_bypass[6]      ; Merged with Execute:Execute0|O_MARValue[3]          ;
; Memory:Memory0|DataMem_rtl_0_bypass[4]      ; Merged with Execute:Execute0|O_MARValue[2]          ;
; Memory:Memory0|DataMem_rtl_0_bypass[2]      ; Merged with Execute:Execute0|O_MARValue[1]          ;
; Memory:Memory0|DataMem_rtl_0_bypass[8]      ; Merged with Execute:Execute0|O_MARValue[4]          ;
; Memory:Memory0|DataMem_rtl_0_bypass[10]     ; Merged with Execute:Execute0|O_MARValue[5]          ;
; Memory:Memory0|DataMem_rtl_0_bypass[12]     ; Merged with Execute:Execute0|O_MARValue[6]          ;
; Decode:Decode0|O_Opcode[5]                  ; Merged with Decode:Decode0|O_Opcode[1]              ;
; Decode:Decode0|O_Opcode[7]                  ; Merged with Decode:Decode0|O_Opcode[6]              ;
; Fetch:Fetch0|O_IR[6]                        ; Merged with Fetch:Fetch0|O_IR[5]                    ;
; Fetch:Fetch0|O_IR[12,14,15]                 ; Merged with Fetch:Fetch0|O_IR[13]                   ;
; Decode:Decode0|O_Imm[12..14]                ; Merged with Decode:Decode0|O_Imm[15]                ;
; Decode:Decode0|O_Imm[5]                     ; Merged with Decode:Decode0|O_Imm[6]                 ;
; Execute:Execute0|O_Opcode[5]                ; Merged with Execute:Execute0|O_Opcode[1]            ;
; Execute:Execute0|O_Opcode[7]                ; Merged with Execute:Execute0|O_Opcode[6]            ;
; Memory:Memory0|O_Opcode[5]                  ; Merged with Memory:Memory0|O_Opcode[1]              ;
; Memory:Memory0|O_Opcode[7]                  ; Merged with Memory:Memory0|O_Opcode[6]              ;
; Memory:Memory0|O_RegWEn                     ; Lost fanout                                         ;
; Total Number of Removed Registers = 79      ;                                                     ;
+---------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+-----------------------+---------------------------+--------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                             ;
+-----------------------+---------------------------+--------------------------------------------------------------------+
; Fetch:Fetch0|O_IR[17] ; Stuck at GND              ; Decode:Decode0|O_DestVRegIdx[1], Execute:Execute0|O_DestVRegIdx[1] ;
;                       ; due to stuck port data_in ;                                                                    ;
+-----------------------+---------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 691   ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 155   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 591   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Gpu:Gpu0|O_GPU_DATA[8]                  ; 1       ;
; Gpu:Gpu0|O_GPU_DATA[9]                  ; 1       ;
; Gpu:Gpu0|O_GPU_DATA[10]                 ; 1       ;
; Gpu:Gpu0|O_GPU_DATA[11]                 ; 1       ;
; Fetch:Fetch0|O_IR[29]                   ; 28      ;
; Fetch:Fetch0|O_IR[24]                   ; 24      ;
; Fetch:Fetch0|O_IR[26]                   ; 16      ;
; Fetch:Fetch0|O_IR[28]                   ; 17      ;
; Fetch:Fetch0|O_IR[27]                   ; 16      ;
; Fetch:Fetch0|O_IR[30]                   ; 17      ;
; Memory:Memory0|DataMem_rtl_0_bypass[18] ; 1       ;
; Memory:Memory0|DataMem_rtl_0_bypass[17] ; 1       ;
; Memory:Memory0|DataMem_rtl_0_bypass[25] ; 1       ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                             ;
+-----------------------------------------+------------------------------+
; Register Name                           ; RAM Name                     ;
+-----------------------------------------+------------------------------+
; Memory:Memory0|DataMem_rtl_0_bypass[0]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[1]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[2]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[3]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[4]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[5]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[6]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[7]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[8]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[9]  ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[10] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[11] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[12] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[13] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[14] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[15] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[16] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[17] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[18] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[19] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[20] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[21] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[22] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[23] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[24] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[25] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[26] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[27] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[28] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[29] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[30] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[31] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[32] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[33] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[34] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[35] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[36] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[37] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[38] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[39] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[40] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[41] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[42] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[43] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[44] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[45] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[46] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[47] ; Memory:Memory0|DataMem_rtl_0 ;
; Memory:Memory0|DataMem_rtl_0_bypass[48] ; Memory:Memory0|DataMem_rtl_0 ;
+-----------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |lg_highlevel|PixelGen:PixelGen0|O_RED[1]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lg_highlevel|Fetch:Fetch0|branch_bubble_count[1] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lg_highlevel|Memory:Memory0|HexOut[13]           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lg_highlevel|PixelGen:PixelGen0|O_NEXT_ADDR[1]   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |lg_highlevel|Memory:Memory0|LedROut[1]           ;
; 5:1                ; 23 bits   ; 69 LEs        ; 23 LEs               ; 46 LEs                 ; Yes        ; |lg_highlevel|Fetch:Fetch0|O_IR[9]                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lg_highlevel|Memory:Memory0|LedGOut[3]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lg_highlevel|Fetch:Fetch0|O_PC[0]                ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |lg_highlevel|Fetch:Fetch0|O_PC[9]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lg_highlevel|Fetch:Fetch0|O_IR[29]               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |lg_highlevel|Fetch:Fetch0|O_IR[27]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lg_highlevel|Decode:Decode0|Selector0            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lg_highlevel|Execute:Execute0|Selector39         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lg_highlevel|Decode:Decode0|Selector86           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lg_highlevel|Decode:Decode0|Selector8            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lg_highlevel|Execute:Execute0|Selector46         ;
; 24:1               ; 16 bits   ; 256 LEs       ; 48 LEs               ; 208 LEs                ; No         ; |lg_highlevel|Execute:Execute0|Selector33         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |lg_highlevel|Execute:Execute0|Selector22         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |lg_highlevel|Execute:Execute0|Selector9          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for Memory:Memory0|altsyncram:DataMem_rtl_0|altsyncram_1cn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 14                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 15                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 6                     ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:Memory0|altsyncram:DataMem_rtl_0           ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 16                                           ; Untyped        ;
; WIDTHAD_A                          ; 8                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 16                                           ; Untyped        ;
; WIDTHAD_B                          ; 8                                            ; Untyped        ;
; NUMWORDS_B                         ; 256                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1cn1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; Memory:Memory0|altsyncram:DataMem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 256                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 16                                      ;
;     -- NUMWORDS_B                         ; 256                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
+-------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Gpu:Gpu0"                                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; O_GPUStallSignal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaController:VgaController0"                                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; O_ADDRESS   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; O_VGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; O_VGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; O_VGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Writeback:Writeback0"                                                                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; O_LOCK    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; O_VIdxIdx ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:Execute0|SignExtension:SE0"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "Out[31..16]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode:Decode0|SignExtension:SE0"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "Out[31..16]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode:Decode0"                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I_VIdxIdx ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 15 15:05:22 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10238): Verilog Module Declaration warning at gpu.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Gpu"
Info (12021): Found 1 design units, including 1 entities, in source file gpu.v
    Info (12023): Found entity 1: Gpu
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VgaController
Info (12021): Found 1 design units, including 1 entities, in source file pixel_gen.v
    Info (12023): Found entity 1: PixelGen
Info (12021): Found 1 design units, including 1 entities, in source file multi_sram.v
    Info (12023): Found entity 1: MultiSram
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file writeback.v
    Info (12023): Found entity 1: Writeback
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: Execute
Info (12021): Found 1 design units, including 1 entities, in source file sign_extension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: Decode
Warning (10238): Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "lg_highlevel"
Info (12021): Found 1 design units, including 1 entities, in source file lg_highlevel.v
    Info (12023): Found entity 1: lg_highlevel
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: Fetch
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Warning (12019): Can't analyze file -- file gpu_test.v is missing
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(227): created implicit net for "GPUStallSignal"
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(256): created implicit net for "RegWEn_ED"
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(258): created implicit net for "VRegWEn_ED"
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(260): created implicit net for "CCWEn_ED"
Info (12127): Elaborating entity "lg_highlevel" for the top level hierarchy
Warning (10175): Verilog HDL warning at lg_highlevel.v(78): ignoring unsupported system task
Warning (10755): Verilog HDL warning at lg_highlevel.v(82): assignments to test_clock create a combinational loop
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:Fetch0"
Warning (10850): Verilog HDL warning at fetch.v(50): number of words (15) in memory file does not match the number of elements in the address range [0:255]
Warning (10230): Verilog HDL assignment warning at fetch.v(70): truncated value with size 32 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at fetch.v(70): inferring latch(es) for variable "fe_valid", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fetch.v(70): inferring latch(es) for variable "latch_keep", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at fetch.v(119): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at fetch.v(138): truncated value with size 32 to match size of target (1)
Warning (10030): Net "InstMem.data_a" at fetch.v(44) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "InstMem.waddr_a" at fetch.v(44) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "InstMem.we_a" at fetch.v(44) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "latch_keep" at fetch.v(70)
Info (10041): Inferred latch for "fe_valid" at fetch.v(70)
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:Decode0"
Warning (10036): Verilog HDL or VHDL warning at decode.v(141): object "RF_VALID" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(142): object "VRF_VALID" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(180): object "CCValue" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "dep_stall", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "Src1Value", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "DestRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "Src2Value", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "VecSrc1Value", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "DestVRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(194): inferring latch(es) for variable "VecSrc2Value", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "O_Idx" at decode.v(113) has no driver
Info (10041): Inferred latch for "VecSrc2Value[0]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[1]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[2]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[3]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[4]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[5]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[6]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[7]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[8]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[9]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[10]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[11]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[12]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[13]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[14]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[15]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[16]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[17]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[18]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[19]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[20]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[21]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[22]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[23]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[24]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[25]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[26]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[27]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[28]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[29]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[30]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[31]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[32]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[33]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[34]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[35]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[36]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[37]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[38]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[39]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[40]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[41]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[42]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[43]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[44]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[45]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[46]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[47]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[48]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[49]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[50]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[51]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[52]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[53]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[54]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[55]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[56]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[57]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[58]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[59]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[60]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[61]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[62]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc2Value[63]" at decode.v(194)
Info (10041): Inferred latch for "DestVRegIdx[0]" at decode.v(194)
Info (10041): Inferred latch for "DestVRegIdx[1]" at decode.v(194)
Info (10041): Inferred latch for "DestVRegIdx[2]" at decode.v(194)
Info (10041): Inferred latch for "DestVRegIdx[3]" at decode.v(194)
Info (10041): Inferred latch for "DestVRegIdx[4]" at decode.v(194)
Info (10041): Inferred latch for "DestVRegIdx[5]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[0]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[1]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[2]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[3]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[4]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[5]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[6]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[7]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[8]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[9]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[10]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[11]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[12]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[13]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[14]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[15]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[16]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[17]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[18]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[19]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[20]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[21]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[22]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[23]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[24]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[25]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[26]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[27]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[28]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[29]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[30]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[31]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[32]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[33]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[34]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[35]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[36]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[37]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[38]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[39]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[40]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[41]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[42]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[43]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[44]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[45]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[46]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[47]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[48]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[49]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[50]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[51]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[52]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[53]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[54]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[55]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[56]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[57]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[58]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[59]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[60]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[61]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[62]" at decode.v(194)
Info (10041): Inferred latch for "VecSrc1Value[63]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[0]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[1]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[2]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[3]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[4]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[5]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[6]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[7]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[8]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[9]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[10]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[11]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[12]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[13]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[14]" at decode.v(194)
Info (10041): Inferred latch for "Src2Value[15]" at decode.v(194)
Info (10041): Inferred latch for "DestRegIdx[0]" at decode.v(194)
Info (10041): Inferred latch for "DestRegIdx[1]" at decode.v(194)
Info (10041): Inferred latch for "DestRegIdx[2]" at decode.v(194)
Info (10041): Inferred latch for "DestRegIdx[3]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[0]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[1]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[2]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[3]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[4]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[5]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[6]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[7]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[8]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[9]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[10]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[11]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[12]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[13]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[14]" at decode.v(194)
Info (10041): Inferred latch for "Src1Value[15]" at decode.v(194)
Info (10041): Inferred latch for "dep_stall" at decode.v(194)
Info (12128): Elaborating entity "SignExtension" for hierarchy "Decode:Decode0|SignExtension:SE0"
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:Execute0"
Warning (10230): Verilog HDL assignment warning at execute.v(269): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(280): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(291): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(302): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(313): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(324): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(335): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(357): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at execute.v(375): truncated value with size 32 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "ALU_O_DestRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "ALU_O_DestValue", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "RegWEn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "My_O_BranchPC_Signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "My_O_BranchAddrSelect_Signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "Branch_Was_Taken", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "MARValue", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "MDRValue", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "CCWEn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "ALU_O_DestVValue", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "ALU_O_DestVRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "VRegWEn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable "CCValue", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at execute.v(392): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at execute.v(395): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at execute.v(396): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at execute.v(397): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "O_R15PC" at execute.v(74) has no driver
Warning (10034): Output port "O_VecSrc1Value" at execute.v(84) has no driver
Info (10041): Inferred latch for "VRegWEn" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVRegIdx[0]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVRegIdx[1]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVRegIdx[2]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVRegIdx[3]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVRegIdx[4]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVRegIdx[5]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[0]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[1]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[2]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[3]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[4]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[5]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[6]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[7]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[8]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[9]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[10]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[11]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[12]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[13]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[14]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[15]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[16]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[17]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[18]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[19]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[20]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[21]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[22]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[23]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[24]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[25]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[26]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[27]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[28]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[29]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[30]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[31]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[32]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[33]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[34]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[35]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[36]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[37]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[38]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[39]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[40]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[41]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[42]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[43]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[44]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[45]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[46]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[47]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[48]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[49]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[50]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[51]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[52]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[53]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[54]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[55]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[56]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[57]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[58]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[59]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[60]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[61]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[62]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestVValue[63]" at execute.v(123)
Info (10041): Inferred latch for "CCWEn" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[0]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[1]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[2]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[3]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[4]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[5]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[6]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[7]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[8]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[9]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[10]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[11]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[12]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[13]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[14]" at execute.v(123)
Info (10041): Inferred latch for "MDRValue[15]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[0]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[1]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[2]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[3]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[4]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[5]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[6]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[7]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[8]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[9]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[10]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[11]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[12]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[13]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[14]" at execute.v(123)
Info (10041): Inferred latch for "MARValue[15]" at execute.v(123)
Info (10041): Inferred latch for "Branch_Was_Taken.1" at execute.v(123)
Info (10041): Inferred latch for "Branch_Was_Taken.0" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchAddrSelect_Signal" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[0]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[1]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[2]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[3]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[4]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[5]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[6]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[7]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[8]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[9]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[10]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[11]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[12]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[13]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[14]" at execute.v(123)
Info (10041): Inferred latch for "My_O_BranchPC_Signal[15]" at execute.v(123)
Info (10041): Inferred latch for "RegWEn" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[0]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[1]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[2]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[3]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[4]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[5]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[6]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[7]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[8]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[9]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[10]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[11]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[12]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[13]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[14]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestValue[15]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestRegIdx[0]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestRegIdx[1]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestRegIdx[2]" at execute.v(123)
Info (10041): Inferred latch for "ALU_O_DestRegIdx[3]" at execute.v(123)
Info (10041): Inferred latch for "CCValue[0]" at execute.v(385)
Info (10041): Inferred latch for "CCValue[1]" at execute.v(385)
Info (10041): Inferred latch for "CCValue[2]" at execute.v(385)
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Memory0"
Warning (10036): Verilog HDL or VHDL warning at memory.v(112): object "dst_value" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at memory.v(114): truncated value with size 16 to match size of target (6)
Warning (10850): Verilog HDL warning at memory.v(121): number of words (38) in memory file does not match the number of elements in the address range [0:255]
Warning (10230): Verilog HDL assignment warning at memory.v(278): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at memory.v(280): truncated value with size 16 to match size of target (8)
Warning (10034): Output port "O_R15PC" at memory.v(82) has no driver
Warning (10034): Output port "O_VecSrc1Value" at memory.v(88) has no driver
Info (12128): Elaborating entity "SevenSeg" for hierarchy "Memory:Memory0|SevenSeg:sseg0"
Info (12128): Elaborating entity "Writeback" for hierarchy "Writeback:Writeback0"
Warning (10036): Verilog HDL or VHDL warning at writeback.v(86): object "vertex_point_status" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at writeback.v(98): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_RegWEn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_WriteBackRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_WriteBackData", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_CCWEn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_CCValue", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_VRegWEn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_WriteBackVRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable "O_VecDestValue", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "O_PC" at writeback.v(76) has no driver
Warning (10034): Output port "O_VIdxIdx" at writeback.v(77) has no driver
Info (10041): Inferred latch for "O_VecDestValue[0]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[1]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[2]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[3]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[4]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[5]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[6]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[7]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[8]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[9]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[10]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[11]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[12]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[13]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[14]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[15]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[16]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[17]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[18]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[19]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[20]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[21]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[22]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[23]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[24]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[25]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[26]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[27]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[28]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[29]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[30]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[31]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[32]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[33]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[34]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[35]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[36]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[37]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[38]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[39]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[40]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[41]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[42]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[43]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[44]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[45]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[46]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[47]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[48]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[49]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[50]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[51]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[52]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[53]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[54]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[55]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[56]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[57]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[58]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[59]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[60]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[61]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[62]" at writeback.v(98)
Info (10041): Inferred latch for "O_VecDestValue[63]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackVRegIdx[0]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackVRegIdx[1]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackVRegIdx[2]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackVRegIdx[3]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackVRegIdx[4]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackVRegIdx[5]" at writeback.v(98)
Info (10041): Inferred latch for "O_VRegWEn" at writeback.v(98)
Info (10041): Inferred latch for "O_CCValue[0]" at writeback.v(98)
Info (10041): Inferred latch for "O_CCValue[1]" at writeback.v(98)
Info (10041): Inferred latch for "O_CCValue[2]" at writeback.v(98)
Info (10041): Inferred latch for "O_CCWEn" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[0]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[1]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[2]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[3]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[4]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[5]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[6]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[7]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[8]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[9]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[10]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[11]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[12]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[13]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[14]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackData[15]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackRegIdx[0]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackRegIdx[1]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackRegIdx[2]" at writeback.v(98)
Info (10041): Inferred latch for "O_WriteBackRegIdx[3]" at writeback.v(98)
Info (10041): Inferred latch for "O_RegWEn" at writeback.v(98)
Info (12128): Elaborating entity "VgaController" for hierarchy "VgaController:VgaController0"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Gpu" for hierarchy "Gpu:Gpu0"
Warning (10230): Verilog HDL assignment warning at gpu.v(79): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at gpu.v(84): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at gpu.v(91): truncated value with size 32 to match size of target (18)
Warning (10240): Verilog HDL Always Construct warning at gpu.v(65): inferring latch(es) for variable "O_GPUStallSignal", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at gpu.v(122): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at gpu.v(137): truncated value with size 32 to match size of target (10)
Info (10041): Inferred latch for "O_GPUStallSignal" at gpu.v(65)
Info (12128): Elaborating entity "PixelGen" for hierarchy "PixelGen:PixelGen0"
Warning (10230): Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "MultiSram" for hierarchy "MultiSram:MultiSram0"
Warning (10230): Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "WBVIdxIdx[3]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "GPUStallSignal" is missing source, defaulting to GND
    Warning (12110): Net "WBVIdxIdx[3]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "GPUStallSignal" is missing source, defaulting to GND
    Warning (12110): Net "WBVIdxIdx[3]" is missing source, defaulting to GND
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "//psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "Memory:Memory0|DataMem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "Decode:Decode0|RF" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "Memory:Memory0|DataMem" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "//psf/Home/Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14026): LATCH primitive "Decode:Decode0|dep_stall" is permanently enabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:Memory0|DataMem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Memory:Memory0|altsyncram:DataMem_rtl_0"
Info (12133): Instantiated megafunction "Memory:Memory0|altsyncram:DataMem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1cn1.tdf
    Info (12023): Found entity 1: altsyncram_1cn1
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Decode:Decode0|Src2Value[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[24]
Warning (13012): Latch Execute:Execute0|My_O_BranchAddrSelect_Signal has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|RegWEn has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[4]
Warning (13012): Latch Execute:Execute0|CCWEn has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Decode:Decode0|Src1Value[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[24]
Warning (13012): Latch Decode:Decode0|Src2Value[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[24]
Warning (13012): Latch Decode:Decode0|Src2Value[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[24]
Warning (13012): Latch Decode:Decode0|Src2Value[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src2Value[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Decode:Decode0|DestRegIdx[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[28]
Warning (13012): Latch Decode:Decode0|DestRegIdx[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[30]
Warning (13012): Latch Decode:Decode0|DestRegIdx[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[30]
Warning (13012): Latch Decode:Decode0|DestRegIdx[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[30]
Warning (13012): Latch Writeback:Writeback0|O_RegWEn has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:Memory0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|Branch_Was_Taken.1_3578 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[2]
Warning (13012): Latch Execute:Execute0|ALU_O_DestValue[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[6]
Warning (13012): Latch Decode:Decode0|Src1Value[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Decode:Decode0|Src1Value[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0|O_IR[29]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Warning (13012): Latch Execute:Execute0|My_O_BranchPC_Signal[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Decode:Decode0|O_Opcode[1]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "Memory:Memory0|altsyncram:DataMem_rtl_0|altsyncram_1cn1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file /Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/output_files/lg_highlevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 1949 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1816 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 274 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Wed Apr 15 15:05:33 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Desktop/3222_proj8_par2/3220/project8/gpu_frame_restored/output_files/lg_highlevel.map.smsg.


