;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	CMP -207, <-120
	CMP @690, @-2
	SUB @-127, 100
	CMP @-127, 100
	MOV @-127, 100
	SLT 12, @10
	MOV -1, <-20
	MOV -1, <-20
	JMN 821, 0
	SLT <-30, 9
	SUB @121, 103
	SUB -207, <-120
	SUB -207, <-120
	SPL -1, @-20
	CMP @-127, 100
	SUB @-127, 100
	SUB @121, 103
	DJN -1, @-20
	SLT 20, @12
	JMZ 110, 9
	MOV @121, 106
	SUB #72, @201
	SUB -207, <-120
	SUB @-127, 100
	SUB 12, @10
	SUB 12, @10
	CMP 210, 1
	JMN 821, 0
	SUB 200, @0
	SPL 0, <332
	ADD #270, <1
	SPL -207, @-520
	DJN 110, 9
	DJN 110, 9
	JMN 0, #-404
	JMN 0, #-404
	CMP -207, <-120
	SUB 20, @52
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
	ADD 210, 30
