 ==  Bambu executed with: bambu -I/home/dews/Scrivania/bambu-hls/RESULTS/Bambu/xc7z020-1clg484-Zynq-7000/28x28/fft/includes/values_36 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7z020-1clg484-VVD /home/dews/Scrivania/bambu-hls/cc4cs_bambu/benchmarkBasic/fft/thrd.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
    Version: PandA 0.9.6 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __float64_to_int32_round_to_zeroif
    __float64_addif
    __float64_subif
    __float64_mulif
    __float64_divSRT4if
    __float64_ltif
    __float64_geif
    __float64_gtif
    __int32_to_float64if
    fft
    main


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 64
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 64
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 64
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float64_addif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.91 seconds


  Module allocation information for function __float64_divSRT4if:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.43 seconds


  Module allocation information for function __float64_geif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float64_gtif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __float64_ltif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float64_mulif:
    Number of complex operations: 12
    Number of complex operations: 12
  Time to perform module allocation: 0.31 seconds


  Module allocation information for function __float64_subif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.93 seconds


  Module allocation information for function __float64_to_int32_round_to_zeroif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __int32_to_float64if:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.12 seconds


  Scheduling Information of function __float64_addif:
    Number of control steps: 13
    Minimum slack: 0.025599992000021277
    Estimated max frequency (MHz): 201.02926953839059
  Time to perform scheduling: 0.37 seconds


  State Transition Graph Information of function __float64_addif:
    Number of states: 12
    Minimum number of cycles: 12
    Maximum number of cycles 12
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.07 seconds


  Scheduling Information of function __float64_divSRT4if:
    Number of control steps: 15
    Minimum slack: 0.0096999889999941358
    Estimated max frequency (MHz): 200.38875374140284
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function __float64_divSRT4if:
    Number of states: 14
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function __float64_geif:
    Number of control steps: 5
    Minimum slack: 0.40659999899999721
    Estimated max frequency (MHz): 217.70366172819607
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float64_geif:
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float64_gtif:
    Number of control steps: 6
    Minimum slack: 0.77759999899999943
    Estimated max frequency (MHz): 236.83213332776805
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __float64_gtif:
    Number of states: 5
    Minimum number of cycles: 3
    Maximum number of cycles 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float64_ltif:
    Number of control steps: 6
    Minimum slack: 0.76159999899999764
    Estimated max frequency (MHz): 235.93808978955769
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float64_ltif:
    Number of states: 5
    Minimum number of cycles: 3
    Maximum number of cycles 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float64_mulif:
    Number of control steps: 13
    Minimum slack: 0.24959999800000421
    Estimated max frequency (MHz): 210.50858866179348
  Time to perform scheduling: 0.08 seconds


  State Transition Graph Information of function __float64_mulif:
    Number of states: 12
    Minimum number of cycles: 12
    Maximum number of cycles 12
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function __float64_subif:
    Number of control steps: 13
    Minimum slack: 0.025599992000021277
    Estimated max frequency (MHz): 201.02926953839059
  Time to perform scheduling: 0.37 seconds


  State Transition Graph Information of function __float64_subif:
    Number of states: 12
    Minimum number of cycles: 12
    Maximum number of cycles 12
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.08 seconds


  Scheduling Information of function __float64_to_int32_round_to_zeroif:
    Number of control steps: 8
    Minimum slack: 0.12412299900000423
    Estimated max frequency (MHz): 205.09130968539804
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float64_to_int32_round_to_zeroif:
    Number of states: 7
    Minimum number of cycles: 3
    Maximum number of cycles 5
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __int32_to_float64if:
    Number of control steps: 8
    Minimum slack: 0.16319999700000121
    Estimated max frequency (MHz): 206.74826318635368
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __int32_to_float64if:
    Number of states: 7
    Minimum number of cycles: 5
    Maximum number of cycles 6
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float64_addif:
    Bound operations:128/533
  Time to perform easy binding: 0.01 seconds


  Easy binding information for function __float64_divSRT4if:
    Bound operations:141/302
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_geif:
    Bound operations:19/42
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_gtif:
    Bound operations:21/42
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_ltif:
    Bound operations:21/42
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_mulif:
    Bound operations:102/223
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_subif:
    Bound operations:129/536
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_to_int32_round_to_zeroif:
    Bound operations:34/37
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __int32_to_float64if:
    Bound operations:52/93
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float64_addif:
    Number of storage values inserted: 85
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_addif:
    Register allocation algorithm obtains a sub-optimal result: 82 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Register binding information for function __float64_addif:
    Register allocation algorithm obtains a sub-optimal result: 85 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Module binding information for function __float64_addif:
    Number of modules instantiated: 533
    Number of possible conflicts for possible false paths introduced by resource sharing: 847
    Estimated resources area (no Muxes and address logic): 7602
    Estimated area of MUX21: 0
    Total estimated area: 7602
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.03 seconds


  Storage Value Information of function __float64_divSRT4if:
    Number of storage values inserted: 56
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_divSRT4if:
    Register allocation algorithm obtains a sub-optimal result: 48 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_divSRT4if:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_divSRT4if:
    Number of modules instantiated: 302
    Number of possible conflicts for possible false paths introduced by resource sharing: 86
    Estimated resources area (no Muxes and address logic): 2869
    Estimated area of MUX21: 0
    Total estimated area: 2869
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Storage Value Information of function __float64_geif:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_geif:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_geif:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_geif:
    Number of modules instantiated: 42
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 301
    Estimated area of MUX21: 0
    Total estimated area: 301
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float64_gtif:
    Number of storage values inserted: 10
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_gtif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_gtif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_gtif:
    Number of modules instantiated: 42
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 301
    Estimated area of MUX21: 0
    Total estimated area: 301
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float64_ltif:
    Number of storage values inserted: 10
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_ltif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_ltif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_ltif:
    Number of modules instantiated: 42
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 301
    Estimated area of MUX21: 0
    Total estimated area: 301
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float64_mulif:
    Number of storage values inserted: 34
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_mulif:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_mulif:
    Register allocation algorithm obtains a sub-optimal result: 34 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_mulif:
    Number of modules instantiated: 223
    Number of possible conflicts for possible false paths introduced by resource sharing: 46
    Estimated resources area (no Muxes and address logic): 1854
    Estimated area of MUX21: 0
    Total estimated area: 1854
    Estimated number of DSPs: 12
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float64_subif:
    Number of storage values inserted: 85
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_subif:
    Register allocation algorithm obtains a sub-optimal result: 82 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Register binding information for function __float64_subif:
    Register allocation algorithm obtains a sub-optimal result: 85 registers(LB:36)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_subif:
    Number of modules instantiated: 536
    Number of possible conflicts for possible false paths introduced by resource sharing: 847
    Estimated resources area (no Muxes and address logic): 7611
    Estimated area of MUX21: 0
    Total estimated area: 7611
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.03 seconds


  Storage Value Information of function __float64_to_int32_round_to_zeroif:
    Number of storage values inserted: 11
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float64_to_int32_round_to_zeroif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float64_to_int32_round_to_zeroif:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float64_to_int32_round_to_zeroif:
    Number of modules instantiated: 37
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 457
    Estimated area of MUX21: 0
    Total estimated area: 457
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __int32_to_float64if:
    Number of storage values inserted: 20
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __int32_to_float64if:
    Register allocation algorithm obtains a sub-optimal result: 20 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __int32_to_float64if:
    Register allocation algorithm obtains a sub-optimal result: 20 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __int32_to_float64if:
    Number of modules instantiated: 93
    Number of possible conflicts for possible false paths introduced by resource sharing: 7
    Estimated resources area (no Muxes and address logic): 691
    Estimated area of MUX21: 0
    Total estimated area: 691
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float64_addif:
    Register allocation algorithm obtains a sub-optimal result: 85 registers(LB:36)
  Time to perform register binding: 0.01 seconds

  Total number of flip-flops in function __float64_addif: 2139

  Register binding information for function __float64_divSRT4if:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:21)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function __float64_divSRT4if:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_divSRT4if: 1605

  Register binding information for function __float64_geif:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_geif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_geif: 132
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float64_geif: function pipelining may come for free

  Register binding information for function __float64_gtif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_gtif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_gtif: 137

  Register binding information for function __float64_ltif:
    Register allocation algorithm obtains a sub-optimal result: 10 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_ltif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function __float64_ltif: 137

  Register binding information for function __float64_mulif:
    Register allocation algorithm obtains a sub-optimal result: 34 registers(LB:16)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float64_mulif: 985

  Register binding information for function __float64_subif:
    Register allocation algorithm obtains a sub-optimal result: 85 registers(LB:36)
  Time to perform register binding: 0.01 seconds

  Total number of flip-flops in function __float64_subif: 2139

  Register binding information for function __float64_to_int32_round_to_zeroif:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_to_int32_round_to_zeroif:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_to_int32_round_to_zeroif: 150

  Register binding information for function __int32_to_float64if:
    Register allocation algorithm obtains a sub-optimal result: 20 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __int32_to_float64if:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __int32_to_float64if: 280

  Module allocation information for function fft:
    Number of complex operations: 4
    Number of complex operations: 4
  Time to perform module allocation: 0.30 seconds


  Scheduling Information of function fft:
    Number of control steps: 134
    Minimum slack: 3.4416913763379853e-15
    Estimated max frequency (MHz): 200.00000000000014
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function fft:
    Number of states: 187
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function fft:
    Bound operations:141/296
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function fft:
    Number of storage values inserted: 187
  Time to compute storage value information: 0.00 seconds


  Register binding information for function fft:
    Register allocation algorithm obtains a sub-optimal result: 103 registers(LB:34)
  Time to perform register binding: 0.03 seconds


  Register binding information for function fft:
    Register allocation algorithm obtains a sub-optimal result: 114 registers(LB:34)
  Time to perform register binding: 0.03 seconds


  Register binding information for function fft:
    Register allocation algorithm obtains a sub-optimal result: 116 registers(LB:34)
  Time to perform register binding: 0.04 seconds


  Register binding information for function fft:
    Register allocation algorithm obtains a sub-optimal result: 116 registers(LB:34)
  Time to perform register binding: 0.03 seconds


  Module binding information for function fft:
    Number of modules instantiated: 229
    Number of possible conflicts for possible false paths introduced by resource sharing: 6
    Estimated resources area (no Muxes and address logic): 19266
    Estimated area of MUX21: 872
    Total estimated area: 20138
    Estimated number of DSPs: 3
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.11 seconds
  Time to perform module binding: 0.15 seconds


  Register binding information for function fft:
    Register allocation algorithm obtains a sub-optimal result: 116 registers(LB:34)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function fft:
    Number of allocated multiplexers (2-to-1 equivalent): 92
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function fft: 1753

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function main:
    Number of control steps: 6
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 5
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:10/10
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 2
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 10
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2442
    Estimated area of MUX21: 0
    Total estimated area: 2442
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 2 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 40
[0mWarning: XML file "test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 1593 cycles
  Number of executions     : 1
  Average execution        : 1593 cycles
