
motorControl-f103c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  080065b0  080065b0  000165b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069d4  080069d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080069d4  080069d4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069d4  080069d4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069d4  080069d4  000169d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069d8  080069d8  000169d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080069dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001e0  08006bb8  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08006bb8  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c9c7  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c44  00000000  00000000  0002cbcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  0002e810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd0  00000000  00000000  0002f498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018468  00000000  00000000  00030068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cce2  00000000  00000000  000484d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bba8  00000000  00000000  000551b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0d5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044a4  00000000  00000000  000e0dac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006598 	.word	0x08006598

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08006598 	.word	0x08006598

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <_write>:
static void MX_USART1_UART_Init(void);
static void MX_TIM4_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
//for data transmission using FTDI, requires USART 1 enabled
int _write(int fd, char* ptr, int len) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a9c:	68b9      	ldr	r1, [r7, #8]
 8000a9e:	4804      	ldr	r0, [pc, #16]	; (8000ab0 <_write+0x28>)
 8000aa0:	f002 fea3 	bl	80037ea <HAL_UART_Transmit>
    return len;
 8000aa4:	687b      	ldr	r3, [r7, #4]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	200002d4 	.word	0x200002d4

08000ab4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aba:	f000 fd2b 	bl	8001514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000abe:	f000 f84d 	bl	8000b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac2:	f000 fa11 	bl	8000ee8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ac6:	f000 f92d 	bl	8000d24 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000aca:	f000 f9e3 	bl	8000e94 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000ace:	f000 f98d 	bl	8000dec <MX_TIM4_Init>
  MX_TIM1_Init();
 8000ad2:	f000 f889 	bl	8000be8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_ALL); //starts PWM timer
 8000ad6:	213c      	movs	r1, #60	; 0x3c
 8000ad8:	4816      	ldr	r0, [pc, #88]	; (8000b34 <main+0x80>)
 8000ada:	f001 fd31 	bl	8002540 <HAL_TIM_PWM_Start>
  dutyCycle = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1); //initializes dutyCycle
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4814      	ldr	r0, [pc, #80]	; (8000b34 <main+0x80>)
 8000ae2:	f002 f9d3 	bl	8002e8c <HAL_TIM_ReadCapturedValue>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	4a13      	ldr	r2, [pc, #76]	; (8000b38 <main+0x84>)
 8000aea:	6013      	str	r3, [r2, #0]
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //start timer in encoder mode
 8000aec:	213c      	movs	r1, #60	; 0x3c
 8000aee:	4813      	ldr	r0, [pc, #76]	; (8000b3c <main+0x88>)
 8000af0:	f001 fe6a 	bl	80027c8 <HAL_TIM_Encoder_Start>

  //TODO: ajuste dos parâmetros do PID
  pidInit(&controller, MIN_PWM, MAX_PWM, KP, KI, KD);
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	9301      	str	r3, [sp, #4]
 8000afa:	f04f 0300 	mov.w	r3, #0
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	f04f 0300 	mov.w	r3, #0
 8000b04:	4a0e      	ldr	r2, [pc, #56]	; (8000b40 <main+0x8c>)
 8000b06:	490f      	ldr	r1, [pc, #60]	; (8000b44 <main+0x90>)
 8000b08:	480f      	ldr	r0, [pc, #60]	; (8000b48 <main+0x94>)
 8000b0a:	f000 face 	bl	80010aa <pidInit>

  HAL_GPIO_WritePin(GPIOA, ENABLE_Pin, GPIO_PIN_SET); //enable ON (required)
 8000b0e:	2201      	movs	r2, #1
 8000b10:	2108      	movs	r1, #8
 8000b12:	480e      	ldr	r0, [pc, #56]	; (8000b4c <main+0x98>)
 8000b14:	f000 fff2 	bl	8001afc <HAL_GPIO_WritePin>
  motorStop(); //motor initially stopped
 8000b18:	f000 fab2 	bl	8001080 <motorStop>

  TIM4->CNT = 0;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <main+0x9c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1->CCR1 = 20000; //100% PWM
 8000b22:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <main+0xa0>)
 8000b24:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000b28:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_Base_Start_IT(&htim2); //starts interrupt timer
 8000b2a:	480b      	ldr	r0, [pc, #44]	; (8000b58 <main+0xa4>)
 8000b2c:	f001 fc5e 	bl	80023ec <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <main+0x7c>
 8000b32:	bf00      	nop
 8000b34:	200001fc 	.word	0x200001fc
 8000b38:	20000338 	.word	0x20000338
 8000b3c:	2000028c 	.word	0x2000028c
 8000b40:	42c80000 	.word	0x42c80000
 8000b44:	c2c80000 	.word	0xc2c80000
 8000b48:	2000033c 	.word	0x2000033c
 8000b4c:	40010800 	.word	0x40010800
 8000b50:	40000800 	.word	0x40000800
 8000b54:	40012c00 	.word	0x40012c00
 8000b58:	20000244 	.word	0x20000244

08000b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b090      	sub	sp, #64	; 0x40
 8000b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b62:	f107 0318 	add.w	r3, r7, #24
 8000b66:	2228      	movs	r2, #40	; 0x28
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f002 ffe6 	bl	8003b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
 8000b7c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b90:	2302      	movs	r3, #2
 8000b92:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b9a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba0:	f107 0318 	add.w	r3, r7, #24
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 ffc1 	bl	8001b2c <HAL_RCC_OscConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000bb0:	f000 fa76 	bl	80010a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb4:	230f      	movs	r3, #15
 8000bb6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2102      	movs	r1, #2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f001 fa2e 	bl	8002030 <HAL_RCC_ClockConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bda:	f000 fa61 	bl	80010a0 <Error_Handler>
  }
}
 8000bde:	bf00      	nop
 8000be0:	3740      	adds	r7, #64	; 0x40
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b096      	sub	sp, #88	; 0x58
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 8000bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
 8000c16:	615a      	str	r2, [r3, #20]
 8000c18:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	2220      	movs	r2, #32
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f002 ff8b 	bl	8003b3c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c26:	4b3d      	ldr	r3, [pc, #244]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c28:	4a3d      	ldr	r2, [pc, #244]	; (8000d20 <MX_TIM1_Init+0x138>)
 8000c2a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c2c:	4b3b      	ldr	r3, [pc, #236]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c32:	4b3a      	ldr	r3, [pc, #232]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000c38:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c40:	4b36      	ldr	r3, [pc, #216]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c46:	4b35      	ldr	r3, [pc, #212]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c4c:	4b33      	ldr	r3, [pc, #204]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c4e:	2280      	movs	r2, #128	; 0x80
 8000c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c52:	4832      	ldr	r0, [pc, #200]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c54:	f001 fb7a 	bl	800234c <HAL_TIM_Base_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000c5e:	f000 fa1f 	bl	80010a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c66:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c68:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	482b      	ldr	r0, [pc, #172]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c70:	f002 f802 	bl	8002c78 <HAL_TIM_ConfigClockSource>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000c7a:	f000 fa11 	bl	80010a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c7e:	4827      	ldr	r0, [pc, #156]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c80:	f001 fc06 	bl	8002490 <HAL_TIM_PWM_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000c8a:	f000 fa09 	bl	80010a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c92:	2300      	movs	r3, #0
 8000c94:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c96:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	481f      	ldr	r0, [pc, #124]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000c9e:	f002 fc93 	bl	80035c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000ca8:	f000 f9fa 	bl	80010a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cac:	2360      	movs	r3, #96	; 0x60
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000cc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc8:	220c      	movs	r2, #12
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4813      	ldr	r0, [pc, #76]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000cce:	f001 ff11 	bl	8002af4 <HAL_TIM_PWM_ConfigChannel>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8000cd8:	f000 f9e2 	bl	80010a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4807      	ldr	r0, [pc, #28]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000d00:	f002 fcc0 	bl	8003684 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000d0a:	f000 f9c9 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d0e:	4803      	ldr	r0, [pc, #12]	; (8000d1c <MX_TIM1_Init+0x134>)
 8000d10:	f000 fa7e 	bl	8001210 <HAL_TIM_MspPostInit>

}
 8000d14:	bf00      	nop
 8000d16:	3758      	adds	r7, #88	; 0x58
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	200001fc 	.word	0x200001fc
 8000d20:	40012c00 	.word	0x40012c00

08000d24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08c      	sub	sp, #48	; 0x30
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d2a:	f107 0320 	add.w	r3, r7, #32
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d50:	4b25      	ldr	r3, [pc, #148]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8000d58:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d5a:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8000d5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d60:	4b21      	ldr	r3, [pc, #132]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 800;
 8000d66:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d68:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000d6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d6e:	4b1e      	ldr	r3, [pc, #120]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d74:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d76:	2280      	movs	r2, #128	; 0x80
 8000d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d7a:	481b      	ldr	r0, [pc, #108]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d7c:	f001 fae6 	bl	800234c <HAL_TIM_Base_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000d86:	f000 f98b 	bl	80010a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d8e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d90:	f107 0320 	add.w	r3, r7, #32
 8000d94:	4619      	mov	r1, r3
 8000d96:	4814      	ldr	r0, [pc, #80]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000d98:	f001 ff6e 	bl	8002c78 <HAL_TIM_ConfigClockSource>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000da2:	f000 f97d 	bl	80010a0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000dae:	f107 030c 	add.w	r3, r7, #12
 8000db2:	4619      	mov	r1, r3
 8000db4:	480c      	ldr	r0, [pc, #48]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000db6:	f002 f826 	bl	8002e06 <HAL_TIM_SlaveConfigSynchro>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000dc0:	f000 f96e 	bl	80010a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4805      	ldr	r0, [pc, #20]	; (8000de8 <MX_TIM2_Init+0xc4>)
 8000dd2:	f002 fbf9 	bl	80035c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8000ddc:	f000 f960 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	3730      	adds	r7, #48	; 0x30
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000244 	.word	0x20000244

08000dec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08c      	sub	sp, #48	; 0x30
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000df2:	f107 030c 	add.w	r3, r7, #12
 8000df6:	2224      	movs	r2, #36	; 0x24
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f002 fe9e 	bl	8003b3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e08:	4b20      	ldr	r3, [pc, #128]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e0a:	4a21      	ldr	r2, [pc, #132]	; (8000e90 <MX_TIM4_Init+0xa4>)
 8000e0c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000e0e:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e14:	4b1d      	ldr	r3, [pc, #116]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000e1a:	4b1c      	ldr	r3, [pc, #112]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e20:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e22:	4b1a      	ldr	r3, [pc, #104]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e28:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e36:	2301      	movs	r3, #1
 8000e38:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e42:	2300      	movs	r3, #0
 8000e44:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e46:	2301      	movs	r3, #1
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000e52:	f107 030c 	add.w	r3, r7, #12
 8000e56:	4619      	mov	r1, r3
 8000e58:	480c      	ldr	r0, [pc, #48]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e5a:	f001 fc13 	bl	8002684 <HAL_TIM_Encoder_Init>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000e64:	f000 f91c 	bl	80010a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	4619      	mov	r1, r3
 8000e74:	4805      	ldr	r0, [pc, #20]	; (8000e8c <MX_TIM4_Init+0xa0>)
 8000e76:	f002 fba7 	bl	80035c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000e80:	f000 f90e 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	3730      	adds	r7, #48	; 0x30
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	2000028c 	.word	0x2000028c
 8000e90:	40000800 	.word	0x40000800

08000e94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <MX_USART1_UART_Init+0x50>)
 8000e9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ea0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ea4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ecc:	f002 fc3d 	bl	800374a <HAL_UART_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ed6:	f000 f8e3 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200002d4 	.word	0x200002d4
 8000ee4:	40013800 	.word	0x40013800

08000ee8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eee:	f107 0310 	add.w	r3, r7, #16
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000efc:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	4a1c      	ldr	r2, [pc, #112]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f02:	f043 0320 	orr.w	r3, r3, #32
 8000f06:	6193      	str	r3, [r2, #24]
 8000f08:	4b1a      	ldr	r3, [pc, #104]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	f003 0320 	and.w	r3, r3, #32
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	4a16      	ldr	r2, [pc, #88]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	6193      	str	r3, [r2, #24]
 8000f20:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2c:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a10      	ldr	r2, [pc, #64]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f32:	f043 0308 	orr.w	r3, r3, #8
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <MX_GPIO_Init+0x8c>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f003 0308 	and.w	r3, r3, #8
 8000f40:	607b      	str	r3, [r7, #4]
 8000f42:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ENABLE_Pin|IN_A_Pin|IN_B_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2138      	movs	r1, #56	; 0x38
 8000f48:	480b      	ldr	r0, [pc, #44]	; (8000f78 <MX_GPIO_Init+0x90>)
 8000f4a:	f000 fdd7 	bl	8001afc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENABLE_Pin IN_A_Pin IN_B_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin|IN_A_Pin|IN_B_Pin;
 8000f4e:	2338      	movs	r3, #56	; 0x38
 8000f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5e:	f107 0310 	add.w	r3, r7, #16
 8000f62:	4619      	mov	r1, r3
 8000f64:	4804      	ldr	r0, [pc, #16]	; (8000f78 <MX_GPIO_Init+0x90>)
 8000f66:	f000 fc45 	bl	80017f4 <HAL_GPIO_Init>

}
 8000f6a:	bf00      	nop
 8000f6c:	3720      	adds	r7, #32
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40021000 	.word	0x40021000
 8000f78:	40010800 	.word	0x40010800

08000f7c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//central control function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a25      	ldr	r2, [pc, #148]	; (800101c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d142      	bne.n	8001012 <HAL_TIM_PeriodElapsedCallback+0x96>
		 * PASSAR VELOCIDADE ATUAL E ALVO PARA A FUNÇÃO DE CÁLCULO DE PID
		 * PASSAR O RESULTADO PARA O TIMER DE PWM
		 * VERIFICAR RESULTADOS
		 * */

		currentTick = HAL_GetTick();
 8000f8c:	f000 fb1a 	bl	80015c4 <HAL_GetTick>
 8000f90:	4603      	mov	r3, r0
 8000f92:	4a23      	ldr	r2, [pc, #140]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000f94:	6013      	str	r3, [r2, #0]

		//setPoint in PWM becomes encoder pulses
		//pulsesSetPoint = -(setPoint-127) * (float)HIGH_LEVEL_INPUT_TO_PWM_PERCENTAGE * MOTOR_MAX_PULSES; //high-level input to pulses (0-127)
		//pulsesSetPoint = (setPoint - 129) * (float)HIGH_LEVEL_INPUT_TO_PWM_PERCENTAGE * MOTOR_MAX_PULSES; //high-level input to pulses (129-255)

		if(pulsesSetPoint > 0){
 8000f96:	4b23      	ldr	r3, [pc, #140]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000f98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f9c:	f04f 0200 	mov.w	r2, #0
 8000fa0:	f04f 0300 	mov.w	r3, #0
 8000fa4:	f7ff fd28 	bl	80009f8 <__aeabi_dcmpgt>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d002      	beq.n	8000fb4 <HAL_TIM_PeriodElapsedCallback+0x38>
			motorClockWise();
 8000fae:	f000 f847 	bl	8001040 <motorClockWise>
 8000fb2:	e010      	b.n	8000fd6 <HAL_TIM_PeriodElapsedCallback+0x5a>
		}
		else if(pulsesSetPoint < 0){
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000fb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	f04f 0300 	mov.w	r3, #0
 8000fc2:	f7ff fcfb 	bl	80009bc <__aeabi_dcmplt>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d002      	beq.n	8000fd2 <HAL_TIM_PeriodElapsedCallback+0x56>
			motorAntiClockWise(); //TODO: analisar comportamento para velocidades no sentido anti-horário (negativas)
 8000fcc:	f000 f848 	bl	8001060 <motorAntiClockWise>
 8000fd0:	e001      	b.n	8000fd6 <HAL_TIM_PeriodElapsedCallback+0x5a>
		}
		else motorStop();
 8000fd2:	f000 f855 	bl	8001080 <motorStop>

		currentStep = TIM4->CNT;
 8000fd6:	4b14      	ldr	r3, [pc, #80]	; (8001028 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fda:	4a14      	ldr	r2, [pc, #80]	; (800102c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000fdc:	6013      	str	r3, [r2, #0]

		//current speed in pulses
		deltaSteps = currentStep - lastStep;
 8000fde:	4b13      	ldr	r3, [pc, #76]	; (800102c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	4a12      	ldr	r2, [pc, #72]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000fea:	6013      	str	r3, [r2, #0]

		//TYPECASTING PODE DAR PROBLEMA
		//dutyCycle += (uint32_t)computePwmValue(pulsesSetPoint, deltaSteps, &controller);
		//debug
		//printf("TEMPO: %ld, ENCODER_STEP: %d, SETPOINT_PULSES: %f\n\r, dutyCycle: %d", (currentTick - lastTick), deltaSteps, pulsesSetPoint, dutyCycle);
		printf("TEMPO: %ld, ENCODER_STEP: %ld\n\r", (currentTick - lastTick), deltaSteps);
 8000fec:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	4a0f      	ldr	r2, [pc, #60]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000ff8:	6812      	ldr	r2, [r2, #0]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480f      	ldr	r0, [pc, #60]	; (800103c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000ffe:	f003 fa05 	bl	800440c <iprintf>
		//CCR EM 0 -> DUTY CYCLE 0%
		//TIM3->CCR1 = dutyCycle;
		//TODO: gerar gráficos para avaliar o resultado

		//updates for next interruption
		lastStep = currentStep;
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a0a      	ldr	r2, [pc, #40]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001008:	6013      	str	r3, [r2, #0]
		lastTick = currentTick;
 800100a:	4b05      	ldr	r3, [pc, #20]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001010:	6013      	str	r3, [r2, #0]
	}
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000244 	.word	0x20000244
 8001020:	20000328 	.word	0x20000328
 8001024:	20000330 	.word	0x20000330
 8001028:	40000800 	.word	0x40000800
 800102c:	2000031c 	.word	0x2000031c
 8001030:	20000320 	.word	0x20000320
 8001034:	20000324 	.word	0x20000324
 8001038:	2000032c 	.word	0x2000032c
 800103c:	080065b0 	.word	0x080065b0

08001040 <motorClockWise>:

/**
 * IN A: ON
 * IN B: OFF
 * */
void motorClockWise(){
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, IN_A_Pin, GPIO_PIN_SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2110      	movs	r1, #16
 8001048:	4804      	ldr	r0, [pc, #16]	; (800105c <motorClockWise+0x1c>)
 800104a:	f000 fd57 	bl	8001afc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, IN_B_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2120      	movs	r1, #32
 8001052:	4802      	ldr	r0, [pc, #8]	; (800105c <motorClockWise+0x1c>)
 8001054:	f000 fd52 	bl	8001afc <HAL_GPIO_WritePin>
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40010800 	.word	0x40010800

08001060 <motorAntiClockWise>:

/**
 * IN A: OFF
 * IN B: ON
 * */
void motorAntiClockWise(){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, IN_A_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2110      	movs	r1, #16
 8001068:	4804      	ldr	r0, [pc, #16]	; (800107c <motorAntiClockWise+0x1c>)
 800106a:	f000 fd47 	bl	8001afc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, IN_B_Pin, GPIO_PIN_SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2120      	movs	r1, #32
 8001072:	4802      	ldr	r0, [pc, #8]	; (800107c <motorAntiClockWise+0x1c>)
 8001074:	f000 fd42 	bl	8001afc <HAL_GPIO_WritePin>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40010800 	.word	0x40010800

08001080 <motorStop>:
/**
 * IN A: OFF
 * IN B: OFF
 * */
//brakes to GND
void motorStop(){
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, IN_A_Pin, GPIO_PIN_RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	2110      	movs	r1, #16
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <motorStop+0x1c>)
 800108a:	f000 fd37 	bl	8001afc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, IN_B_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2120      	movs	r1, #32
 8001092:	4802      	ldr	r0, [pc, #8]	; (800109c <motorStop+0x1c>)
 8001094:	f000 fd32 	bl	8001afc <HAL_GPIO_WritePin>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40010800 	.word	0x40010800

080010a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a4:	b672      	cpsid	i
}
 80010a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <Error_Handler+0x8>

080010aa <pidInit>:



//the min and max values should consider the duty cycle %
//example: if the minValue is 10% duty cycle, the minimalPwm must be a value that reflects it
void pidInit(Pid* p, float minimalPwm, float maximumPwm, float kp, float ki, float kd){
 80010aa:	b480      	push	{r7}
 80010ac:	b085      	sub	sp, #20
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
 80010b6:	603b      	str	r3, [r7, #0]
    p->max = maximumPwm;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	60da      	str	r2, [r3, #12]
    p->min = minimalPwm;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	611a      	str	r2, [r3, #16]
    p->kp = kp;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	683a      	ldr	r2, [r7, #0]
 80010c8:	601a      	str	r2, [r3, #0]
    p->ki = ki;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	605a      	str	r2, [r3, #4]
    p->kd = kd;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	69fa      	ldr	r2, [r7, #28]
 80010d4:	609a      	str	r2, [r3, #8]
}
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr

080010e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010e6:	4b0e      	ldr	r3, [pc, #56]	; (8001120 <HAL_MspInit+0x40>)
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <HAL_MspInit+0x40>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6193      	str	r3, [r2, #24]
 80010f2:	4b0b      	ldr	r3, [pc, #44]	; (8001120 <HAL_MspInit+0x40>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b08      	ldr	r3, [pc, #32]	; (8001120 <HAL_MspInit+0x40>)
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	4a07      	ldr	r2, [pc, #28]	; (8001120 <HAL_MspInit+0x40>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001108:	61d3      	str	r3, [r2, #28]
 800110a:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_MspInit+0x40>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	40021000 	.word	0x40021000

08001124 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a16      	ldr	r2, [pc, #88]	; (800118c <HAL_TIM_Base_MspInit+0x68>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d10c      	bne.n	8001150 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001136:	4b16      	ldr	r3, [pc, #88]	; (8001190 <HAL_TIM_Base_MspInit+0x6c>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	4a15      	ldr	r2, [pc, #84]	; (8001190 <HAL_TIM_Base_MspInit+0x6c>)
 800113c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001140:	6193      	str	r3, [r2, #24]
 8001142:	4b13      	ldr	r3, [pc, #76]	; (8001190 <HAL_TIM_Base_MspInit+0x6c>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800114e:	e018      	b.n	8001182 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001158:	d113      	bne.n	8001182 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800115a:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <HAL_TIM_Base_MspInit+0x6c>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a0c      	ldr	r2, [pc, #48]	; (8001190 <HAL_TIM_Base_MspInit+0x6c>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	61d3      	str	r3, [r2, #28]
 8001166:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <HAL_TIM_Base_MspInit+0x6c>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2100      	movs	r1, #0
 8001176:	201c      	movs	r0, #28
 8001178:	f000 fb05 	bl	8001786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800117c:	201c      	movs	r0, #28
 800117e:	f000 fb1e 	bl	80017be <HAL_NVIC_EnableIRQ>
}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40012c00 	.word	0x40012c00
 8001190:	40021000 	.word	0x40021000

08001194 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM4)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a15      	ldr	r2, [pc, #84]	; (8001204 <HAL_TIM_Encoder_MspInit+0x70>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d123      	bne.n	80011fc <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011b4:	4b14      	ldr	r3, [pc, #80]	; (8001208 <HAL_TIM_Encoder_MspInit+0x74>)
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	4a13      	ldr	r2, [pc, #76]	; (8001208 <HAL_TIM_Encoder_MspInit+0x74>)
 80011ba:	f043 0304 	orr.w	r3, r3, #4
 80011be:	61d3      	str	r3, [r2, #28]
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <HAL_TIM_Encoder_MspInit+0x74>)
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	f003 0304 	and.w	r3, r3, #4
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011cc:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <HAL_TIM_Encoder_MspInit+0x74>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a0d      	ldr	r2, [pc, #52]	; (8001208 <HAL_TIM_Encoder_MspInit+0x74>)
 80011d2:	f043 0308 	orr.w	r3, r3, #8
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <HAL_TIM_Encoder_MspInit+0x74>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0308 	and.w	r3, r3, #8
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011e4:	23c0      	movs	r3, #192	; 0xc0
 80011e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f107 0310 	add.w	r3, r7, #16
 80011f4:	4619      	mov	r1, r3
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <HAL_TIM_Encoder_MspInit+0x78>)
 80011f8:	f000 fafc 	bl	80017f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80011fc:	bf00      	nop
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40000800 	.word	0x40000800
 8001208:	40021000 	.word	0x40021000
 800120c:	40010c00 	.word	0x40010c00

08001210 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a10      	ldr	r2, [pc, #64]	; (800126c <HAL_TIM_MspPostInit+0x5c>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d118      	bne.n	8001262 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001230:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <HAL_TIM_MspPostInit+0x60>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	4a0e      	ldr	r2, [pc, #56]	; (8001270 <HAL_TIM_MspPostInit+0x60>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6193      	str	r3, [r2, #24]
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <HAL_TIM_MspPostInit+0x60>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001248:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800124c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	2302      	movs	r3, #2
 8001254:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	4619      	mov	r1, r3
 800125c:	4805      	ldr	r0, [pc, #20]	; (8001274 <HAL_TIM_MspPostInit+0x64>)
 800125e:	f000 fac9 	bl	80017f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001262:	bf00      	nop
 8001264:	3720      	adds	r7, #32
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40012c00 	.word	0x40012c00
 8001270:	40021000 	.word	0x40021000
 8001274:	40010800 	.word	0x40010800

08001278 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a1c      	ldr	r2, [pc, #112]	; (8001304 <HAL_UART_MspInit+0x8c>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d131      	bne.n	80012fc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001298:	4b1b      	ldr	r3, [pc, #108]	; (8001308 <HAL_UART_MspInit+0x90>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <HAL_UART_MspInit+0x90>)
 800129e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <HAL_UART_MspInit+0x90>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_UART_MspInit+0x90>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a14      	ldr	r2, [pc, #80]	; (8001308 <HAL_UART_MspInit+0x90>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_UART_MspInit+0x90>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d2:	2303      	movs	r3, #3
 80012d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4619      	mov	r1, r3
 80012dc:	480b      	ldr	r0, [pc, #44]	; (800130c <HAL_UART_MspInit+0x94>)
 80012de:	f000 fa89 	bl	80017f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	4619      	mov	r1, r3
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <HAL_UART_MspInit+0x94>)
 80012f8:	f000 fa7c 	bl	80017f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80012fc:	bf00      	nop
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40013800 	.word	0x40013800
 8001308:	40021000 	.word	0x40021000
 800130c:	40010800 	.word	0x40010800

08001310 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001314:	e7fe      	b.n	8001314 <NMI_Handler+0x4>

08001316 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800131a:	e7fe      	b.n	800131a <HardFault_Handler+0x4>

0800131c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001320:	e7fe      	b.n	8001320 <MemManage_Handler+0x4>

08001322 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001326:	e7fe      	b.n	8001326 <BusFault_Handler+0x4>

08001328 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800132c:	e7fe      	b.n	800132c <UsageFault_Handler+0x4>

0800132e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr

0800133a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800133a:	b480      	push	{r7}
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr

08001346 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr

08001352 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001356:	f000 f923 	bl	80015a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001364:	4802      	ldr	r0, [pc, #8]	; (8001370 <TIM2_IRQHandler+0x10>)
 8001366:	f001 fabd 	bl	80028e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000244 	.word	0x20000244

08001374 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
	return 1;
 8001378:	2301      	movs	r3, #1
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <_kill>:

int _kill(int pid, int sig)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800138c:	f002 fbac 	bl	8003ae8 <__errno>
 8001390:	4603      	mov	r3, r0
 8001392:	2216      	movs	r2, #22
 8001394:	601a      	str	r2, [r3, #0]
	return -1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <_exit>:

void _exit (int status)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80013aa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff ffe7 	bl	8001382 <_kill>
	while (1) {}		/* Make sure we hang here */
 80013b4:	e7fe      	b.n	80013b4 <_exit+0x12>

080013b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b086      	sub	sp, #24
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	e00a      	b.n	80013de <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013c8:	f3af 8000 	nop.w
 80013cc:	4601      	mov	r1, r0
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	60ba      	str	r2, [r7, #8]
 80013d4:	b2ca      	uxtb	r2, r1
 80013d6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	3301      	adds	r3, #1
 80013dc:	617b      	str	r3, [r7, #20]
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dbf0      	blt.n	80013c8 <_read+0x12>
	}

return len;
 80013e6:	687b      	ldr	r3, [r7, #4]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <_close>:
	}
	return len;
}

int _close(int file)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	return -1;
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001416:	605a      	str	r2, [r3, #4]
	return 0;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <_isatty>:

int _isatty(int file)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	return 1;
 800142c:	2301      	movs	r3, #1
}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	return 0;
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001458:	4a14      	ldr	r2, [pc, #80]	; (80014ac <_sbrk+0x5c>)
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <_sbrk+0x60>)
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001464:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <_sbrk+0x64>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d102      	bne.n	8001472 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800146c:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <_sbrk+0x64>)
 800146e:	4a12      	ldr	r2, [pc, #72]	; (80014b8 <_sbrk+0x68>)
 8001470:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <_sbrk+0x64>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	429a      	cmp	r2, r3
 800147e:	d207      	bcs.n	8001490 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001480:	f002 fb32 	bl	8003ae8 <__errno>
 8001484:	4603      	mov	r3, r0
 8001486:	220c      	movs	r2, #12
 8001488:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800148e:	e009      	b.n	80014a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <_sbrk+0x64>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001496:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <_sbrk+0x64>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4413      	add	r3, r2
 800149e:	4a05      	ldr	r2, [pc, #20]	; (80014b4 <_sbrk+0x64>)
 80014a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014a2:	68fb      	ldr	r3, [r7, #12]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3718      	adds	r7, #24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20005000 	.word	0x20005000
 80014b0:	00000400 	.word	0x00000400
 80014b4:	20000358 	.word	0x20000358
 80014b8:	20000370 	.word	0x20000370

080014bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014c8:	f7ff fff8 	bl	80014bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014cc:	480b      	ldr	r0, [pc, #44]	; (80014fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014ce:	490c      	ldr	r1, [pc, #48]	; (8001500 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014d0:	4a0c      	ldr	r2, [pc, #48]	; (8001504 <LoopFillZerobss+0x16>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d4:	e002      	b.n	80014dc <LoopCopyDataInit>

080014d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014da:	3304      	adds	r3, #4

080014dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e0:	d3f9      	bcc.n	80014d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014e2:	4a09      	ldr	r2, [pc, #36]	; (8001508 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014e4:	4c09      	ldr	r4, [pc, #36]	; (800150c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e8:	e001      	b.n	80014ee <LoopFillZerobss>

080014ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ec:	3204      	adds	r2, #4

080014ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f0:	d3fb      	bcc.n	80014ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014f2:	f002 faff 	bl	8003af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014f6:	f7ff fadd 	bl	8000ab4 <main>
  bx lr
 80014fa:	4770      	bx	lr
  ldr r0, =_sdata
 80014fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001500:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001504:	080069dc 	.word	0x080069dc
  ldr r2, =_sbss
 8001508:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800150c:	20000370 	.word	0x20000370

08001510 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001510:	e7fe      	b.n	8001510 <ADC1_2_IRQHandler>
	...

08001514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <HAL_Init+0x28>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a07      	ldr	r2, [pc, #28]	; (800153c <HAL_Init+0x28>)
 800151e:	f043 0310 	orr.w	r3, r3, #16
 8001522:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001524:	2003      	movs	r0, #3
 8001526:	f000 f923 	bl	8001770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800152a:	200f      	movs	r0, #15
 800152c:	f000 f808 	bl	8001540 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001530:	f7ff fdd6 	bl	80010e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40022000 	.word	0x40022000

08001540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_InitTick+0x54>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <HAL_InitTick+0x58>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4619      	mov	r1, r3
 8001552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001556:	fbb3 f3f1 	udiv	r3, r3, r1
 800155a:	fbb2 f3f3 	udiv	r3, r2, r3
 800155e:	4618      	mov	r0, r3
 8001560:	f000 f93b 	bl	80017da <HAL_SYSTICK_Config>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e00e      	b.n	800158c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b0f      	cmp	r3, #15
 8001572:	d80a      	bhi.n	800158a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001574:	2200      	movs	r2, #0
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800157c:	f000 f903 	bl	8001786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001580:	4a06      	ldr	r2, [pc, #24]	; (800159c <HAL_InitTick+0x5c>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001586:	2300      	movs	r3, #0
 8001588:	e000      	b.n	800158c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000000 	.word	0x20000000
 8001598:	20000008 	.word	0x20000008
 800159c:	20000004 	.word	0x20000004

080015a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015a4:	4b05      	ldr	r3, [pc, #20]	; (80015bc <HAL_IncTick+0x1c>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	461a      	mov	r2, r3
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <HAL_IncTick+0x20>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4413      	add	r3, r2
 80015b0:	4a03      	ldr	r2, [pc, #12]	; (80015c0 <HAL_IncTick+0x20>)
 80015b2:	6013      	str	r3, [r2, #0]
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	20000008 	.word	0x20000008
 80015c0:	2000035c 	.word	0x2000035c

080015c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return uwTick;
 80015c8:	4b02      	ldr	r3, [pc, #8]	; (80015d4 <HAL_GetTick+0x10>)
 80015ca:	681b      	ldr	r3, [r3, #0]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	2000035c 	.word	0x2000035c

080015d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015e8:	4b0c      	ldr	r3, [pc, #48]	; (800161c <__NVIC_SetPriorityGrouping+0x44>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015f4:	4013      	ands	r3, r2
 80015f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800160a:	4a04      	ldr	r2, [pc, #16]	; (800161c <__NVIC_SetPriorityGrouping+0x44>)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	60d3      	str	r3, [r2, #12]
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001624:	4b04      	ldr	r3, [pc, #16]	; (8001638 <__NVIC_GetPriorityGrouping+0x18>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	f003 0307 	and.w	r3, r3, #7
}
 800162e:	4618      	mov	r0, r3
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	2b00      	cmp	r3, #0
 800164c:	db0b      	blt.n	8001666 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	f003 021f 	and.w	r2, r3, #31
 8001654:	4906      	ldr	r1, [pc, #24]	; (8001670 <__NVIC_EnableIRQ+0x34>)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	095b      	lsrs	r3, r3, #5
 800165c:	2001      	movs	r0, #1
 800165e:	fa00 f202 	lsl.w	r2, r0, r2
 8001662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100

08001674 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	6039      	str	r1, [r7, #0]
 800167e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001684:	2b00      	cmp	r3, #0
 8001686:	db0a      	blt.n	800169e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	b2da      	uxtb	r2, r3
 800168c:	490c      	ldr	r1, [pc, #48]	; (80016c0 <__NVIC_SetPriority+0x4c>)
 800168e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001692:	0112      	lsls	r2, r2, #4
 8001694:	b2d2      	uxtb	r2, r2
 8001696:	440b      	add	r3, r1
 8001698:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800169c:	e00a      	b.n	80016b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	b2da      	uxtb	r2, r3
 80016a2:	4908      	ldr	r1, [pc, #32]	; (80016c4 <__NVIC_SetPriority+0x50>)
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	f003 030f 	and.w	r3, r3, #15
 80016aa:	3b04      	subs	r3, #4
 80016ac:	0112      	lsls	r2, r2, #4
 80016ae:	b2d2      	uxtb	r2, r2
 80016b0:	440b      	add	r3, r1
 80016b2:	761a      	strb	r2, [r3, #24]
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	e000e100 	.word	0xe000e100
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b089      	sub	sp, #36	; 0x24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	f1c3 0307 	rsb	r3, r3, #7
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	bf28      	it	cs
 80016e6:	2304      	movcs	r3, #4
 80016e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	3304      	adds	r3, #4
 80016ee:	2b06      	cmp	r3, #6
 80016f0:	d902      	bls.n	80016f8 <NVIC_EncodePriority+0x30>
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	3b03      	subs	r3, #3
 80016f6:	e000      	b.n	80016fa <NVIC_EncodePriority+0x32>
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	43da      	mvns	r2, r3
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	401a      	ands	r2, r3
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001710:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	fa01 f303 	lsl.w	r3, r1, r3
 800171a:	43d9      	mvns	r1, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001720:	4313      	orrs	r3, r2
         );
}
 8001722:	4618      	mov	r0, r3
 8001724:	3724      	adds	r7, #36	; 0x24
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800173c:	d301      	bcc.n	8001742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800173e:	2301      	movs	r3, #1
 8001740:	e00f      	b.n	8001762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001742:	4a0a      	ldr	r2, [pc, #40]	; (800176c <SysTick_Config+0x40>)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3b01      	subs	r3, #1
 8001748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800174a:	210f      	movs	r1, #15
 800174c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001750:	f7ff ff90 	bl	8001674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <SysTick_Config+0x40>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800175a:	4b04      	ldr	r3, [pc, #16]	; (800176c <SysTick_Config+0x40>)
 800175c:	2207      	movs	r2, #7
 800175e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	e000e010 	.word	0xe000e010

08001770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ff2d 	bl	80015d8 <__NVIC_SetPriorityGrouping>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001786:	b580      	push	{r7, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af00      	add	r7, sp, #0
 800178c:	4603      	mov	r3, r0
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	607a      	str	r2, [r7, #4]
 8001792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001798:	f7ff ff42 	bl	8001620 <__NVIC_GetPriorityGrouping>
 800179c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	68b9      	ldr	r1, [r7, #8]
 80017a2:	6978      	ldr	r0, [r7, #20]
 80017a4:	f7ff ff90 	bl	80016c8 <NVIC_EncodePriority>
 80017a8:	4602      	mov	r2, r0
 80017aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ae:	4611      	mov	r1, r2
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ff5f 	bl	8001674 <__NVIC_SetPriority>
}
 80017b6:	bf00      	nop
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	4603      	mov	r3, r0
 80017c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ff35 	bl	800163c <__NVIC_EnableIRQ>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ffa2 	bl	800172c <SysTick_Config>
 80017e8:	4603      	mov	r3, r0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b08b      	sub	sp, #44	; 0x2c
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001802:	2300      	movs	r3, #0
 8001804:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001806:	e169      	b.n	8001adc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001808:	2201      	movs	r2, #1
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	69fa      	ldr	r2, [r7, #28]
 8001818:	4013      	ands	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	429a      	cmp	r2, r3
 8001822:	f040 8158 	bne.w	8001ad6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	4a9a      	ldr	r2, [pc, #616]	; (8001a94 <HAL_GPIO_Init+0x2a0>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d05e      	beq.n	80018ee <HAL_GPIO_Init+0xfa>
 8001830:	4a98      	ldr	r2, [pc, #608]	; (8001a94 <HAL_GPIO_Init+0x2a0>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d875      	bhi.n	8001922 <HAL_GPIO_Init+0x12e>
 8001836:	4a98      	ldr	r2, [pc, #608]	; (8001a98 <HAL_GPIO_Init+0x2a4>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d058      	beq.n	80018ee <HAL_GPIO_Init+0xfa>
 800183c:	4a96      	ldr	r2, [pc, #600]	; (8001a98 <HAL_GPIO_Init+0x2a4>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d86f      	bhi.n	8001922 <HAL_GPIO_Init+0x12e>
 8001842:	4a96      	ldr	r2, [pc, #600]	; (8001a9c <HAL_GPIO_Init+0x2a8>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d052      	beq.n	80018ee <HAL_GPIO_Init+0xfa>
 8001848:	4a94      	ldr	r2, [pc, #592]	; (8001a9c <HAL_GPIO_Init+0x2a8>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d869      	bhi.n	8001922 <HAL_GPIO_Init+0x12e>
 800184e:	4a94      	ldr	r2, [pc, #592]	; (8001aa0 <HAL_GPIO_Init+0x2ac>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d04c      	beq.n	80018ee <HAL_GPIO_Init+0xfa>
 8001854:	4a92      	ldr	r2, [pc, #584]	; (8001aa0 <HAL_GPIO_Init+0x2ac>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d863      	bhi.n	8001922 <HAL_GPIO_Init+0x12e>
 800185a:	4a92      	ldr	r2, [pc, #584]	; (8001aa4 <HAL_GPIO_Init+0x2b0>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d046      	beq.n	80018ee <HAL_GPIO_Init+0xfa>
 8001860:	4a90      	ldr	r2, [pc, #576]	; (8001aa4 <HAL_GPIO_Init+0x2b0>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d85d      	bhi.n	8001922 <HAL_GPIO_Init+0x12e>
 8001866:	2b12      	cmp	r3, #18
 8001868:	d82a      	bhi.n	80018c0 <HAL_GPIO_Init+0xcc>
 800186a:	2b12      	cmp	r3, #18
 800186c:	d859      	bhi.n	8001922 <HAL_GPIO_Init+0x12e>
 800186e:	a201      	add	r2, pc, #4	; (adr r2, 8001874 <HAL_GPIO_Init+0x80>)
 8001870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001874:	080018ef 	.word	0x080018ef
 8001878:	080018c9 	.word	0x080018c9
 800187c:	080018db 	.word	0x080018db
 8001880:	0800191d 	.word	0x0800191d
 8001884:	08001923 	.word	0x08001923
 8001888:	08001923 	.word	0x08001923
 800188c:	08001923 	.word	0x08001923
 8001890:	08001923 	.word	0x08001923
 8001894:	08001923 	.word	0x08001923
 8001898:	08001923 	.word	0x08001923
 800189c:	08001923 	.word	0x08001923
 80018a0:	08001923 	.word	0x08001923
 80018a4:	08001923 	.word	0x08001923
 80018a8:	08001923 	.word	0x08001923
 80018ac:	08001923 	.word	0x08001923
 80018b0:	08001923 	.word	0x08001923
 80018b4:	08001923 	.word	0x08001923
 80018b8:	080018d1 	.word	0x080018d1
 80018bc:	080018e5 	.word	0x080018e5
 80018c0:	4a79      	ldr	r2, [pc, #484]	; (8001aa8 <HAL_GPIO_Init+0x2b4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d013      	beq.n	80018ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018c6:	e02c      	b.n	8001922 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	623b      	str	r3, [r7, #32]
          break;
 80018ce:	e029      	b.n	8001924 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	3304      	adds	r3, #4
 80018d6:	623b      	str	r3, [r7, #32]
          break;
 80018d8:	e024      	b.n	8001924 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	3308      	adds	r3, #8
 80018e0:	623b      	str	r3, [r7, #32]
          break;
 80018e2:	e01f      	b.n	8001924 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	330c      	adds	r3, #12
 80018ea:	623b      	str	r3, [r7, #32]
          break;
 80018ec:	e01a      	b.n	8001924 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d102      	bne.n	80018fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018f6:	2304      	movs	r3, #4
 80018f8:	623b      	str	r3, [r7, #32]
          break;
 80018fa:	e013      	b.n	8001924 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d105      	bne.n	8001910 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001904:	2308      	movs	r3, #8
 8001906:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	69fa      	ldr	r2, [r7, #28]
 800190c:	611a      	str	r2, [r3, #16]
          break;
 800190e:	e009      	b.n	8001924 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001910:	2308      	movs	r3, #8
 8001912:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	69fa      	ldr	r2, [r7, #28]
 8001918:	615a      	str	r2, [r3, #20]
          break;
 800191a:	e003      	b.n	8001924 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800191c:	2300      	movs	r3, #0
 800191e:	623b      	str	r3, [r7, #32]
          break;
 8001920:	e000      	b.n	8001924 <HAL_GPIO_Init+0x130>
          break;
 8001922:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	2bff      	cmp	r3, #255	; 0xff
 8001928:	d801      	bhi.n	800192e <HAL_GPIO_Init+0x13a>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	e001      	b.n	8001932 <HAL_GPIO_Init+0x13e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	3304      	adds	r3, #4
 8001932:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	2bff      	cmp	r3, #255	; 0xff
 8001938:	d802      	bhi.n	8001940 <HAL_GPIO_Init+0x14c>
 800193a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	e002      	b.n	8001946 <HAL_GPIO_Init+0x152>
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	3b08      	subs	r3, #8
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	210f      	movs	r1, #15
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	fa01 f303 	lsl.w	r3, r1, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	401a      	ands	r2, r3
 8001958:	6a39      	ldr	r1, [r7, #32]
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	431a      	orrs	r2, r3
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196e:	2b00      	cmp	r3, #0
 8001970:	f000 80b1 	beq.w	8001ad6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001974:	4b4d      	ldr	r3, [pc, #308]	; (8001aac <HAL_GPIO_Init+0x2b8>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	4a4c      	ldr	r2, [pc, #304]	; (8001aac <HAL_GPIO_Init+0x2b8>)
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	6193      	str	r3, [r2, #24]
 8001980:	4b4a      	ldr	r3, [pc, #296]	; (8001aac <HAL_GPIO_Init+0x2b8>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800198c:	4a48      	ldr	r2, [pc, #288]	; (8001ab0 <HAL_GPIO_Init+0x2bc>)
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	089b      	lsrs	r3, r3, #2
 8001992:	3302      	adds	r3, #2
 8001994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001998:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	220f      	movs	r2, #15
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	4013      	ands	r3, r2
 80019ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a40      	ldr	r2, [pc, #256]	; (8001ab4 <HAL_GPIO_Init+0x2c0>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d013      	beq.n	80019e0 <HAL_GPIO_Init+0x1ec>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a3f      	ldr	r2, [pc, #252]	; (8001ab8 <HAL_GPIO_Init+0x2c4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d00d      	beq.n	80019dc <HAL_GPIO_Init+0x1e8>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a3e      	ldr	r2, [pc, #248]	; (8001abc <HAL_GPIO_Init+0x2c8>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d007      	beq.n	80019d8 <HAL_GPIO_Init+0x1e4>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4a3d      	ldr	r2, [pc, #244]	; (8001ac0 <HAL_GPIO_Init+0x2cc>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d101      	bne.n	80019d4 <HAL_GPIO_Init+0x1e0>
 80019d0:	2303      	movs	r3, #3
 80019d2:	e006      	b.n	80019e2 <HAL_GPIO_Init+0x1ee>
 80019d4:	2304      	movs	r3, #4
 80019d6:	e004      	b.n	80019e2 <HAL_GPIO_Init+0x1ee>
 80019d8:	2302      	movs	r3, #2
 80019da:	e002      	b.n	80019e2 <HAL_GPIO_Init+0x1ee>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <HAL_GPIO_Init+0x1ee>
 80019e0:	2300      	movs	r3, #0
 80019e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019e4:	f002 0203 	and.w	r2, r2, #3
 80019e8:	0092      	lsls	r2, r2, #2
 80019ea:	4093      	lsls	r3, r2
 80019ec:	68fa      	ldr	r2, [r7, #12]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019f2:	492f      	ldr	r1, [pc, #188]	; (8001ab0 <HAL_GPIO_Init+0x2bc>)
 80019f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f6:	089b      	lsrs	r3, r3, #2
 80019f8:	3302      	adds	r3, #2
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d006      	beq.n	8001a1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a0c:	4b2d      	ldr	r3, [pc, #180]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	492c      	ldr	r1, [pc, #176]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	608b      	str	r3, [r1, #8]
 8001a18:	e006      	b.n	8001a28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a1a:	4b2a      	ldr	r3, [pc, #168]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	4928      	ldr	r1, [pc, #160]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a24:	4013      	ands	r3, r2
 8001a26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d006      	beq.n	8001a42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	4922      	ldr	r1, [pc, #136]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	60cb      	str	r3, [r1, #12]
 8001a40:	e006      	b.n	8001a50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a42:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	491e      	ldr	r1, [pc, #120]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d006      	beq.n	8001a6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a5c:	4b19      	ldr	r3, [pc, #100]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	4918      	ldr	r1, [pc, #96]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	604b      	str	r3, [r1, #4]
 8001a68:	e006      	b.n	8001a78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	43db      	mvns	r3, r3
 8001a72:	4914      	ldr	r1, [pc, #80]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a74:	4013      	ands	r3, r2
 8001a76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d021      	beq.n	8001ac8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	490e      	ldr	r1, [pc, #56]	; (8001ac4 <HAL_GPIO_Init+0x2d0>)
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	600b      	str	r3, [r1, #0]
 8001a90:	e021      	b.n	8001ad6 <HAL_GPIO_Init+0x2e2>
 8001a92:	bf00      	nop
 8001a94:	10320000 	.word	0x10320000
 8001a98:	10310000 	.word	0x10310000
 8001a9c:	10220000 	.word	0x10220000
 8001aa0:	10210000 	.word	0x10210000
 8001aa4:	10120000 	.word	0x10120000
 8001aa8:	10110000 	.word	0x10110000
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40010000 	.word	0x40010000
 8001ab4:	40010800 	.word	0x40010800
 8001ab8:	40010c00 	.word	0x40010c00
 8001abc:	40011000 	.word	0x40011000
 8001ac0:	40011400 	.word	0x40011400
 8001ac4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_GPIO_Init+0x304>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	4909      	ldr	r1, [pc, #36]	; (8001af8 <HAL_GPIO_Init+0x304>)
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad8:	3301      	adds	r3, #1
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f47f ae8e 	bne.w	8001808 <HAL_GPIO_Init+0x14>
  }
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	372c      	adds	r7, #44	; 0x2c
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr
 8001af8:	40010400 	.word	0x40010400

08001afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	807b      	strh	r3, [r7, #2]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b0c:	787b      	ldrb	r3, [r7, #1]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b12:	887a      	ldrh	r2, [r7, #2]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b18:	e003      	b.n	8001b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b1a:	887b      	ldrh	r3, [r7, #2]
 8001b1c:	041a      	lsls	r2, r3, #16
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	611a      	str	r2, [r3, #16]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e272      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8087 	beq.w	8001c5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b4c:	4b92      	ldr	r3, [pc, #584]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 030c 	and.w	r3, r3, #12
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	d00c      	beq.n	8001b72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b58:	4b8f      	ldr	r3, [pc, #572]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	d112      	bne.n	8001b8a <HAL_RCC_OscConfig+0x5e>
 8001b64:	4b8c      	ldr	r3, [pc, #560]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b70:	d10b      	bne.n	8001b8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b72:	4b89      	ldr	r3, [pc, #548]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d06c      	beq.n	8001c58 <HAL_RCC_OscConfig+0x12c>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d168      	bne.n	8001c58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e24c      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b92:	d106      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x76>
 8001b94:	4b80      	ldr	r3, [pc, #512]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a7f      	ldr	r2, [pc, #508]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	e02e      	b.n	8001c00 <HAL_RCC_OscConfig+0xd4>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x98>
 8001baa:	4b7b      	ldr	r3, [pc, #492]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a7a      	ldr	r2, [pc, #488]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	4b78      	ldr	r3, [pc, #480]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a77      	ldr	r2, [pc, #476]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	e01d      	b.n	8001c00 <HAL_RCC_OscConfig+0xd4>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bcc:	d10c      	bne.n	8001be8 <HAL_RCC_OscConfig+0xbc>
 8001bce:	4b72      	ldr	r3, [pc, #456]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a71      	ldr	r2, [pc, #452]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	4b6f      	ldr	r3, [pc, #444]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a6e      	ldr	r2, [pc, #440]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	e00b      	b.n	8001c00 <HAL_RCC_OscConfig+0xd4>
 8001be8:	4b6b      	ldr	r3, [pc, #428]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a6a      	ldr	r2, [pc, #424]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	4b68      	ldr	r3, [pc, #416]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a67      	ldr	r2, [pc, #412]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bfe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d013      	beq.n	8001c30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fcdc 	bl	80015c4 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c10:	f7ff fcd8 	bl	80015c4 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b64      	cmp	r3, #100	; 0x64
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e200      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c22:	4b5d      	ldr	r3, [pc, #372]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0xe4>
 8001c2e:	e014      	b.n	8001c5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff fcc8 	bl	80015c4 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c38:	f7ff fcc4 	bl	80015c4 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b64      	cmp	r3, #100	; 0x64
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e1ec      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4a:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x10c>
 8001c56:	e000      	b.n	8001c5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d063      	beq.n	8001d2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c66:	4b4c      	ldr	r3, [pc, #304]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00b      	beq.n	8001c8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c72:	4b49      	ldr	r3, [pc, #292]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 030c 	and.w	r3, r3, #12
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d11c      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x18c>
 8001c7e:	4b46      	ldr	r3, [pc, #280]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d116      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8a:	4b43      	ldr	r3, [pc, #268]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d005      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x176>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d001      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e1c0      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca2:	4b3d      	ldr	r3, [pc, #244]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	4939      	ldr	r1, [pc, #228]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb6:	e03a      	b.n	8001d2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d020      	beq.n	8001d02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc0:	4b36      	ldr	r3, [pc, #216]	; (8001d9c <HAL_RCC_OscConfig+0x270>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff fc7d 	bl	80015c4 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cce:	f7ff fc79 	bl	80015c4 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e1a1      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce0:	4b2d      	ldr	r3, [pc, #180]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0f0      	beq.n	8001cce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cec:	4b2a      	ldr	r3, [pc, #168]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	00db      	lsls	r3, r3, #3
 8001cfa:	4927      	ldr	r1, [pc, #156]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	600b      	str	r3, [r1, #0]
 8001d00:	e015      	b.n	8001d2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d02:	4b26      	ldr	r3, [pc, #152]	; (8001d9c <HAL_RCC_OscConfig+0x270>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7ff fc5c 	bl	80015c4 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d10:	f7ff fc58 	bl	80015c4 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e180      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d22:	4b1d      	ldr	r3, [pc, #116]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1f0      	bne.n	8001d10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d03a      	beq.n	8001db0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d019      	beq.n	8001d76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d42:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <HAL_RCC_OscConfig+0x274>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d48:	f7ff fc3c 	bl	80015c4 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d50:	f7ff fc38 	bl	80015c4 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e160      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d62:	4b0d      	ldr	r3, [pc, #52]	; (8001d98 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d0f0      	beq.n	8001d50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f000 face 	bl	8002310 <RCC_Delay>
 8001d74:	e01c      	b.n	8001db0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <HAL_RCC_OscConfig+0x274>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7c:	f7ff fc22 	bl	80015c4 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d82:	e00f      	b.n	8001da4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d84:	f7ff fc1e 	bl	80015c4 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d908      	bls.n	8001da4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e146      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
 8001d96:	bf00      	nop
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	42420000 	.word	0x42420000
 8001da0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da4:	4b92      	ldr	r3, [pc, #584]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1e9      	bne.n	8001d84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	f000 80a6 	beq.w	8001f0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dc2:	4b8b      	ldr	r3, [pc, #556]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d10d      	bne.n	8001dea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dce:	4b88      	ldr	r3, [pc, #544]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	4a87      	ldr	r2, [pc, #540]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001dd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd8:	61d3      	str	r3, [r2, #28]
 8001dda:	4b85      	ldr	r3, [pc, #532]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001de6:	2301      	movs	r3, #1
 8001de8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dea:	4b82      	ldr	r3, [pc, #520]	; (8001ff4 <HAL_RCC_OscConfig+0x4c8>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d118      	bne.n	8001e28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001df6:	4b7f      	ldr	r3, [pc, #508]	; (8001ff4 <HAL_RCC_OscConfig+0x4c8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a7e      	ldr	r2, [pc, #504]	; (8001ff4 <HAL_RCC_OscConfig+0x4c8>)
 8001dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e02:	f7ff fbdf 	bl	80015c4 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e0a:	f7ff fbdb 	bl	80015c4 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b64      	cmp	r3, #100	; 0x64
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e103      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1c:	4b75      	ldr	r3, [pc, #468]	; (8001ff4 <HAL_RCC_OscConfig+0x4c8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d106      	bne.n	8001e3e <HAL_RCC_OscConfig+0x312>
 8001e30:	4b6f      	ldr	r3, [pc, #444]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	4a6e      	ldr	r2, [pc, #440]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	6213      	str	r3, [r2, #32]
 8001e3c:	e02d      	b.n	8001e9a <HAL_RCC_OscConfig+0x36e>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10c      	bne.n	8001e60 <HAL_RCC_OscConfig+0x334>
 8001e46:	4b6a      	ldr	r3, [pc, #424]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4a69      	ldr	r2, [pc, #420]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	f023 0301 	bic.w	r3, r3, #1
 8001e50:	6213      	str	r3, [r2, #32]
 8001e52:	4b67      	ldr	r3, [pc, #412]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a66      	ldr	r2, [pc, #408]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	f023 0304 	bic.w	r3, r3, #4
 8001e5c:	6213      	str	r3, [r2, #32]
 8001e5e:	e01c      	b.n	8001e9a <HAL_RCC_OscConfig+0x36e>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	2b05      	cmp	r3, #5
 8001e66:	d10c      	bne.n	8001e82 <HAL_RCC_OscConfig+0x356>
 8001e68:	4b61      	ldr	r3, [pc, #388]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e6e:	f043 0304 	orr.w	r3, r3, #4
 8001e72:	6213      	str	r3, [r2, #32]
 8001e74:	4b5e      	ldr	r3, [pc, #376]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	4a5d      	ldr	r2, [pc, #372]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	f043 0301 	orr.w	r3, r3, #1
 8001e7e:	6213      	str	r3, [r2, #32]
 8001e80:	e00b      	b.n	8001e9a <HAL_RCC_OscConfig+0x36e>
 8001e82:	4b5b      	ldr	r3, [pc, #364]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	4a5a      	ldr	r2, [pc, #360]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e88:	f023 0301 	bic.w	r3, r3, #1
 8001e8c:	6213      	str	r3, [r2, #32]
 8001e8e:	4b58      	ldr	r3, [pc, #352]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	4a57      	ldr	r2, [pc, #348]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	f023 0304 	bic.w	r3, r3, #4
 8001e98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d015      	beq.n	8001ece <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea2:	f7ff fb8f 	bl	80015c4 <HAL_GetTick>
 8001ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea8:	e00a      	b.n	8001ec0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eaa:	f7ff fb8b 	bl	80015c4 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e0b1      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec0:	4b4b      	ldr	r3, [pc, #300]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d0ee      	beq.n	8001eaa <HAL_RCC_OscConfig+0x37e>
 8001ecc:	e014      	b.n	8001ef8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ece:	f7ff fb79 	bl	80015c4 <HAL_GetTick>
 8001ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed4:	e00a      	b.n	8001eec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed6:	f7ff fb75 	bl	80015c4 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e09b      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eec:	4b40      	ldr	r3, [pc, #256]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1ee      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ef8:	7dfb      	ldrb	r3, [r7, #23]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d105      	bne.n	8001f0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001efe:	4b3c      	ldr	r3, [pc, #240]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	4a3b      	ldr	r2, [pc, #236]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f000 8087 	beq.w	8002022 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f14:	4b36      	ldr	r3, [pc, #216]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 030c 	and.w	r3, r3, #12
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d061      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d146      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f28:	4b33      	ldr	r3, [pc, #204]	; (8001ff8 <HAL_RCC_OscConfig+0x4cc>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2e:	f7ff fb49 	bl	80015c4 <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f36:	f7ff fb45 	bl	80015c4 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e06d      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f48:	4b29      	ldr	r3, [pc, #164]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f0      	bne.n	8001f36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f5c:	d108      	bne.n	8001f70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f5e:	4b24      	ldr	r3, [pc, #144]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	4921      	ldr	r1, [pc, #132]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f70:	4b1f      	ldr	r3, [pc, #124]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a19      	ldr	r1, [r3, #32]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f80:	430b      	orrs	r3, r1
 8001f82:	491b      	ldr	r1, [pc, #108]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f88:	4b1b      	ldr	r3, [pc, #108]	; (8001ff8 <HAL_RCC_OscConfig+0x4cc>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8e:	f7ff fb19 	bl	80015c4 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f96:	f7ff fb15 	bl	80015c4 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e03d      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0f0      	beq.n	8001f96 <HAL_RCC_OscConfig+0x46a>
 8001fb4:	e035      	b.n	8002022 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <HAL_RCC_OscConfig+0x4cc>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbc:	f7ff fb02 	bl	80015c4 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc4:	f7ff fafe 	bl	80015c4 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e026      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_RCC_OscConfig+0x4c4>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x498>
 8001fe2:	e01e      	b.n	8002022 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e019      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40007000 	.word	0x40007000
 8001ff8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_RCC_OscConfig+0x500>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	429a      	cmp	r2, r3
 800200e:	d106      	bne.n	800201e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201a:	429a      	cmp	r2, r3
 800201c:	d001      	beq.n	8002022 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40021000 	.word	0x40021000

08002030 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d101      	bne.n	8002044 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e0d0      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002044:	4b6a      	ldr	r3, [pc, #424]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d910      	bls.n	8002074 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002052:	4b67      	ldr	r3, [pc, #412]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f023 0207 	bic.w	r2, r3, #7
 800205a:	4965      	ldr	r1, [pc, #404]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002062:	4b63      	ldr	r3, [pc, #396]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	429a      	cmp	r2, r3
 800206e:	d001      	beq.n	8002074 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e0b8      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d020      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	d005      	beq.n	8002098 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800208c:	4b59      	ldr	r3, [pc, #356]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	4a58      	ldr	r2, [pc, #352]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002096:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0308 	and.w	r3, r3, #8
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d005      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020a4:	4b53      	ldr	r3, [pc, #332]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	4a52      	ldr	r2, [pc, #328]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020b0:	4b50      	ldr	r3, [pc, #320]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	494d      	ldr	r1, [pc, #308]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d040      	beq.n	8002150 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d107      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020d6:	4b47      	ldr	r3, [pc, #284]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d115      	bne.n	800210e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e07f      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d107      	bne.n	80020fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ee:	4b41      	ldr	r3, [pc, #260]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d109      	bne.n	800210e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e073      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fe:	4b3d      	ldr	r3, [pc, #244]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e06b      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800210e:	4b39      	ldr	r3, [pc, #228]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f023 0203 	bic.w	r2, r3, #3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	4936      	ldr	r1, [pc, #216]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	4313      	orrs	r3, r2
 800211e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002120:	f7ff fa50 	bl	80015c4 <HAL_GetTick>
 8002124:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002126:	e00a      	b.n	800213e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002128:	f7ff fa4c 	bl	80015c4 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	f241 3288 	movw	r2, #5000	; 0x1388
 8002136:	4293      	cmp	r3, r2
 8002138:	d901      	bls.n	800213e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e053      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800213e:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f003 020c 	and.w	r2, r3, #12
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	429a      	cmp	r2, r3
 800214e:	d1eb      	bne.n	8002128 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002150:	4b27      	ldr	r3, [pc, #156]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d210      	bcs.n	8002180 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215e:	4b24      	ldr	r3, [pc, #144]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 0207 	bic.w	r2, r3, #7
 8002166:	4922      	ldr	r1, [pc, #136]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	4313      	orrs	r3, r2
 800216c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800216e:	4b20      	ldr	r3, [pc, #128]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	429a      	cmp	r2, r3
 800217a:	d001      	beq.n	8002180 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e032      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	2b00      	cmp	r3, #0
 800218a:	d008      	beq.n	800219e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800218c:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	4916      	ldr	r1, [pc, #88]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	4313      	orrs	r3, r2
 800219c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0308 	and.w	r3, r3, #8
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d009      	beq.n	80021be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	490e      	ldr	r1, [pc, #56]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021be:	f000 f821 	bl	8002204 <HAL_RCC_GetSysClockFreq>
 80021c2:	4602      	mov	r2, r0
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	091b      	lsrs	r3, r3, #4
 80021ca:	f003 030f 	and.w	r3, r3, #15
 80021ce:	490a      	ldr	r1, [pc, #40]	; (80021f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021d0:	5ccb      	ldrb	r3, [r1, r3]
 80021d2:	fa22 f303 	lsr.w	r3, r2, r3
 80021d6:	4a09      	ldr	r2, [pc, #36]	; (80021fc <HAL_RCC_ClockConfig+0x1cc>)
 80021d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021da:	4b09      	ldr	r3, [pc, #36]	; (8002200 <HAL_RCC_ClockConfig+0x1d0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff f9ae 	bl	8001540 <HAL_InitTick>

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40022000 	.word	0x40022000
 80021f4:	40021000 	.word	0x40021000
 80021f8:	080065d0 	.word	0x080065d0
 80021fc:	20000000 	.word	0x20000000
 8002200:	20000004 	.word	0x20000004

08002204 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002204:	b480      	push	{r7}
 8002206:	b087      	sub	sp, #28
 8002208:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	2300      	movs	r3, #0
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	2300      	movs	r3, #0
 8002218:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800221e:	4b1e      	ldr	r3, [pc, #120]	; (8002298 <HAL_RCC_GetSysClockFreq+0x94>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f003 030c 	and.w	r3, r3, #12
 800222a:	2b04      	cmp	r3, #4
 800222c:	d002      	beq.n	8002234 <HAL_RCC_GetSysClockFreq+0x30>
 800222e:	2b08      	cmp	r3, #8
 8002230:	d003      	beq.n	800223a <HAL_RCC_GetSysClockFreq+0x36>
 8002232:	e027      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCC_GetSysClockFreq+0x98>)
 8002236:	613b      	str	r3, [r7, #16]
      break;
 8002238:	e027      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	0c9b      	lsrs	r3, r3, #18
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	4a17      	ldr	r2, [pc, #92]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002244:	5cd3      	ldrb	r3, [r2, r3]
 8002246:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d010      	beq.n	8002274 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <HAL_RCC_GetSysClockFreq+0x94>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	0c5b      	lsrs	r3, r3, #17
 8002258:	f003 0301 	and.w	r3, r3, #1
 800225c:	4a11      	ldr	r2, [pc, #68]	; (80022a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800225e:	5cd3      	ldrb	r3, [r2, r3]
 8002260:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a0d      	ldr	r2, [pc, #52]	; (800229c <HAL_RCC_GetSysClockFreq+0x98>)
 8002266:	fb03 f202 	mul.w	r2, r3, r2
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	e004      	b.n	800227e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a0c      	ldr	r2, [pc, #48]	; (80022a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002278:	fb02 f303 	mul.w	r3, r2, r3
 800227c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	613b      	str	r3, [r7, #16]
      break;
 8002282:	e002      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <HAL_RCC_GetSysClockFreq+0x98>)
 8002286:	613b      	str	r3, [r7, #16]
      break;
 8002288:	bf00      	nop
    }
  }
  return sysclockfreq;
 800228a:	693b      	ldr	r3, [r7, #16]
}
 800228c:	4618      	mov	r0, r3
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	007a1200 	.word	0x007a1200
 80022a0:	080065e8 	.word	0x080065e8
 80022a4:	080065f8 	.word	0x080065f8
 80022a8:	003d0900 	.word	0x003d0900

080022ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022b0:	4b02      	ldr	r3, [pc, #8]	; (80022bc <HAL_RCC_GetHCLKFreq+0x10>)
 80022b2:	681b      	ldr	r3, [r3, #0]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	20000000 	.word	0x20000000

080022c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022c4:	f7ff fff2 	bl	80022ac <HAL_RCC_GetHCLKFreq>
 80022c8:	4602      	mov	r2, r0
 80022ca:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	0a1b      	lsrs	r3, r3, #8
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	4903      	ldr	r1, [pc, #12]	; (80022e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022d6:	5ccb      	ldrb	r3, [r1, r3]
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022dc:	4618      	mov	r0, r3
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40021000 	.word	0x40021000
 80022e4:	080065e0 	.word	0x080065e0

080022e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022ec:	f7ff ffde 	bl	80022ac <HAL_RCC_GetHCLKFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b05      	ldr	r3, [pc, #20]	; (8002308 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	0adb      	lsrs	r3, r3, #11
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	4903      	ldr	r1, [pc, #12]	; (800230c <HAL_RCC_GetPCLK2Freq+0x24>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40021000 	.word	0x40021000
 800230c:	080065e0 	.word	0x080065e0

08002310 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <RCC_Delay+0x34>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0a      	ldr	r2, [pc, #40]	; (8002348 <RCC_Delay+0x38>)
 800231e:	fba2 2303 	umull	r2, r3, r2, r3
 8002322:	0a5b      	lsrs	r3, r3, #9
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	fb02 f303 	mul.w	r3, r2, r3
 800232a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800232c:	bf00      	nop
  }
  while (Delay --);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1e5a      	subs	r2, r3, #1
 8002332:	60fa      	str	r2, [r7, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1f9      	bne.n	800232c <RCC_Delay+0x1c>
}
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr
 8002344:	20000000 	.word	0x20000000
 8002348:	10624dd3 	.word	0x10624dd3

0800234c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e041      	b.n	80023e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d106      	bne.n	8002378 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7fe fed6 	bl	8001124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2202      	movs	r2, #2
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3304      	adds	r3, #4
 8002388:	4619      	mov	r1, r3
 800238a:	4610      	mov	r0, r2
 800238c:	f000 fde6 	bl	8002f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d001      	beq.n	8002404 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e03a      	b.n	800247a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2202      	movs	r2, #2
 8002408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68da      	ldr	r2, [r3, #12]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f042 0201 	orr.w	r2, r2, #1
 800241a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a18      	ldr	r2, [pc, #96]	; (8002484 <HAL_TIM_Base_Start_IT+0x98>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00e      	beq.n	8002444 <HAL_TIM_Base_Start_IT+0x58>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800242e:	d009      	beq.n	8002444 <HAL_TIM_Base_Start_IT+0x58>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a14      	ldr	r2, [pc, #80]	; (8002488 <HAL_TIM_Base_Start_IT+0x9c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d004      	beq.n	8002444 <HAL_TIM_Base_Start_IT+0x58>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a13      	ldr	r2, [pc, #76]	; (800248c <HAL_TIM_Base_Start_IT+0xa0>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d111      	bne.n	8002468 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 0307 	and.w	r3, r3, #7
 800244e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2b06      	cmp	r3, #6
 8002454:	d010      	beq.n	8002478 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f042 0201 	orr.w	r2, r2, #1
 8002464:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002466:	e007      	b.n	8002478 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f042 0201 	orr.w	r2, r2, #1
 8002476:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr
 8002484:	40012c00 	.word	0x40012c00
 8002488:	40000400 	.word	0x40000400
 800248c:	40000800 	.word	0x40000800

08002490 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e041      	b.n	8002526 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f839 	bl	800252e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2202      	movs	r2, #2
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3304      	adds	r3, #4
 80024cc:	4619      	mov	r1, r3
 80024ce:	4610      	mov	r0, r2
 80024d0:	f000 fd44 	bl	8002f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d109      	bne.n	8002564 <HAL_TIM_PWM_Start+0x24>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b01      	cmp	r3, #1
 800255a:	bf14      	ite	ne
 800255c:	2301      	movne	r3, #1
 800255e:	2300      	moveq	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	e022      	b.n	80025aa <HAL_TIM_PWM_Start+0x6a>
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	2b04      	cmp	r3, #4
 8002568:	d109      	bne.n	800257e <HAL_TIM_PWM_Start+0x3e>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b01      	cmp	r3, #1
 8002574:	bf14      	ite	ne
 8002576:	2301      	movne	r3, #1
 8002578:	2300      	moveq	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	e015      	b.n	80025aa <HAL_TIM_PWM_Start+0x6a>
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	2b08      	cmp	r3, #8
 8002582:	d109      	bne.n	8002598 <HAL_TIM_PWM_Start+0x58>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b01      	cmp	r3, #1
 800258e:	bf14      	ite	ne
 8002590:	2301      	movne	r3, #1
 8002592:	2300      	moveq	r3, #0
 8002594:	b2db      	uxtb	r3, r3
 8002596:	e008      	b.n	80025aa <HAL_TIM_PWM_Start+0x6a>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	bf14      	ite	ne
 80025a4:	2301      	movne	r3, #1
 80025a6:	2300      	moveq	r3, #0
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e05e      	b.n	8002670 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d104      	bne.n	80025c2 <HAL_TIM_PWM_Start+0x82>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2202      	movs	r2, #2
 80025bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025c0:	e013      	b.n	80025ea <HAL_TIM_PWM_Start+0xaa>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d104      	bne.n	80025d2 <HAL_TIM_PWM_Start+0x92>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025d0:	e00b      	b.n	80025ea <HAL_TIM_PWM_Start+0xaa>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d104      	bne.n	80025e2 <HAL_TIM_PWM_Start+0xa2>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2202      	movs	r2, #2
 80025dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025e0:	e003      	b.n	80025ea <HAL_TIM_PWM_Start+0xaa>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2202      	movs	r2, #2
 80025e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2201      	movs	r2, #1
 80025f0:	6839      	ldr	r1, [r7, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 ffc3 	bl	800357e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <HAL_TIM_PWM_Start+0x138>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d107      	bne.n	8002612 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002610:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a18      	ldr	r2, [pc, #96]	; (8002678 <HAL_TIM_PWM_Start+0x138>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d00e      	beq.n	800263a <HAL_TIM_PWM_Start+0xfa>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002624:	d009      	beq.n	800263a <HAL_TIM_PWM_Start+0xfa>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a14      	ldr	r2, [pc, #80]	; (800267c <HAL_TIM_PWM_Start+0x13c>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d004      	beq.n	800263a <HAL_TIM_PWM_Start+0xfa>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a12      	ldr	r2, [pc, #72]	; (8002680 <HAL_TIM_PWM_Start+0x140>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d111      	bne.n	800265e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2b06      	cmp	r3, #6
 800264a:	d010      	beq.n	800266e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0201 	orr.w	r2, r2, #1
 800265a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800265c:	e007      	b.n	800266e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f042 0201 	orr.w	r2, r2, #1
 800266c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40012c00 	.word	0x40012c00
 800267c:	40000400 	.word	0x40000400
 8002680:	40000800 	.word	0x40000800

08002684 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e093      	b.n	80027c0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d106      	bne.n	80026b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7fe fd71 	bl	8001194 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2202      	movs	r2, #2
 80026b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026c8:	f023 0307 	bic.w	r3, r3, #7
 80026cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3304      	adds	r3, #4
 80026d6:	4619      	mov	r1, r3
 80026d8:	4610      	mov	r0, r2
 80026da:	f000 fc3f 	bl	8002f5c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002706:	f023 0303 	bic.w	r3, r3, #3
 800270a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	4313      	orrs	r3, r2
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002724:	f023 030c 	bic.w	r3, r3, #12
 8002728:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002730:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002734:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	021b      	lsls	r3, r3, #8
 8002740:	4313      	orrs	r3, r2
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	011a      	lsls	r2, r3, #4
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	031b      	lsls	r3, r3, #12
 8002754:	4313      	orrs	r3, r2
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	4313      	orrs	r3, r2
 800275a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002762:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	4313      	orrs	r3, r2
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80027e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80027e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80027f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d110      	bne.n	800281a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d102      	bne.n	8002804 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80027fe:	7b7b      	ldrb	r3, [r7, #13]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d001      	beq.n	8002808 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e069      	b.n	80028dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2202      	movs	r2, #2
 800280c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002818:	e031      	b.n	800287e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b04      	cmp	r3, #4
 800281e:	d110      	bne.n	8002842 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002820:	7bbb      	ldrb	r3, [r7, #14]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d102      	bne.n	800282c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002826:	7b3b      	ldrb	r3, [r7, #12]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d001      	beq.n	8002830 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e055      	b.n	80028dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002840:	e01d      	b.n	800287e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d108      	bne.n	800285a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002848:	7bbb      	ldrb	r3, [r7, #14]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d105      	bne.n	800285a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800284e:	7b7b      	ldrb	r3, [r7, #13]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d102      	bne.n	800285a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002854:	7b3b      	ldrb	r3, [r7, #12]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d001      	beq.n	800285e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e03e      	b.n	80028dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2202      	movs	r2, #2
 8002862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2202      	movs	r2, #2
 800286a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2202      	movs	r2, #2
 8002872:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2202      	movs	r2, #2
 800287a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <HAL_TIM_Encoder_Start+0xc4>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	2b04      	cmp	r3, #4
 8002888:	d008      	beq.n	800289c <HAL_TIM_Encoder_Start+0xd4>
 800288a:	e00f      	b.n	80028ac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2201      	movs	r2, #1
 8002892:	2100      	movs	r1, #0
 8002894:	4618      	mov	r0, r3
 8002896:	f000 fe72 	bl	800357e <TIM_CCxChannelCmd>
      break;
 800289a:	e016      	b.n	80028ca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2201      	movs	r2, #1
 80028a2:	2104      	movs	r1, #4
 80028a4:	4618      	mov	r0, r3
 80028a6:	f000 fe6a 	bl	800357e <TIM_CCxChannelCmd>
      break;
 80028aa:	e00e      	b.n	80028ca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2201      	movs	r2, #1
 80028b2:	2100      	movs	r1, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 fe62 	bl	800357e <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2201      	movs	r2, #1
 80028c0:	2104      	movs	r1, #4
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 fe5b 	bl	800357e <TIM_CCxChannelCmd>
      break;
 80028c8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f042 0201 	orr.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d122      	bne.n	8002940 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b02      	cmp	r3, #2
 8002906:	d11b      	bne.n	8002940 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0202 	mvn.w	r2, #2
 8002910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	f003 0303 	and.w	r3, r3, #3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fafd 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
 800292c:	e005      	b.n	800293a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 faf0 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 faff 	bl	8002f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b04      	cmp	r3, #4
 800294c:	d122      	bne.n	8002994 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	2b04      	cmp	r3, #4
 800295a:	d11b      	bne.n	8002994 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0204 	mvn.w	r2, #4
 8002964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2202      	movs	r2, #2
 800296a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 fad3 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
 8002980:	e005      	b.n	800298e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 fac6 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fad5 	bl	8002f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d122      	bne.n	80029e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	f003 0308 	and.w	r3, r3, #8
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d11b      	bne.n	80029e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f06f 0208 	mvn.w	r2, #8
 80029b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2204      	movs	r2, #4
 80029be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 faa9 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
 80029d4:	e005      	b.n	80029e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 fa9c 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 faab 	bl	8002f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	f003 0310 	and.w	r3, r3, #16
 80029f2:	2b10      	cmp	r3, #16
 80029f4:	d122      	bne.n	8002a3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f003 0310 	and.w	r3, r3, #16
 8002a00:	2b10      	cmp	r3, #16
 8002a02:	d11b      	bne.n	8002a3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f06f 0210 	mvn.w	r2, #16
 8002a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2208      	movs	r2, #8
 8002a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 fa7f 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
 8002a28:	e005      	b.n	8002a36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 fa72 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 fa81 	bl	8002f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d10e      	bne.n	8002a68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d107      	bne.n	8002a68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 0201 	mvn.w	r2, #1
 8002a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7fe fa8a 	bl	8000f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a72:	2b80      	cmp	r3, #128	; 0x80
 8002a74:	d10e      	bne.n	8002a94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a80:	2b80      	cmp	r3, #128	; 0x80
 8002a82:	d107      	bne.n	8002a94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 fe52 	bl	8003738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a9e:	2b40      	cmp	r3, #64	; 0x40
 8002aa0:	d10e      	bne.n	8002ac0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aac:	2b40      	cmp	r3, #64	; 0x40
 8002aae:	d107      	bne.n	8002ac0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 fa45 	bl	8002f4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	f003 0320 	and.w	r3, r3, #32
 8002aca:	2b20      	cmp	r3, #32
 8002acc:	d10e      	bne.n	8002aec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f003 0320 	and.w	r3, r3, #32
 8002ad8:	2b20      	cmp	r3, #32
 8002ada:	d107      	bne.n	8002aec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f06f 0220 	mvn.w	r2, #32
 8002ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 fe1d 	bl	8003726 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e0ae      	b.n	8002c70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b0c      	cmp	r3, #12
 8002b1e:	f200 809f 	bhi.w	8002c60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002b22:	a201      	add	r2, pc, #4	; (adr r2, 8002b28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b28:	08002b5d 	.word	0x08002b5d
 8002b2c:	08002c61 	.word	0x08002c61
 8002b30:	08002c61 	.word	0x08002c61
 8002b34:	08002c61 	.word	0x08002c61
 8002b38:	08002b9d 	.word	0x08002b9d
 8002b3c:	08002c61 	.word	0x08002c61
 8002b40:	08002c61 	.word	0x08002c61
 8002b44:	08002c61 	.word	0x08002c61
 8002b48:	08002bdf 	.word	0x08002bdf
 8002b4c:	08002c61 	.word	0x08002c61
 8002b50:	08002c61 	.word	0x08002c61
 8002b54:	08002c61 	.word	0x08002c61
 8002b58:	08002c1f 	.word	0x08002c1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f000 fa5c 	bl	8003020 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	699a      	ldr	r2, [r3, #24]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f042 0208 	orr.w	r2, r2, #8
 8002b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	699a      	ldr	r2, [r3, #24]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0204 	bic.w	r2, r2, #4
 8002b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6999      	ldr	r1, [r3, #24]
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	619a      	str	r2, [r3, #24]
      break;
 8002b9a:	e064      	b.n	8002c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 faa2 	bl	80030ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	699a      	ldr	r2, [r3, #24]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	699a      	ldr	r2, [r3, #24]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6999      	ldr	r1, [r3, #24]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	021a      	lsls	r2, r3, #8
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	619a      	str	r2, [r3, #24]
      break;
 8002bdc:	e043      	b.n	8002c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f000 faeb 	bl	80031c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	69da      	ldr	r2, [r3, #28]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f042 0208 	orr.w	r2, r2, #8
 8002bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	69da      	ldr	r2, [r3, #28]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0204 	bic.w	r2, r2, #4
 8002c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	69d9      	ldr	r1, [r3, #28]
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	691a      	ldr	r2, [r3, #16]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	61da      	str	r2, [r3, #28]
      break;
 8002c1c:	e023      	b.n	8002c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fb35 	bl	8003294 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	69da      	ldr	r2, [r3, #28]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	69da      	ldr	r2, [r3, #28]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	69d9      	ldr	r1, [r3, #28]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	021a      	lsls	r2, r3, #8
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	61da      	str	r2, [r3, #28]
      break;
 8002c5e:	e002      	b.n	8002c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	75fb      	strb	r3, [r7, #23]
      break;
 8002c64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x1c>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e0b4      	b.n	8002dfe <HAL_TIM_ConfigClockSource+0x186>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ccc:	d03e      	beq.n	8002d4c <HAL_TIM_ConfigClockSource+0xd4>
 8002cce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cd2:	f200 8087 	bhi.w	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cda:	f000 8086 	beq.w	8002dea <HAL_TIM_ConfigClockSource+0x172>
 8002cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ce2:	d87f      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ce4:	2b70      	cmp	r3, #112	; 0x70
 8002ce6:	d01a      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0xa6>
 8002ce8:	2b70      	cmp	r3, #112	; 0x70
 8002cea:	d87b      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cec:	2b60      	cmp	r3, #96	; 0x60
 8002cee:	d050      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x11a>
 8002cf0:	2b60      	cmp	r3, #96	; 0x60
 8002cf2:	d877      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cf4:	2b50      	cmp	r3, #80	; 0x50
 8002cf6:	d03c      	beq.n	8002d72 <HAL_TIM_ConfigClockSource+0xfa>
 8002cf8:	2b50      	cmp	r3, #80	; 0x50
 8002cfa:	d873      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cfc:	2b40      	cmp	r3, #64	; 0x40
 8002cfe:	d058      	beq.n	8002db2 <HAL_TIM_ConfigClockSource+0x13a>
 8002d00:	2b40      	cmp	r3, #64	; 0x40
 8002d02:	d86f      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002d04:	2b30      	cmp	r3, #48	; 0x30
 8002d06:	d064      	beq.n	8002dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d08:	2b30      	cmp	r3, #48	; 0x30
 8002d0a:	d86b      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002d0c:	2b20      	cmp	r3, #32
 8002d0e:	d060      	beq.n	8002dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d10:	2b20      	cmp	r3, #32
 8002d12:	d867      	bhi.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d05c      	beq.n	8002dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d18:	2b10      	cmp	r3, #16
 8002d1a:	d05a      	beq.n	8002dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d1c:	e062      	b.n	8002de4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6818      	ldr	r0, [r3, #0]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	6899      	ldr	r1, [r3, #8]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f000 fc07 	bl	8003540 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	609a      	str	r2, [r3, #8]
      break;
 8002d4a:	e04f      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6818      	ldr	r0, [r3, #0]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	6899      	ldr	r1, [r3, #8]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f000 fbf0 	bl	8003540 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d6e:	609a      	str	r2, [r3, #8]
      break;
 8002d70:	e03c      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6859      	ldr	r1, [r3, #4]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f000 fb67 	bl	8003452 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2150      	movs	r1, #80	; 0x50
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fbbe 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8002d90:	e02c      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	6859      	ldr	r1, [r3, #4]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	f000 fb85 	bl	80034ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2160      	movs	r1, #96	; 0x60
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 fbae 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8002db0:	e01c      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	6859      	ldr	r1, [r3, #4]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	f000 fb47 	bl	8003452 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2140      	movs	r1, #64	; 0x40
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 fb9e 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8002dd0:	e00c      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4610      	mov	r0, r2
 8002dde:	f000 fb95 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8002de2:	e003      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
      break;
 8002de8:	e000      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b082      	sub	sp, #8
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d101      	bne.n	8002e1e <HAL_TIM_SlaveConfigSynchro+0x18>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e031      	b.n	8002e82 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2202      	movs	r2, #2
 8002e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002e2e:	6839      	ldr	r1, [r7, #0]
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fa7d 	bl	8003330 <TIM_SlaveTimer_SetConfig>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d009      	beq.n	8002e50 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e018      	b.n	8002e82 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e5e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e6e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2b0c      	cmp	r3, #12
 8002e9e:	d831      	bhi.n	8002f04 <HAL_TIM_ReadCapturedValue+0x78>
 8002ea0:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea6:	bf00      	nop
 8002ea8:	08002edd 	.word	0x08002edd
 8002eac:	08002f05 	.word	0x08002f05
 8002eb0:	08002f05 	.word	0x08002f05
 8002eb4:	08002f05 	.word	0x08002f05
 8002eb8:	08002ee7 	.word	0x08002ee7
 8002ebc:	08002f05 	.word	0x08002f05
 8002ec0:	08002f05 	.word	0x08002f05
 8002ec4:	08002f05 	.word	0x08002f05
 8002ec8:	08002ef1 	.word	0x08002ef1
 8002ecc:	08002f05 	.word	0x08002f05
 8002ed0:	08002f05 	.word	0x08002f05
 8002ed4:	08002f05 	.word	0x08002f05
 8002ed8:	08002efb 	.word	0x08002efb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee2:	60fb      	str	r3, [r7, #12]

      break;
 8002ee4:	e00f      	b.n	8002f06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eec:	60fb      	str	r3, [r7, #12]

      break;
 8002eee:	e00a      	b.n	8002f06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef6:	60fb      	str	r3, [r7, #12]

      break;
 8002ef8:	e005      	b.n	8002f06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	60fb      	str	r3, [r7, #12]

      break;
 8002f02:	e000      	b.n	8002f06 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002f04:	bf00      	nop
  }

  return tmpreg;
 8002f06:	68fb      	ldr	r3, [r7, #12]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop

08002f14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr

08002f26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bc80      	pop	{r7}
 8002f36:	4770      	bx	lr

08002f38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr

08002f4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a29      	ldr	r2, [pc, #164]	; (8003014 <TIM_Base_SetConfig+0xb8>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d00b      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7a:	d007      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a26      	ldr	r2, [pc, #152]	; (8003018 <TIM_Base_SetConfig+0xbc>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d003      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a25      	ldr	r2, [pc, #148]	; (800301c <TIM_Base_SetConfig+0xc0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d108      	bne.n	8002f9e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a1c      	ldr	r2, [pc, #112]	; (8003014 <TIM_Base_SetConfig+0xb8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d00b      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fac:	d007      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a19      	ldr	r2, [pc, #100]	; (8003018 <TIM_Base_SetConfig+0xbc>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d003      	beq.n	8002fbe <TIM_Base_SetConfig+0x62>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a18      	ldr	r2, [pc, #96]	; (800301c <TIM_Base_SetConfig+0xc0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d108      	bne.n	8002fd0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a07      	ldr	r2, [pc, #28]	; (8003014 <TIM_Base_SetConfig+0xb8>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d103      	bne.n	8003004 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	691a      	ldr	r2, [r3, #16]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	615a      	str	r2, [r3, #20]
}
 800300a:	bf00      	nop
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr
 8003014:	40012c00 	.word	0x40012c00
 8003018:	40000400 	.word	0x40000400
 800301c:	40000800 	.word	0x40000800

08003020 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003020:	b480      	push	{r7}
 8003022:	b087      	sub	sp, #28
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	f023 0201 	bic.w	r2, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800304e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f023 0303 	bic.w	r3, r3, #3
 8003056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f023 0302 	bic.w	r3, r3, #2
 8003068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	4313      	orrs	r3, r2
 8003072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a1c      	ldr	r2, [pc, #112]	; (80030e8 <TIM_OC1_SetConfig+0xc8>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d10c      	bne.n	8003096 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f023 0308 	bic.w	r3, r3, #8
 8003082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	4313      	orrs	r3, r2
 800308c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	f023 0304 	bic.w	r3, r3, #4
 8003094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a13      	ldr	r2, [pc, #76]	; (80030e8 <TIM_OC1_SetConfig+0xc8>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d111      	bne.n	80030c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	4313      	orrs	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	621a      	str	r2, [r3, #32]
}
 80030dc:	bf00      	nop
 80030de:	371c      	adds	r7, #28
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bc80      	pop	{r7}
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	40012c00 	.word	0x40012c00

080030ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b087      	sub	sp, #28
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a1b      	ldr	r3, [r3, #32]
 80030fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	f023 0210 	bic.w	r2, r3, #16
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800311a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	021b      	lsls	r3, r3, #8
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f023 0320 	bic.w	r3, r3, #32
 8003136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	4313      	orrs	r3, r2
 8003142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a1d      	ldr	r2, [pc, #116]	; (80031bc <TIM_OC2_SetConfig+0xd0>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d10d      	bne.n	8003168 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003166:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a14      	ldr	r2, [pc, #80]	; (80031bc <TIM_OC2_SetConfig+0xd0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d113      	bne.n	8003198 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003176:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800317e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	621a      	str	r2, [r3, #32]
}
 80031b2:	bf00      	nop
 80031b4:	371c      	adds	r7, #28
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr
 80031bc:	40012c00 	.word	0x40012c00

080031c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f023 0303 	bic.w	r3, r3, #3
 80031f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003208:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a1d      	ldr	r2, [pc, #116]	; (8003290 <TIM_OC3_SetConfig+0xd0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d10d      	bne.n	800323a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003224:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	4313      	orrs	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a14      	ldr	r2, [pc, #80]	; (8003290 <TIM_OC3_SetConfig+0xd0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d113      	bne.n	800326a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003248:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003250:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4313      	orrs	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	621a      	str	r2, [r3, #32]
}
 8003284:	bf00      	nop
 8003286:	371c      	adds	r7, #28
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40012c00 	.word	0x40012c00

08003294 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	021b      	lsls	r3, r3, #8
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	031b      	lsls	r3, r3, #12
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a0f      	ldr	r2, [pc, #60]	; (800332c <TIM_OC4_SetConfig+0x98>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d109      	bne.n	8003308 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	019b      	lsls	r3, r3, #6
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	4313      	orrs	r3, r2
 8003306:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	621a      	str	r2, [r3, #32]
}
 8003322:	bf00      	nop
 8003324:	371c      	adds	r7, #28
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr
 800332c:	40012c00 	.word	0x40012c00

08003330 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800333a:	2300      	movs	r3, #0
 800333c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4313      	orrs	r3, r2
 8003356:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	f023 0307 	bic.w	r3, r3, #7
 800335e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2b70      	cmp	r3, #112	; 0x70
 8003378:	d01a      	beq.n	80033b0 <TIM_SlaveTimer_SetConfig+0x80>
 800337a:	2b70      	cmp	r3, #112	; 0x70
 800337c:	d860      	bhi.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
 800337e:	2b60      	cmp	r3, #96	; 0x60
 8003380:	d054      	beq.n	800342c <TIM_SlaveTimer_SetConfig+0xfc>
 8003382:	2b60      	cmp	r3, #96	; 0x60
 8003384:	d85c      	bhi.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
 8003386:	2b50      	cmp	r3, #80	; 0x50
 8003388:	d046      	beq.n	8003418 <TIM_SlaveTimer_SetConfig+0xe8>
 800338a:	2b50      	cmp	r3, #80	; 0x50
 800338c:	d858      	bhi.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
 800338e:	2b40      	cmp	r3, #64	; 0x40
 8003390:	d019      	beq.n	80033c6 <TIM_SlaveTimer_SetConfig+0x96>
 8003392:	2b40      	cmp	r3, #64	; 0x40
 8003394:	d854      	bhi.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
 8003396:	2b30      	cmp	r3, #48	; 0x30
 8003398:	d055      	beq.n	8003446 <TIM_SlaveTimer_SetConfig+0x116>
 800339a:	2b30      	cmp	r3, #48	; 0x30
 800339c:	d850      	bhi.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
 800339e:	2b20      	cmp	r3, #32
 80033a0:	d051      	beq.n	8003446 <TIM_SlaveTimer_SetConfig+0x116>
 80033a2:	2b20      	cmp	r3, #32
 80033a4:	d84c      	bhi.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d04d      	beq.n	8003446 <TIM_SlaveTimer_SetConfig+0x116>
 80033aa:	2b10      	cmp	r3, #16
 80033ac:	d04b      	beq.n	8003446 <TIM_SlaveTimer_SetConfig+0x116>
 80033ae:	e047      	b.n	8003440 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	68d9      	ldr	r1, [r3, #12]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	f000 f8be 	bl	8003540 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80033c4:	e040      	b.n	8003448 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2b05      	cmp	r3, #5
 80033cc:	d101      	bne.n	80033d2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e03b      	b.n	800344a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6a1a      	ldr	r2, [r3, #32]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0201 	bic.w	r2, r2, #1
 80033e8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	68ba      	ldr	r2, [r7, #8]
 8003402:	4313      	orrs	r3, r2
 8003404:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	621a      	str	r2, [r3, #32]
      break;
 8003416:	e017      	b.n	8003448 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6818      	ldr	r0, [r3, #0]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	6899      	ldr	r1, [r3, #8]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	461a      	mov	r2, r3
 8003426:	f000 f814 	bl	8003452 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800342a:	e00d      	b.n	8003448 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	6899      	ldr	r1, [r3, #8]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	461a      	mov	r2, r3
 800343a:	f000 f838 	bl	80034ae <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800343e:	e003      	b.n	8003448 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	75fb      	strb	r3, [r7, #23]
      break;
 8003444:	e000      	b.n	8003448 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003446:	bf00      	nop
  }

  return status;
 8003448:	7dfb      	ldrb	r3, [r7, #23]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003452:	b480      	push	{r7}
 8003454:	b087      	sub	sp, #28
 8003456:	af00      	add	r7, sp, #0
 8003458:	60f8      	str	r0, [r7, #12]
 800345a:	60b9      	str	r1, [r7, #8]
 800345c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	f023 0201 	bic.w	r2, r3, #1
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800347c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f023 030a 	bic.w	r3, r3, #10
 800348e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	4313      	orrs	r3, r2
 8003496:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	621a      	str	r2, [r3, #32]
}
 80034a4:	bf00      	nop
 80034a6:	371c      	adds	r7, #28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr

080034ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b087      	sub	sp, #28
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f023 0210 	bic.w	r2, r3, #16
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	031b      	lsls	r3, r3, #12
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	621a      	str	r2, [r3, #32]
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr

0800350c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003522:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4313      	orrs	r3, r2
 800352a:	f043 0307 	orr.w	r3, r3, #7
 800352e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	609a      	str	r2, [r3, #8]
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr

08003540 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003540:	b480      	push	{r7}
 8003542:	b087      	sub	sp, #28
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800355a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	021a      	lsls	r2, r3, #8
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	431a      	orrs	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	4313      	orrs	r3, r2
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	4313      	orrs	r3, r2
 800356c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	609a      	str	r2, [r3, #8]
}
 8003574:	bf00      	nop
 8003576:	371c      	adds	r7, #28
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr

0800357e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800357e:	b480      	push	{r7}
 8003580:	b087      	sub	sp, #28
 8003582:	af00      	add	r7, sp, #0
 8003584:	60f8      	str	r0, [r7, #12]
 8003586:	60b9      	str	r1, [r7, #8]
 8003588:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f003 031f 	and.w	r3, r3, #31
 8003590:	2201      	movs	r2, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a1a      	ldr	r2, [r3, #32]
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	43db      	mvns	r3, r3
 80035a0:	401a      	ands	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6a1a      	ldr	r2, [r3, #32]
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	f003 031f 	and.w	r3, r3, #31
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	fa01 f303 	lsl.w	r3, r1, r3
 80035b6:	431a      	orrs	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	621a      	str	r2, [r3, #32]
}
 80035bc:	bf00      	nop
 80035be:	371c      	adds	r7, #28
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bc80      	pop	{r7}
 80035c4:	4770      	bx	lr
	...

080035c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d101      	bne.n	80035e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035dc:	2302      	movs	r3, #2
 80035de:	e046      	b.n	800366e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003606:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	4313      	orrs	r3, r2
 8003610:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a16      	ldr	r2, [pc, #88]	; (8003678 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d00e      	beq.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800362c:	d009      	beq.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a12      	ldr	r2, [pc, #72]	; (800367c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d004      	beq.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a10      	ldr	r2, [pc, #64]	; (8003680 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d10c      	bne.n	800365c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003648:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	4313      	orrs	r3, r2
 8003652:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr
 8003678:	40012c00 	.word	0x40012c00
 800367c:	40000400 	.word	0x40000400
 8003680:	40000800 	.word	0x40000800

08003684 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800369c:	2302      	movs	r3, #2
 800369e:	e03d      	b.n	800371c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4313      	orrs	r3, r2
 80036de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	4313      	orrs	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr

0800374a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b082      	sub	sp, #8
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e042      	b.n	80037e2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d106      	bne.n	8003776 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f7fd fd81 	bl	8001278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2224      	movs	r2, #36	; 0x24
 800377a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800378c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f91c 	bl	80039cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	691a      	ldr	r2, [r3, #16]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2220      	movs	r2, #32
 80037d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b08a      	sub	sp, #40	; 0x28
 80037ee:	af02      	add	r7, sp, #8
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	603b      	str	r3, [r7, #0]
 80037f6:	4613      	mov	r3, r2
 80037f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b20      	cmp	r3, #32
 8003808:	d16d      	bne.n	80038e6 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d002      	beq.n	8003816 <HAL_UART_Transmit+0x2c>
 8003810:	88fb      	ldrh	r3, [r7, #6]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e066      	b.n	80038e8 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2221      	movs	r2, #33	; 0x21
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003828:	f7fd fecc 	bl	80015c4 <HAL_GetTick>
 800382c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	88fa      	ldrh	r2, [r7, #6]
 8003832:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	88fa      	ldrh	r2, [r7, #6]
 8003838:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003842:	d108      	bne.n	8003856 <HAL_UART_Transmit+0x6c>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d104      	bne.n	8003856 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800384c:	2300      	movs	r3, #0
 800384e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	e003      	b.n	800385e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800385a:	2300      	movs	r3, #0
 800385c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800385e:	e02a      	b.n	80038b6 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2200      	movs	r2, #0
 8003868:	2180      	movs	r1, #128	; 0x80
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f840 	bl	80038f0 <UART_WaitOnFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e036      	b.n	80038e8 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10b      	bne.n	8003898 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	881b      	ldrh	r3, [r3, #0]
 8003884:	461a      	mov	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800388e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	3302      	adds	r3, #2
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	e007      	b.n	80038a8 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	781a      	ldrb	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	3301      	adds	r3, #1
 80038a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	3b01      	subs	r3, #1
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1cf      	bne.n	8003860 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2200      	movs	r2, #0
 80038c8:	2140      	movs	r1, #64	; 0x40
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 f810 	bl	80038f0 <UART_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e006      	b.n	80038e8 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80038e2:	2300      	movs	r3, #0
 80038e4:	e000      	b.n	80038e8 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80038e6:	2302      	movs	r3, #2
  }
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3720      	adds	r7, #32
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b090      	sub	sp, #64	; 0x40
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	4613      	mov	r3, r2
 80038fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003900:	e050      	b.n	80039a4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003908:	d04c      	beq.n	80039a4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800390a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800390c:	2b00      	cmp	r3, #0
 800390e:	d007      	beq.n	8003920 <UART_WaitOnFlagUntilTimeout+0x30>
 8003910:	f7fd fe58 	bl	80015c4 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800391c:	429a      	cmp	r2, r3
 800391e:	d241      	bcs.n	80039a4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	330c      	adds	r3, #12
 8003926:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392a:	e853 3f00 	ldrex	r3, [r3]
 800392e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003932:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003936:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	330c      	adds	r3, #12
 800393e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003940:	637a      	str	r2, [r7, #52]	; 0x34
 8003942:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003944:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003946:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003948:	e841 2300 	strex	r3, r2, [r1]
 800394c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800394e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1e5      	bne.n	8003920 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3314      	adds	r3, #20
 800395a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	e853 3f00 	ldrex	r3, [r3]
 8003962:	613b      	str	r3, [r7, #16]
   return(result);
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f023 0301 	bic.w	r3, r3, #1
 800396a:	63bb      	str	r3, [r7, #56]	; 0x38
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	3314      	adds	r3, #20
 8003972:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003974:	623a      	str	r2, [r7, #32]
 8003976:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003978:	69f9      	ldr	r1, [r7, #28]
 800397a:	6a3a      	ldr	r2, [r7, #32]
 800397c:	e841 2300 	strex	r3, r2, [r1]
 8003980:	61bb      	str	r3, [r7, #24]
   return(result);
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1e5      	bne.n	8003954 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e00f      	b.n	80039c4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	4013      	ands	r3, r2
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	bf0c      	ite	eq
 80039b4:	2301      	moveq	r3, #1
 80039b6:	2300      	movne	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	461a      	mov	r2, r3
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d09f      	beq.n	8003902 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3740      	adds	r7, #64	; 0x40
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	431a      	orrs	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a06:	f023 030c 	bic.w	r3, r3, #12
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	68b9      	ldr	r1, [r7, #8]
 8003a10:	430b      	orrs	r3, r1
 8003a12:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699a      	ldr	r2, [r3, #24]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	430a      	orrs	r2, r1
 8003a28:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a2c      	ldr	r2, [pc, #176]	; (8003ae0 <UART_SetConfig+0x114>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d103      	bne.n	8003a3c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a34:	f7fe fc58 	bl	80022e8 <HAL_RCC_GetPCLK2Freq>
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	e002      	b.n	8003a42 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a3c:	f7fe fc40 	bl	80022c0 <HAL_RCC_GetPCLK1Freq>
 8003a40:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	009a      	lsls	r2, r3, #2
 8003a4c:	441a      	add	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a58:	4a22      	ldr	r2, [pc, #136]	; (8003ae4 <UART_SetConfig+0x118>)
 8003a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	0119      	lsls	r1, r3, #4
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	009a      	lsls	r2, r3, #2
 8003a6c:	441a      	add	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a78:	4b1a      	ldr	r3, [pc, #104]	; (8003ae4 <UART_SetConfig+0x118>)
 8003a7a:	fba3 0302 	umull	r0, r3, r3, r2
 8003a7e:	095b      	lsrs	r3, r3, #5
 8003a80:	2064      	movs	r0, #100	; 0x64
 8003a82:	fb00 f303 	mul.w	r3, r0, r3
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	3332      	adds	r3, #50	; 0x32
 8003a8c:	4a15      	ldr	r2, [pc, #84]	; (8003ae4 <UART_SetConfig+0x118>)
 8003a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a92:	095b      	lsrs	r3, r3, #5
 8003a94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a98:	4419      	add	r1, r3
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009a      	lsls	r2, r3, #2
 8003aa4:	441a      	add	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ab0:	4b0c      	ldr	r3, [pc, #48]	; (8003ae4 <UART_SetConfig+0x118>)
 8003ab2:	fba3 0302 	umull	r0, r3, r3, r2
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	2064      	movs	r0, #100	; 0x64
 8003aba:	fb00 f303 	mul.w	r3, r0, r3
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	011b      	lsls	r3, r3, #4
 8003ac2:	3332      	adds	r3, #50	; 0x32
 8003ac4:	4a07      	ldr	r2, [pc, #28]	; (8003ae4 <UART_SetConfig+0x118>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	095b      	lsrs	r3, r3, #5
 8003acc:	f003 020f 	and.w	r2, r3, #15
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	440a      	add	r2, r1
 8003ad6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ad8:	bf00      	nop
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40013800 	.word	0x40013800
 8003ae4:	51eb851f 	.word	0x51eb851f

08003ae8 <__errno>:
 8003ae8:	4b01      	ldr	r3, [pc, #4]	; (8003af0 <__errno+0x8>)
 8003aea:	6818      	ldr	r0, [r3, #0]
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	2000000c 	.word	0x2000000c

08003af4 <__libc_init_array>:
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	2600      	movs	r6, #0
 8003af8:	4d0c      	ldr	r5, [pc, #48]	; (8003b2c <__libc_init_array+0x38>)
 8003afa:	4c0d      	ldr	r4, [pc, #52]	; (8003b30 <__libc_init_array+0x3c>)
 8003afc:	1b64      	subs	r4, r4, r5
 8003afe:	10a4      	asrs	r4, r4, #2
 8003b00:	42a6      	cmp	r6, r4
 8003b02:	d109      	bne.n	8003b18 <__libc_init_array+0x24>
 8003b04:	f002 fd48 	bl	8006598 <_init>
 8003b08:	2600      	movs	r6, #0
 8003b0a:	4d0a      	ldr	r5, [pc, #40]	; (8003b34 <__libc_init_array+0x40>)
 8003b0c:	4c0a      	ldr	r4, [pc, #40]	; (8003b38 <__libc_init_array+0x44>)
 8003b0e:	1b64      	subs	r4, r4, r5
 8003b10:	10a4      	asrs	r4, r4, #2
 8003b12:	42a6      	cmp	r6, r4
 8003b14:	d105      	bne.n	8003b22 <__libc_init_array+0x2e>
 8003b16:	bd70      	pop	{r4, r5, r6, pc}
 8003b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b1c:	4798      	blx	r3
 8003b1e:	3601      	adds	r6, #1
 8003b20:	e7ee      	b.n	8003b00 <__libc_init_array+0xc>
 8003b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b26:	4798      	blx	r3
 8003b28:	3601      	adds	r6, #1
 8003b2a:	e7f2      	b.n	8003b12 <__libc_init_array+0x1e>
 8003b2c:	080069d4 	.word	0x080069d4
 8003b30:	080069d4 	.word	0x080069d4
 8003b34:	080069d4 	.word	0x080069d4
 8003b38:	080069d8 	.word	0x080069d8

08003b3c <memset>:
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	4402      	add	r2, r0
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d100      	bne.n	8003b46 <memset+0xa>
 8003b44:	4770      	bx	lr
 8003b46:	f803 1b01 	strb.w	r1, [r3], #1
 8003b4a:	e7f9      	b.n	8003b40 <memset+0x4>

08003b4c <__cvt>:
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b52:	461f      	mov	r7, r3
 8003b54:	bfbb      	ittet	lt
 8003b56:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003b5a:	461f      	movlt	r7, r3
 8003b5c:	2300      	movge	r3, #0
 8003b5e:	232d      	movlt	r3, #45	; 0x2d
 8003b60:	b088      	sub	sp, #32
 8003b62:	4614      	mov	r4, r2
 8003b64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003b66:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003b68:	7013      	strb	r3, [r2, #0]
 8003b6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003b6c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003b70:	f023 0820 	bic.w	r8, r3, #32
 8003b74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003b78:	d005      	beq.n	8003b86 <__cvt+0x3a>
 8003b7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003b7e:	d100      	bne.n	8003b82 <__cvt+0x36>
 8003b80:	3501      	adds	r5, #1
 8003b82:	2302      	movs	r3, #2
 8003b84:	e000      	b.n	8003b88 <__cvt+0x3c>
 8003b86:	2303      	movs	r3, #3
 8003b88:	aa07      	add	r2, sp, #28
 8003b8a:	9204      	str	r2, [sp, #16]
 8003b8c:	aa06      	add	r2, sp, #24
 8003b8e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003b92:	e9cd 3500 	strd	r3, r5, [sp]
 8003b96:	4622      	mov	r2, r4
 8003b98:	463b      	mov	r3, r7
 8003b9a:	f000 fcdd 	bl	8004558 <_dtoa_r>
 8003b9e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ba2:	4606      	mov	r6, r0
 8003ba4:	d102      	bne.n	8003bac <__cvt+0x60>
 8003ba6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ba8:	07db      	lsls	r3, r3, #31
 8003baa:	d522      	bpl.n	8003bf2 <__cvt+0xa6>
 8003bac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003bb0:	eb06 0905 	add.w	r9, r6, r5
 8003bb4:	d110      	bne.n	8003bd8 <__cvt+0x8c>
 8003bb6:	7833      	ldrb	r3, [r6, #0]
 8003bb8:	2b30      	cmp	r3, #48	; 0x30
 8003bba:	d10a      	bne.n	8003bd2 <__cvt+0x86>
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	4620      	mov	r0, r4
 8003bc2:	4639      	mov	r1, r7
 8003bc4:	f7fc fef0 	bl	80009a8 <__aeabi_dcmpeq>
 8003bc8:	b918      	cbnz	r0, 8003bd2 <__cvt+0x86>
 8003bca:	f1c5 0501 	rsb	r5, r5, #1
 8003bce:	f8ca 5000 	str.w	r5, [sl]
 8003bd2:	f8da 3000 	ldr.w	r3, [sl]
 8003bd6:	4499      	add	r9, r3
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2300      	movs	r3, #0
 8003bdc:	4620      	mov	r0, r4
 8003bde:	4639      	mov	r1, r7
 8003be0:	f7fc fee2 	bl	80009a8 <__aeabi_dcmpeq>
 8003be4:	b108      	cbz	r0, 8003bea <__cvt+0x9e>
 8003be6:	f8cd 901c 	str.w	r9, [sp, #28]
 8003bea:	2230      	movs	r2, #48	; 0x30
 8003bec:	9b07      	ldr	r3, [sp, #28]
 8003bee:	454b      	cmp	r3, r9
 8003bf0:	d307      	bcc.n	8003c02 <__cvt+0xb6>
 8003bf2:	4630      	mov	r0, r6
 8003bf4:	9b07      	ldr	r3, [sp, #28]
 8003bf6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003bf8:	1b9b      	subs	r3, r3, r6
 8003bfa:	6013      	str	r3, [r2, #0]
 8003bfc:	b008      	add	sp, #32
 8003bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c02:	1c59      	adds	r1, r3, #1
 8003c04:	9107      	str	r1, [sp, #28]
 8003c06:	701a      	strb	r2, [r3, #0]
 8003c08:	e7f0      	b.n	8003bec <__cvt+0xa0>

08003c0a <__exponent>:
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c0e:	2900      	cmp	r1, #0
 8003c10:	f803 2b02 	strb.w	r2, [r3], #2
 8003c14:	bfb6      	itet	lt
 8003c16:	222d      	movlt	r2, #45	; 0x2d
 8003c18:	222b      	movge	r2, #43	; 0x2b
 8003c1a:	4249      	neglt	r1, r1
 8003c1c:	2909      	cmp	r1, #9
 8003c1e:	7042      	strb	r2, [r0, #1]
 8003c20:	dd2b      	ble.n	8003c7a <__exponent+0x70>
 8003c22:	f10d 0407 	add.w	r4, sp, #7
 8003c26:	46a4      	mov	ip, r4
 8003c28:	270a      	movs	r7, #10
 8003c2a:	fb91 f6f7 	sdiv	r6, r1, r7
 8003c2e:	460a      	mov	r2, r1
 8003c30:	46a6      	mov	lr, r4
 8003c32:	fb07 1516 	mls	r5, r7, r6, r1
 8003c36:	2a63      	cmp	r2, #99	; 0x63
 8003c38:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003c3c:	4631      	mov	r1, r6
 8003c3e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003c42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003c46:	dcf0      	bgt.n	8003c2a <__exponent+0x20>
 8003c48:	3130      	adds	r1, #48	; 0x30
 8003c4a:	f1ae 0502 	sub.w	r5, lr, #2
 8003c4e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003c52:	4629      	mov	r1, r5
 8003c54:	1c44      	adds	r4, r0, #1
 8003c56:	4561      	cmp	r1, ip
 8003c58:	d30a      	bcc.n	8003c70 <__exponent+0x66>
 8003c5a:	f10d 0209 	add.w	r2, sp, #9
 8003c5e:	eba2 020e 	sub.w	r2, r2, lr
 8003c62:	4565      	cmp	r5, ip
 8003c64:	bf88      	it	hi
 8003c66:	2200      	movhi	r2, #0
 8003c68:	4413      	add	r3, r2
 8003c6a:	1a18      	subs	r0, r3, r0
 8003c6c:	b003      	add	sp, #12
 8003c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c74:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003c78:	e7ed      	b.n	8003c56 <__exponent+0x4c>
 8003c7a:	2330      	movs	r3, #48	; 0x30
 8003c7c:	3130      	adds	r1, #48	; 0x30
 8003c7e:	7083      	strb	r3, [r0, #2]
 8003c80:	70c1      	strb	r1, [r0, #3]
 8003c82:	1d03      	adds	r3, r0, #4
 8003c84:	e7f1      	b.n	8003c6a <__exponent+0x60>
	...

08003c88 <_printf_float>:
 8003c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c8c:	b091      	sub	sp, #68	; 0x44
 8003c8e:	460c      	mov	r4, r1
 8003c90:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003c94:	4616      	mov	r6, r2
 8003c96:	461f      	mov	r7, r3
 8003c98:	4605      	mov	r5, r0
 8003c9a:	f001 fb41 	bl	8005320 <_localeconv_r>
 8003c9e:	6803      	ldr	r3, [r0, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ca4:	f7fc fa54 	bl	8000150 <strlen>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	930e      	str	r3, [sp, #56]	; 0x38
 8003cac:	f8d8 3000 	ldr.w	r3, [r8]
 8003cb0:	900a      	str	r0, [sp, #40]	; 0x28
 8003cb2:	3307      	adds	r3, #7
 8003cb4:	f023 0307 	bic.w	r3, r3, #7
 8003cb8:	f103 0208 	add.w	r2, r3, #8
 8003cbc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003cc0:	f8d4 b000 	ldr.w	fp, [r4]
 8003cc4:	f8c8 2000 	str.w	r2, [r8]
 8003cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ccc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003cd0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003cd4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003cd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003cda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cde:	4640      	mov	r0, r8
 8003ce0:	4b9c      	ldr	r3, [pc, #624]	; (8003f54 <_printf_float+0x2cc>)
 8003ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003ce4:	f7fc fe92 	bl	8000a0c <__aeabi_dcmpun>
 8003ce8:	bb70      	cbnz	r0, 8003d48 <_printf_float+0xc0>
 8003cea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cee:	4640      	mov	r0, r8
 8003cf0:	4b98      	ldr	r3, [pc, #608]	; (8003f54 <_printf_float+0x2cc>)
 8003cf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003cf4:	f7fc fe6c 	bl	80009d0 <__aeabi_dcmple>
 8003cf8:	bb30      	cbnz	r0, 8003d48 <_printf_float+0xc0>
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	4640      	mov	r0, r8
 8003d00:	4651      	mov	r1, sl
 8003d02:	f7fc fe5b 	bl	80009bc <__aeabi_dcmplt>
 8003d06:	b110      	cbz	r0, 8003d0e <_printf_float+0x86>
 8003d08:	232d      	movs	r3, #45	; 0x2d
 8003d0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d0e:	4b92      	ldr	r3, [pc, #584]	; (8003f58 <_printf_float+0x2d0>)
 8003d10:	4892      	ldr	r0, [pc, #584]	; (8003f5c <_printf_float+0x2d4>)
 8003d12:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003d16:	bf94      	ite	ls
 8003d18:	4698      	movls	r8, r3
 8003d1a:	4680      	movhi	r8, r0
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	f04f 0a00 	mov.w	sl, #0
 8003d22:	6123      	str	r3, [r4, #16]
 8003d24:	f02b 0304 	bic.w	r3, fp, #4
 8003d28:	6023      	str	r3, [r4, #0]
 8003d2a:	4633      	mov	r3, r6
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	4628      	mov	r0, r5
 8003d30:	9700      	str	r7, [sp, #0]
 8003d32:	aa0f      	add	r2, sp, #60	; 0x3c
 8003d34:	f000 f9d4 	bl	80040e0 <_printf_common>
 8003d38:	3001      	adds	r0, #1
 8003d3a:	f040 8090 	bne.w	8003e5e <_printf_float+0x1d6>
 8003d3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d42:	b011      	add	sp, #68	; 0x44
 8003d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d48:	4642      	mov	r2, r8
 8003d4a:	4653      	mov	r3, sl
 8003d4c:	4640      	mov	r0, r8
 8003d4e:	4651      	mov	r1, sl
 8003d50:	f7fc fe5c 	bl	8000a0c <__aeabi_dcmpun>
 8003d54:	b148      	cbz	r0, 8003d6a <_printf_float+0xe2>
 8003d56:	f1ba 0f00 	cmp.w	sl, #0
 8003d5a:	bfb8      	it	lt
 8003d5c:	232d      	movlt	r3, #45	; 0x2d
 8003d5e:	4880      	ldr	r0, [pc, #512]	; (8003f60 <_printf_float+0x2d8>)
 8003d60:	bfb8      	it	lt
 8003d62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d66:	4b7f      	ldr	r3, [pc, #508]	; (8003f64 <_printf_float+0x2dc>)
 8003d68:	e7d3      	b.n	8003d12 <_printf_float+0x8a>
 8003d6a:	6863      	ldr	r3, [r4, #4]
 8003d6c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	d142      	bne.n	8003dfa <_printf_float+0x172>
 8003d74:	2306      	movs	r3, #6
 8003d76:	6063      	str	r3, [r4, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	9206      	str	r2, [sp, #24]
 8003d7c:	aa0e      	add	r2, sp, #56	; 0x38
 8003d7e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003d82:	aa0d      	add	r2, sp, #52	; 0x34
 8003d84:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003d88:	9203      	str	r2, [sp, #12]
 8003d8a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003d8e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003d92:	6023      	str	r3, [r4, #0]
 8003d94:	6863      	ldr	r3, [r4, #4]
 8003d96:	4642      	mov	r2, r8
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	4628      	mov	r0, r5
 8003d9c:	4653      	mov	r3, sl
 8003d9e:	910b      	str	r1, [sp, #44]	; 0x2c
 8003da0:	f7ff fed4 	bl	8003b4c <__cvt>
 8003da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003da6:	4680      	mov	r8, r0
 8003da8:	2947      	cmp	r1, #71	; 0x47
 8003daa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003dac:	d108      	bne.n	8003dc0 <_printf_float+0x138>
 8003dae:	1cc8      	adds	r0, r1, #3
 8003db0:	db02      	blt.n	8003db8 <_printf_float+0x130>
 8003db2:	6863      	ldr	r3, [r4, #4]
 8003db4:	4299      	cmp	r1, r3
 8003db6:	dd40      	ble.n	8003e3a <_printf_float+0x1b2>
 8003db8:	f1a9 0902 	sub.w	r9, r9, #2
 8003dbc:	fa5f f989 	uxtb.w	r9, r9
 8003dc0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003dc4:	d81f      	bhi.n	8003e06 <_printf_float+0x17e>
 8003dc6:	464a      	mov	r2, r9
 8003dc8:	3901      	subs	r1, #1
 8003dca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003dce:	910d      	str	r1, [sp, #52]	; 0x34
 8003dd0:	f7ff ff1b 	bl	8003c0a <__exponent>
 8003dd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003dd6:	4682      	mov	sl, r0
 8003dd8:	1813      	adds	r3, r2, r0
 8003dda:	2a01      	cmp	r2, #1
 8003ddc:	6123      	str	r3, [r4, #16]
 8003dde:	dc02      	bgt.n	8003de6 <_printf_float+0x15e>
 8003de0:	6822      	ldr	r2, [r4, #0]
 8003de2:	07d2      	lsls	r2, r2, #31
 8003de4:	d501      	bpl.n	8003dea <_printf_float+0x162>
 8003de6:	3301      	adds	r3, #1
 8003de8:	6123      	str	r3, [r4, #16]
 8003dea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d09b      	beq.n	8003d2a <_printf_float+0xa2>
 8003df2:	232d      	movs	r3, #45	; 0x2d
 8003df4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003df8:	e797      	b.n	8003d2a <_printf_float+0xa2>
 8003dfa:	2947      	cmp	r1, #71	; 0x47
 8003dfc:	d1bc      	bne.n	8003d78 <_printf_float+0xf0>
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1ba      	bne.n	8003d78 <_printf_float+0xf0>
 8003e02:	2301      	movs	r3, #1
 8003e04:	e7b7      	b.n	8003d76 <_printf_float+0xee>
 8003e06:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003e0a:	d118      	bne.n	8003e3e <_printf_float+0x1b6>
 8003e0c:	2900      	cmp	r1, #0
 8003e0e:	6863      	ldr	r3, [r4, #4]
 8003e10:	dd0b      	ble.n	8003e2a <_printf_float+0x1a2>
 8003e12:	6121      	str	r1, [r4, #16]
 8003e14:	b913      	cbnz	r3, 8003e1c <_printf_float+0x194>
 8003e16:	6822      	ldr	r2, [r4, #0]
 8003e18:	07d0      	lsls	r0, r2, #31
 8003e1a:	d502      	bpl.n	8003e22 <_printf_float+0x19a>
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	440b      	add	r3, r1
 8003e20:	6123      	str	r3, [r4, #16]
 8003e22:	f04f 0a00 	mov.w	sl, #0
 8003e26:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e28:	e7df      	b.n	8003dea <_printf_float+0x162>
 8003e2a:	b913      	cbnz	r3, 8003e32 <_printf_float+0x1aa>
 8003e2c:	6822      	ldr	r2, [r4, #0]
 8003e2e:	07d2      	lsls	r2, r2, #31
 8003e30:	d501      	bpl.n	8003e36 <_printf_float+0x1ae>
 8003e32:	3302      	adds	r3, #2
 8003e34:	e7f4      	b.n	8003e20 <_printf_float+0x198>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e7f2      	b.n	8003e20 <_printf_float+0x198>
 8003e3a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003e3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e40:	4299      	cmp	r1, r3
 8003e42:	db05      	blt.n	8003e50 <_printf_float+0x1c8>
 8003e44:	6823      	ldr	r3, [r4, #0]
 8003e46:	6121      	str	r1, [r4, #16]
 8003e48:	07d8      	lsls	r0, r3, #31
 8003e4a:	d5ea      	bpl.n	8003e22 <_printf_float+0x19a>
 8003e4c:	1c4b      	adds	r3, r1, #1
 8003e4e:	e7e7      	b.n	8003e20 <_printf_float+0x198>
 8003e50:	2900      	cmp	r1, #0
 8003e52:	bfcc      	ite	gt
 8003e54:	2201      	movgt	r2, #1
 8003e56:	f1c1 0202 	rsble	r2, r1, #2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	e7e0      	b.n	8003e20 <_printf_float+0x198>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	055a      	lsls	r2, r3, #21
 8003e62:	d407      	bmi.n	8003e74 <_printf_float+0x1ec>
 8003e64:	6923      	ldr	r3, [r4, #16]
 8003e66:	4642      	mov	r2, r8
 8003e68:	4631      	mov	r1, r6
 8003e6a:	4628      	mov	r0, r5
 8003e6c:	47b8      	blx	r7
 8003e6e:	3001      	adds	r0, #1
 8003e70:	d12b      	bne.n	8003eca <_printf_float+0x242>
 8003e72:	e764      	b.n	8003d3e <_printf_float+0xb6>
 8003e74:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003e78:	f240 80dd 	bls.w	8004036 <_printf_float+0x3ae>
 8003e7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003e80:	2200      	movs	r2, #0
 8003e82:	2300      	movs	r3, #0
 8003e84:	f7fc fd90 	bl	80009a8 <__aeabi_dcmpeq>
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	d033      	beq.n	8003ef4 <_printf_float+0x26c>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	4631      	mov	r1, r6
 8003e90:	4628      	mov	r0, r5
 8003e92:	4a35      	ldr	r2, [pc, #212]	; (8003f68 <_printf_float+0x2e0>)
 8003e94:	47b8      	blx	r7
 8003e96:	3001      	adds	r0, #1
 8003e98:	f43f af51 	beq.w	8003d3e <_printf_float+0xb6>
 8003e9c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	db02      	blt.n	8003eaa <_printf_float+0x222>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	07d8      	lsls	r0, r3, #31
 8003ea8:	d50f      	bpl.n	8003eca <_printf_float+0x242>
 8003eaa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003eae:	4631      	mov	r1, r6
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	47b8      	blx	r7
 8003eb4:	3001      	adds	r0, #1
 8003eb6:	f43f af42 	beq.w	8003d3e <_printf_float+0xb6>
 8003eba:	f04f 0800 	mov.w	r8, #0
 8003ebe:	f104 091a 	add.w	r9, r4, #26
 8003ec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	4543      	cmp	r3, r8
 8003ec8:	dc09      	bgt.n	8003ede <_printf_float+0x256>
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	079b      	lsls	r3, r3, #30
 8003ece:	f100 8102 	bmi.w	80040d6 <_printf_float+0x44e>
 8003ed2:	68e0      	ldr	r0, [r4, #12]
 8003ed4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003ed6:	4298      	cmp	r0, r3
 8003ed8:	bfb8      	it	lt
 8003eda:	4618      	movlt	r0, r3
 8003edc:	e731      	b.n	8003d42 <_printf_float+0xba>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	464a      	mov	r2, r9
 8003ee2:	4631      	mov	r1, r6
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b8      	blx	r7
 8003ee8:	3001      	adds	r0, #1
 8003eea:	f43f af28 	beq.w	8003d3e <_printf_float+0xb6>
 8003eee:	f108 0801 	add.w	r8, r8, #1
 8003ef2:	e7e6      	b.n	8003ec2 <_printf_float+0x23a>
 8003ef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	dc38      	bgt.n	8003f6c <_printf_float+0x2e4>
 8003efa:	2301      	movs	r3, #1
 8003efc:	4631      	mov	r1, r6
 8003efe:	4628      	mov	r0, r5
 8003f00:	4a19      	ldr	r2, [pc, #100]	; (8003f68 <_printf_float+0x2e0>)
 8003f02:	47b8      	blx	r7
 8003f04:	3001      	adds	r0, #1
 8003f06:	f43f af1a 	beq.w	8003d3e <_printf_float+0xb6>
 8003f0a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	d102      	bne.n	8003f18 <_printf_float+0x290>
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	07d9      	lsls	r1, r3, #31
 8003f16:	d5d8      	bpl.n	8003eca <_printf_float+0x242>
 8003f18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f1c:	4631      	mov	r1, r6
 8003f1e:	4628      	mov	r0, r5
 8003f20:	47b8      	blx	r7
 8003f22:	3001      	adds	r0, #1
 8003f24:	f43f af0b 	beq.w	8003d3e <_printf_float+0xb6>
 8003f28:	f04f 0900 	mov.w	r9, #0
 8003f2c:	f104 0a1a 	add.w	sl, r4, #26
 8003f30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f32:	425b      	negs	r3, r3
 8003f34:	454b      	cmp	r3, r9
 8003f36:	dc01      	bgt.n	8003f3c <_printf_float+0x2b4>
 8003f38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f3a:	e794      	b.n	8003e66 <_printf_float+0x1de>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	4652      	mov	r2, sl
 8003f40:	4631      	mov	r1, r6
 8003f42:	4628      	mov	r0, r5
 8003f44:	47b8      	blx	r7
 8003f46:	3001      	adds	r0, #1
 8003f48:	f43f aef9 	beq.w	8003d3e <_printf_float+0xb6>
 8003f4c:	f109 0901 	add.w	r9, r9, #1
 8003f50:	e7ee      	b.n	8003f30 <_printf_float+0x2a8>
 8003f52:	bf00      	nop
 8003f54:	7fefffff 	.word	0x7fefffff
 8003f58:	08006600 	.word	0x08006600
 8003f5c:	08006604 	.word	0x08006604
 8003f60:	0800660c 	.word	0x0800660c
 8003f64:	08006608 	.word	0x08006608
 8003f68:	08006610 	.word	0x08006610
 8003f6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f70:	429a      	cmp	r2, r3
 8003f72:	bfa8      	it	ge
 8003f74:	461a      	movge	r2, r3
 8003f76:	2a00      	cmp	r2, #0
 8003f78:	4691      	mov	r9, r2
 8003f7a:	dc37      	bgt.n	8003fec <_printf_float+0x364>
 8003f7c:	f04f 0b00 	mov.w	fp, #0
 8003f80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003f84:	f104 021a 	add.w	r2, r4, #26
 8003f88:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003f8c:	ebaa 0309 	sub.w	r3, sl, r9
 8003f90:	455b      	cmp	r3, fp
 8003f92:	dc33      	bgt.n	8003ffc <_printf_float+0x374>
 8003f94:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	db3b      	blt.n	8004014 <_printf_float+0x38c>
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	07da      	lsls	r2, r3, #31
 8003fa0:	d438      	bmi.n	8004014 <_printf_float+0x38c>
 8003fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fa4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003fa6:	eba3 020a 	sub.w	r2, r3, sl
 8003faa:	eba3 0901 	sub.w	r9, r3, r1
 8003fae:	4591      	cmp	r9, r2
 8003fb0:	bfa8      	it	ge
 8003fb2:	4691      	movge	r9, r2
 8003fb4:	f1b9 0f00 	cmp.w	r9, #0
 8003fb8:	dc34      	bgt.n	8004024 <_printf_float+0x39c>
 8003fba:	f04f 0800 	mov.w	r8, #0
 8003fbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fc2:	f104 0a1a 	add.w	sl, r4, #26
 8003fc6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	eba3 0309 	sub.w	r3, r3, r9
 8003fd0:	4543      	cmp	r3, r8
 8003fd2:	f77f af7a 	ble.w	8003eca <_printf_float+0x242>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	4652      	mov	r2, sl
 8003fda:	4631      	mov	r1, r6
 8003fdc:	4628      	mov	r0, r5
 8003fde:	47b8      	blx	r7
 8003fe0:	3001      	adds	r0, #1
 8003fe2:	f43f aeac 	beq.w	8003d3e <_printf_float+0xb6>
 8003fe6:	f108 0801 	add.w	r8, r8, #1
 8003fea:	e7ec      	b.n	8003fc6 <_printf_float+0x33e>
 8003fec:	4613      	mov	r3, r2
 8003fee:	4631      	mov	r1, r6
 8003ff0:	4642      	mov	r2, r8
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	47b8      	blx	r7
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d1c0      	bne.n	8003f7c <_printf_float+0x2f4>
 8003ffa:	e6a0      	b.n	8003d3e <_printf_float+0xb6>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	4631      	mov	r1, r6
 8004000:	4628      	mov	r0, r5
 8004002:	920b      	str	r2, [sp, #44]	; 0x2c
 8004004:	47b8      	blx	r7
 8004006:	3001      	adds	r0, #1
 8004008:	f43f ae99 	beq.w	8003d3e <_printf_float+0xb6>
 800400c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800400e:	f10b 0b01 	add.w	fp, fp, #1
 8004012:	e7b9      	b.n	8003f88 <_printf_float+0x300>
 8004014:	4631      	mov	r1, r6
 8004016:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800401a:	4628      	mov	r0, r5
 800401c:	47b8      	blx	r7
 800401e:	3001      	adds	r0, #1
 8004020:	d1bf      	bne.n	8003fa2 <_printf_float+0x31a>
 8004022:	e68c      	b.n	8003d3e <_printf_float+0xb6>
 8004024:	464b      	mov	r3, r9
 8004026:	4631      	mov	r1, r6
 8004028:	4628      	mov	r0, r5
 800402a:	eb08 020a 	add.w	r2, r8, sl
 800402e:	47b8      	blx	r7
 8004030:	3001      	adds	r0, #1
 8004032:	d1c2      	bne.n	8003fba <_printf_float+0x332>
 8004034:	e683      	b.n	8003d3e <_printf_float+0xb6>
 8004036:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004038:	2a01      	cmp	r2, #1
 800403a:	dc01      	bgt.n	8004040 <_printf_float+0x3b8>
 800403c:	07db      	lsls	r3, r3, #31
 800403e:	d537      	bpl.n	80040b0 <_printf_float+0x428>
 8004040:	2301      	movs	r3, #1
 8004042:	4642      	mov	r2, r8
 8004044:	4631      	mov	r1, r6
 8004046:	4628      	mov	r0, r5
 8004048:	47b8      	blx	r7
 800404a:	3001      	adds	r0, #1
 800404c:	f43f ae77 	beq.w	8003d3e <_printf_float+0xb6>
 8004050:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004054:	4631      	mov	r1, r6
 8004056:	4628      	mov	r0, r5
 8004058:	47b8      	blx	r7
 800405a:	3001      	adds	r0, #1
 800405c:	f43f ae6f 	beq.w	8003d3e <_printf_float+0xb6>
 8004060:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004064:	2200      	movs	r2, #0
 8004066:	2300      	movs	r3, #0
 8004068:	f7fc fc9e 	bl	80009a8 <__aeabi_dcmpeq>
 800406c:	b9d8      	cbnz	r0, 80040a6 <_printf_float+0x41e>
 800406e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004070:	f108 0201 	add.w	r2, r8, #1
 8004074:	3b01      	subs	r3, #1
 8004076:	4631      	mov	r1, r6
 8004078:	4628      	mov	r0, r5
 800407a:	47b8      	blx	r7
 800407c:	3001      	adds	r0, #1
 800407e:	d10e      	bne.n	800409e <_printf_float+0x416>
 8004080:	e65d      	b.n	8003d3e <_printf_float+0xb6>
 8004082:	2301      	movs	r3, #1
 8004084:	464a      	mov	r2, r9
 8004086:	4631      	mov	r1, r6
 8004088:	4628      	mov	r0, r5
 800408a:	47b8      	blx	r7
 800408c:	3001      	adds	r0, #1
 800408e:	f43f ae56 	beq.w	8003d3e <_printf_float+0xb6>
 8004092:	f108 0801 	add.w	r8, r8, #1
 8004096:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004098:	3b01      	subs	r3, #1
 800409a:	4543      	cmp	r3, r8
 800409c:	dcf1      	bgt.n	8004082 <_printf_float+0x3fa>
 800409e:	4653      	mov	r3, sl
 80040a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040a4:	e6e0      	b.n	8003e68 <_printf_float+0x1e0>
 80040a6:	f04f 0800 	mov.w	r8, #0
 80040aa:	f104 091a 	add.w	r9, r4, #26
 80040ae:	e7f2      	b.n	8004096 <_printf_float+0x40e>
 80040b0:	2301      	movs	r3, #1
 80040b2:	4642      	mov	r2, r8
 80040b4:	e7df      	b.n	8004076 <_printf_float+0x3ee>
 80040b6:	2301      	movs	r3, #1
 80040b8:	464a      	mov	r2, r9
 80040ba:	4631      	mov	r1, r6
 80040bc:	4628      	mov	r0, r5
 80040be:	47b8      	blx	r7
 80040c0:	3001      	adds	r0, #1
 80040c2:	f43f ae3c 	beq.w	8003d3e <_printf_float+0xb6>
 80040c6:	f108 0801 	add.w	r8, r8, #1
 80040ca:	68e3      	ldr	r3, [r4, #12]
 80040cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80040ce:	1a5b      	subs	r3, r3, r1
 80040d0:	4543      	cmp	r3, r8
 80040d2:	dcf0      	bgt.n	80040b6 <_printf_float+0x42e>
 80040d4:	e6fd      	b.n	8003ed2 <_printf_float+0x24a>
 80040d6:	f04f 0800 	mov.w	r8, #0
 80040da:	f104 0919 	add.w	r9, r4, #25
 80040de:	e7f4      	b.n	80040ca <_printf_float+0x442>

080040e0 <_printf_common>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	4616      	mov	r6, r2
 80040e6:	4699      	mov	r9, r3
 80040e8:	688a      	ldr	r2, [r1, #8]
 80040ea:	690b      	ldr	r3, [r1, #16]
 80040ec:	4607      	mov	r7, r0
 80040ee:	4293      	cmp	r3, r2
 80040f0:	bfb8      	it	lt
 80040f2:	4613      	movlt	r3, r2
 80040f4:	6033      	str	r3, [r6, #0]
 80040f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040fa:	460c      	mov	r4, r1
 80040fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004100:	b10a      	cbz	r2, 8004106 <_printf_common+0x26>
 8004102:	3301      	adds	r3, #1
 8004104:	6033      	str	r3, [r6, #0]
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	0699      	lsls	r1, r3, #26
 800410a:	bf42      	ittt	mi
 800410c:	6833      	ldrmi	r3, [r6, #0]
 800410e:	3302      	addmi	r3, #2
 8004110:	6033      	strmi	r3, [r6, #0]
 8004112:	6825      	ldr	r5, [r4, #0]
 8004114:	f015 0506 	ands.w	r5, r5, #6
 8004118:	d106      	bne.n	8004128 <_printf_common+0x48>
 800411a:	f104 0a19 	add.w	sl, r4, #25
 800411e:	68e3      	ldr	r3, [r4, #12]
 8004120:	6832      	ldr	r2, [r6, #0]
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	42ab      	cmp	r3, r5
 8004126:	dc28      	bgt.n	800417a <_printf_common+0x9a>
 8004128:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800412c:	1e13      	subs	r3, r2, #0
 800412e:	6822      	ldr	r2, [r4, #0]
 8004130:	bf18      	it	ne
 8004132:	2301      	movne	r3, #1
 8004134:	0692      	lsls	r2, r2, #26
 8004136:	d42d      	bmi.n	8004194 <_printf_common+0xb4>
 8004138:	4649      	mov	r1, r9
 800413a:	4638      	mov	r0, r7
 800413c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004140:	47c0      	blx	r8
 8004142:	3001      	adds	r0, #1
 8004144:	d020      	beq.n	8004188 <_printf_common+0xa8>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	68e5      	ldr	r5, [r4, #12]
 800414a:	f003 0306 	and.w	r3, r3, #6
 800414e:	2b04      	cmp	r3, #4
 8004150:	bf18      	it	ne
 8004152:	2500      	movne	r5, #0
 8004154:	6832      	ldr	r2, [r6, #0]
 8004156:	f04f 0600 	mov.w	r6, #0
 800415a:	68a3      	ldr	r3, [r4, #8]
 800415c:	bf08      	it	eq
 800415e:	1aad      	subeq	r5, r5, r2
 8004160:	6922      	ldr	r2, [r4, #16]
 8004162:	bf08      	it	eq
 8004164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004168:	4293      	cmp	r3, r2
 800416a:	bfc4      	itt	gt
 800416c:	1a9b      	subgt	r3, r3, r2
 800416e:	18ed      	addgt	r5, r5, r3
 8004170:	341a      	adds	r4, #26
 8004172:	42b5      	cmp	r5, r6
 8004174:	d11a      	bne.n	80041ac <_printf_common+0xcc>
 8004176:	2000      	movs	r0, #0
 8004178:	e008      	b.n	800418c <_printf_common+0xac>
 800417a:	2301      	movs	r3, #1
 800417c:	4652      	mov	r2, sl
 800417e:	4649      	mov	r1, r9
 8004180:	4638      	mov	r0, r7
 8004182:	47c0      	blx	r8
 8004184:	3001      	adds	r0, #1
 8004186:	d103      	bne.n	8004190 <_printf_common+0xb0>
 8004188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800418c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004190:	3501      	adds	r5, #1
 8004192:	e7c4      	b.n	800411e <_printf_common+0x3e>
 8004194:	2030      	movs	r0, #48	; 0x30
 8004196:	18e1      	adds	r1, r4, r3
 8004198:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041a2:	4422      	add	r2, r4
 80041a4:	3302      	adds	r3, #2
 80041a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041aa:	e7c5      	b.n	8004138 <_printf_common+0x58>
 80041ac:	2301      	movs	r3, #1
 80041ae:	4622      	mov	r2, r4
 80041b0:	4649      	mov	r1, r9
 80041b2:	4638      	mov	r0, r7
 80041b4:	47c0      	blx	r8
 80041b6:	3001      	adds	r0, #1
 80041b8:	d0e6      	beq.n	8004188 <_printf_common+0xa8>
 80041ba:	3601      	adds	r6, #1
 80041bc:	e7d9      	b.n	8004172 <_printf_common+0x92>
	...

080041c0 <_printf_i>:
 80041c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041c4:	7e0f      	ldrb	r7, [r1, #24]
 80041c6:	4691      	mov	r9, r2
 80041c8:	2f78      	cmp	r7, #120	; 0x78
 80041ca:	4680      	mov	r8, r0
 80041cc:	460c      	mov	r4, r1
 80041ce:	469a      	mov	sl, r3
 80041d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041d6:	d807      	bhi.n	80041e8 <_printf_i+0x28>
 80041d8:	2f62      	cmp	r7, #98	; 0x62
 80041da:	d80a      	bhi.n	80041f2 <_printf_i+0x32>
 80041dc:	2f00      	cmp	r7, #0
 80041de:	f000 80d9 	beq.w	8004394 <_printf_i+0x1d4>
 80041e2:	2f58      	cmp	r7, #88	; 0x58
 80041e4:	f000 80a4 	beq.w	8004330 <_printf_i+0x170>
 80041e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041f0:	e03a      	b.n	8004268 <_printf_i+0xa8>
 80041f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041f6:	2b15      	cmp	r3, #21
 80041f8:	d8f6      	bhi.n	80041e8 <_printf_i+0x28>
 80041fa:	a101      	add	r1, pc, #4	; (adr r1, 8004200 <_printf_i+0x40>)
 80041fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004200:	08004259 	.word	0x08004259
 8004204:	0800426d 	.word	0x0800426d
 8004208:	080041e9 	.word	0x080041e9
 800420c:	080041e9 	.word	0x080041e9
 8004210:	080041e9 	.word	0x080041e9
 8004214:	080041e9 	.word	0x080041e9
 8004218:	0800426d 	.word	0x0800426d
 800421c:	080041e9 	.word	0x080041e9
 8004220:	080041e9 	.word	0x080041e9
 8004224:	080041e9 	.word	0x080041e9
 8004228:	080041e9 	.word	0x080041e9
 800422c:	0800437b 	.word	0x0800437b
 8004230:	0800429d 	.word	0x0800429d
 8004234:	0800435d 	.word	0x0800435d
 8004238:	080041e9 	.word	0x080041e9
 800423c:	080041e9 	.word	0x080041e9
 8004240:	0800439d 	.word	0x0800439d
 8004244:	080041e9 	.word	0x080041e9
 8004248:	0800429d 	.word	0x0800429d
 800424c:	080041e9 	.word	0x080041e9
 8004250:	080041e9 	.word	0x080041e9
 8004254:	08004365 	.word	0x08004365
 8004258:	682b      	ldr	r3, [r5, #0]
 800425a:	1d1a      	adds	r2, r3, #4
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	602a      	str	r2, [r5, #0]
 8004260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004264:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004268:	2301      	movs	r3, #1
 800426a:	e0a4      	b.n	80043b6 <_printf_i+0x1f6>
 800426c:	6820      	ldr	r0, [r4, #0]
 800426e:	6829      	ldr	r1, [r5, #0]
 8004270:	0606      	lsls	r6, r0, #24
 8004272:	f101 0304 	add.w	r3, r1, #4
 8004276:	d50a      	bpl.n	800428e <_printf_i+0xce>
 8004278:	680e      	ldr	r6, [r1, #0]
 800427a:	602b      	str	r3, [r5, #0]
 800427c:	2e00      	cmp	r6, #0
 800427e:	da03      	bge.n	8004288 <_printf_i+0xc8>
 8004280:	232d      	movs	r3, #45	; 0x2d
 8004282:	4276      	negs	r6, r6
 8004284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004288:	230a      	movs	r3, #10
 800428a:	485e      	ldr	r0, [pc, #376]	; (8004404 <_printf_i+0x244>)
 800428c:	e019      	b.n	80042c2 <_printf_i+0x102>
 800428e:	680e      	ldr	r6, [r1, #0]
 8004290:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004294:	602b      	str	r3, [r5, #0]
 8004296:	bf18      	it	ne
 8004298:	b236      	sxthne	r6, r6
 800429a:	e7ef      	b.n	800427c <_printf_i+0xbc>
 800429c:	682b      	ldr	r3, [r5, #0]
 800429e:	6820      	ldr	r0, [r4, #0]
 80042a0:	1d19      	adds	r1, r3, #4
 80042a2:	6029      	str	r1, [r5, #0]
 80042a4:	0601      	lsls	r1, r0, #24
 80042a6:	d501      	bpl.n	80042ac <_printf_i+0xec>
 80042a8:	681e      	ldr	r6, [r3, #0]
 80042aa:	e002      	b.n	80042b2 <_printf_i+0xf2>
 80042ac:	0646      	lsls	r6, r0, #25
 80042ae:	d5fb      	bpl.n	80042a8 <_printf_i+0xe8>
 80042b0:	881e      	ldrh	r6, [r3, #0]
 80042b2:	2f6f      	cmp	r7, #111	; 0x6f
 80042b4:	bf0c      	ite	eq
 80042b6:	2308      	moveq	r3, #8
 80042b8:	230a      	movne	r3, #10
 80042ba:	4852      	ldr	r0, [pc, #328]	; (8004404 <_printf_i+0x244>)
 80042bc:	2100      	movs	r1, #0
 80042be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042c2:	6865      	ldr	r5, [r4, #4]
 80042c4:	2d00      	cmp	r5, #0
 80042c6:	bfa8      	it	ge
 80042c8:	6821      	ldrge	r1, [r4, #0]
 80042ca:	60a5      	str	r5, [r4, #8]
 80042cc:	bfa4      	itt	ge
 80042ce:	f021 0104 	bicge.w	r1, r1, #4
 80042d2:	6021      	strge	r1, [r4, #0]
 80042d4:	b90e      	cbnz	r6, 80042da <_printf_i+0x11a>
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	d04d      	beq.n	8004376 <_printf_i+0x1b6>
 80042da:	4615      	mov	r5, r2
 80042dc:	fbb6 f1f3 	udiv	r1, r6, r3
 80042e0:	fb03 6711 	mls	r7, r3, r1, r6
 80042e4:	5dc7      	ldrb	r7, [r0, r7]
 80042e6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80042ea:	4637      	mov	r7, r6
 80042ec:	42bb      	cmp	r3, r7
 80042ee:	460e      	mov	r6, r1
 80042f0:	d9f4      	bls.n	80042dc <_printf_i+0x11c>
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d10b      	bne.n	800430e <_printf_i+0x14e>
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	07de      	lsls	r6, r3, #31
 80042fa:	d508      	bpl.n	800430e <_printf_i+0x14e>
 80042fc:	6923      	ldr	r3, [r4, #16]
 80042fe:	6861      	ldr	r1, [r4, #4]
 8004300:	4299      	cmp	r1, r3
 8004302:	bfde      	ittt	le
 8004304:	2330      	movle	r3, #48	; 0x30
 8004306:	f805 3c01 	strble.w	r3, [r5, #-1]
 800430a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800430e:	1b52      	subs	r2, r2, r5
 8004310:	6122      	str	r2, [r4, #16]
 8004312:	464b      	mov	r3, r9
 8004314:	4621      	mov	r1, r4
 8004316:	4640      	mov	r0, r8
 8004318:	f8cd a000 	str.w	sl, [sp]
 800431c:	aa03      	add	r2, sp, #12
 800431e:	f7ff fedf 	bl	80040e0 <_printf_common>
 8004322:	3001      	adds	r0, #1
 8004324:	d14c      	bne.n	80043c0 <_printf_i+0x200>
 8004326:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800432a:	b004      	add	sp, #16
 800432c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004330:	4834      	ldr	r0, [pc, #208]	; (8004404 <_printf_i+0x244>)
 8004332:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004336:	6829      	ldr	r1, [r5, #0]
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	f851 6b04 	ldr.w	r6, [r1], #4
 800433e:	6029      	str	r1, [r5, #0]
 8004340:	061d      	lsls	r5, r3, #24
 8004342:	d514      	bpl.n	800436e <_printf_i+0x1ae>
 8004344:	07df      	lsls	r7, r3, #31
 8004346:	bf44      	itt	mi
 8004348:	f043 0320 	orrmi.w	r3, r3, #32
 800434c:	6023      	strmi	r3, [r4, #0]
 800434e:	b91e      	cbnz	r6, 8004358 <_printf_i+0x198>
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	f023 0320 	bic.w	r3, r3, #32
 8004356:	6023      	str	r3, [r4, #0]
 8004358:	2310      	movs	r3, #16
 800435a:	e7af      	b.n	80042bc <_printf_i+0xfc>
 800435c:	6823      	ldr	r3, [r4, #0]
 800435e:	f043 0320 	orr.w	r3, r3, #32
 8004362:	6023      	str	r3, [r4, #0]
 8004364:	2378      	movs	r3, #120	; 0x78
 8004366:	4828      	ldr	r0, [pc, #160]	; (8004408 <_printf_i+0x248>)
 8004368:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800436c:	e7e3      	b.n	8004336 <_printf_i+0x176>
 800436e:	0659      	lsls	r1, r3, #25
 8004370:	bf48      	it	mi
 8004372:	b2b6      	uxthmi	r6, r6
 8004374:	e7e6      	b.n	8004344 <_printf_i+0x184>
 8004376:	4615      	mov	r5, r2
 8004378:	e7bb      	b.n	80042f2 <_printf_i+0x132>
 800437a:	682b      	ldr	r3, [r5, #0]
 800437c:	6826      	ldr	r6, [r4, #0]
 800437e:	1d18      	adds	r0, r3, #4
 8004380:	6961      	ldr	r1, [r4, #20]
 8004382:	6028      	str	r0, [r5, #0]
 8004384:	0635      	lsls	r5, r6, #24
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	d501      	bpl.n	800438e <_printf_i+0x1ce>
 800438a:	6019      	str	r1, [r3, #0]
 800438c:	e002      	b.n	8004394 <_printf_i+0x1d4>
 800438e:	0670      	lsls	r0, r6, #25
 8004390:	d5fb      	bpl.n	800438a <_printf_i+0x1ca>
 8004392:	8019      	strh	r1, [r3, #0]
 8004394:	2300      	movs	r3, #0
 8004396:	4615      	mov	r5, r2
 8004398:	6123      	str	r3, [r4, #16]
 800439a:	e7ba      	b.n	8004312 <_printf_i+0x152>
 800439c:	682b      	ldr	r3, [r5, #0]
 800439e:	2100      	movs	r1, #0
 80043a0:	1d1a      	adds	r2, r3, #4
 80043a2:	602a      	str	r2, [r5, #0]
 80043a4:	681d      	ldr	r5, [r3, #0]
 80043a6:	6862      	ldr	r2, [r4, #4]
 80043a8:	4628      	mov	r0, r5
 80043aa:	f000 ffc9 	bl	8005340 <memchr>
 80043ae:	b108      	cbz	r0, 80043b4 <_printf_i+0x1f4>
 80043b0:	1b40      	subs	r0, r0, r5
 80043b2:	6060      	str	r0, [r4, #4]
 80043b4:	6863      	ldr	r3, [r4, #4]
 80043b6:	6123      	str	r3, [r4, #16]
 80043b8:	2300      	movs	r3, #0
 80043ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043be:	e7a8      	b.n	8004312 <_printf_i+0x152>
 80043c0:	462a      	mov	r2, r5
 80043c2:	4649      	mov	r1, r9
 80043c4:	4640      	mov	r0, r8
 80043c6:	6923      	ldr	r3, [r4, #16]
 80043c8:	47d0      	blx	sl
 80043ca:	3001      	adds	r0, #1
 80043cc:	d0ab      	beq.n	8004326 <_printf_i+0x166>
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	079b      	lsls	r3, r3, #30
 80043d2:	d413      	bmi.n	80043fc <_printf_i+0x23c>
 80043d4:	68e0      	ldr	r0, [r4, #12]
 80043d6:	9b03      	ldr	r3, [sp, #12]
 80043d8:	4298      	cmp	r0, r3
 80043da:	bfb8      	it	lt
 80043dc:	4618      	movlt	r0, r3
 80043de:	e7a4      	b.n	800432a <_printf_i+0x16a>
 80043e0:	2301      	movs	r3, #1
 80043e2:	4632      	mov	r2, r6
 80043e4:	4649      	mov	r1, r9
 80043e6:	4640      	mov	r0, r8
 80043e8:	47d0      	blx	sl
 80043ea:	3001      	adds	r0, #1
 80043ec:	d09b      	beq.n	8004326 <_printf_i+0x166>
 80043ee:	3501      	adds	r5, #1
 80043f0:	68e3      	ldr	r3, [r4, #12]
 80043f2:	9903      	ldr	r1, [sp, #12]
 80043f4:	1a5b      	subs	r3, r3, r1
 80043f6:	42ab      	cmp	r3, r5
 80043f8:	dcf2      	bgt.n	80043e0 <_printf_i+0x220>
 80043fa:	e7eb      	b.n	80043d4 <_printf_i+0x214>
 80043fc:	2500      	movs	r5, #0
 80043fe:	f104 0619 	add.w	r6, r4, #25
 8004402:	e7f5      	b.n	80043f0 <_printf_i+0x230>
 8004404:	08006612 	.word	0x08006612
 8004408:	08006623 	.word	0x08006623

0800440c <iprintf>:
 800440c:	b40f      	push	{r0, r1, r2, r3}
 800440e:	4b0a      	ldr	r3, [pc, #40]	; (8004438 <iprintf+0x2c>)
 8004410:	b513      	push	{r0, r1, r4, lr}
 8004412:	681c      	ldr	r4, [r3, #0]
 8004414:	b124      	cbz	r4, 8004420 <iprintf+0x14>
 8004416:	69a3      	ldr	r3, [r4, #24]
 8004418:	b913      	cbnz	r3, 8004420 <iprintf+0x14>
 800441a:	4620      	mov	r0, r4
 800441c:	f000 fee2 	bl	80051e4 <__sinit>
 8004420:	ab05      	add	r3, sp, #20
 8004422:	4620      	mov	r0, r4
 8004424:	9a04      	ldr	r2, [sp, #16]
 8004426:	68a1      	ldr	r1, [r4, #8]
 8004428:	9301      	str	r3, [sp, #4]
 800442a:	f001 fc3f 	bl	8005cac <_vfiprintf_r>
 800442e:	b002      	add	sp, #8
 8004430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004434:	b004      	add	sp, #16
 8004436:	4770      	bx	lr
 8004438:	2000000c 	.word	0x2000000c

0800443c <quorem>:
 800443c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004440:	6903      	ldr	r3, [r0, #16]
 8004442:	690c      	ldr	r4, [r1, #16]
 8004444:	4607      	mov	r7, r0
 8004446:	42a3      	cmp	r3, r4
 8004448:	f2c0 8082 	blt.w	8004550 <quorem+0x114>
 800444c:	3c01      	subs	r4, #1
 800444e:	f100 0514 	add.w	r5, r0, #20
 8004452:	f101 0814 	add.w	r8, r1, #20
 8004456:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800445a:	9301      	str	r3, [sp, #4]
 800445c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004460:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004464:	3301      	adds	r3, #1
 8004466:	429a      	cmp	r2, r3
 8004468:	fbb2 f6f3 	udiv	r6, r2, r3
 800446c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004470:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004474:	d331      	bcc.n	80044da <quorem+0x9e>
 8004476:	f04f 0e00 	mov.w	lr, #0
 800447a:	4640      	mov	r0, r8
 800447c:	46ac      	mov	ip, r5
 800447e:	46f2      	mov	sl, lr
 8004480:	f850 2b04 	ldr.w	r2, [r0], #4
 8004484:	b293      	uxth	r3, r2
 8004486:	fb06 e303 	mla	r3, r6, r3, lr
 800448a:	0c12      	lsrs	r2, r2, #16
 800448c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004490:	b29b      	uxth	r3, r3
 8004492:	fb06 e202 	mla	r2, r6, r2, lr
 8004496:	ebaa 0303 	sub.w	r3, sl, r3
 800449a:	f8dc a000 	ldr.w	sl, [ip]
 800449e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80044a2:	fa1f fa8a 	uxth.w	sl, sl
 80044a6:	4453      	add	r3, sl
 80044a8:	f8dc a000 	ldr.w	sl, [ip]
 80044ac:	b292      	uxth	r2, r2
 80044ae:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80044b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80044bc:	4581      	cmp	r9, r0
 80044be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80044c2:	f84c 3b04 	str.w	r3, [ip], #4
 80044c6:	d2db      	bcs.n	8004480 <quorem+0x44>
 80044c8:	f855 300b 	ldr.w	r3, [r5, fp]
 80044cc:	b92b      	cbnz	r3, 80044da <quorem+0x9e>
 80044ce:	9b01      	ldr	r3, [sp, #4]
 80044d0:	3b04      	subs	r3, #4
 80044d2:	429d      	cmp	r5, r3
 80044d4:	461a      	mov	r2, r3
 80044d6:	d32f      	bcc.n	8004538 <quorem+0xfc>
 80044d8:	613c      	str	r4, [r7, #16]
 80044da:	4638      	mov	r0, r7
 80044dc:	f001 f9ca 	bl	8005874 <__mcmp>
 80044e0:	2800      	cmp	r0, #0
 80044e2:	db25      	blt.n	8004530 <quorem+0xf4>
 80044e4:	4628      	mov	r0, r5
 80044e6:	f04f 0c00 	mov.w	ip, #0
 80044ea:	3601      	adds	r6, #1
 80044ec:	f858 1b04 	ldr.w	r1, [r8], #4
 80044f0:	f8d0 e000 	ldr.w	lr, [r0]
 80044f4:	b28b      	uxth	r3, r1
 80044f6:	ebac 0303 	sub.w	r3, ip, r3
 80044fa:	fa1f f28e 	uxth.w	r2, lr
 80044fe:	4413      	add	r3, r2
 8004500:	0c0a      	lsrs	r2, r1, #16
 8004502:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004506:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800450a:	b29b      	uxth	r3, r3
 800450c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004510:	45c1      	cmp	r9, r8
 8004512:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004516:	f840 3b04 	str.w	r3, [r0], #4
 800451a:	d2e7      	bcs.n	80044ec <quorem+0xb0>
 800451c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004520:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004524:	b922      	cbnz	r2, 8004530 <quorem+0xf4>
 8004526:	3b04      	subs	r3, #4
 8004528:	429d      	cmp	r5, r3
 800452a:	461a      	mov	r2, r3
 800452c:	d30a      	bcc.n	8004544 <quorem+0x108>
 800452e:	613c      	str	r4, [r7, #16]
 8004530:	4630      	mov	r0, r6
 8004532:	b003      	add	sp, #12
 8004534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004538:	6812      	ldr	r2, [r2, #0]
 800453a:	3b04      	subs	r3, #4
 800453c:	2a00      	cmp	r2, #0
 800453e:	d1cb      	bne.n	80044d8 <quorem+0x9c>
 8004540:	3c01      	subs	r4, #1
 8004542:	e7c6      	b.n	80044d2 <quorem+0x96>
 8004544:	6812      	ldr	r2, [r2, #0]
 8004546:	3b04      	subs	r3, #4
 8004548:	2a00      	cmp	r2, #0
 800454a:	d1f0      	bne.n	800452e <quorem+0xf2>
 800454c:	3c01      	subs	r4, #1
 800454e:	e7eb      	b.n	8004528 <quorem+0xec>
 8004550:	2000      	movs	r0, #0
 8004552:	e7ee      	b.n	8004532 <quorem+0xf6>
 8004554:	0000      	movs	r0, r0
	...

08004558 <_dtoa_r>:
 8004558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800455c:	4616      	mov	r6, r2
 800455e:	461f      	mov	r7, r3
 8004560:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004562:	b099      	sub	sp, #100	; 0x64
 8004564:	4605      	mov	r5, r0
 8004566:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800456a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800456e:	b974      	cbnz	r4, 800458e <_dtoa_r+0x36>
 8004570:	2010      	movs	r0, #16
 8004572:	f000 fedd 	bl	8005330 <malloc>
 8004576:	4602      	mov	r2, r0
 8004578:	6268      	str	r0, [r5, #36]	; 0x24
 800457a:	b920      	cbnz	r0, 8004586 <_dtoa_r+0x2e>
 800457c:	21ea      	movs	r1, #234	; 0xea
 800457e:	4ba8      	ldr	r3, [pc, #672]	; (8004820 <_dtoa_r+0x2c8>)
 8004580:	48a8      	ldr	r0, [pc, #672]	; (8004824 <_dtoa_r+0x2cc>)
 8004582:	f001 fde9 	bl	8006158 <__assert_func>
 8004586:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800458a:	6004      	str	r4, [r0, #0]
 800458c:	60c4      	str	r4, [r0, #12]
 800458e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004590:	6819      	ldr	r1, [r3, #0]
 8004592:	b151      	cbz	r1, 80045aa <_dtoa_r+0x52>
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	2301      	movs	r3, #1
 8004598:	4093      	lsls	r3, r2
 800459a:	604a      	str	r2, [r1, #4]
 800459c:	608b      	str	r3, [r1, #8]
 800459e:	4628      	mov	r0, r5
 80045a0:	f000 ff2a 	bl	80053f8 <_Bfree>
 80045a4:	2200      	movs	r2, #0
 80045a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	1e3b      	subs	r3, r7, #0
 80045ac:	bfaf      	iteee	ge
 80045ae:	2300      	movge	r3, #0
 80045b0:	2201      	movlt	r2, #1
 80045b2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80045b6:	9305      	strlt	r3, [sp, #20]
 80045b8:	bfa8      	it	ge
 80045ba:	f8c8 3000 	strge.w	r3, [r8]
 80045be:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80045c2:	4b99      	ldr	r3, [pc, #612]	; (8004828 <_dtoa_r+0x2d0>)
 80045c4:	bfb8      	it	lt
 80045c6:	f8c8 2000 	strlt.w	r2, [r8]
 80045ca:	ea33 0309 	bics.w	r3, r3, r9
 80045ce:	d119      	bne.n	8004604 <_dtoa_r+0xac>
 80045d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80045d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80045d6:	6013      	str	r3, [r2, #0]
 80045d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80045dc:	4333      	orrs	r3, r6
 80045de:	f000 857f 	beq.w	80050e0 <_dtoa_r+0xb88>
 80045e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80045e4:	b953      	cbnz	r3, 80045fc <_dtoa_r+0xa4>
 80045e6:	4b91      	ldr	r3, [pc, #580]	; (800482c <_dtoa_r+0x2d4>)
 80045e8:	e022      	b.n	8004630 <_dtoa_r+0xd8>
 80045ea:	4b91      	ldr	r3, [pc, #580]	; (8004830 <_dtoa_r+0x2d8>)
 80045ec:	9303      	str	r3, [sp, #12]
 80045ee:	3308      	adds	r3, #8
 80045f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80045f2:	6013      	str	r3, [r2, #0]
 80045f4:	9803      	ldr	r0, [sp, #12]
 80045f6:	b019      	add	sp, #100	; 0x64
 80045f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045fc:	4b8b      	ldr	r3, [pc, #556]	; (800482c <_dtoa_r+0x2d4>)
 80045fe:	9303      	str	r3, [sp, #12]
 8004600:	3303      	adds	r3, #3
 8004602:	e7f5      	b.n	80045f0 <_dtoa_r+0x98>
 8004604:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004608:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800460c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004610:	2200      	movs	r2, #0
 8004612:	2300      	movs	r3, #0
 8004614:	f7fc f9c8 	bl	80009a8 <__aeabi_dcmpeq>
 8004618:	4680      	mov	r8, r0
 800461a:	b158      	cbz	r0, 8004634 <_dtoa_r+0xdc>
 800461c:	2301      	movs	r3, #1
 800461e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 8558 	beq.w	80050da <_dtoa_r+0xb82>
 800462a:	4882      	ldr	r0, [pc, #520]	; (8004834 <_dtoa_r+0x2dc>)
 800462c:	6018      	str	r0, [r3, #0]
 800462e:	1e43      	subs	r3, r0, #1
 8004630:	9303      	str	r3, [sp, #12]
 8004632:	e7df      	b.n	80045f4 <_dtoa_r+0x9c>
 8004634:	ab16      	add	r3, sp, #88	; 0x58
 8004636:	9301      	str	r3, [sp, #4]
 8004638:	ab17      	add	r3, sp, #92	; 0x5c
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	4628      	mov	r0, r5
 800463e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004642:	f001 f9bf 	bl	80059c4 <__d2b>
 8004646:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800464a:	4683      	mov	fp, r0
 800464c:	2c00      	cmp	r4, #0
 800464e:	d07f      	beq.n	8004750 <_dtoa_r+0x1f8>
 8004650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004654:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004656:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800465a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800465e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004662:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004666:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800466a:	2200      	movs	r2, #0
 800466c:	4b72      	ldr	r3, [pc, #456]	; (8004838 <_dtoa_r+0x2e0>)
 800466e:	f7fb fd7b 	bl	8000168 <__aeabi_dsub>
 8004672:	a365      	add	r3, pc, #404	; (adr r3, 8004808 <_dtoa_r+0x2b0>)
 8004674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004678:	f7fb ff2e 	bl	80004d8 <__aeabi_dmul>
 800467c:	a364      	add	r3, pc, #400	; (adr r3, 8004810 <_dtoa_r+0x2b8>)
 800467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004682:	f7fb fd73 	bl	800016c <__adddf3>
 8004686:	4606      	mov	r6, r0
 8004688:	4620      	mov	r0, r4
 800468a:	460f      	mov	r7, r1
 800468c:	f7fb feba 	bl	8000404 <__aeabi_i2d>
 8004690:	a361      	add	r3, pc, #388	; (adr r3, 8004818 <_dtoa_r+0x2c0>)
 8004692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004696:	f7fb ff1f 	bl	80004d8 <__aeabi_dmul>
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	4630      	mov	r0, r6
 80046a0:	4639      	mov	r1, r7
 80046a2:	f7fb fd63 	bl	800016c <__adddf3>
 80046a6:	4606      	mov	r6, r0
 80046a8:	460f      	mov	r7, r1
 80046aa:	f7fc f9c5 	bl	8000a38 <__aeabi_d2iz>
 80046ae:	2200      	movs	r2, #0
 80046b0:	4682      	mov	sl, r0
 80046b2:	2300      	movs	r3, #0
 80046b4:	4630      	mov	r0, r6
 80046b6:	4639      	mov	r1, r7
 80046b8:	f7fc f980 	bl	80009bc <__aeabi_dcmplt>
 80046bc:	b148      	cbz	r0, 80046d2 <_dtoa_r+0x17a>
 80046be:	4650      	mov	r0, sl
 80046c0:	f7fb fea0 	bl	8000404 <__aeabi_i2d>
 80046c4:	4632      	mov	r2, r6
 80046c6:	463b      	mov	r3, r7
 80046c8:	f7fc f96e 	bl	80009a8 <__aeabi_dcmpeq>
 80046cc:	b908      	cbnz	r0, 80046d2 <_dtoa_r+0x17a>
 80046ce:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80046d2:	f1ba 0f16 	cmp.w	sl, #22
 80046d6:	d858      	bhi.n	800478a <_dtoa_r+0x232>
 80046d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80046dc:	4b57      	ldr	r3, [pc, #348]	; (800483c <_dtoa_r+0x2e4>)
 80046de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	f7fc f969 	bl	80009bc <__aeabi_dcmplt>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d04f      	beq.n	800478e <_dtoa_r+0x236>
 80046ee:	2300      	movs	r3, #0
 80046f0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80046f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80046f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80046f8:	1b1c      	subs	r4, r3, r4
 80046fa:	1e63      	subs	r3, r4, #1
 80046fc:	9309      	str	r3, [sp, #36]	; 0x24
 80046fe:	bf49      	itett	mi
 8004700:	f1c4 0301 	rsbmi	r3, r4, #1
 8004704:	2300      	movpl	r3, #0
 8004706:	9306      	strmi	r3, [sp, #24]
 8004708:	2300      	movmi	r3, #0
 800470a:	bf54      	ite	pl
 800470c:	9306      	strpl	r3, [sp, #24]
 800470e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004710:	f1ba 0f00 	cmp.w	sl, #0
 8004714:	db3d      	blt.n	8004792 <_dtoa_r+0x23a>
 8004716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004718:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800471c:	4453      	add	r3, sl
 800471e:	9309      	str	r3, [sp, #36]	; 0x24
 8004720:	2300      	movs	r3, #0
 8004722:	930a      	str	r3, [sp, #40]	; 0x28
 8004724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004726:	2b09      	cmp	r3, #9
 8004728:	f200 808c 	bhi.w	8004844 <_dtoa_r+0x2ec>
 800472c:	2b05      	cmp	r3, #5
 800472e:	bfc4      	itt	gt
 8004730:	3b04      	subgt	r3, #4
 8004732:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004734:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004736:	bfc8      	it	gt
 8004738:	2400      	movgt	r4, #0
 800473a:	f1a3 0302 	sub.w	r3, r3, #2
 800473e:	bfd8      	it	le
 8004740:	2401      	movle	r4, #1
 8004742:	2b03      	cmp	r3, #3
 8004744:	f200 808a 	bhi.w	800485c <_dtoa_r+0x304>
 8004748:	e8df f003 	tbb	[pc, r3]
 800474c:	5b4d4f2d 	.word	0x5b4d4f2d
 8004750:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004754:	441c      	add	r4, r3
 8004756:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800475a:	2b20      	cmp	r3, #32
 800475c:	bfc3      	ittte	gt
 800475e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004762:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004766:	fa09 f303 	lslgt.w	r3, r9, r3
 800476a:	f1c3 0320 	rsble	r3, r3, #32
 800476e:	bfc6      	itte	gt
 8004770:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004774:	4318      	orrgt	r0, r3
 8004776:	fa06 f003 	lslle.w	r0, r6, r3
 800477a:	f7fb fe33 	bl	80003e4 <__aeabi_ui2d>
 800477e:	2301      	movs	r3, #1
 8004780:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004784:	3c01      	subs	r4, #1
 8004786:	9313      	str	r3, [sp, #76]	; 0x4c
 8004788:	e76f      	b.n	800466a <_dtoa_r+0x112>
 800478a:	2301      	movs	r3, #1
 800478c:	e7b2      	b.n	80046f4 <_dtoa_r+0x19c>
 800478e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004790:	e7b1      	b.n	80046f6 <_dtoa_r+0x19e>
 8004792:	9b06      	ldr	r3, [sp, #24]
 8004794:	eba3 030a 	sub.w	r3, r3, sl
 8004798:	9306      	str	r3, [sp, #24]
 800479a:	f1ca 0300 	rsb	r3, sl, #0
 800479e:	930a      	str	r3, [sp, #40]	; 0x28
 80047a0:	2300      	movs	r3, #0
 80047a2:	930e      	str	r3, [sp, #56]	; 0x38
 80047a4:	e7be      	b.n	8004724 <_dtoa_r+0x1cc>
 80047a6:	2300      	movs	r3, #0
 80047a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80047aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	dc58      	bgt.n	8004862 <_dtoa_r+0x30a>
 80047b0:	f04f 0901 	mov.w	r9, #1
 80047b4:	464b      	mov	r3, r9
 80047b6:	f8cd 9020 	str.w	r9, [sp, #32]
 80047ba:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80047be:	2200      	movs	r2, #0
 80047c0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80047c2:	6042      	str	r2, [r0, #4]
 80047c4:	2204      	movs	r2, #4
 80047c6:	f102 0614 	add.w	r6, r2, #20
 80047ca:	429e      	cmp	r6, r3
 80047cc:	6841      	ldr	r1, [r0, #4]
 80047ce:	d94e      	bls.n	800486e <_dtoa_r+0x316>
 80047d0:	4628      	mov	r0, r5
 80047d2:	f000 fdd1 	bl	8005378 <_Balloc>
 80047d6:	9003      	str	r0, [sp, #12]
 80047d8:	2800      	cmp	r0, #0
 80047da:	d14c      	bne.n	8004876 <_dtoa_r+0x31e>
 80047dc:	4602      	mov	r2, r0
 80047de:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80047e2:	4b17      	ldr	r3, [pc, #92]	; (8004840 <_dtoa_r+0x2e8>)
 80047e4:	e6cc      	b.n	8004580 <_dtoa_r+0x28>
 80047e6:	2301      	movs	r3, #1
 80047e8:	e7de      	b.n	80047a8 <_dtoa_r+0x250>
 80047ea:	2300      	movs	r3, #0
 80047ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80047ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047f0:	eb0a 0903 	add.w	r9, sl, r3
 80047f4:	f109 0301 	add.w	r3, r9, #1
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	9308      	str	r3, [sp, #32]
 80047fc:	bfb8      	it	lt
 80047fe:	2301      	movlt	r3, #1
 8004800:	e7dd      	b.n	80047be <_dtoa_r+0x266>
 8004802:	2301      	movs	r3, #1
 8004804:	e7f2      	b.n	80047ec <_dtoa_r+0x294>
 8004806:	bf00      	nop
 8004808:	636f4361 	.word	0x636f4361
 800480c:	3fd287a7 	.word	0x3fd287a7
 8004810:	8b60c8b3 	.word	0x8b60c8b3
 8004814:	3fc68a28 	.word	0x3fc68a28
 8004818:	509f79fb 	.word	0x509f79fb
 800481c:	3fd34413 	.word	0x3fd34413
 8004820:	08006641 	.word	0x08006641
 8004824:	08006658 	.word	0x08006658
 8004828:	7ff00000 	.word	0x7ff00000
 800482c:	0800663d 	.word	0x0800663d
 8004830:	08006634 	.word	0x08006634
 8004834:	08006611 	.word	0x08006611
 8004838:	3ff80000 	.word	0x3ff80000
 800483c:	080067a8 	.word	0x080067a8
 8004840:	080066b3 	.word	0x080066b3
 8004844:	2401      	movs	r4, #1
 8004846:	2300      	movs	r3, #0
 8004848:	940b      	str	r4, [sp, #44]	; 0x2c
 800484a:	9322      	str	r3, [sp, #136]	; 0x88
 800484c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004850:	2200      	movs	r2, #0
 8004852:	2312      	movs	r3, #18
 8004854:	f8cd 9020 	str.w	r9, [sp, #32]
 8004858:	9223      	str	r2, [sp, #140]	; 0x8c
 800485a:	e7b0      	b.n	80047be <_dtoa_r+0x266>
 800485c:	2301      	movs	r3, #1
 800485e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004860:	e7f4      	b.n	800484c <_dtoa_r+0x2f4>
 8004862:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004866:	464b      	mov	r3, r9
 8004868:	f8cd 9020 	str.w	r9, [sp, #32]
 800486c:	e7a7      	b.n	80047be <_dtoa_r+0x266>
 800486e:	3101      	adds	r1, #1
 8004870:	6041      	str	r1, [r0, #4]
 8004872:	0052      	lsls	r2, r2, #1
 8004874:	e7a7      	b.n	80047c6 <_dtoa_r+0x26e>
 8004876:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004878:	9a03      	ldr	r2, [sp, #12]
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	9b08      	ldr	r3, [sp, #32]
 800487e:	2b0e      	cmp	r3, #14
 8004880:	f200 80a8 	bhi.w	80049d4 <_dtoa_r+0x47c>
 8004884:	2c00      	cmp	r4, #0
 8004886:	f000 80a5 	beq.w	80049d4 <_dtoa_r+0x47c>
 800488a:	f1ba 0f00 	cmp.w	sl, #0
 800488e:	dd34      	ble.n	80048fa <_dtoa_r+0x3a2>
 8004890:	4a9a      	ldr	r2, [pc, #616]	; (8004afc <_dtoa_r+0x5a4>)
 8004892:	f00a 030f 	and.w	r3, sl, #15
 8004896:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800489a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800489e:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048a2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80048a6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80048aa:	d016      	beq.n	80048da <_dtoa_r+0x382>
 80048ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80048b0:	4b93      	ldr	r3, [pc, #588]	; (8004b00 <_dtoa_r+0x5a8>)
 80048b2:	2703      	movs	r7, #3
 80048b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80048b8:	f7fb ff38 	bl	800072c <__aeabi_ddiv>
 80048bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048c0:	f004 040f 	and.w	r4, r4, #15
 80048c4:	4e8e      	ldr	r6, [pc, #568]	; (8004b00 <_dtoa_r+0x5a8>)
 80048c6:	b954      	cbnz	r4, 80048de <_dtoa_r+0x386>
 80048c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80048cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048d0:	f7fb ff2c 	bl	800072c <__aeabi_ddiv>
 80048d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048d8:	e029      	b.n	800492e <_dtoa_r+0x3d6>
 80048da:	2702      	movs	r7, #2
 80048dc:	e7f2      	b.n	80048c4 <_dtoa_r+0x36c>
 80048de:	07e1      	lsls	r1, r4, #31
 80048e0:	d508      	bpl.n	80048f4 <_dtoa_r+0x39c>
 80048e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80048e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80048ea:	f7fb fdf5 	bl	80004d8 <__aeabi_dmul>
 80048ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80048f2:	3701      	adds	r7, #1
 80048f4:	1064      	asrs	r4, r4, #1
 80048f6:	3608      	adds	r6, #8
 80048f8:	e7e5      	b.n	80048c6 <_dtoa_r+0x36e>
 80048fa:	f000 80a5 	beq.w	8004a48 <_dtoa_r+0x4f0>
 80048fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004902:	f1ca 0400 	rsb	r4, sl, #0
 8004906:	4b7d      	ldr	r3, [pc, #500]	; (8004afc <_dtoa_r+0x5a4>)
 8004908:	f004 020f 	and.w	r2, r4, #15
 800490c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	f7fb fde0 	bl	80004d8 <__aeabi_dmul>
 8004918:	2702      	movs	r7, #2
 800491a:	2300      	movs	r3, #0
 800491c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004920:	4e77      	ldr	r6, [pc, #476]	; (8004b00 <_dtoa_r+0x5a8>)
 8004922:	1124      	asrs	r4, r4, #4
 8004924:	2c00      	cmp	r4, #0
 8004926:	f040 8084 	bne.w	8004a32 <_dtoa_r+0x4da>
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1d2      	bne.n	80048d4 <_dtoa_r+0x37c>
 800492e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 808b 	beq.w	8004a4c <_dtoa_r+0x4f4>
 8004936:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800493a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800493e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004942:	2200      	movs	r2, #0
 8004944:	4b6f      	ldr	r3, [pc, #444]	; (8004b04 <_dtoa_r+0x5ac>)
 8004946:	f7fc f839 	bl	80009bc <__aeabi_dcmplt>
 800494a:	2800      	cmp	r0, #0
 800494c:	d07e      	beq.n	8004a4c <_dtoa_r+0x4f4>
 800494e:	9b08      	ldr	r3, [sp, #32]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d07b      	beq.n	8004a4c <_dtoa_r+0x4f4>
 8004954:	f1b9 0f00 	cmp.w	r9, #0
 8004958:	dd38      	ble.n	80049cc <_dtoa_r+0x474>
 800495a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800495e:	2200      	movs	r2, #0
 8004960:	4b69      	ldr	r3, [pc, #420]	; (8004b08 <_dtoa_r+0x5b0>)
 8004962:	f7fb fdb9 	bl	80004d8 <__aeabi_dmul>
 8004966:	464c      	mov	r4, r9
 8004968:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800496c:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8004970:	3701      	adds	r7, #1
 8004972:	4638      	mov	r0, r7
 8004974:	f7fb fd46 	bl	8000404 <__aeabi_i2d>
 8004978:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800497c:	f7fb fdac 	bl	80004d8 <__aeabi_dmul>
 8004980:	2200      	movs	r2, #0
 8004982:	4b62      	ldr	r3, [pc, #392]	; (8004b0c <_dtoa_r+0x5b4>)
 8004984:	f7fb fbf2 	bl	800016c <__adddf3>
 8004988:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800498c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004990:	9611      	str	r6, [sp, #68]	; 0x44
 8004992:	2c00      	cmp	r4, #0
 8004994:	d15d      	bne.n	8004a52 <_dtoa_r+0x4fa>
 8004996:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800499a:	2200      	movs	r2, #0
 800499c:	4b5c      	ldr	r3, [pc, #368]	; (8004b10 <_dtoa_r+0x5b8>)
 800499e:	f7fb fbe3 	bl	8000168 <__aeabi_dsub>
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80049aa:	4633      	mov	r3, r6
 80049ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80049ae:	f7fc f823 	bl	80009f8 <__aeabi_dcmpgt>
 80049b2:	2800      	cmp	r0, #0
 80049b4:	f040 829c 	bne.w	8004ef0 <_dtoa_r+0x998>
 80049b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80049be:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80049c2:	f7fb fffb 	bl	80009bc <__aeabi_dcmplt>
 80049c6:	2800      	cmp	r0, #0
 80049c8:	f040 8290 	bne.w	8004eec <_dtoa_r+0x994>
 80049cc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80049d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80049d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f2c0 8152 	blt.w	8004c80 <_dtoa_r+0x728>
 80049dc:	f1ba 0f0e 	cmp.w	sl, #14
 80049e0:	f300 814e 	bgt.w	8004c80 <_dtoa_r+0x728>
 80049e4:	4b45      	ldr	r3, [pc, #276]	; (8004afc <_dtoa_r+0x5a4>)
 80049e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80049ea:	e9d3 3400 	ldrd	r3, r4, [r3]
 80049ee:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80049f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f280 80db 	bge.w	8004bb0 <_dtoa_r+0x658>
 80049fa:	9b08      	ldr	r3, [sp, #32]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f300 80d7 	bgt.w	8004bb0 <_dtoa_r+0x658>
 8004a02:	f040 8272 	bne.w	8004eea <_dtoa_r+0x992>
 8004a06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	4b40      	ldr	r3, [pc, #256]	; (8004b10 <_dtoa_r+0x5b8>)
 8004a0e:	f7fb fd63 	bl	80004d8 <__aeabi_dmul>
 8004a12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a16:	f7fb ffe5 	bl	80009e4 <__aeabi_dcmpge>
 8004a1a:	9c08      	ldr	r4, [sp, #32]
 8004a1c:	4626      	mov	r6, r4
 8004a1e:	2800      	cmp	r0, #0
 8004a20:	f040 8248 	bne.w	8004eb4 <_dtoa_r+0x95c>
 8004a24:	2331      	movs	r3, #49	; 0x31
 8004a26:	9f03      	ldr	r7, [sp, #12]
 8004a28:	f10a 0a01 	add.w	sl, sl, #1
 8004a2c:	f807 3b01 	strb.w	r3, [r7], #1
 8004a30:	e244      	b.n	8004ebc <_dtoa_r+0x964>
 8004a32:	07e2      	lsls	r2, r4, #31
 8004a34:	d505      	bpl.n	8004a42 <_dtoa_r+0x4ea>
 8004a36:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004a3a:	f7fb fd4d 	bl	80004d8 <__aeabi_dmul>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	3701      	adds	r7, #1
 8004a42:	1064      	asrs	r4, r4, #1
 8004a44:	3608      	adds	r6, #8
 8004a46:	e76d      	b.n	8004924 <_dtoa_r+0x3cc>
 8004a48:	2702      	movs	r7, #2
 8004a4a:	e770      	b.n	800492e <_dtoa_r+0x3d6>
 8004a4c:	46d0      	mov	r8, sl
 8004a4e:	9c08      	ldr	r4, [sp, #32]
 8004a50:	e78f      	b.n	8004972 <_dtoa_r+0x41a>
 8004a52:	9903      	ldr	r1, [sp, #12]
 8004a54:	4b29      	ldr	r3, [pc, #164]	; (8004afc <_dtoa_r+0x5a4>)
 8004a56:	4421      	add	r1, r4
 8004a58:	9112      	str	r1, [sp, #72]	; 0x48
 8004a5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a60:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004a64:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a68:	2900      	cmp	r1, #0
 8004a6a:	d055      	beq.n	8004b18 <_dtoa_r+0x5c0>
 8004a6c:	2000      	movs	r0, #0
 8004a6e:	4929      	ldr	r1, [pc, #164]	; (8004b14 <_dtoa_r+0x5bc>)
 8004a70:	f7fb fe5c 	bl	800072c <__aeabi_ddiv>
 8004a74:	463b      	mov	r3, r7
 8004a76:	4632      	mov	r2, r6
 8004a78:	f7fb fb76 	bl	8000168 <__aeabi_dsub>
 8004a7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a80:	9f03      	ldr	r7, [sp, #12]
 8004a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a86:	f7fb ffd7 	bl	8000a38 <__aeabi_d2iz>
 8004a8a:	4604      	mov	r4, r0
 8004a8c:	f7fb fcba 	bl	8000404 <__aeabi_i2d>
 8004a90:	4602      	mov	r2, r0
 8004a92:	460b      	mov	r3, r1
 8004a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a98:	f7fb fb66 	bl	8000168 <__aeabi_dsub>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	3430      	adds	r4, #48	; 0x30
 8004aa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004aa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004aaa:	f807 4b01 	strb.w	r4, [r7], #1
 8004aae:	f7fb ff85 	bl	80009bc <__aeabi_dcmplt>
 8004ab2:	2800      	cmp	r0, #0
 8004ab4:	d174      	bne.n	8004ba0 <_dtoa_r+0x648>
 8004ab6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004aba:	2000      	movs	r0, #0
 8004abc:	4911      	ldr	r1, [pc, #68]	; (8004b04 <_dtoa_r+0x5ac>)
 8004abe:	f7fb fb53 	bl	8000168 <__aeabi_dsub>
 8004ac2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ac6:	f7fb ff79 	bl	80009bc <__aeabi_dcmplt>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	f040 80b7 	bne.w	8004c3e <_dtoa_r+0x6e6>
 8004ad0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ad2:	429f      	cmp	r7, r3
 8004ad4:	f43f af7a 	beq.w	80049cc <_dtoa_r+0x474>
 8004ad8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004adc:	2200      	movs	r2, #0
 8004ade:	4b0a      	ldr	r3, [pc, #40]	; (8004b08 <_dtoa_r+0x5b0>)
 8004ae0:	f7fb fcfa 	bl	80004d8 <__aeabi_dmul>
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004aea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004aee:	4b06      	ldr	r3, [pc, #24]	; (8004b08 <_dtoa_r+0x5b0>)
 8004af0:	f7fb fcf2 	bl	80004d8 <__aeabi_dmul>
 8004af4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004af8:	e7c3      	b.n	8004a82 <_dtoa_r+0x52a>
 8004afa:	bf00      	nop
 8004afc:	080067a8 	.word	0x080067a8
 8004b00:	08006780 	.word	0x08006780
 8004b04:	3ff00000 	.word	0x3ff00000
 8004b08:	40240000 	.word	0x40240000
 8004b0c:	401c0000 	.word	0x401c0000
 8004b10:	40140000 	.word	0x40140000
 8004b14:	3fe00000 	.word	0x3fe00000
 8004b18:	4630      	mov	r0, r6
 8004b1a:	4639      	mov	r1, r7
 8004b1c:	f7fb fcdc 	bl	80004d8 <__aeabi_dmul>
 8004b20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b22:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b26:	9c03      	ldr	r4, [sp, #12]
 8004b28:	9314      	str	r3, [sp, #80]	; 0x50
 8004b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b2e:	f7fb ff83 	bl	8000a38 <__aeabi_d2iz>
 8004b32:	9015      	str	r0, [sp, #84]	; 0x54
 8004b34:	f7fb fc66 	bl	8000404 <__aeabi_i2d>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b40:	f7fb fb12 	bl	8000168 <__aeabi_dsub>
 8004b44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b46:	4606      	mov	r6, r0
 8004b48:	3330      	adds	r3, #48	; 0x30
 8004b4a:	f804 3b01 	strb.w	r3, [r4], #1
 8004b4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b50:	460f      	mov	r7, r1
 8004b52:	429c      	cmp	r4, r3
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	d124      	bne.n	8004ba4 <_dtoa_r+0x64c>
 8004b5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004b5e:	4bb0      	ldr	r3, [pc, #704]	; (8004e20 <_dtoa_r+0x8c8>)
 8004b60:	f7fb fb04 	bl	800016c <__adddf3>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4630      	mov	r0, r6
 8004b6a:	4639      	mov	r1, r7
 8004b6c:	f7fb ff44 	bl	80009f8 <__aeabi_dcmpgt>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	d163      	bne.n	8004c3c <_dtoa_r+0x6e4>
 8004b74:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b78:	2000      	movs	r0, #0
 8004b7a:	49a9      	ldr	r1, [pc, #676]	; (8004e20 <_dtoa_r+0x8c8>)
 8004b7c:	f7fb faf4 	bl	8000168 <__aeabi_dsub>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4630      	mov	r0, r6
 8004b86:	4639      	mov	r1, r7
 8004b88:	f7fb ff18 	bl	80009bc <__aeabi_dcmplt>
 8004b8c:	2800      	cmp	r0, #0
 8004b8e:	f43f af1d 	beq.w	80049cc <_dtoa_r+0x474>
 8004b92:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004b94:	1e7b      	subs	r3, r7, #1
 8004b96:	9314      	str	r3, [sp, #80]	; 0x50
 8004b98:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004b9c:	2b30      	cmp	r3, #48	; 0x30
 8004b9e:	d0f8      	beq.n	8004b92 <_dtoa_r+0x63a>
 8004ba0:	46c2      	mov	sl, r8
 8004ba2:	e03b      	b.n	8004c1c <_dtoa_r+0x6c4>
 8004ba4:	4b9f      	ldr	r3, [pc, #636]	; (8004e24 <_dtoa_r+0x8cc>)
 8004ba6:	f7fb fc97 	bl	80004d8 <__aeabi_dmul>
 8004baa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bae:	e7bc      	b.n	8004b2a <_dtoa_r+0x5d2>
 8004bb0:	9f03      	ldr	r7, [sp, #12]
 8004bb2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004bb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bba:	4640      	mov	r0, r8
 8004bbc:	4649      	mov	r1, r9
 8004bbe:	f7fb fdb5 	bl	800072c <__aeabi_ddiv>
 8004bc2:	f7fb ff39 	bl	8000a38 <__aeabi_d2iz>
 8004bc6:	4604      	mov	r4, r0
 8004bc8:	f7fb fc1c 	bl	8000404 <__aeabi_i2d>
 8004bcc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bd0:	f7fb fc82 	bl	80004d8 <__aeabi_dmul>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	4640      	mov	r0, r8
 8004bda:	4649      	mov	r1, r9
 8004bdc:	f7fb fac4 	bl	8000168 <__aeabi_dsub>
 8004be0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004be4:	f807 6b01 	strb.w	r6, [r7], #1
 8004be8:	9e03      	ldr	r6, [sp, #12]
 8004bea:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004bee:	1bbe      	subs	r6, r7, r6
 8004bf0:	45b4      	cmp	ip, r6
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	d136      	bne.n	8004c66 <_dtoa_r+0x70e>
 8004bf8:	f7fb fab8 	bl	800016c <__adddf3>
 8004bfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c00:	4680      	mov	r8, r0
 8004c02:	4689      	mov	r9, r1
 8004c04:	f7fb fef8 	bl	80009f8 <__aeabi_dcmpgt>
 8004c08:	bb58      	cbnz	r0, 8004c62 <_dtoa_r+0x70a>
 8004c0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c0e:	4640      	mov	r0, r8
 8004c10:	4649      	mov	r1, r9
 8004c12:	f7fb fec9 	bl	80009a8 <__aeabi_dcmpeq>
 8004c16:	b108      	cbz	r0, 8004c1c <_dtoa_r+0x6c4>
 8004c18:	07e1      	lsls	r1, r4, #31
 8004c1a:	d422      	bmi.n	8004c62 <_dtoa_r+0x70a>
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	4659      	mov	r1, fp
 8004c20:	f000 fbea 	bl	80053f8 <_Bfree>
 8004c24:	2300      	movs	r3, #0
 8004c26:	703b      	strb	r3, [r7, #0]
 8004c28:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004c2a:	f10a 0001 	add.w	r0, sl, #1
 8004c2e:	6018      	str	r0, [r3, #0]
 8004c30:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f43f acde 	beq.w	80045f4 <_dtoa_r+0x9c>
 8004c38:	601f      	str	r7, [r3, #0]
 8004c3a:	e4db      	b.n	80045f4 <_dtoa_r+0x9c>
 8004c3c:	4627      	mov	r7, r4
 8004c3e:	463b      	mov	r3, r7
 8004c40:	461f      	mov	r7, r3
 8004c42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c46:	2a39      	cmp	r2, #57	; 0x39
 8004c48:	d107      	bne.n	8004c5a <_dtoa_r+0x702>
 8004c4a:	9a03      	ldr	r2, [sp, #12]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d1f7      	bne.n	8004c40 <_dtoa_r+0x6e8>
 8004c50:	2230      	movs	r2, #48	; 0x30
 8004c52:	9903      	ldr	r1, [sp, #12]
 8004c54:	f108 0801 	add.w	r8, r8, #1
 8004c58:	700a      	strb	r2, [r1, #0]
 8004c5a:	781a      	ldrb	r2, [r3, #0]
 8004c5c:	3201      	adds	r2, #1
 8004c5e:	701a      	strb	r2, [r3, #0]
 8004c60:	e79e      	b.n	8004ba0 <_dtoa_r+0x648>
 8004c62:	46d0      	mov	r8, sl
 8004c64:	e7eb      	b.n	8004c3e <_dtoa_r+0x6e6>
 8004c66:	2200      	movs	r2, #0
 8004c68:	4b6e      	ldr	r3, [pc, #440]	; (8004e24 <_dtoa_r+0x8cc>)
 8004c6a:	f7fb fc35 	bl	80004d8 <__aeabi_dmul>
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2300      	movs	r3, #0
 8004c72:	4680      	mov	r8, r0
 8004c74:	4689      	mov	r9, r1
 8004c76:	f7fb fe97 	bl	80009a8 <__aeabi_dcmpeq>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d09b      	beq.n	8004bb6 <_dtoa_r+0x65e>
 8004c7e:	e7cd      	b.n	8004c1c <_dtoa_r+0x6c4>
 8004c80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c82:	2a00      	cmp	r2, #0
 8004c84:	f000 80d0 	beq.w	8004e28 <_dtoa_r+0x8d0>
 8004c88:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004c8a:	2a01      	cmp	r2, #1
 8004c8c:	f300 80ae 	bgt.w	8004dec <_dtoa_r+0x894>
 8004c90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004c92:	2a00      	cmp	r2, #0
 8004c94:	f000 80a6 	beq.w	8004de4 <_dtoa_r+0x88c>
 8004c98:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004c9c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004c9e:	9f06      	ldr	r7, [sp, #24]
 8004ca0:	9a06      	ldr	r2, [sp, #24]
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	441a      	add	r2, r3
 8004ca6:	9206      	str	r2, [sp, #24]
 8004ca8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004caa:	4628      	mov	r0, r5
 8004cac:	441a      	add	r2, r3
 8004cae:	9209      	str	r2, [sp, #36]	; 0x24
 8004cb0:	f000 fc58 	bl	8005564 <__i2b>
 8004cb4:	4606      	mov	r6, r0
 8004cb6:	2f00      	cmp	r7, #0
 8004cb8:	dd0c      	ble.n	8004cd4 <_dtoa_r+0x77c>
 8004cba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	dd09      	ble.n	8004cd4 <_dtoa_r+0x77c>
 8004cc0:	42bb      	cmp	r3, r7
 8004cc2:	bfa8      	it	ge
 8004cc4:	463b      	movge	r3, r7
 8004cc6:	9a06      	ldr	r2, [sp, #24]
 8004cc8:	1aff      	subs	r7, r7, r3
 8004cca:	1ad2      	subs	r2, r2, r3
 8004ccc:	9206      	str	r2, [sp, #24]
 8004cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cd6:	b1f3      	cbz	r3, 8004d16 <_dtoa_r+0x7be>
 8004cd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 80a8 	beq.w	8004e30 <_dtoa_r+0x8d8>
 8004ce0:	2c00      	cmp	r4, #0
 8004ce2:	dd10      	ble.n	8004d06 <_dtoa_r+0x7ae>
 8004ce4:	4631      	mov	r1, r6
 8004ce6:	4622      	mov	r2, r4
 8004ce8:	4628      	mov	r0, r5
 8004cea:	f000 fcf9 	bl	80056e0 <__pow5mult>
 8004cee:	465a      	mov	r2, fp
 8004cf0:	4601      	mov	r1, r0
 8004cf2:	4606      	mov	r6, r0
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f000 fc4b 	bl	8005590 <__multiply>
 8004cfa:	4680      	mov	r8, r0
 8004cfc:	4659      	mov	r1, fp
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f000 fb7a 	bl	80053f8 <_Bfree>
 8004d04:	46c3      	mov	fp, r8
 8004d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d08:	1b1a      	subs	r2, r3, r4
 8004d0a:	d004      	beq.n	8004d16 <_dtoa_r+0x7be>
 8004d0c:	4659      	mov	r1, fp
 8004d0e:	4628      	mov	r0, r5
 8004d10:	f000 fce6 	bl	80056e0 <__pow5mult>
 8004d14:	4683      	mov	fp, r0
 8004d16:	2101      	movs	r1, #1
 8004d18:	4628      	mov	r0, r5
 8004d1a:	f000 fc23 	bl	8005564 <__i2b>
 8004d1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d20:	4604      	mov	r4, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f340 8086 	ble.w	8004e34 <_dtoa_r+0x8dc>
 8004d28:	461a      	mov	r2, r3
 8004d2a:	4601      	mov	r1, r0
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	f000 fcd7 	bl	80056e0 <__pow5mult>
 8004d32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d34:	4604      	mov	r4, r0
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	dd7f      	ble.n	8004e3a <_dtoa_r+0x8e2>
 8004d3a:	f04f 0800 	mov.w	r8, #0
 8004d3e:	6923      	ldr	r3, [r4, #16]
 8004d40:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d44:	6918      	ldr	r0, [r3, #16]
 8004d46:	f000 fbbf 	bl	80054c8 <__hi0bits>
 8004d4a:	f1c0 0020 	rsb	r0, r0, #32
 8004d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d50:	4418      	add	r0, r3
 8004d52:	f010 001f 	ands.w	r0, r0, #31
 8004d56:	f000 8092 	beq.w	8004e7e <_dtoa_r+0x926>
 8004d5a:	f1c0 0320 	rsb	r3, r0, #32
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	f340 808a 	ble.w	8004e78 <_dtoa_r+0x920>
 8004d64:	f1c0 001c 	rsb	r0, r0, #28
 8004d68:	9b06      	ldr	r3, [sp, #24]
 8004d6a:	4407      	add	r7, r0
 8004d6c:	4403      	add	r3, r0
 8004d6e:	9306      	str	r3, [sp, #24]
 8004d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d72:	4403      	add	r3, r0
 8004d74:	9309      	str	r3, [sp, #36]	; 0x24
 8004d76:	9b06      	ldr	r3, [sp, #24]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	dd05      	ble.n	8004d88 <_dtoa_r+0x830>
 8004d7c:	4659      	mov	r1, fp
 8004d7e:	461a      	mov	r2, r3
 8004d80:	4628      	mov	r0, r5
 8004d82:	f000 fd07 	bl	8005794 <__lshift>
 8004d86:	4683      	mov	fp, r0
 8004d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	dd05      	ble.n	8004d9a <_dtoa_r+0x842>
 8004d8e:	4621      	mov	r1, r4
 8004d90:	461a      	mov	r2, r3
 8004d92:	4628      	mov	r0, r5
 8004d94:	f000 fcfe 	bl	8005794 <__lshift>
 8004d98:	4604      	mov	r4, r0
 8004d9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d070      	beq.n	8004e82 <_dtoa_r+0x92a>
 8004da0:	4621      	mov	r1, r4
 8004da2:	4658      	mov	r0, fp
 8004da4:	f000 fd66 	bl	8005874 <__mcmp>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	da6a      	bge.n	8004e82 <_dtoa_r+0x92a>
 8004dac:	2300      	movs	r3, #0
 8004dae:	4659      	mov	r1, fp
 8004db0:	220a      	movs	r2, #10
 8004db2:	4628      	mov	r0, r5
 8004db4:	f000 fb42 	bl	800543c <__multadd>
 8004db8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dba:	4683      	mov	fp, r0
 8004dbc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	f000 8194 	beq.w	80050ee <_dtoa_r+0xb96>
 8004dc6:	4631      	mov	r1, r6
 8004dc8:	2300      	movs	r3, #0
 8004dca:	220a      	movs	r2, #10
 8004dcc:	4628      	mov	r0, r5
 8004dce:	f000 fb35 	bl	800543c <__multadd>
 8004dd2:	f1b9 0f00 	cmp.w	r9, #0
 8004dd6:	4606      	mov	r6, r0
 8004dd8:	f300 8093 	bgt.w	8004f02 <_dtoa_r+0x9aa>
 8004ddc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	dc57      	bgt.n	8004e92 <_dtoa_r+0x93a>
 8004de2:	e08e      	b.n	8004f02 <_dtoa_r+0x9aa>
 8004de4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004de6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004dea:	e757      	b.n	8004c9c <_dtoa_r+0x744>
 8004dec:	9b08      	ldr	r3, [sp, #32]
 8004dee:	1e5c      	subs	r4, r3, #1
 8004df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004df2:	42a3      	cmp	r3, r4
 8004df4:	bfb7      	itett	lt
 8004df6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004df8:	1b1c      	subge	r4, r3, r4
 8004dfa:	1ae2      	sublt	r2, r4, r3
 8004dfc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004dfe:	bfbe      	ittt	lt
 8004e00:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004e02:	189b      	addlt	r3, r3, r2
 8004e04:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004e06:	9b08      	ldr	r3, [sp, #32]
 8004e08:	bfb8      	it	lt
 8004e0a:	2400      	movlt	r4, #0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	bfbb      	ittet	lt
 8004e10:	9b06      	ldrlt	r3, [sp, #24]
 8004e12:	9a08      	ldrlt	r2, [sp, #32]
 8004e14:	9f06      	ldrge	r7, [sp, #24]
 8004e16:	1a9f      	sublt	r7, r3, r2
 8004e18:	bfac      	ite	ge
 8004e1a:	9b08      	ldrge	r3, [sp, #32]
 8004e1c:	2300      	movlt	r3, #0
 8004e1e:	e73f      	b.n	8004ca0 <_dtoa_r+0x748>
 8004e20:	3fe00000 	.word	0x3fe00000
 8004e24:	40240000 	.word	0x40240000
 8004e28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004e2a:	9f06      	ldr	r7, [sp, #24]
 8004e2c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004e2e:	e742      	b.n	8004cb6 <_dtoa_r+0x75e>
 8004e30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e32:	e76b      	b.n	8004d0c <_dtoa_r+0x7b4>
 8004e34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	dc19      	bgt.n	8004e6e <_dtoa_r+0x916>
 8004e3a:	9b04      	ldr	r3, [sp, #16]
 8004e3c:	b9bb      	cbnz	r3, 8004e6e <_dtoa_r+0x916>
 8004e3e:	9b05      	ldr	r3, [sp, #20]
 8004e40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e44:	b99b      	cbnz	r3, 8004e6e <_dtoa_r+0x916>
 8004e46:	9b05      	ldr	r3, [sp, #20]
 8004e48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e4c:	0d1b      	lsrs	r3, r3, #20
 8004e4e:	051b      	lsls	r3, r3, #20
 8004e50:	b183      	cbz	r3, 8004e74 <_dtoa_r+0x91c>
 8004e52:	f04f 0801 	mov.w	r8, #1
 8004e56:	9b06      	ldr	r3, [sp, #24]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	9306      	str	r3, [sp, #24]
 8004e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e5e:	3301      	adds	r3, #1
 8004e60:	9309      	str	r3, [sp, #36]	; 0x24
 8004e62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f47f af6a 	bne.w	8004d3e <_dtoa_r+0x7e6>
 8004e6a:	2001      	movs	r0, #1
 8004e6c:	e76f      	b.n	8004d4e <_dtoa_r+0x7f6>
 8004e6e:	f04f 0800 	mov.w	r8, #0
 8004e72:	e7f6      	b.n	8004e62 <_dtoa_r+0x90a>
 8004e74:	4698      	mov	r8, r3
 8004e76:	e7f4      	b.n	8004e62 <_dtoa_r+0x90a>
 8004e78:	f43f af7d 	beq.w	8004d76 <_dtoa_r+0x81e>
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	301c      	adds	r0, #28
 8004e80:	e772      	b.n	8004d68 <_dtoa_r+0x810>
 8004e82:	9b08      	ldr	r3, [sp, #32]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	dc36      	bgt.n	8004ef6 <_dtoa_r+0x99e>
 8004e88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	dd33      	ble.n	8004ef6 <_dtoa_r+0x99e>
 8004e8e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e92:	f1b9 0f00 	cmp.w	r9, #0
 8004e96:	d10d      	bne.n	8004eb4 <_dtoa_r+0x95c>
 8004e98:	4621      	mov	r1, r4
 8004e9a:	464b      	mov	r3, r9
 8004e9c:	2205      	movs	r2, #5
 8004e9e:	4628      	mov	r0, r5
 8004ea0:	f000 facc 	bl	800543c <__multadd>
 8004ea4:	4601      	mov	r1, r0
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	4658      	mov	r0, fp
 8004eaa:	f000 fce3 	bl	8005874 <__mcmp>
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	f73f adb8 	bgt.w	8004a24 <_dtoa_r+0x4cc>
 8004eb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004eb6:	9f03      	ldr	r7, [sp, #12]
 8004eb8:	ea6f 0a03 	mvn.w	sl, r3
 8004ebc:	f04f 0800 	mov.w	r8, #0
 8004ec0:	4621      	mov	r1, r4
 8004ec2:	4628      	mov	r0, r5
 8004ec4:	f000 fa98 	bl	80053f8 <_Bfree>
 8004ec8:	2e00      	cmp	r6, #0
 8004eca:	f43f aea7 	beq.w	8004c1c <_dtoa_r+0x6c4>
 8004ece:	f1b8 0f00 	cmp.w	r8, #0
 8004ed2:	d005      	beq.n	8004ee0 <_dtoa_r+0x988>
 8004ed4:	45b0      	cmp	r8, r6
 8004ed6:	d003      	beq.n	8004ee0 <_dtoa_r+0x988>
 8004ed8:	4641      	mov	r1, r8
 8004eda:	4628      	mov	r0, r5
 8004edc:	f000 fa8c 	bl	80053f8 <_Bfree>
 8004ee0:	4631      	mov	r1, r6
 8004ee2:	4628      	mov	r0, r5
 8004ee4:	f000 fa88 	bl	80053f8 <_Bfree>
 8004ee8:	e698      	b.n	8004c1c <_dtoa_r+0x6c4>
 8004eea:	2400      	movs	r4, #0
 8004eec:	4626      	mov	r6, r4
 8004eee:	e7e1      	b.n	8004eb4 <_dtoa_r+0x95c>
 8004ef0:	46c2      	mov	sl, r8
 8004ef2:	4626      	mov	r6, r4
 8004ef4:	e596      	b.n	8004a24 <_dtoa_r+0x4cc>
 8004ef6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ef8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 80fd 	beq.w	80050fc <_dtoa_r+0xba4>
 8004f02:	2f00      	cmp	r7, #0
 8004f04:	dd05      	ble.n	8004f12 <_dtoa_r+0x9ba>
 8004f06:	4631      	mov	r1, r6
 8004f08:	463a      	mov	r2, r7
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	f000 fc42 	bl	8005794 <__lshift>
 8004f10:	4606      	mov	r6, r0
 8004f12:	f1b8 0f00 	cmp.w	r8, #0
 8004f16:	d05c      	beq.n	8004fd2 <_dtoa_r+0xa7a>
 8004f18:	4628      	mov	r0, r5
 8004f1a:	6871      	ldr	r1, [r6, #4]
 8004f1c:	f000 fa2c 	bl	8005378 <_Balloc>
 8004f20:	4607      	mov	r7, r0
 8004f22:	b928      	cbnz	r0, 8004f30 <_dtoa_r+0x9d8>
 8004f24:	4602      	mov	r2, r0
 8004f26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004f2a:	4b7f      	ldr	r3, [pc, #508]	; (8005128 <_dtoa_r+0xbd0>)
 8004f2c:	f7ff bb28 	b.w	8004580 <_dtoa_r+0x28>
 8004f30:	6932      	ldr	r2, [r6, #16]
 8004f32:	f106 010c 	add.w	r1, r6, #12
 8004f36:	3202      	adds	r2, #2
 8004f38:	0092      	lsls	r2, r2, #2
 8004f3a:	300c      	adds	r0, #12
 8004f3c:	f000 fa0e 	bl	800535c <memcpy>
 8004f40:	2201      	movs	r2, #1
 8004f42:	4639      	mov	r1, r7
 8004f44:	4628      	mov	r0, r5
 8004f46:	f000 fc25 	bl	8005794 <__lshift>
 8004f4a:	46b0      	mov	r8, r6
 8004f4c:	4606      	mov	r6, r0
 8004f4e:	9b03      	ldr	r3, [sp, #12]
 8004f50:	3301      	adds	r3, #1
 8004f52:	9308      	str	r3, [sp, #32]
 8004f54:	9b03      	ldr	r3, [sp, #12]
 8004f56:	444b      	add	r3, r9
 8004f58:	930a      	str	r3, [sp, #40]	; 0x28
 8004f5a:	9b04      	ldr	r3, [sp, #16]
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	9309      	str	r3, [sp, #36]	; 0x24
 8004f62:	9b08      	ldr	r3, [sp, #32]
 8004f64:	4621      	mov	r1, r4
 8004f66:	3b01      	subs	r3, #1
 8004f68:	4658      	mov	r0, fp
 8004f6a:	9304      	str	r3, [sp, #16]
 8004f6c:	f7ff fa66 	bl	800443c <quorem>
 8004f70:	4603      	mov	r3, r0
 8004f72:	4641      	mov	r1, r8
 8004f74:	3330      	adds	r3, #48	; 0x30
 8004f76:	9006      	str	r0, [sp, #24]
 8004f78:	4658      	mov	r0, fp
 8004f7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f7c:	f000 fc7a 	bl	8005874 <__mcmp>
 8004f80:	4632      	mov	r2, r6
 8004f82:	4681      	mov	r9, r0
 8004f84:	4621      	mov	r1, r4
 8004f86:	4628      	mov	r0, r5
 8004f88:	f000 fc90 	bl	80058ac <__mdiff>
 8004f8c:	68c2      	ldr	r2, [r0, #12]
 8004f8e:	4607      	mov	r7, r0
 8004f90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f92:	bb02      	cbnz	r2, 8004fd6 <_dtoa_r+0xa7e>
 8004f94:	4601      	mov	r1, r0
 8004f96:	4658      	mov	r0, fp
 8004f98:	f000 fc6c 	bl	8005874 <__mcmp>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	4628      	mov	r0, r5
 8004fa4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004fa8:	f000 fa26 	bl	80053f8 <_Bfree>
 8004fac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fb0:	9f08      	ldr	r7, [sp, #32]
 8004fb2:	ea43 0102 	orr.w	r1, r3, r2
 8004fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fbc:	d10d      	bne.n	8004fda <_dtoa_r+0xa82>
 8004fbe:	2b39      	cmp	r3, #57	; 0x39
 8004fc0:	d029      	beq.n	8005016 <_dtoa_r+0xabe>
 8004fc2:	f1b9 0f00 	cmp.w	r9, #0
 8004fc6:	dd01      	ble.n	8004fcc <_dtoa_r+0xa74>
 8004fc8:	9b06      	ldr	r3, [sp, #24]
 8004fca:	3331      	adds	r3, #49	; 0x31
 8004fcc:	9a04      	ldr	r2, [sp, #16]
 8004fce:	7013      	strb	r3, [r2, #0]
 8004fd0:	e776      	b.n	8004ec0 <_dtoa_r+0x968>
 8004fd2:	4630      	mov	r0, r6
 8004fd4:	e7b9      	b.n	8004f4a <_dtoa_r+0x9f2>
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	e7e2      	b.n	8004fa0 <_dtoa_r+0xa48>
 8004fda:	f1b9 0f00 	cmp.w	r9, #0
 8004fde:	db06      	blt.n	8004fee <_dtoa_r+0xa96>
 8004fe0:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004fe2:	ea41 0909 	orr.w	r9, r1, r9
 8004fe6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fe8:	ea59 0101 	orrs.w	r1, r9, r1
 8004fec:	d120      	bne.n	8005030 <_dtoa_r+0xad8>
 8004fee:	2a00      	cmp	r2, #0
 8004ff0:	ddec      	ble.n	8004fcc <_dtoa_r+0xa74>
 8004ff2:	4659      	mov	r1, fp
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	9308      	str	r3, [sp, #32]
 8004ffa:	f000 fbcb 	bl	8005794 <__lshift>
 8004ffe:	4621      	mov	r1, r4
 8005000:	4683      	mov	fp, r0
 8005002:	f000 fc37 	bl	8005874 <__mcmp>
 8005006:	2800      	cmp	r0, #0
 8005008:	9b08      	ldr	r3, [sp, #32]
 800500a:	dc02      	bgt.n	8005012 <_dtoa_r+0xaba>
 800500c:	d1de      	bne.n	8004fcc <_dtoa_r+0xa74>
 800500e:	07da      	lsls	r2, r3, #31
 8005010:	d5dc      	bpl.n	8004fcc <_dtoa_r+0xa74>
 8005012:	2b39      	cmp	r3, #57	; 0x39
 8005014:	d1d8      	bne.n	8004fc8 <_dtoa_r+0xa70>
 8005016:	2339      	movs	r3, #57	; 0x39
 8005018:	9a04      	ldr	r2, [sp, #16]
 800501a:	7013      	strb	r3, [r2, #0]
 800501c:	463b      	mov	r3, r7
 800501e:	461f      	mov	r7, r3
 8005020:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005024:	3b01      	subs	r3, #1
 8005026:	2a39      	cmp	r2, #57	; 0x39
 8005028:	d050      	beq.n	80050cc <_dtoa_r+0xb74>
 800502a:	3201      	adds	r2, #1
 800502c:	701a      	strb	r2, [r3, #0]
 800502e:	e747      	b.n	8004ec0 <_dtoa_r+0x968>
 8005030:	2a00      	cmp	r2, #0
 8005032:	dd03      	ble.n	800503c <_dtoa_r+0xae4>
 8005034:	2b39      	cmp	r3, #57	; 0x39
 8005036:	d0ee      	beq.n	8005016 <_dtoa_r+0xabe>
 8005038:	3301      	adds	r3, #1
 800503a:	e7c7      	b.n	8004fcc <_dtoa_r+0xa74>
 800503c:	9a08      	ldr	r2, [sp, #32]
 800503e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005040:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005044:	428a      	cmp	r2, r1
 8005046:	d02a      	beq.n	800509e <_dtoa_r+0xb46>
 8005048:	4659      	mov	r1, fp
 800504a:	2300      	movs	r3, #0
 800504c:	220a      	movs	r2, #10
 800504e:	4628      	mov	r0, r5
 8005050:	f000 f9f4 	bl	800543c <__multadd>
 8005054:	45b0      	cmp	r8, r6
 8005056:	4683      	mov	fp, r0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	f04f 020a 	mov.w	r2, #10
 8005060:	4641      	mov	r1, r8
 8005062:	4628      	mov	r0, r5
 8005064:	d107      	bne.n	8005076 <_dtoa_r+0xb1e>
 8005066:	f000 f9e9 	bl	800543c <__multadd>
 800506a:	4680      	mov	r8, r0
 800506c:	4606      	mov	r6, r0
 800506e:	9b08      	ldr	r3, [sp, #32]
 8005070:	3301      	adds	r3, #1
 8005072:	9308      	str	r3, [sp, #32]
 8005074:	e775      	b.n	8004f62 <_dtoa_r+0xa0a>
 8005076:	f000 f9e1 	bl	800543c <__multadd>
 800507a:	4631      	mov	r1, r6
 800507c:	4680      	mov	r8, r0
 800507e:	2300      	movs	r3, #0
 8005080:	220a      	movs	r2, #10
 8005082:	4628      	mov	r0, r5
 8005084:	f000 f9da 	bl	800543c <__multadd>
 8005088:	4606      	mov	r6, r0
 800508a:	e7f0      	b.n	800506e <_dtoa_r+0xb16>
 800508c:	f1b9 0f00 	cmp.w	r9, #0
 8005090:	bfcc      	ite	gt
 8005092:	464f      	movgt	r7, r9
 8005094:	2701      	movle	r7, #1
 8005096:	f04f 0800 	mov.w	r8, #0
 800509a:	9a03      	ldr	r2, [sp, #12]
 800509c:	4417      	add	r7, r2
 800509e:	4659      	mov	r1, fp
 80050a0:	2201      	movs	r2, #1
 80050a2:	4628      	mov	r0, r5
 80050a4:	9308      	str	r3, [sp, #32]
 80050a6:	f000 fb75 	bl	8005794 <__lshift>
 80050aa:	4621      	mov	r1, r4
 80050ac:	4683      	mov	fp, r0
 80050ae:	f000 fbe1 	bl	8005874 <__mcmp>
 80050b2:	2800      	cmp	r0, #0
 80050b4:	dcb2      	bgt.n	800501c <_dtoa_r+0xac4>
 80050b6:	d102      	bne.n	80050be <_dtoa_r+0xb66>
 80050b8:	9b08      	ldr	r3, [sp, #32]
 80050ba:	07db      	lsls	r3, r3, #31
 80050bc:	d4ae      	bmi.n	800501c <_dtoa_r+0xac4>
 80050be:	463b      	mov	r3, r7
 80050c0:	461f      	mov	r7, r3
 80050c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050c6:	2a30      	cmp	r2, #48	; 0x30
 80050c8:	d0fa      	beq.n	80050c0 <_dtoa_r+0xb68>
 80050ca:	e6f9      	b.n	8004ec0 <_dtoa_r+0x968>
 80050cc:	9a03      	ldr	r2, [sp, #12]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d1a5      	bne.n	800501e <_dtoa_r+0xac6>
 80050d2:	2331      	movs	r3, #49	; 0x31
 80050d4:	f10a 0a01 	add.w	sl, sl, #1
 80050d8:	e779      	b.n	8004fce <_dtoa_r+0xa76>
 80050da:	4b14      	ldr	r3, [pc, #80]	; (800512c <_dtoa_r+0xbd4>)
 80050dc:	f7ff baa8 	b.w	8004630 <_dtoa_r+0xd8>
 80050e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	f47f aa81 	bne.w	80045ea <_dtoa_r+0x92>
 80050e8:	4b11      	ldr	r3, [pc, #68]	; (8005130 <_dtoa_r+0xbd8>)
 80050ea:	f7ff baa1 	b.w	8004630 <_dtoa_r+0xd8>
 80050ee:	f1b9 0f00 	cmp.w	r9, #0
 80050f2:	dc03      	bgt.n	80050fc <_dtoa_r+0xba4>
 80050f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	f73f aecb 	bgt.w	8004e92 <_dtoa_r+0x93a>
 80050fc:	9f03      	ldr	r7, [sp, #12]
 80050fe:	4621      	mov	r1, r4
 8005100:	4658      	mov	r0, fp
 8005102:	f7ff f99b 	bl	800443c <quorem>
 8005106:	9a03      	ldr	r2, [sp, #12]
 8005108:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800510c:	f807 3b01 	strb.w	r3, [r7], #1
 8005110:	1aba      	subs	r2, r7, r2
 8005112:	4591      	cmp	r9, r2
 8005114:	ddba      	ble.n	800508c <_dtoa_r+0xb34>
 8005116:	4659      	mov	r1, fp
 8005118:	2300      	movs	r3, #0
 800511a:	220a      	movs	r2, #10
 800511c:	4628      	mov	r0, r5
 800511e:	f000 f98d 	bl	800543c <__multadd>
 8005122:	4683      	mov	fp, r0
 8005124:	e7eb      	b.n	80050fe <_dtoa_r+0xba6>
 8005126:	bf00      	nop
 8005128:	080066b3 	.word	0x080066b3
 800512c:	08006610 	.word	0x08006610
 8005130:	08006634 	.word	0x08006634

08005134 <std>:
 8005134:	2300      	movs	r3, #0
 8005136:	b510      	push	{r4, lr}
 8005138:	4604      	mov	r4, r0
 800513a:	e9c0 3300 	strd	r3, r3, [r0]
 800513e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005142:	6083      	str	r3, [r0, #8]
 8005144:	8181      	strh	r1, [r0, #12]
 8005146:	6643      	str	r3, [r0, #100]	; 0x64
 8005148:	81c2      	strh	r2, [r0, #14]
 800514a:	6183      	str	r3, [r0, #24]
 800514c:	4619      	mov	r1, r3
 800514e:	2208      	movs	r2, #8
 8005150:	305c      	adds	r0, #92	; 0x5c
 8005152:	f7fe fcf3 	bl	8003b3c <memset>
 8005156:	4b05      	ldr	r3, [pc, #20]	; (800516c <std+0x38>)
 8005158:	6224      	str	r4, [r4, #32]
 800515a:	6263      	str	r3, [r4, #36]	; 0x24
 800515c:	4b04      	ldr	r3, [pc, #16]	; (8005170 <std+0x3c>)
 800515e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005160:	4b04      	ldr	r3, [pc, #16]	; (8005174 <std+0x40>)
 8005162:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005164:	4b04      	ldr	r3, [pc, #16]	; (8005178 <std+0x44>)
 8005166:	6323      	str	r3, [r4, #48]	; 0x30
 8005168:	bd10      	pop	{r4, pc}
 800516a:	bf00      	nop
 800516c:	08005f2d 	.word	0x08005f2d
 8005170:	08005f4f 	.word	0x08005f4f
 8005174:	08005f87 	.word	0x08005f87
 8005178:	08005fab 	.word	0x08005fab

0800517c <_cleanup_r>:
 800517c:	4901      	ldr	r1, [pc, #4]	; (8005184 <_cleanup_r+0x8>)
 800517e:	f000 b8af 	b.w	80052e0 <_fwalk_reent>
 8005182:	bf00      	nop
 8005184:	080062b9 	.word	0x080062b9

08005188 <__sfmoreglue>:
 8005188:	2268      	movs	r2, #104	; 0x68
 800518a:	b570      	push	{r4, r5, r6, lr}
 800518c:	1e4d      	subs	r5, r1, #1
 800518e:	4355      	muls	r5, r2
 8005190:	460e      	mov	r6, r1
 8005192:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005196:	f000 fced 	bl	8005b74 <_malloc_r>
 800519a:	4604      	mov	r4, r0
 800519c:	b140      	cbz	r0, 80051b0 <__sfmoreglue+0x28>
 800519e:	2100      	movs	r1, #0
 80051a0:	e9c0 1600 	strd	r1, r6, [r0]
 80051a4:	300c      	adds	r0, #12
 80051a6:	60a0      	str	r0, [r4, #8]
 80051a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80051ac:	f7fe fcc6 	bl	8003b3c <memset>
 80051b0:	4620      	mov	r0, r4
 80051b2:	bd70      	pop	{r4, r5, r6, pc}

080051b4 <__sfp_lock_acquire>:
 80051b4:	4801      	ldr	r0, [pc, #4]	; (80051bc <__sfp_lock_acquire+0x8>)
 80051b6:	f000 b8b8 	b.w	800532a <__retarget_lock_acquire_recursive>
 80051ba:	bf00      	nop
 80051bc:	20000361 	.word	0x20000361

080051c0 <__sfp_lock_release>:
 80051c0:	4801      	ldr	r0, [pc, #4]	; (80051c8 <__sfp_lock_release+0x8>)
 80051c2:	f000 b8b3 	b.w	800532c <__retarget_lock_release_recursive>
 80051c6:	bf00      	nop
 80051c8:	20000361 	.word	0x20000361

080051cc <__sinit_lock_acquire>:
 80051cc:	4801      	ldr	r0, [pc, #4]	; (80051d4 <__sinit_lock_acquire+0x8>)
 80051ce:	f000 b8ac 	b.w	800532a <__retarget_lock_acquire_recursive>
 80051d2:	bf00      	nop
 80051d4:	20000362 	.word	0x20000362

080051d8 <__sinit_lock_release>:
 80051d8:	4801      	ldr	r0, [pc, #4]	; (80051e0 <__sinit_lock_release+0x8>)
 80051da:	f000 b8a7 	b.w	800532c <__retarget_lock_release_recursive>
 80051de:	bf00      	nop
 80051e0:	20000362 	.word	0x20000362

080051e4 <__sinit>:
 80051e4:	b510      	push	{r4, lr}
 80051e6:	4604      	mov	r4, r0
 80051e8:	f7ff fff0 	bl	80051cc <__sinit_lock_acquire>
 80051ec:	69a3      	ldr	r3, [r4, #24]
 80051ee:	b11b      	cbz	r3, 80051f8 <__sinit+0x14>
 80051f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051f4:	f7ff bff0 	b.w	80051d8 <__sinit_lock_release>
 80051f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80051fc:	6523      	str	r3, [r4, #80]	; 0x50
 80051fe:	4b13      	ldr	r3, [pc, #76]	; (800524c <__sinit+0x68>)
 8005200:	4a13      	ldr	r2, [pc, #76]	; (8005250 <__sinit+0x6c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	62a2      	str	r2, [r4, #40]	; 0x28
 8005206:	42a3      	cmp	r3, r4
 8005208:	bf08      	it	eq
 800520a:	2301      	moveq	r3, #1
 800520c:	4620      	mov	r0, r4
 800520e:	bf08      	it	eq
 8005210:	61a3      	streq	r3, [r4, #24]
 8005212:	f000 f81f 	bl	8005254 <__sfp>
 8005216:	6060      	str	r0, [r4, #4]
 8005218:	4620      	mov	r0, r4
 800521a:	f000 f81b 	bl	8005254 <__sfp>
 800521e:	60a0      	str	r0, [r4, #8]
 8005220:	4620      	mov	r0, r4
 8005222:	f000 f817 	bl	8005254 <__sfp>
 8005226:	2200      	movs	r2, #0
 8005228:	2104      	movs	r1, #4
 800522a:	60e0      	str	r0, [r4, #12]
 800522c:	6860      	ldr	r0, [r4, #4]
 800522e:	f7ff ff81 	bl	8005134 <std>
 8005232:	2201      	movs	r2, #1
 8005234:	2109      	movs	r1, #9
 8005236:	68a0      	ldr	r0, [r4, #8]
 8005238:	f7ff ff7c 	bl	8005134 <std>
 800523c:	2202      	movs	r2, #2
 800523e:	2112      	movs	r1, #18
 8005240:	68e0      	ldr	r0, [r4, #12]
 8005242:	f7ff ff77 	bl	8005134 <std>
 8005246:	2301      	movs	r3, #1
 8005248:	61a3      	str	r3, [r4, #24]
 800524a:	e7d1      	b.n	80051f0 <__sinit+0xc>
 800524c:	080065fc 	.word	0x080065fc
 8005250:	0800517d 	.word	0x0800517d

08005254 <__sfp>:
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	4607      	mov	r7, r0
 8005258:	f7ff ffac 	bl	80051b4 <__sfp_lock_acquire>
 800525c:	4b1e      	ldr	r3, [pc, #120]	; (80052d8 <__sfp+0x84>)
 800525e:	681e      	ldr	r6, [r3, #0]
 8005260:	69b3      	ldr	r3, [r6, #24]
 8005262:	b913      	cbnz	r3, 800526a <__sfp+0x16>
 8005264:	4630      	mov	r0, r6
 8005266:	f7ff ffbd 	bl	80051e4 <__sinit>
 800526a:	3648      	adds	r6, #72	; 0x48
 800526c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005270:	3b01      	subs	r3, #1
 8005272:	d503      	bpl.n	800527c <__sfp+0x28>
 8005274:	6833      	ldr	r3, [r6, #0]
 8005276:	b30b      	cbz	r3, 80052bc <__sfp+0x68>
 8005278:	6836      	ldr	r6, [r6, #0]
 800527a:	e7f7      	b.n	800526c <__sfp+0x18>
 800527c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005280:	b9d5      	cbnz	r5, 80052b8 <__sfp+0x64>
 8005282:	4b16      	ldr	r3, [pc, #88]	; (80052dc <__sfp+0x88>)
 8005284:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005288:	60e3      	str	r3, [r4, #12]
 800528a:	6665      	str	r5, [r4, #100]	; 0x64
 800528c:	f000 f84c 	bl	8005328 <__retarget_lock_init_recursive>
 8005290:	f7ff ff96 	bl	80051c0 <__sfp_lock_release>
 8005294:	2208      	movs	r2, #8
 8005296:	4629      	mov	r1, r5
 8005298:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800529c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80052a0:	6025      	str	r5, [r4, #0]
 80052a2:	61a5      	str	r5, [r4, #24]
 80052a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80052a8:	f7fe fc48 	bl	8003b3c <memset>
 80052ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80052b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80052b4:	4620      	mov	r0, r4
 80052b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052b8:	3468      	adds	r4, #104	; 0x68
 80052ba:	e7d9      	b.n	8005270 <__sfp+0x1c>
 80052bc:	2104      	movs	r1, #4
 80052be:	4638      	mov	r0, r7
 80052c0:	f7ff ff62 	bl	8005188 <__sfmoreglue>
 80052c4:	4604      	mov	r4, r0
 80052c6:	6030      	str	r0, [r6, #0]
 80052c8:	2800      	cmp	r0, #0
 80052ca:	d1d5      	bne.n	8005278 <__sfp+0x24>
 80052cc:	f7ff ff78 	bl	80051c0 <__sfp_lock_release>
 80052d0:	230c      	movs	r3, #12
 80052d2:	603b      	str	r3, [r7, #0]
 80052d4:	e7ee      	b.n	80052b4 <__sfp+0x60>
 80052d6:	bf00      	nop
 80052d8:	080065fc 	.word	0x080065fc
 80052dc:	ffff0001 	.word	0xffff0001

080052e0 <_fwalk_reent>:
 80052e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052e4:	4606      	mov	r6, r0
 80052e6:	4688      	mov	r8, r1
 80052e8:	2700      	movs	r7, #0
 80052ea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80052ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052f2:	f1b9 0901 	subs.w	r9, r9, #1
 80052f6:	d505      	bpl.n	8005304 <_fwalk_reent+0x24>
 80052f8:	6824      	ldr	r4, [r4, #0]
 80052fa:	2c00      	cmp	r4, #0
 80052fc:	d1f7      	bne.n	80052ee <_fwalk_reent+0xe>
 80052fe:	4638      	mov	r0, r7
 8005300:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005304:	89ab      	ldrh	r3, [r5, #12]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d907      	bls.n	800531a <_fwalk_reent+0x3a>
 800530a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800530e:	3301      	adds	r3, #1
 8005310:	d003      	beq.n	800531a <_fwalk_reent+0x3a>
 8005312:	4629      	mov	r1, r5
 8005314:	4630      	mov	r0, r6
 8005316:	47c0      	blx	r8
 8005318:	4307      	orrs	r7, r0
 800531a:	3568      	adds	r5, #104	; 0x68
 800531c:	e7e9      	b.n	80052f2 <_fwalk_reent+0x12>
	...

08005320 <_localeconv_r>:
 8005320:	4800      	ldr	r0, [pc, #0]	; (8005324 <_localeconv_r+0x4>)
 8005322:	4770      	bx	lr
 8005324:	20000160 	.word	0x20000160

08005328 <__retarget_lock_init_recursive>:
 8005328:	4770      	bx	lr

0800532a <__retarget_lock_acquire_recursive>:
 800532a:	4770      	bx	lr

0800532c <__retarget_lock_release_recursive>:
 800532c:	4770      	bx	lr
	...

08005330 <malloc>:
 8005330:	4b02      	ldr	r3, [pc, #8]	; (800533c <malloc+0xc>)
 8005332:	4601      	mov	r1, r0
 8005334:	6818      	ldr	r0, [r3, #0]
 8005336:	f000 bc1d 	b.w	8005b74 <_malloc_r>
 800533a:	bf00      	nop
 800533c:	2000000c 	.word	0x2000000c

08005340 <memchr>:
 8005340:	4603      	mov	r3, r0
 8005342:	b510      	push	{r4, lr}
 8005344:	b2c9      	uxtb	r1, r1
 8005346:	4402      	add	r2, r0
 8005348:	4293      	cmp	r3, r2
 800534a:	4618      	mov	r0, r3
 800534c:	d101      	bne.n	8005352 <memchr+0x12>
 800534e:	2000      	movs	r0, #0
 8005350:	e003      	b.n	800535a <memchr+0x1a>
 8005352:	7804      	ldrb	r4, [r0, #0]
 8005354:	3301      	adds	r3, #1
 8005356:	428c      	cmp	r4, r1
 8005358:	d1f6      	bne.n	8005348 <memchr+0x8>
 800535a:	bd10      	pop	{r4, pc}

0800535c <memcpy>:
 800535c:	440a      	add	r2, r1
 800535e:	4291      	cmp	r1, r2
 8005360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005364:	d100      	bne.n	8005368 <memcpy+0xc>
 8005366:	4770      	bx	lr
 8005368:	b510      	push	{r4, lr}
 800536a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800536e:	4291      	cmp	r1, r2
 8005370:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005374:	d1f9      	bne.n	800536a <memcpy+0xe>
 8005376:	bd10      	pop	{r4, pc}

08005378 <_Balloc>:
 8005378:	b570      	push	{r4, r5, r6, lr}
 800537a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800537c:	4604      	mov	r4, r0
 800537e:	460d      	mov	r5, r1
 8005380:	b976      	cbnz	r6, 80053a0 <_Balloc+0x28>
 8005382:	2010      	movs	r0, #16
 8005384:	f7ff ffd4 	bl	8005330 <malloc>
 8005388:	4602      	mov	r2, r0
 800538a:	6260      	str	r0, [r4, #36]	; 0x24
 800538c:	b920      	cbnz	r0, 8005398 <_Balloc+0x20>
 800538e:	2166      	movs	r1, #102	; 0x66
 8005390:	4b17      	ldr	r3, [pc, #92]	; (80053f0 <_Balloc+0x78>)
 8005392:	4818      	ldr	r0, [pc, #96]	; (80053f4 <_Balloc+0x7c>)
 8005394:	f000 fee0 	bl	8006158 <__assert_func>
 8005398:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800539c:	6006      	str	r6, [r0, #0]
 800539e:	60c6      	str	r6, [r0, #12]
 80053a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80053a2:	68f3      	ldr	r3, [r6, #12]
 80053a4:	b183      	cbz	r3, 80053c8 <_Balloc+0x50>
 80053a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80053ae:	b9b8      	cbnz	r0, 80053e0 <_Balloc+0x68>
 80053b0:	2101      	movs	r1, #1
 80053b2:	fa01 f605 	lsl.w	r6, r1, r5
 80053b6:	1d72      	adds	r2, r6, #5
 80053b8:	4620      	mov	r0, r4
 80053ba:	0092      	lsls	r2, r2, #2
 80053bc:	f000 fb5e 	bl	8005a7c <_calloc_r>
 80053c0:	b160      	cbz	r0, 80053dc <_Balloc+0x64>
 80053c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80053c6:	e00e      	b.n	80053e6 <_Balloc+0x6e>
 80053c8:	2221      	movs	r2, #33	; 0x21
 80053ca:	2104      	movs	r1, #4
 80053cc:	4620      	mov	r0, r4
 80053ce:	f000 fb55 	bl	8005a7c <_calloc_r>
 80053d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053d4:	60f0      	str	r0, [r6, #12]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1e4      	bne.n	80053a6 <_Balloc+0x2e>
 80053dc:	2000      	movs	r0, #0
 80053de:	bd70      	pop	{r4, r5, r6, pc}
 80053e0:	6802      	ldr	r2, [r0, #0]
 80053e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80053e6:	2300      	movs	r3, #0
 80053e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80053ec:	e7f7      	b.n	80053de <_Balloc+0x66>
 80053ee:	bf00      	nop
 80053f0:	08006641 	.word	0x08006641
 80053f4:	08006724 	.word	0x08006724

080053f8 <_Bfree>:
 80053f8:	b570      	push	{r4, r5, r6, lr}
 80053fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80053fc:	4605      	mov	r5, r0
 80053fe:	460c      	mov	r4, r1
 8005400:	b976      	cbnz	r6, 8005420 <_Bfree+0x28>
 8005402:	2010      	movs	r0, #16
 8005404:	f7ff ff94 	bl	8005330 <malloc>
 8005408:	4602      	mov	r2, r0
 800540a:	6268      	str	r0, [r5, #36]	; 0x24
 800540c:	b920      	cbnz	r0, 8005418 <_Bfree+0x20>
 800540e:	218a      	movs	r1, #138	; 0x8a
 8005410:	4b08      	ldr	r3, [pc, #32]	; (8005434 <_Bfree+0x3c>)
 8005412:	4809      	ldr	r0, [pc, #36]	; (8005438 <_Bfree+0x40>)
 8005414:	f000 fea0 	bl	8006158 <__assert_func>
 8005418:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800541c:	6006      	str	r6, [r0, #0]
 800541e:	60c6      	str	r6, [r0, #12]
 8005420:	b13c      	cbz	r4, 8005432 <_Bfree+0x3a>
 8005422:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005424:	6862      	ldr	r2, [r4, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800542c:	6021      	str	r1, [r4, #0]
 800542e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005432:	bd70      	pop	{r4, r5, r6, pc}
 8005434:	08006641 	.word	0x08006641
 8005438:	08006724 	.word	0x08006724

0800543c <__multadd>:
 800543c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005440:	4607      	mov	r7, r0
 8005442:	460c      	mov	r4, r1
 8005444:	461e      	mov	r6, r3
 8005446:	2000      	movs	r0, #0
 8005448:	690d      	ldr	r5, [r1, #16]
 800544a:	f101 0c14 	add.w	ip, r1, #20
 800544e:	f8dc 3000 	ldr.w	r3, [ip]
 8005452:	3001      	adds	r0, #1
 8005454:	b299      	uxth	r1, r3
 8005456:	fb02 6101 	mla	r1, r2, r1, r6
 800545a:	0c1e      	lsrs	r6, r3, #16
 800545c:	0c0b      	lsrs	r3, r1, #16
 800545e:	fb02 3306 	mla	r3, r2, r6, r3
 8005462:	b289      	uxth	r1, r1
 8005464:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005468:	4285      	cmp	r5, r0
 800546a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800546e:	f84c 1b04 	str.w	r1, [ip], #4
 8005472:	dcec      	bgt.n	800544e <__multadd+0x12>
 8005474:	b30e      	cbz	r6, 80054ba <__multadd+0x7e>
 8005476:	68a3      	ldr	r3, [r4, #8]
 8005478:	42ab      	cmp	r3, r5
 800547a:	dc19      	bgt.n	80054b0 <__multadd+0x74>
 800547c:	6861      	ldr	r1, [r4, #4]
 800547e:	4638      	mov	r0, r7
 8005480:	3101      	adds	r1, #1
 8005482:	f7ff ff79 	bl	8005378 <_Balloc>
 8005486:	4680      	mov	r8, r0
 8005488:	b928      	cbnz	r0, 8005496 <__multadd+0x5a>
 800548a:	4602      	mov	r2, r0
 800548c:	21b5      	movs	r1, #181	; 0xb5
 800548e:	4b0c      	ldr	r3, [pc, #48]	; (80054c0 <__multadd+0x84>)
 8005490:	480c      	ldr	r0, [pc, #48]	; (80054c4 <__multadd+0x88>)
 8005492:	f000 fe61 	bl	8006158 <__assert_func>
 8005496:	6922      	ldr	r2, [r4, #16]
 8005498:	f104 010c 	add.w	r1, r4, #12
 800549c:	3202      	adds	r2, #2
 800549e:	0092      	lsls	r2, r2, #2
 80054a0:	300c      	adds	r0, #12
 80054a2:	f7ff ff5b 	bl	800535c <memcpy>
 80054a6:	4621      	mov	r1, r4
 80054a8:	4638      	mov	r0, r7
 80054aa:	f7ff ffa5 	bl	80053f8 <_Bfree>
 80054ae:	4644      	mov	r4, r8
 80054b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80054b4:	3501      	adds	r5, #1
 80054b6:	615e      	str	r6, [r3, #20]
 80054b8:	6125      	str	r5, [r4, #16]
 80054ba:	4620      	mov	r0, r4
 80054bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054c0:	080066b3 	.word	0x080066b3
 80054c4:	08006724 	.word	0x08006724

080054c8 <__hi0bits>:
 80054c8:	0c02      	lsrs	r2, r0, #16
 80054ca:	0412      	lsls	r2, r2, #16
 80054cc:	4603      	mov	r3, r0
 80054ce:	b9ca      	cbnz	r2, 8005504 <__hi0bits+0x3c>
 80054d0:	0403      	lsls	r3, r0, #16
 80054d2:	2010      	movs	r0, #16
 80054d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80054d8:	bf04      	itt	eq
 80054da:	021b      	lsleq	r3, r3, #8
 80054dc:	3008      	addeq	r0, #8
 80054de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80054e2:	bf04      	itt	eq
 80054e4:	011b      	lsleq	r3, r3, #4
 80054e6:	3004      	addeq	r0, #4
 80054e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80054ec:	bf04      	itt	eq
 80054ee:	009b      	lsleq	r3, r3, #2
 80054f0:	3002      	addeq	r0, #2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	db05      	blt.n	8005502 <__hi0bits+0x3a>
 80054f6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80054fa:	f100 0001 	add.w	r0, r0, #1
 80054fe:	bf08      	it	eq
 8005500:	2020      	moveq	r0, #32
 8005502:	4770      	bx	lr
 8005504:	2000      	movs	r0, #0
 8005506:	e7e5      	b.n	80054d4 <__hi0bits+0xc>

08005508 <__lo0bits>:
 8005508:	6803      	ldr	r3, [r0, #0]
 800550a:	4602      	mov	r2, r0
 800550c:	f013 0007 	ands.w	r0, r3, #7
 8005510:	d00b      	beq.n	800552a <__lo0bits+0x22>
 8005512:	07d9      	lsls	r1, r3, #31
 8005514:	d421      	bmi.n	800555a <__lo0bits+0x52>
 8005516:	0798      	lsls	r0, r3, #30
 8005518:	bf49      	itett	mi
 800551a:	085b      	lsrmi	r3, r3, #1
 800551c:	089b      	lsrpl	r3, r3, #2
 800551e:	2001      	movmi	r0, #1
 8005520:	6013      	strmi	r3, [r2, #0]
 8005522:	bf5c      	itt	pl
 8005524:	2002      	movpl	r0, #2
 8005526:	6013      	strpl	r3, [r2, #0]
 8005528:	4770      	bx	lr
 800552a:	b299      	uxth	r1, r3
 800552c:	b909      	cbnz	r1, 8005532 <__lo0bits+0x2a>
 800552e:	2010      	movs	r0, #16
 8005530:	0c1b      	lsrs	r3, r3, #16
 8005532:	b2d9      	uxtb	r1, r3
 8005534:	b909      	cbnz	r1, 800553a <__lo0bits+0x32>
 8005536:	3008      	adds	r0, #8
 8005538:	0a1b      	lsrs	r3, r3, #8
 800553a:	0719      	lsls	r1, r3, #28
 800553c:	bf04      	itt	eq
 800553e:	091b      	lsreq	r3, r3, #4
 8005540:	3004      	addeq	r0, #4
 8005542:	0799      	lsls	r1, r3, #30
 8005544:	bf04      	itt	eq
 8005546:	089b      	lsreq	r3, r3, #2
 8005548:	3002      	addeq	r0, #2
 800554a:	07d9      	lsls	r1, r3, #31
 800554c:	d403      	bmi.n	8005556 <__lo0bits+0x4e>
 800554e:	085b      	lsrs	r3, r3, #1
 8005550:	f100 0001 	add.w	r0, r0, #1
 8005554:	d003      	beq.n	800555e <__lo0bits+0x56>
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	4770      	bx	lr
 800555a:	2000      	movs	r0, #0
 800555c:	4770      	bx	lr
 800555e:	2020      	movs	r0, #32
 8005560:	4770      	bx	lr
	...

08005564 <__i2b>:
 8005564:	b510      	push	{r4, lr}
 8005566:	460c      	mov	r4, r1
 8005568:	2101      	movs	r1, #1
 800556a:	f7ff ff05 	bl	8005378 <_Balloc>
 800556e:	4602      	mov	r2, r0
 8005570:	b928      	cbnz	r0, 800557e <__i2b+0x1a>
 8005572:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005576:	4b04      	ldr	r3, [pc, #16]	; (8005588 <__i2b+0x24>)
 8005578:	4804      	ldr	r0, [pc, #16]	; (800558c <__i2b+0x28>)
 800557a:	f000 fded 	bl	8006158 <__assert_func>
 800557e:	2301      	movs	r3, #1
 8005580:	6144      	str	r4, [r0, #20]
 8005582:	6103      	str	r3, [r0, #16]
 8005584:	bd10      	pop	{r4, pc}
 8005586:	bf00      	nop
 8005588:	080066b3 	.word	0x080066b3
 800558c:	08006724 	.word	0x08006724

08005590 <__multiply>:
 8005590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005594:	4691      	mov	r9, r2
 8005596:	690a      	ldr	r2, [r1, #16]
 8005598:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800559c:	460c      	mov	r4, r1
 800559e:	429a      	cmp	r2, r3
 80055a0:	bfbe      	ittt	lt
 80055a2:	460b      	movlt	r3, r1
 80055a4:	464c      	movlt	r4, r9
 80055a6:	4699      	movlt	r9, r3
 80055a8:	6927      	ldr	r7, [r4, #16]
 80055aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80055ae:	68a3      	ldr	r3, [r4, #8]
 80055b0:	6861      	ldr	r1, [r4, #4]
 80055b2:	eb07 060a 	add.w	r6, r7, sl
 80055b6:	42b3      	cmp	r3, r6
 80055b8:	b085      	sub	sp, #20
 80055ba:	bfb8      	it	lt
 80055bc:	3101      	addlt	r1, #1
 80055be:	f7ff fedb 	bl	8005378 <_Balloc>
 80055c2:	b930      	cbnz	r0, 80055d2 <__multiply+0x42>
 80055c4:	4602      	mov	r2, r0
 80055c6:	f240 115d 	movw	r1, #349	; 0x15d
 80055ca:	4b43      	ldr	r3, [pc, #268]	; (80056d8 <__multiply+0x148>)
 80055cc:	4843      	ldr	r0, [pc, #268]	; (80056dc <__multiply+0x14c>)
 80055ce:	f000 fdc3 	bl	8006158 <__assert_func>
 80055d2:	f100 0514 	add.w	r5, r0, #20
 80055d6:	462b      	mov	r3, r5
 80055d8:	2200      	movs	r2, #0
 80055da:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80055de:	4543      	cmp	r3, r8
 80055e0:	d321      	bcc.n	8005626 <__multiply+0x96>
 80055e2:	f104 0314 	add.w	r3, r4, #20
 80055e6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80055ea:	f109 0314 	add.w	r3, r9, #20
 80055ee:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80055f2:	9202      	str	r2, [sp, #8]
 80055f4:	1b3a      	subs	r2, r7, r4
 80055f6:	3a15      	subs	r2, #21
 80055f8:	f022 0203 	bic.w	r2, r2, #3
 80055fc:	3204      	adds	r2, #4
 80055fe:	f104 0115 	add.w	r1, r4, #21
 8005602:	428f      	cmp	r7, r1
 8005604:	bf38      	it	cc
 8005606:	2204      	movcc	r2, #4
 8005608:	9201      	str	r2, [sp, #4]
 800560a:	9a02      	ldr	r2, [sp, #8]
 800560c:	9303      	str	r3, [sp, #12]
 800560e:	429a      	cmp	r2, r3
 8005610:	d80c      	bhi.n	800562c <__multiply+0x9c>
 8005612:	2e00      	cmp	r6, #0
 8005614:	dd03      	ble.n	800561e <__multiply+0x8e>
 8005616:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800561a:	2b00      	cmp	r3, #0
 800561c:	d059      	beq.n	80056d2 <__multiply+0x142>
 800561e:	6106      	str	r6, [r0, #16]
 8005620:	b005      	add	sp, #20
 8005622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005626:	f843 2b04 	str.w	r2, [r3], #4
 800562a:	e7d8      	b.n	80055de <__multiply+0x4e>
 800562c:	f8b3 a000 	ldrh.w	sl, [r3]
 8005630:	f1ba 0f00 	cmp.w	sl, #0
 8005634:	d023      	beq.n	800567e <__multiply+0xee>
 8005636:	46a9      	mov	r9, r5
 8005638:	f04f 0c00 	mov.w	ip, #0
 800563c:	f104 0e14 	add.w	lr, r4, #20
 8005640:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005644:	f8d9 1000 	ldr.w	r1, [r9]
 8005648:	fa1f fb82 	uxth.w	fp, r2
 800564c:	b289      	uxth	r1, r1
 800564e:	fb0a 110b 	mla	r1, sl, fp, r1
 8005652:	4461      	add	r1, ip
 8005654:	f8d9 c000 	ldr.w	ip, [r9]
 8005658:	0c12      	lsrs	r2, r2, #16
 800565a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800565e:	fb0a c202 	mla	r2, sl, r2, ip
 8005662:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005666:	b289      	uxth	r1, r1
 8005668:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800566c:	4577      	cmp	r7, lr
 800566e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005672:	f849 1b04 	str.w	r1, [r9], #4
 8005676:	d8e3      	bhi.n	8005640 <__multiply+0xb0>
 8005678:	9a01      	ldr	r2, [sp, #4]
 800567a:	f845 c002 	str.w	ip, [r5, r2]
 800567e:	9a03      	ldr	r2, [sp, #12]
 8005680:	3304      	adds	r3, #4
 8005682:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005686:	f1b9 0f00 	cmp.w	r9, #0
 800568a:	d020      	beq.n	80056ce <__multiply+0x13e>
 800568c:	46ae      	mov	lr, r5
 800568e:	f04f 0a00 	mov.w	sl, #0
 8005692:	6829      	ldr	r1, [r5, #0]
 8005694:	f104 0c14 	add.w	ip, r4, #20
 8005698:	f8bc b000 	ldrh.w	fp, [ip]
 800569c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80056a0:	b289      	uxth	r1, r1
 80056a2:	fb09 220b 	mla	r2, r9, fp, r2
 80056a6:	4492      	add	sl, r2
 80056a8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80056ac:	f84e 1b04 	str.w	r1, [lr], #4
 80056b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80056b4:	f8be 1000 	ldrh.w	r1, [lr]
 80056b8:	0c12      	lsrs	r2, r2, #16
 80056ba:	fb09 1102 	mla	r1, r9, r2, r1
 80056be:	4567      	cmp	r7, ip
 80056c0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80056c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80056c8:	d8e6      	bhi.n	8005698 <__multiply+0x108>
 80056ca:	9a01      	ldr	r2, [sp, #4]
 80056cc:	50a9      	str	r1, [r5, r2]
 80056ce:	3504      	adds	r5, #4
 80056d0:	e79b      	b.n	800560a <__multiply+0x7a>
 80056d2:	3e01      	subs	r6, #1
 80056d4:	e79d      	b.n	8005612 <__multiply+0x82>
 80056d6:	bf00      	nop
 80056d8:	080066b3 	.word	0x080066b3
 80056dc:	08006724 	.word	0x08006724

080056e0 <__pow5mult>:
 80056e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056e4:	4615      	mov	r5, r2
 80056e6:	f012 0203 	ands.w	r2, r2, #3
 80056ea:	4606      	mov	r6, r0
 80056ec:	460f      	mov	r7, r1
 80056ee:	d007      	beq.n	8005700 <__pow5mult+0x20>
 80056f0:	4c25      	ldr	r4, [pc, #148]	; (8005788 <__pow5mult+0xa8>)
 80056f2:	3a01      	subs	r2, #1
 80056f4:	2300      	movs	r3, #0
 80056f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80056fa:	f7ff fe9f 	bl	800543c <__multadd>
 80056fe:	4607      	mov	r7, r0
 8005700:	10ad      	asrs	r5, r5, #2
 8005702:	d03d      	beq.n	8005780 <__pow5mult+0xa0>
 8005704:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005706:	b97c      	cbnz	r4, 8005728 <__pow5mult+0x48>
 8005708:	2010      	movs	r0, #16
 800570a:	f7ff fe11 	bl	8005330 <malloc>
 800570e:	4602      	mov	r2, r0
 8005710:	6270      	str	r0, [r6, #36]	; 0x24
 8005712:	b928      	cbnz	r0, 8005720 <__pow5mult+0x40>
 8005714:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005718:	4b1c      	ldr	r3, [pc, #112]	; (800578c <__pow5mult+0xac>)
 800571a:	481d      	ldr	r0, [pc, #116]	; (8005790 <__pow5mult+0xb0>)
 800571c:	f000 fd1c 	bl	8006158 <__assert_func>
 8005720:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005724:	6004      	str	r4, [r0, #0]
 8005726:	60c4      	str	r4, [r0, #12]
 8005728:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800572c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005730:	b94c      	cbnz	r4, 8005746 <__pow5mult+0x66>
 8005732:	f240 2171 	movw	r1, #625	; 0x271
 8005736:	4630      	mov	r0, r6
 8005738:	f7ff ff14 	bl	8005564 <__i2b>
 800573c:	2300      	movs	r3, #0
 800573e:	4604      	mov	r4, r0
 8005740:	f8c8 0008 	str.w	r0, [r8, #8]
 8005744:	6003      	str	r3, [r0, #0]
 8005746:	f04f 0900 	mov.w	r9, #0
 800574a:	07eb      	lsls	r3, r5, #31
 800574c:	d50a      	bpl.n	8005764 <__pow5mult+0x84>
 800574e:	4639      	mov	r1, r7
 8005750:	4622      	mov	r2, r4
 8005752:	4630      	mov	r0, r6
 8005754:	f7ff ff1c 	bl	8005590 <__multiply>
 8005758:	4680      	mov	r8, r0
 800575a:	4639      	mov	r1, r7
 800575c:	4630      	mov	r0, r6
 800575e:	f7ff fe4b 	bl	80053f8 <_Bfree>
 8005762:	4647      	mov	r7, r8
 8005764:	106d      	asrs	r5, r5, #1
 8005766:	d00b      	beq.n	8005780 <__pow5mult+0xa0>
 8005768:	6820      	ldr	r0, [r4, #0]
 800576a:	b938      	cbnz	r0, 800577c <__pow5mult+0x9c>
 800576c:	4622      	mov	r2, r4
 800576e:	4621      	mov	r1, r4
 8005770:	4630      	mov	r0, r6
 8005772:	f7ff ff0d 	bl	8005590 <__multiply>
 8005776:	6020      	str	r0, [r4, #0]
 8005778:	f8c0 9000 	str.w	r9, [r0]
 800577c:	4604      	mov	r4, r0
 800577e:	e7e4      	b.n	800574a <__pow5mult+0x6a>
 8005780:	4638      	mov	r0, r7
 8005782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005786:	bf00      	nop
 8005788:	08006870 	.word	0x08006870
 800578c:	08006641 	.word	0x08006641
 8005790:	08006724 	.word	0x08006724

08005794 <__lshift>:
 8005794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005798:	460c      	mov	r4, r1
 800579a:	4607      	mov	r7, r0
 800579c:	4691      	mov	r9, r2
 800579e:	6923      	ldr	r3, [r4, #16]
 80057a0:	6849      	ldr	r1, [r1, #4]
 80057a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80057a6:	68a3      	ldr	r3, [r4, #8]
 80057a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057ac:	f108 0601 	add.w	r6, r8, #1
 80057b0:	42b3      	cmp	r3, r6
 80057b2:	db0b      	blt.n	80057cc <__lshift+0x38>
 80057b4:	4638      	mov	r0, r7
 80057b6:	f7ff fddf 	bl	8005378 <_Balloc>
 80057ba:	4605      	mov	r5, r0
 80057bc:	b948      	cbnz	r0, 80057d2 <__lshift+0x3e>
 80057be:	4602      	mov	r2, r0
 80057c0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80057c4:	4b29      	ldr	r3, [pc, #164]	; (800586c <__lshift+0xd8>)
 80057c6:	482a      	ldr	r0, [pc, #168]	; (8005870 <__lshift+0xdc>)
 80057c8:	f000 fcc6 	bl	8006158 <__assert_func>
 80057cc:	3101      	adds	r1, #1
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	e7ee      	b.n	80057b0 <__lshift+0x1c>
 80057d2:	2300      	movs	r3, #0
 80057d4:	f100 0114 	add.w	r1, r0, #20
 80057d8:	f100 0210 	add.w	r2, r0, #16
 80057dc:	4618      	mov	r0, r3
 80057de:	4553      	cmp	r3, sl
 80057e0:	db37      	blt.n	8005852 <__lshift+0xbe>
 80057e2:	6920      	ldr	r0, [r4, #16]
 80057e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80057e8:	f104 0314 	add.w	r3, r4, #20
 80057ec:	f019 091f 	ands.w	r9, r9, #31
 80057f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80057f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80057f8:	d02f      	beq.n	800585a <__lshift+0xc6>
 80057fa:	468a      	mov	sl, r1
 80057fc:	f04f 0c00 	mov.w	ip, #0
 8005800:	f1c9 0e20 	rsb	lr, r9, #32
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	fa02 f209 	lsl.w	r2, r2, r9
 800580a:	ea42 020c 	orr.w	r2, r2, ip
 800580e:	f84a 2b04 	str.w	r2, [sl], #4
 8005812:	f853 2b04 	ldr.w	r2, [r3], #4
 8005816:	4298      	cmp	r0, r3
 8005818:	fa22 fc0e 	lsr.w	ip, r2, lr
 800581c:	d8f2      	bhi.n	8005804 <__lshift+0x70>
 800581e:	1b03      	subs	r3, r0, r4
 8005820:	3b15      	subs	r3, #21
 8005822:	f023 0303 	bic.w	r3, r3, #3
 8005826:	3304      	adds	r3, #4
 8005828:	f104 0215 	add.w	r2, r4, #21
 800582c:	4290      	cmp	r0, r2
 800582e:	bf38      	it	cc
 8005830:	2304      	movcc	r3, #4
 8005832:	f841 c003 	str.w	ip, [r1, r3]
 8005836:	f1bc 0f00 	cmp.w	ip, #0
 800583a:	d001      	beq.n	8005840 <__lshift+0xac>
 800583c:	f108 0602 	add.w	r6, r8, #2
 8005840:	3e01      	subs	r6, #1
 8005842:	4638      	mov	r0, r7
 8005844:	4621      	mov	r1, r4
 8005846:	612e      	str	r6, [r5, #16]
 8005848:	f7ff fdd6 	bl	80053f8 <_Bfree>
 800584c:	4628      	mov	r0, r5
 800584e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005852:	f842 0f04 	str.w	r0, [r2, #4]!
 8005856:	3301      	adds	r3, #1
 8005858:	e7c1      	b.n	80057de <__lshift+0x4a>
 800585a:	3904      	subs	r1, #4
 800585c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005860:	4298      	cmp	r0, r3
 8005862:	f841 2f04 	str.w	r2, [r1, #4]!
 8005866:	d8f9      	bhi.n	800585c <__lshift+0xc8>
 8005868:	e7ea      	b.n	8005840 <__lshift+0xac>
 800586a:	bf00      	nop
 800586c:	080066b3 	.word	0x080066b3
 8005870:	08006724 	.word	0x08006724

08005874 <__mcmp>:
 8005874:	4603      	mov	r3, r0
 8005876:	690a      	ldr	r2, [r1, #16]
 8005878:	6900      	ldr	r0, [r0, #16]
 800587a:	b530      	push	{r4, r5, lr}
 800587c:	1a80      	subs	r0, r0, r2
 800587e:	d10d      	bne.n	800589c <__mcmp+0x28>
 8005880:	3314      	adds	r3, #20
 8005882:	3114      	adds	r1, #20
 8005884:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005888:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800588c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005890:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005894:	4295      	cmp	r5, r2
 8005896:	d002      	beq.n	800589e <__mcmp+0x2a>
 8005898:	d304      	bcc.n	80058a4 <__mcmp+0x30>
 800589a:	2001      	movs	r0, #1
 800589c:	bd30      	pop	{r4, r5, pc}
 800589e:	42a3      	cmp	r3, r4
 80058a0:	d3f4      	bcc.n	800588c <__mcmp+0x18>
 80058a2:	e7fb      	b.n	800589c <__mcmp+0x28>
 80058a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058a8:	e7f8      	b.n	800589c <__mcmp+0x28>
	...

080058ac <__mdiff>:
 80058ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b0:	460d      	mov	r5, r1
 80058b2:	4607      	mov	r7, r0
 80058b4:	4611      	mov	r1, r2
 80058b6:	4628      	mov	r0, r5
 80058b8:	4614      	mov	r4, r2
 80058ba:	f7ff ffdb 	bl	8005874 <__mcmp>
 80058be:	1e06      	subs	r6, r0, #0
 80058c0:	d111      	bne.n	80058e6 <__mdiff+0x3a>
 80058c2:	4631      	mov	r1, r6
 80058c4:	4638      	mov	r0, r7
 80058c6:	f7ff fd57 	bl	8005378 <_Balloc>
 80058ca:	4602      	mov	r2, r0
 80058cc:	b928      	cbnz	r0, 80058da <__mdiff+0x2e>
 80058ce:	f240 2132 	movw	r1, #562	; 0x232
 80058d2:	4b3a      	ldr	r3, [pc, #232]	; (80059bc <__mdiff+0x110>)
 80058d4:	483a      	ldr	r0, [pc, #232]	; (80059c0 <__mdiff+0x114>)
 80058d6:	f000 fc3f 	bl	8006158 <__assert_func>
 80058da:	2301      	movs	r3, #1
 80058dc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80058e0:	4610      	mov	r0, r2
 80058e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e6:	bfa4      	itt	ge
 80058e8:	4623      	movge	r3, r4
 80058ea:	462c      	movge	r4, r5
 80058ec:	4638      	mov	r0, r7
 80058ee:	6861      	ldr	r1, [r4, #4]
 80058f0:	bfa6      	itte	ge
 80058f2:	461d      	movge	r5, r3
 80058f4:	2600      	movge	r6, #0
 80058f6:	2601      	movlt	r6, #1
 80058f8:	f7ff fd3e 	bl	8005378 <_Balloc>
 80058fc:	4602      	mov	r2, r0
 80058fe:	b918      	cbnz	r0, 8005908 <__mdiff+0x5c>
 8005900:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005904:	4b2d      	ldr	r3, [pc, #180]	; (80059bc <__mdiff+0x110>)
 8005906:	e7e5      	b.n	80058d4 <__mdiff+0x28>
 8005908:	f102 0814 	add.w	r8, r2, #20
 800590c:	46c2      	mov	sl, r8
 800590e:	f04f 0c00 	mov.w	ip, #0
 8005912:	6927      	ldr	r7, [r4, #16]
 8005914:	60c6      	str	r6, [r0, #12]
 8005916:	692e      	ldr	r6, [r5, #16]
 8005918:	f104 0014 	add.w	r0, r4, #20
 800591c:	f105 0914 	add.w	r9, r5, #20
 8005920:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005924:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005928:	3410      	adds	r4, #16
 800592a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800592e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005932:	fa1f f18b 	uxth.w	r1, fp
 8005936:	448c      	add	ip, r1
 8005938:	b299      	uxth	r1, r3
 800593a:	0c1b      	lsrs	r3, r3, #16
 800593c:	ebac 0101 	sub.w	r1, ip, r1
 8005940:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005944:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005948:	b289      	uxth	r1, r1
 800594a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800594e:	454e      	cmp	r6, r9
 8005950:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005954:	f84a 3b04 	str.w	r3, [sl], #4
 8005958:	d8e7      	bhi.n	800592a <__mdiff+0x7e>
 800595a:	1b73      	subs	r3, r6, r5
 800595c:	3b15      	subs	r3, #21
 800595e:	f023 0303 	bic.w	r3, r3, #3
 8005962:	3515      	adds	r5, #21
 8005964:	3304      	adds	r3, #4
 8005966:	42ae      	cmp	r6, r5
 8005968:	bf38      	it	cc
 800596a:	2304      	movcc	r3, #4
 800596c:	4418      	add	r0, r3
 800596e:	4443      	add	r3, r8
 8005970:	461e      	mov	r6, r3
 8005972:	4605      	mov	r5, r0
 8005974:	4575      	cmp	r5, lr
 8005976:	d30e      	bcc.n	8005996 <__mdiff+0xea>
 8005978:	f10e 0103 	add.w	r1, lr, #3
 800597c:	1a09      	subs	r1, r1, r0
 800597e:	f021 0103 	bic.w	r1, r1, #3
 8005982:	3803      	subs	r0, #3
 8005984:	4586      	cmp	lr, r0
 8005986:	bf38      	it	cc
 8005988:	2100      	movcc	r1, #0
 800598a:	4419      	add	r1, r3
 800598c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005990:	b18b      	cbz	r3, 80059b6 <__mdiff+0x10a>
 8005992:	6117      	str	r7, [r2, #16]
 8005994:	e7a4      	b.n	80058e0 <__mdiff+0x34>
 8005996:	f855 8b04 	ldr.w	r8, [r5], #4
 800599a:	fa1f f188 	uxth.w	r1, r8
 800599e:	4461      	add	r1, ip
 80059a0:	140c      	asrs	r4, r1, #16
 80059a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80059a6:	b289      	uxth	r1, r1
 80059a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80059ac:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80059b0:	f846 1b04 	str.w	r1, [r6], #4
 80059b4:	e7de      	b.n	8005974 <__mdiff+0xc8>
 80059b6:	3f01      	subs	r7, #1
 80059b8:	e7e8      	b.n	800598c <__mdiff+0xe0>
 80059ba:	bf00      	nop
 80059bc:	080066b3 	.word	0x080066b3
 80059c0:	08006724 	.word	0x08006724

080059c4 <__d2b>:
 80059c4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80059c8:	2101      	movs	r1, #1
 80059ca:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80059ce:	4690      	mov	r8, r2
 80059d0:	461d      	mov	r5, r3
 80059d2:	f7ff fcd1 	bl	8005378 <_Balloc>
 80059d6:	4604      	mov	r4, r0
 80059d8:	b930      	cbnz	r0, 80059e8 <__d2b+0x24>
 80059da:	4602      	mov	r2, r0
 80059dc:	f240 310a 	movw	r1, #778	; 0x30a
 80059e0:	4b24      	ldr	r3, [pc, #144]	; (8005a74 <__d2b+0xb0>)
 80059e2:	4825      	ldr	r0, [pc, #148]	; (8005a78 <__d2b+0xb4>)
 80059e4:	f000 fbb8 	bl	8006158 <__assert_func>
 80059e8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80059ec:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80059f0:	bb2d      	cbnz	r5, 8005a3e <__d2b+0x7a>
 80059f2:	9301      	str	r3, [sp, #4]
 80059f4:	f1b8 0300 	subs.w	r3, r8, #0
 80059f8:	d026      	beq.n	8005a48 <__d2b+0x84>
 80059fa:	4668      	mov	r0, sp
 80059fc:	9300      	str	r3, [sp, #0]
 80059fe:	f7ff fd83 	bl	8005508 <__lo0bits>
 8005a02:	9900      	ldr	r1, [sp, #0]
 8005a04:	b1f0      	cbz	r0, 8005a44 <__d2b+0x80>
 8005a06:	9a01      	ldr	r2, [sp, #4]
 8005a08:	f1c0 0320 	rsb	r3, r0, #32
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	430b      	orrs	r3, r1
 8005a12:	40c2      	lsrs	r2, r0
 8005a14:	6163      	str	r3, [r4, #20]
 8005a16:	9201      	str	r2, [sp, #4]
 8005a18:	9b01      	ldr	r3, [sp, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	bf14      	ite	ne
 8005a1e:	2102      	movne	r1, #2
 8005a20:	2101      	moveq	r1, #1
 8005a22:	61a3      	str	r3, [r4, #24]
 8005a24:	6121      	str	r1, [r4, #16]
 8005a26:	b1c5      	cbz	r5, 8005a5a <__d2b+0x96>
 8005a28:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005a2c:	4405      	add	r5, r0
 8005a2e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a32:	603d      	str	r5, [r7, #0]
 8005a34:	6030      	str	r0, [r6, #0]
 8005a36:	4620      	mov	r0, r4
 8005a38:	b002      	add	sp, #8
 8005a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a42:	e7d6      	b.n	80059f2 <__d2b+0x2e>
 8005a44:	6161      	str	r1, [r4, #20]
 8005a46:	e7e7      	b.n	8005a18 <__d2b+0x54>
 8005a48:	a801      	add	r0, sp, #4
 8005a4a:	f7ff fd5d 	bl	8005508 <__lo0bits>
 8005a4e:	2101      	movs	r1, #1
 8005a50:	9b01      	ldr	r3, [sp, #4]
 8005a52:	6121      	str	r1, [r4, #16]
 8005a54:	6163      	str	r3, [r4, #20]
 8005a56:	3020      	adds	r0, #32
 8005a58:	e7e5      	b.n	8005a26 <__d2b+0x62>
 8005a5a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005a5e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a62:	6038      	str	r0, [r7, #0]
 8005a64:	6918      	ldr	r0, [r3, #16]
 8005a66:	f7ff fd2f 	bl	80054c8 <__hi0bits>
 8005a6a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005a6e:	6031      	str	r1, [r6, #0]
 8005a70:	e7e1      	b.n	8005a36 <__d2b+0x72>
 8005a72:	bf00      	nop
 8005a74:	080066b3 	.word	0x080066b3
 8005a78:	08006724 	.word	0x08006724

08005a7c <_calloc_r>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	fba1 5402 	umull	r5, r4, r1, r2
 8005a82:	b934      	cbnz	r4, 8005a92 <_calloc_r+0x16>
 8005a84:	4629      	mov	r1, r5
 8005a86:	f000 f875 	bl	8005b74 <_malloc_r>
 8005a8a:	4606      	mov	r6, r0
 8005a8c:	b928      	cbnz	r0, 8005a9a <_calloc_r+0x1e>
 8005a8e:	4630      	mov	r0, r6
 8005a90:	bd70      	pop	{r4, r5, r6, pc}
 8005a92:	220c      	movs	r2, #12
 8005a94:	2600      	movs	r6, #0
 8005a96:	6002      	str	r2, [r0, #0]
 8005a98:	e7f9      	b.n	8005a8e <_calloc_r+0x12>
 8005a9a:	462a      	mov	r2, r5
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	f7fe f84d 	bl	8003b3c <memset>
 8005aa2:	e7f4      	b.n	8005a8e <_calloc_r+0x12>

08005aa4 <_free_r>:
 8005aa4:	b538      	push	{r3, r4, r5, lr}
 8005aa6:	4605      	mov	r5, r0
 8005aa8:	2900      	cmp	r1, #0
 8005aaa:	d040      	beq.n	8005b2e <_free_r+0x8a>
 8005aac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ab0:	1f0c      	subs	r4, r1, #4
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	bfb8      	it	lt
 8005ab6:	18e4      	addlt	r4, r4, r3
 8005ab8:	f000 fcd6 	bl	8006468 <__malloc_lock>
 8005abc:	4a1c      	ldr	r2, [pc, #112]	; (8005b30 <_free_r+0x8c>)
 8005abe:	6813      	ldr	r3, [r2, #0]
 8005ac0:	b933      	cbnz	r3, 8005ad0 <_free_r+0x2c>
 8005ac2:	6063      	str	r3, [r4, #4]
 8005ac4:	6014      	str	r4, [r2, #0]
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005acc:	f000 bcd2 	b.w	8006474 <__malloc_unlock>
 8005ad0:	42a3      	cmp	r3, r4
 8005ad2:	d908      	bls.n	8005ae6 <_free_r+0x42>
 8005ad4:	6820      	ldr	r0, [r4, #0]
 8005ad6:	1821      	adds	r1, r4, r0
 8005ad8:	428b      	cmp	r3, r1
 8005ada:	bf01      	itttt	eq
 8005adc:	6819      	ldreq	r1, [r3, #0]
 8005ade:	685b      	ldreq	r3, [r3, #4]
 8005ae0:	1809      	addeq	r1, r1, r0
 8005ae2:	6021      	streq	r1, [r4, #0]
 8005ae4:	e7ed      	b.n	8005ac2 <_free_r+0x1e>
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	b10b      	cbz	r3, 8005af0 <_free_r+0x4c>
 8005aec:	42a3      	cmp	r3, r4
 8005aee:	d9fa      	bls.n	8005ae6 <_free_r+0x42>
 8005af0:	6811      	ldr	r1, [r2, #0]
 8005af2:	1850      	adds	r0, r2, r1
 8005af4:	42a0      	cmp	r0, r4
 8005af6:	d10b      	bne.n	8005b10 <_free_r+0x6c>
 8005af8:	6820      	ldr	r0, [r4, #0]
 8005afa:	4401      	add	r1, r0
 8005afc:	1850      	adds	r0, r2, r1
 8005afe:	4283      	cmp	r3, r0
 8005b00:	6011      	str	r1, [r2, #0]
 8005b02:	d1e0      	bne.n	8005ac6 <_free_r+0x22>
 8005b04:	6818      	ldr	r0, [r3, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4401      	add	r1, r0
 8005b0a:	6011      	str	r1, [r2, #0]
 8005b0c:	6053      	str	r3, [r2, #4]
 8005b0e:	e7da      	b.n	8005ac6 <_free_r+0x22>
 8005b10:	d902      	bls.n	8005b18 <_free_r+0x74>
 8005b12:	230c      	movs	r3, #12
 8005b14:	602b      	str	r3, [r5, #0]
 8005b16:	e7d6      	b.n	8005ac6 <_free_r+0x22>
 8005b18:	6820      	ldr	r0, [r4, #0]
 8005b1a:	1821      	adds	r1, r4, r0
 8005b1c:	428b      	cmp	r3, r1
 8005b1e:	bf01      	itttt	eq
 8005b20:	6819      	ldreq	r1, [r3, #0]
 8005b22:	685b      	ldreq	r3, [r3, #4]
 8005b24:	1809      	addeq	r1, r1, r0
 8005b26:	6021      	streq	r1, [r4, #0]
 8005b28:	6063      	str	r3, [r4, #4]
 8005b2a:	6054      	str	r4, [r2, #4]
 8005b2c:	e7cb      	b.n	8005ac6 <_free_r+0x22>
 8005b2e:	bd38      	pop	{r3, r4, r5, pc}
 8005b30:	20000364 	.word	0x20000364

08005b34 <sbrk_aligned>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	4e0e      	ldr	r6, [pc, #56]	; (8005b70 <sbrk_aligned+0x3c>)
 8005b38:	460c      	mov	r4, r1
 8005b3a:	6831      	ldr	r1, [r6, #0]
 8005b3c:	4605      	mov	r5, r0
 8005b3e:	b911      	cbnz	r1, 8005b46 <sbrk_aligned+0x12>
 8005b40:	f000 f9e4 	bl	8005f0c <_sbrk_r>
 8005b44:	6030      	str	r0, [r6, #0]
 8005b46:	4621      	mov	r1, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f000 f9df 	bl	8005f0c <_sbrk_r>
 8005b4e:	1c43      	adds	r3, r0, #1
 8005b50:	d00a      	beq.n	8005b68 <sbrk_aligned+0x34>
 8005b52:	1cc4      	adds	r4, r0, #3
 8005b54:	f024 0403 	bic.w	r4, r4, #3
 8005b58:	42a0      	cmp	r0, r4
 8005b5a:	d007      	beq.n	8005b6c <sbrk_aligned+0x38>
 8005b5c:	1a21      	subs	r1, r4, r0
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f000 f9d4 	bl	8005f0c <_sbrk_r>
 8005b64:	3001      	adds	r0, #1
 8005b66:	d101      	bne.n	8005b6c <sbrk_aligned+0x38>
 8005b68:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	bd70      	pop	{r4, r5, r6, pc}
 8005b70:	20000368 	.word	0x20000368

08005b74 <_malloc_r>:
 8005b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b78:	1ccd      	adds	r5, r1, #3
 8005b7a:	f025 0503 	bic.w	r5, r5, #3
 8005b7e:	3508      	adds	r5, #8
 8005b80:	2d0c      	cmp	r5, #12
 8005b82:	bf38      	it	cc
 8005b84:	250c      	movcc	r5, #12
 8005b86:	2d00      	cmp	r5, #0
 8005b88:	4607      	mov	r7, r0
 8005b8a:	db01      	blt.n	8005b90 <_malloc_r+0x1c>
 8005b8c:	42a9      	cmp	r1, r5
 8005b8e:	d905      	bls.n	8005b9c <_malloc_r+0x28>
 8005b90:	230c      	movs	r3, #12
 8005b92:	2600      	movs	r6, #0
 8005b94:	603b      	str	r3, [r7, #0]
 8005b96:	4630      	mov	r0, r6
 8005b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b9c:	4e2e      	ldr	r6, [pc, #184]	; (8005c58 <_malloc_r+0xe4>)
 8005b9e:	f000 fc63 	bl	8006468 <__malloc_lock>
 8005ba2:	6833      	ldr	r3, [r6, #0]
 8005ba4:	461c      	mov	r4, r3
 8005ba6:	bb34      	cbnz	r4, 8005bf6 <_malloc_r+0x82>
 8005ba8:	4629      	mov	r1, r5
 8005baa:	4638      	mov	r0, r7
 8005bac:	f7ff ffc2 	bl	8005b34 <sbrk_aligned>
 8005bb0:	1c43      	adds	r3, r0, #1
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	d14d      	bne.n	8005c52 <_malloc_r+0xde>
 8005bb6:	6834      	ldr	r4, [r6, #0]
 8005bb8:	4626      	mov	r6, r4
 8005bba:	2e00      	cmp	r6, #0
 8005bbc:	d140      	bne.n	8005c40 <_malloc_r+0xcc>
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	4631      	mov	r1, r6
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	eb04 0803 	add.w	r8, r4, r3
 8005bc8:	f000 f9a0 	bl	8005f0c <_sbrk_r>
 8005bcc:	4580      	cmp	r8, r0
 8005bce:	d13a      	bne.n	8005c46 <_malloc_r+0xd2>
 8005bd0:	6821      	ldr	r1, [r4, #0]
 8005bd2:	3503      	adds	r5, #3
 8005bd4:	1a6d      	subs	r5, r5, r1
 8005bd6:	f025 0503 	bic.w	r5, r5, #3
 8005bda:	3508      	adds	r5, #8
 8005bdc:	2d0c      	cmp	r5, #12
 8005bde:	bf38      	it	cc
 8005be0:	250c      	movcc	r5, #12
 8005be2:	4638      	mov	r0, r7
 8005be4:	4629      	mov	r1, r5
 8005be6:	f7ff ffa5 	bl	8005b34 <sbrk_aligned>
 8005bea:	3001      	adds	r0, #1
 8005bec:	d02b      	beq.n	8005c46 <_malloc_r+0xd2>
 8005bee:	6823      	ldr	r3, [r4, #0]
 8005bf0:	442b      	add	r3, r5
 8005bf2:	6023      	str	r3, [r4, #0]
 8005bf4:	e00e      	b.n	8005c14 <_malloc_r+0xa0>
 8005bf6:	6822      	ldr	r2, [r4, #0]
 8005bf8:	1b52      	subs	r2, r2, r5
 8005bfa:	d41e      	bmi.n	8005c3a <_malloc_r+0xc6>
 8005bfc:	2a0b      	cmp	r2, #11
 8005bfe:	d916      	bls.n	8005c2e <_malloc_r+0xba>
 8005c00:	1961      	adds	r1, r4, r5
 8005c02:	42a3      	cmp	r3, r4
 8005c04:	6025      	str	r5, [r4, #0]
 8005c06:	bf18      	it	ne
 8005c08:	6059      	strne	r1, [r3, #4]
 8005c0a:	6863      	ldr	r3, [r4, #4]
 8005c0c:	bf08      	it	eq
 8005c0e:	6031      	streq	r1, [r6, #0]
 8005c10:	5162      	str	r2, [r4, r5]
 8005c12:	604b      	str	r3, [r1, #4]
 8005c14:	4638      	mov	r0, r7
 8005c16:	f104 060b 	add.w	r6, r4, #11
 8005c1a:	f000 fc2b 	bl	8006474 <__malloc_unlock>
 8005c1e:	f026 0607 	bic.w	r6, r6, #7
 8005c22:	1d23      	adds	r3, r4, #4
 8005c24:	1af2      	subs	r2, r6, r3
 8005c26:	d0b6      	beq.n	8005b96 <_malloc_r+0x22>
 8005c28:	1b9b      	subs	r3, r3, r6
 8005c2a:	50a3      	str	r3, [r4, r2]
 8005c2c:	e7b3      	b.n	8005b96 <_malloc_r+0x22>
 8005c2e:	6862      	ldr	r2, [r4, #4]
 8005c30:	42a3      	cmp	r3, r4
 8005c32:	bf0c      	ite	eq
 8005c34:	6032      	streq	r2, [r6, #0]
 8005c36:	605a      	strne	r2, [r3, #4]
 8005c38:	e7ec      	b.n	8005c14 <_malloc_r+0xa0>
 8005c3a:	4623      	mov	r3, r4
 8005c3c:	6864      	ldr	r4, [r4, #4]
 8005c3e:	e7b2      	b.n	8005ba6 <_malloc_r+0x32>
 8005c40:	4634      	mov	r4, r6
 8005c42:	6876      	ldr	r6, [r6, #4]
 8005c44:	e7b9      	b.n	8005bba <_malloc_r+0x46>
 8005c46:	230c      	movs	r3, #12
 8005c48:	4638      	mov	r0, r7
 8005c4a:	603b      	str	r3, [r7, #0]
 8005c4c:	f000 fc12 	bl	8006474 <__malloc_unlock>
 8005c50:	e7a1      	b.n	8005b96 <_malloc_r+0x22>
 8005c52:	6025      	str	r5, [r4, #0]
 8005c54:	e7de      	b.n	8005c14 <_malloc_r+0xa0>
 8005c56:	bf00      	nop
 8005c58:	20000364 	.word	0x20000364

08005c5c <__sfputc_r>:
 8005c5c:	6893      	ldr	r3, [r2, #8]
 8005c5e:	b410      	push	{r4}
 8005c60:	3b01      	subs	r3, #1
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	6093      	str	r3, [r2, #8]
 8005c66:	da07      	bge.n	8005c78 <__sfputc_r+0x1c>
 8005c68:	6994      	ldr	r4, [r2, #24]
 8005c6a:	42a3      	cmp	r3, r4
 8005c6c:	db01      	blt.n	8005c72 <__sfputc_r+0x16>
 8005c6e:	290a      	cmp	r1, #10
 8005c70:	d102      	bne.n	8005c78 <__sfputc_r+0x1c>
 8005c72:	bc10      	pop	{r4}
 8005c74:	f000 b99e 	b.w	8005fb4 <__swbuf_r>
 8005c78:	6813      	ldr	r3, [r2, #0]
 8005c7a:	1c58      	adds	r0, r3, #1
 8005c7c:	6010      	str	r0, [r2, #0]
 8005c7e:	7019      	strb	r1, [r3, #0]
 8005c80:	4608      	mov	r0, r1
 8005c82:	bc10      	pop	{r4}
 8005c84:	4770      	bx	lr

08005c86 <__sfputs_r>:
 8005c86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c88:	4606      	mov	r6, r0
 8005c8a:	460f      	mov	r7, r1
 8005c8c:	4614      	mov	r4, r2
 8005c8e:	18d5      	adds	r5, r2, r3
 8005c90:	42ac      	cmp	r4, r5
 8005c92:	d101      	bne.n	8005c98 <__sfputs_r+0x12>
 8005c94:	2000      	movs	r0, #0
 8005c96:	e007      	b.n	8005ca8 <__sfputs_r+0x22>
 8005c98:	463a      	mov	r2, r7
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ca0:	f7ff ffdc 	bl	8005c5c <__sfputc_r>
 8005ca4:	1c43      	adds	r3, r0, #1
 8005ca6:	d1f3      	bne.n	8005c90 <__sfputs_r+0xa>
 8005ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005cac <_vfiprintf_r>:
 8005cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cb0:	460d      	mov	r5, r1
 8005cb2:	4614      	mov	r4, r2
 8005cb4:	4698      	mov	r8, r3
 8005cb6:	4606      	mov	r6, r0
 8005cb8:	b09d      	sub	sp, #116	; 0x74
 8005cba:	b118      	cbz	r0, 8005cc4 <_vfiprintf_r+0x18>
 8005cbc:	6983      	ldr	r3, [r0, #24]
 8005cbe:	b90b      	cbnz	r3, 8005cc4 <_vfiprintf_r+0x18>
 8005cc0:	f7ff fa90 	bl	80051e4 <__sinit>
 8005cc4:	4b89      	ldr	r3, [pc, #548]	; (8005eec <_vfiprintf_r+0x240>)
 8005cc6:	429d      	cmp	r5, r3
 8005cc8:	d11b      	bne.n	8005d02 <_vfiprintf_r+0x56>
 8005cca:	6875      	ldr	r5, [r6, #4]
 8005ccc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cce:	07d9      	lsls	r1, r3, #31
 8005cd0:	d405      	bmi.n	8005cde <_vfiprintf_r+0x32>
 8005cd2:	89ab      	ldrh	r3, [r5, #12]
 8005cd4:	059a      	lsls	r2, r3, #22
 8005cd6:	d402      	bmi.n	8005cde <_vfiprintf_r+0x32>
 8005cd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cda:	f7ff fb26 	bl	800532a <__retarget_lock_acquire_recursive>
 8005cde:	89ab      	ldrh	r3, [r5, #12]
 8005ce0:	071b      	lsls	r3, r3, #28
 8005ce2:	d501      	bpl.n	8005ce8 <_vfiprintf_r+0x3c>
 8005ce4:	692b      	ldr	r3, [r5, #16]
 8005ce6:	b9eb      	cbnz	r3, 8005d24 <_vfiprintf_r+0x78>
 8005ce8:	4629      	mov	r1, r5
 8005cea:	4630      	mov	r0, r6
 8005cec:	f000 f9c6 	bl	800607c <__swsetup_r>
 8005cf0:	b1c0      	cbz	r0, 8005d24 <_vfiprintf_r+0x78>
 8005cf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cf4:	07dc      	lsls	r4, r3, #31
 8005cf6:	d50e      	bpl.n	8005d16 <_vfiprintf_r+0x6a>
 8005cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cfc:	b01d      	add	sp, #116	; 0x74
 8005cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d02:	4b7b      	ldr	r3, [pc, #492]	; (8005ef0 <_vfiprintf_r+0x244>)
 8005d04:	429d      	cmp	r5, r3
 8005d06:	d101      	bne.n	8005d0c <_vfiprintf_r+0x60>
 8005d08:	68b5      	ldr	r5, [r6, #8]
 8005d0a:	e7df      	b.n	8005ccc <_vfiprintf_r+0x20>
 8005d0c:	4b79      	ldr	r3, [pc, #484]	; (8005ef4 <_vfiprintf_r+0x248>)
 8005d0e:	429d      	cmp	r5, r3
 8005d10:	bf08      	it	eq
 8005d12:	68f5      	ldreq	r5, [r6, #12]
 8005d14:	e7da      	b.n	8005ccc <_vfiprintf_r+0x20>
 8005d16:	89ab      	ldrh	r3, [r5, #12]
 8005d18:	0598      	lsls	r0, r3, #22
 8005d1a:	d4ed      	bmi.n	8005cf8 <_vfiprintf_r+0x4c>
 8005d1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d1e:	f7ff fb05 	bl	800532c <__retarget_lock_release_recursive>
 8005d22:	e7e9      	b.n	8005cf8 <_vfiprintf_r+0x4c>
 8005d24:	2300      	movs	r3, #0
 8005d26:	9309      	str	r3, [sp, #36]	; 0x24
 8005d28:	2320      	movs	r3, #32
 8005d2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d2e:	2330      	movs	r3, #48	; 0x30
 8005d30:	f04f 0901 	mov.w	r9, #1
 8005d34:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d38:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005ef8 <_vfiprintf_r+0x24c>
 8005d3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d40:	4623      	mov	r3, r4
 8005d42:	469a      	mov	sl, r3
 8005d44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d48:	b10a      	cbz	r2, 8005d4e <_vfiprintf_r+0xa2>
 8005d4a:	2a25      	cmp	r2, #37	; 0x25
 8005d4c:	d1f9      	bne.n	8005d42 <_vfiprintf_r+0x96>
 8005d4e:	ebba 0b04 	subs.w	fp, sl, r4
 8005d52:	d00b      	beq.n	8005d6c <_vfiprintf_r+0xc0>
 8005d54:	465b      	mov	r3, fp
 8005d56:	4622      	mov	r2, r4
 8005d58:	4629      	mov	r1, r5
 8005d5a:	4630      	mov	r0, r6
 8005d5c:	f7ff ff93 	bl	8005c86 <__sfputs_r>
 8005d60:	3001      	adds	r0, #1
 8005d62:	f000 80aa 	beq.w	8005eba <_vfiprintf_r+0x20e>
 8005d66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d68:	445a      	add	r2, fp
 8005d6a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 80a2 	beq.w	8005eba <_vfiprintf_r+0x20e>
 8005d76:	2300      	movs	r3, #0
 8005d78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d80:	f10a 0a01 	add.w	sl, sl, #1
 8005d84:	9304      	str	r3, [sp, #16]
 8005d86:	9307      	str	r3, [sp, #28]
 8005d88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d8c:	931a      	str	r3, [sp, #104]	; 0x68
 8005d8e:	4654      	mov	r4, sl
 8005d90:	2205      	movs	r2, #5
 8005d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d96:	4858      	ldr	r0, [pc, #352]	; (8005ef8 <_vfiprintf_r+0x24c>)
 8005d98:	f7ff fad2 	bl	8005340 <memchr>
 8005d9c:	9a04      	ldr	r2, [sp, #16]
 8005d9e:	b9d8      	cbnz	r0, 8005dd8 <_vfiprintf_r+0x12c>
 8005da0:	06d1      	lsls	r1, r2, #27
 8005da2:	bf44      	itt	mi
 8005da4:	2320      	movmi	r3, #32
 8005da6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005daa:	0713      	lsls	r3, r2, #28
 8005dac:	bf44      	itt	mi
 8005dae:	232b      	movmi	r3, #43	; 0x2b
 8005db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005db4:	f89a 3000 	ldrb.w	r3, [sl]
 8005db8:	2b2a      	cmp	r3, #42	; 0x2a
 8005dba:	d015      	beq.n	8005de8 <_vfiprintf_r+0x13c>
 8005dbc:	4654      	mov	r4, sl
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	f04f 0c0a 	mov.w	ip, #10
 8005dc4:	9a07      	ldr	r2, [sp, #28]
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dcc:	3b30      	subs	r3, #48	; 0x30
 8005dce:	2b09      	cmp	r3, #9
 8005dd0:	d94e      	bls.n	8005e70 <_vfiprintf_r+0x1c4>
 8005dd2:	b1b0      	cbz	r0, 8005e02 <_vfiprintf_r+0x156>
 8005dd4:	9207      	str	r2, [sp, #28]
 8005dd6:	e014      	b.n	8005e02 <_vfiprintf_r+0x156>
 8005dd8:	eba0 0308 	sub.w	r3, r0, r8
 8005ddc:	fa09 f303 	lsl.w	r3, r9, r3
 8005de0:	4313      	orrs	r3, r2
 8005de2:	46a2      	mov	sl, r4
 8005de4:	9304      	str	r3, [sp, #16]
 8005de6:	e7d2      	b.n	8005d8e <_vfiprintf_r+0xe2>
 8005de8:	9b03      	ldr	r3, [sp, #12]
 8005dea:	1d19      	adds	r1, r3, #4
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	9103      	str	r1, [sp, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	bfbb      	ittet	lt
 8005df4:	425b      	neglt	r3, r3
 8005df6:	f042 0202 	orrlt.w	r2, r2, #2
 8005dfa:	9307      	strge	r3, [sp, #28]
 8005dfc:	9307      	strlt	r3, [sp, #28]
 8005dfe:	bfb8      	it	lt
 8005e00:	9204      	strlt	r2, [sp, #16]
 8005e02:	7823      	ldrb	r3, [r4, #0]
 8005e04:	2b2e      	cmp	r3, #46	; 0x2e
 8005e06:	d10c      	bne.n	8005e22 <_vfiprintf_r+0x176>
 8005e08:	7863      	ldrb	r3, [r4, #1]
 8005e0a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e0c:	d135      	bne.n	8005e7a <_vfiprintf_r+0x1ce>
 8005e0e:	9b03      	ldr	r3, [sp, #12]
 8005e10:	3402      	adds	r4, #2
 8005e12:	1d1a      	adds	r2, r3, #4
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	9203      	str	r2, [sp, #12]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	bfb8      	it	lt
 8005e1c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005e20:	9305      	str	r3, [sp, #20]
 8005e22:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005efc <_vfiprintf_r+0x250>
 8005e26:	2203      	movs	r2, #3
 8005e28:	4650      	mov	r0, sl
 8005e2a:	7821      	ldrb	r1, [r4, #0]
 8005e2c:	f7ff fa88 	bl	8005340 <memchr>
 8005e30:	b140      	cbz	r0, 8005e44 <_vfiprintf_r+0x198>
 8005e32:	2340      	movs	r3, #64	; 0x40
 8005e34:	eba0 000a 	sub.w	r0, r0, sl
 8005e38:	fa03 f000 	lsl.w	r0, r3, r0
 8005e3c:	9b04      	ldr	r3, [sp, #16]
 8005e3e:	3401      	adds	r4, #1
 8005e40:	4303      	orrs	r3, r0
 8005e42:	9304      	str	r3, [sp, #16]
 8005e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e48:	2206      	movs	r2, #6
 8005e4a:	482d      	ldr	r0, [pc, #180]	; (8005f00 <_vfiprintf_r+0x254>)
 8005e4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e50:	f7ff fa76 	bl	8005340 <memchr>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	d03f      	beq.n	8005ed8 <_vfiprintf_r+0x22c>
 8005e58:	4b2a      	ldr	r3, [pc, #168]	; (8005f04 <_vfiprintf_r+0x258>)
 8005e5a:	bb1b      	cbnz	r3, 8005ea4 <_vfiprintf_r+0x1f8>
 8005e5c:	9b03      	ldr	r3, [sp, #12]
 8005e5e:	3307      	adds	r3, #7
 8005e60:	f023 0307 	bic.w	r3, r3, #7
 8005e64:	3308      	adds	r3, #8
 8005e66:	9303      	str	r3, [sp, #12]
 8005e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e6a:	443b      	add	r3, r7
 8005e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e6e:	e767      	b.n	8005d40 <_vfiprintf_r+0x94>
 8005e70:	460c      	mov	r4, r1
 8005e72:	2001      	movs	r0, #1
 8005e74:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e78:	e7a5      	b.n	8005dc6 <_vfiprintf_r+0x11a>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	f04f 0c0a 	mov.w	ip, #10
 8005e80:	4619      	mov	r1, r3
 8005e82:	3401      	adds	r4, #1
 8005e84:	9305      	str	r3, [sp, #20]
 8005e86:	4620      	mov	r0, r4
 8005e88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e8c:	3a30      	subs	r2, #48	; 0x30
 8005e8e:	2a09      	cmp	r2, #9
 8005e90:	d903      	bls.n	8005e9a <_vfiprintf_r+0x1ee>
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d0c5      	beq.n	8005e22 <_vfiprintf_r+0x176>
 8005e96:	9105      	str	r1, [sp, #20]
 8005e98:	e7c3      	b.n	8005e22 <_vfiprintf_r+0x176>
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ea2:	e7f0      	b.n	8005e86 <_vfiprintf_r+0x1da>
 8005ea4:	ab03      	add	r3, sp, #12
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	462a      	mov	r2, r5
 8005eaa:	4630      	mov	r0, r6
 8005eac:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <_vfiprintf_r+0x25c>)
 8005eae:	a904      	add	r1, sp, #16
 8005eb0:	f7fd feea 	bl	8003c88 <_printf_float>
 8005eb4:	4607      	mov	r7, r0
 8005eb6:	1c78      	adds	r0, r7, #1
 8005eb8:	d1d6      	bne.n	8005e68 <_vfiprintf_r+0x1bc>
 8005eba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ebc:	07d9      	lsls	r1, r3, #31
 8005ebe:	d405      	bmi.n	8005ecc <_vfiprintf_r+0x220>
 8005ec0:	89ab      	ldrh	r3, [r5, #12]
 8005ec2:	059a      	lsls	r2, r3, #22
 8005ec4:	d402      	bmi.n	8005ecc <_vfiprintf_r+0x220>
 8005ec6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ec8:	f7ff fa30 	bl	800532c <__retarget_lock_release_recursive>
 8005ecc:	89ab      	ldrh	r3, [r5, #12]
 8005ece:	065b      	lsls	r3, r3, #25
 8005ed0:	f53f af12 	bmi.w	8005cf8 <_vfiprintf_r+0x4c>
 8005ed4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ed6:	e711      	b.n	8005cfc <_vfiprintf_r+0x50>
 8005ed8:	ab03      	add	r3, sp, #12
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	462a      	mov	r2, r5
 8005ede:	4630      	mov	r0, r6
 8005ee0:	4b09      	ldr	r3, [pc, #36]	; (8005f08 <_vfiprintf_r+0x25c>)
 8005ee2:	a904      	add	r1, sp, #16
 8005ee4:	f7fe f96c 	bl	80041c0 <_printf_i>
 8005ee8:	e7e4      	b.n	8005eb4 <_vfiprintf_r+0x208>
 8005eea:	bf00      	nop
 8005eec:	080066e4 	.word	0x080066e4
 8005ef0:	08006704 	.word	0x08006704
 8005ef4:	080066c4 	.word	0x080066c4
 8005ef8:	0800687c 	.word	0x0800687c
 8005efc:	08006882 	.word	0x08006882
 8005f00:	08006886 	.word	0x08006886
 8005f04:	08003c89 	.word	0x08003c89
 8005f08:	08005c87 	.word	0x08005c87

08005f0c <_sbrk_r>:
 8005f0c:	b538      	push	{r3, r4, r5, lr}
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4d05      	ldr	r5, [pc, #20]	; (8005f28 <_sbrk_r+0x1c>)
 8005f12:	4604      	mov	r4, r0
 8005f14:	4608      	mov	r0, r1
 8005f16:	602b      	str	r3, [r5, #0]
 8005f18:	f7fb fa9a 	bl	8001450 <_sbrk>
 8005f1c:	1c43      	adds	r3, r0, #1
 8005f1e:	d102      	bne.n	8005f26 <_sbrk_r+0x1a>
 8005f20:	682b      	ldr	r3, [r5, #0]
 8005f22:	b103      	cbz	r3, 8005f26 <_sbrk_r+0x1a>
 8005f24:	6023      	str	r3, [r4, #0]
 8005f26:	bd38      	pop	{r3, r4, r5, pc}
 8005f28:	2000036c 	.word	0x2000036c

08005f2c <__sread>:
 8005f2c:	b510      	push	{r4, lr}
 8005f2e:	460c      	mov	r4, r1
 8005f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f34:	f000 faa4 	bl	8006480 <_read_r>
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	bfab      	itete	ge
 8005f3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f3e:	89a3      	ldrhlt	r3, [r4, #12]
 8005f40:	181b      	addge	r3, r3, r0
 8005f42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f46:	bfac      	ite	ge
 8005f48:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f4a:	81a3      	strhlt	r3, [r4, #12]
 8005f4c:	bd10      	pop	{r4, pc}

08005f4e <__swrite>:
 8005f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f52:	461f      	mov	r7, r3
 8005f54:	898b      	ldrh	r3, [r1, #12]
 8005f56:	4605      	mov	r5, r0
 8005f58:	05db      	lsls	r3, r3, #23
 8005f5a:	460c      	mov	r4, r1
 8005f5c:	4616      	mov	r6, r2
 8005f5e:	d505      	bpl.n	8005f6c <__swrite+0x1e>
 8005f60:	2302      	movs	r3, #2
 8005f62:	2200      	movs	r2, #0
 8005f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f68:	f000 f9f4 	bl	8006354 <_lseek_r>
 8005f6c:	89a3      	ldrh	r3, [r4, #12]
 8005f6e:	4632      	mov	r2, r6
 8005f70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f74:	81a3      	strh	r3, [r4, #12]
 8005f76:	4628      	mov	r0, r5
 8005f78:	463b      	mov	r3, r7
 8005f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f82:	f000 b869 	b.w	8006058 <_write_r>

08005f86 <__sseek>:
 8005f86:	b510      	push	{r4, lr}
 8005f88:	460c      	mov	r4, r1
 8005f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8e:	f000 f9e1 	bl	8006354 <_lseek_r>
 8005f92:	1c43      	adds	r3, r0, #1
 8005f94:	89a3      	ldrh	r3, [r4, #12]
 8005f96:	bf15      	itete	ne
 8005f98:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005fa2:	81a3      	strheq	r3, [r4, #12]
 8005fa4:	bf18      	it	ne
 8005fa6:	81a3      	strhne	r3, [r4, #12]
 8005fa8:	bd10      	pop	{r4, pc}

08005faa <__sclose>:
 8005faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fae:	f000 b8f1 	b.w	8006194 <_close_r>
	...

08005fb4 <__swbuf_r>:
 8005fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb6:	460e      	mov	r6, r1
 8005fb8:	4614      	mov	r4, r2
 8005fba:	4605      	mov	r5, r0
 8005fbc:	b118      	cbz	r0, 8005fc6 <__swbuf_r+0x12>
 8005fbe:	6983      	ldr	r3, [r0, #24]
 8005fc0:	b90b      	cbnz	r3, 8005fc6 <__swbuf_r+0x12>
 8005fc2:	f7ff f90f 	bl	80051e4 <__sinit>
 8005fc6:	4b21      	ldr	r3, [pc, #132]	; (800604c <__swbuf_r+0x98>)
 8005fc8:	429c      	cmp	r4, r3
 8005fca:	d12b      	bne.n	8006024 <__swbuf_r+0x70>
 8005fcc:	686c      	ldr	r4, [r5, #4]
 8005fce:	69a3      	ldr	r3, [r4, #24]
 8005fd0:	60a3      	str	r3, [r4, #8]
 8005fd2:	89a3      	ldrh	r3, [r4, #12]
 8005fd4:	071a      	lsls	r2, r3, #28
 8005fd6:	d52f      	bpl.n	8006038 <__swbuf_r+0x84>
 8005fd8:	6923      	ldr	r3, [r4, #16]
 8005fda:	b36b      	cbz	r3, 8006038 <__swbuf_r+0x84>
 8005fdc:	6923      	ldr	r3, [r4, #16]
 8005fde:	6820      	ldr	r0, [r4, #0]
 8005fe0:	b2f6      	uxtb	r6, r6
 8005fe2:	1ac0      	subs	r0, r0, r3
 8005fe4:	6963      	ldr	r3, [r4, #20]
 8005fe6:	4637      	mov	r7, r6
 8005fe8:	4283      	cmp	r3, r0
 8005fea:	dc04      	bgt.n	8005ff6 <__swbuf_r+0x42>
 8005fec:	4621      	mov	r1, r4
 8005fee:	4628      	mov	r0, r5
 8005ff0:	f000 f962 	bl	80062b8 <_fflush_r>
 8005ff4:	bb30      	cbnz	r0, 8006044 <__swbuf_r+0x90>
 8005ff6:	68a3      	ldr	r3, [r4, #8]
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	60a3      	str	r3, [r4, #8]
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	6022      	str	r2, [r4, #0]
 8006004:	701e      	strb	r6, [r3, #0]
 8006006:	6963      	ldr	r3, [r4, #20]
 8006008:	4283      	cmp	r3, r0
 800600a:	d004      	beq.n	8006016 <__swbuf_r+0x62>
 800600c:	89a3      	ldrh	r3, [r4, #12]
 800600e:	07db      	lsls	r3, r3, #31
 8006010:	d506      	bpl.n	8006020 <__swbuf_r+0x6c>
 8006012:	2e0a      	cmp	r6, #10
 8006014:	d104      	bne.n	8006020 <__swbuf_r+0x6c>
 8006016:	4621      	mov	r1, r4
 8006018:	4628      	mov	r0, r5
 800601a:	f000 f94d 	bl	80062b8 <_fflush_r>
 800601e:	b988      	cbnz	r0, 8006044 <__swbuf_r+0x90>
 8006020:	4638      	mov	r0, r7
 8006022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006024:	4b0a      	ldr	r3, [pc, #40]	; (8006050 <__swbuf_r+0x9c>)
 8006026:	429c      	cmp	r4, r3
 8006028:	d101      	bne.n	800602e <__swbuf_r+0x7a>
 800602a:	68ac      	ldr	r4, [r5, #8]
 800602c:	e7cf      	b.n	8005fce <__swbuf_r+0x1a>
 800602e:	4b09      	ldr	r3, [pc, #36]	; (8006054 <__swbuf_r+0xa0>)
 8006030:	429c      	cmp	r4, r3
 8006032:	bf08      	it	eq
 8006034:	68ec      	ldreq	r4, [r5, #12]
 8006036:	e7ca      	b.n	8005fce <__swbuf_r+0x1a>
 8006038:	4621      	mov	r1, r4
 800603a:	4628      	mov	r0, r5
 800603c:	f000 f81e 	bl	800607c <__swsetup_r>
 8006040:	2800      	cmp	r0, #0
 8006042:	d0cb      	beq.n	8005fdc <__swbuf_r+0x28>
 8006044:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006048:	e7ea      	b.n	8006020 <__swbuf_r+0x6c>
 800604a:	bf00      	nop
 800604c:	080066e4 	.word	0x080066e4
 8006050:	08006704 	.word	0x08006704
 8006054:	080066c4 	.word	0x080066c4

08006058 <_write_r>:
 8006058:	b538      	push	{r3, r4, r5, lr}
 800605a:	4604      	mov	r4, r0
 800605c:	4608      	mov	r0, r1
 800605e:	4611      	mov	r1, r2
 8006060:	2200      	movs	r2, #0
 8006062:	4d05      	ldr	r5, [pc, #20]	; (8006078 <_write_r+0x20>)
 8006064:	602a      	str	r2, [r5, #0]
 8006066:	461a      	mov	r2, r3
 8006068:	f7fa fd0e 	bl	8000a88 <_write>
 800606c:	1c43      	adds	r3, r0, #1
 800606e:	d102      	bne.n	8006076 <_write_r+0x1e>
 8006070:	682b      	ldr	r3, [r5, #0]
 8006072:	b103      	cbz	r3, 8006076 <_write_r+0x1e>
 8006074:	6023      	str	r3, [r4, #0]
 8006076:	bd38      	pop	{r3, r4, r5, pc}
 8006078:	2000036c 	.word	0x2000036c

0800607c <__swsetup_r>:
 800607c:	4b32      	ldr	r3, [pc, #200]	; (8006148 <__swsetup_r+0xcc>)
 800607e:	b570      	push	{r4, r5, r6, lr}
 8006080:	681d      	ldr	r5, [r3, #0]
 8006082:	4606      	mov	r6, r0
 8006084:	460c      	mov	r4, r1
 8006086:	b125      	cbz	r5, 8006092 <__swsetup_r+0x16>
 8006088:	69ab      	ldr	r3, [r5, #24]
 800608a:	b913      	cbnz	r3, 8006092 <__swsetup_r+0x16>
 800608c:	4628      	mov	r0, r5
 800608e:	f7ff f8a9 	bl	80051e4 <__sinit>
 8006092:	4b2e      	ldr	r3, [pc, #184]	; (800614c <__swsetup_r+0xd0>)
 8006094:	429c      	cmp	r4, r3
 8006096:	d10f      	bne.n	80060b8 <__swsetup_r+0x3c>
 8006098:	686c      	ldr	r4, [r5, #4]
 800609a:	89a3      	ldrh	r3, [r4, #12]
 800609c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060a0:	0719      	lsls	r1, r3, #28
 80060a2:	d42c      	bmi.n	80060fe <__swsetup_r+0x82>
 80060a4:	06dd      	lsls	r5, r3, #27
 80060a6:	d411      	bmi.n	80060cc <__swsetup_r+0x50>
 80060a8:	2309      	movs	r3, #9
 80060aa:	6033      	str	r3, [r6, #0]
 80060ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060b4:	81a3      	strh	r3, [r4, #12]
 80060b6:	e03e      	b.n	8006136 <__swsetup_r+0xba>
 80060b8:	4b25      	ldr	r3, [pc, #148]	; (8006150 <__swsetup_r+0xd4>)
 80060ba:	429c      	cmp	r4, r3
 80060bc:	d101      	bne.n	80060c2 <__swsetup_r+0x46>
 80060be:	68ac      	ldr	r4, [r5, #8]
 80060c0:	e7eb      	b.n	800609a <__swsetup_r+0x1e>
 80060c2:	4b24      	ldr	r3, [pc, #144]	; (8006154 <__swsetup_r+0xd8>)
 80060c4:	429c      	cmp	r4, r3
 80060c6:	bf08      	it	eq
 80060c8:	68ec      	ldreq	r4, [r5, #12]
 80060ca:	e7e6      	b.n	800609a <__swsetup_r+0x1e>
 80060cc:	0758      	lsls	r0, r3, #29
 80060ce:	d512      	bpl.n	80060f6 <__swsetup_r+0x7a>
 80060d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060d2:	b141      	cbz	r1, 80060e6 <__swsetup_r+0x6a>
 80060d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060d8:	4299      	cmp	r1, r3
 80060da:	d002      	beq.n	80060e2 <__swsetup_r+0x66>
 80060dc:	4630      	mov	r0, r6
 80060de:	f7ff fce1 	bl	8005aa4 <_free_r>
 80060e2:	2300      	movs	r3, #0
 80060e4:	6363      	str	r3, [r4, #52]	; 0x34
 80060e6:	89a3      	ldrh	r3, [r4, #12]
 80060e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060ec:	81a3      	strh	r3, [r4, #12]
 80060ee:	2300      	movs	r3, #0
 80060f0:	6063      	str	r3, [r4, #4]
 80060f2:	6923      	ldr	r3, [r4, #16]
 80060f4:	6023      	str	r3, [r4, #0]
 80060f6:	89a3      	ldrh	r3, [r4, #12]
 80060f8:	f043 0308 	orr.w	r3, r3, #8
 80060fc:	81a3      	strh	r3, [r4, #12]
 80060fe:	6923      	ldr	r3, [r4, #16]
 8006100:	b94b      	cbnz	r3, 8006116 <__swsetup_r+0x9a>
 8006102:	89a3      	ldrh	r3, [r4, #12]
 8006104:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006108:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800610c:	d003      	beq.n	8006116 <__swsetup_r+0x9a>
 800610e:	4621      	mov	r1, r4
 8006110:	4630      	mov	r0, r6
 8006112:	f000 f957 	bl	80063c4 <__smakebuf_r>
 8006116:	89a0      	ldrh	r0, [r4, #12]
 8006118:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800611c:	f010 0301 	ands.w	r3, r0, #1
 8006120:	d00a      	beq.n	8006138 <__swsetup_r+0xbc>
 8006122:	2300      	movs	r3, #0
 8006124:	60a3      	str	r3, [r4, #8]
 8006126:	6963      	ldr	r3, [r4, #20]
 8006128:	425b      	negs	r3, r3
 800612a:	61a3      	str	r3, [r4, #24]
 800612c:	6923      	ldr	r3, [r4, #16]
 800612e:	b943      	cbnz	r3, 8006142 <__swsetup_r+0xc6>
 8006130:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006134:	d1ba      	bne.n	80060ac <__swsetup_r+0x30>
 8006136:	bd70      	pop	{r4, r5, r6, pc}
 8006138:	0781      	lsls	r1, r0, #30
 800613a:	bf58      	it	pl
 800613c:	6963      	ldrpl	r3, [r4, #20]
 800613e:	60a3      	str	r3, [r4, #8]
 8006140:	e7f4      	b.n	800612c <__swsetup_r+0xb0>
 8006142:	2000      	movs	r0, #0
 8006144:	e7f7      	b.n	8006136 <__swsetup_r+0xba>
 8006146:	bf00      	nop
 8006148:	2000000c 	.word	0x2000000c
 800614c:	080066e4 	.word	0x080066e4
 8006150:	08006704 	.word	0x08006704
 8006154:	080066c4 	.word	0x080066c4

08006158 <__assert_func>:
 8006158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800615a:	4614      	mov	r4, r2
 800615c:	461a      	mov	r2, r3
 800615e:	4b09      	ldr	r3, [pc, #36]	; (8006184 <__assert_func+0x2c>)
 8006160:	4605      	mov	r5, r0
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68d8      	ldr	r0, [r3, #12]
 8006166:	b14c      	cbz	r4, 800617c <__assert_func+0x24>
 8006168:	4b07      	ldr	r3, [pc, #28]	; (8006188 <__assert_func+0x30>)
 800616a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800616e:	9100      	str	r1, [sp, #0]
 8006170:	462b      	mov	r3, r5
 8006172:	4906      	ldr	r1, [pc, #24]	; (800618c <__assert_func+0x34>)
 8006174:	f000 f8dc 	bl	8006330 <fiprintf>
 8006178:	f000 f9a1 	bl	80064be <abort>
 800617c:	4b04      	ldr	r3, [pc, #16]	; (8006190 <__assert_func+0x38>)
 800617e:	461c      	mov	r4, r3
 8006180:	e7f3      	b.n	800616a <__assert_func+0x12>
 8006182:	bf00      	nop
 8006184:	2000000c 	.word	0x2000000c
 8006188:	0800688d 	.word	0x0800688d
 800618c:	0800689a 	.word	0x0800689a
 8006190:	080068c8 	.word	0x080068c8

08006194 <_close_r>:
 8006194:	b538      	push	{r3, r4, r5, lr}
 8006196:	2300      	movs	r3, #0
 8006198:	4d05      	ldr	r5, [pc, #20]	; (80061b0 <_close_r+0x1c>)
 800619a:	4604      	mov	r4, r0
 800619c:	4608      	mov	r0, r1
 800619e:	602b      	str	r3, [r5, #0]
 80061a0:	f7fb f926 	bl	80013f0 <_close>
 80061a4:	1c43      	adds	r3, r0, #1
 80061a6:	d102      	bne.n	80061ae <_close_r+0x1a>
 80061a8:	682b      	ldr	r3, [r5, #0]
 80061aa:	b103      	cbz	r3, 80061ae <_close_r+0x1a>
 80061ac:	6023      	str	r3, [r4, #0]
 80061ae:	bd38      	pop	{r3, r4, r5, pc}
 80061b0:	2000036c 	.word	0x2000036c

080061b4 <__sflush_r>:
 80061b4:	898a      	ldrh	r2, [r1, #12]
 80061b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b8:	4605      	mov	r5, r0
 80061ba:	0710      	lsls	r0, r2, #28
 80061bc:	460c      	mov	r4, r1
 80061be:	d457      	bmi.n	8006270 <__sflush_r+0xbc>
 80061c0:	684b      	ldr	r3, [r1, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	dc04      	bgt.n	80061d0 <__sflush_r+0x1c>
 80061c6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	dc01      	bgt.n	80061d0 <__sflush_r+0x1c>
 80061cc:	2000      	movs	r0, #0
 80061ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061d2:	2e00      	cmp	r6, #0
 80061d4:	d0fa      	beq.n	80061cc <__sflush_r+0x18>
 80061d6:	2300      	movs	r3, #0
 80061d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061dc:	682f      	ldr	r7, [r5, #0]
 80061de:	602b      	str	r3, [r5, #0]
 80061e0:	d032      	beq.n	8006248 <__sflush_r+0x94>
 80061e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061e4:	89a3      	ldrh	r3, [r4, #12]
 80061e6:	075a      	lsls	r2, r3, #29
 80061e8:	d505      	bpl.n	80061f6 <__sflush_r+0x42>
 80061ea:	6863      	ldr	r3, [r4, #4]
 80061ec:	1ac0      	subs	r0, r0, r3
 80061ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061f0:	b10b      	cbz	r3, 80061f6 <__sflush_r+0x42>
 80061f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061f4:	1ac0      	subs	r0, r0, r3
 80061f6:	2300      	movs	r3, #0
 80061f8:	4602      	mov	r2, r0
 80061fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061fc:	4628      	mov	r0, r5
 80061fe:	6a21      	ldr	r1, [r4, #32]
 8006200:	47b0      	blx	r6
 8006202:	1c43      	adds	r3, r0, #1
 8006204:	89a3      	ldrh	r3, [r4, #12]
 8006206:	d106      	bne.n	8006216 <__sflush_r+0x62>
 8006208:	6829      	ldr	r1, [r5, #0]
 800620a:	291d      	cmp	r1, #29
 800620c:	d82c      	bhi.n	8006268 <__sflush_r+0xb4>
 800620e:	4a29      	ldr	r2, [pc, #164]	; (80062b4 <__sflush_r+0x100>)
 8006210:	40ca      	lsrs	r2, r1
 8006212:	07d6      	lsls	r6, r2, #31
 8006214:	d528      	bpl.n	8006268 <__sflush_r+0xb4>
 8006216:	2200      	movs	r2, #0
 8006218:	6062      	str	r2, [r4, #4]
 800621a:	6922      	ldr	r2, [r4, #16]
 800621c:	04d9      	lsls	r1, r3, #19
 800621e:	6022      	str	r2, [r4, #0]
 8006220:	d504      	bpl.n	800622c <__sflush_r+0x78>
 8006222:	1c42      	adds	r2, r0, #1
 8006224:	d101      	bne.n	800622a <__sflush_r+0x76>
 8006226:	682b      	ldr	r3, [r5, #0]
 8006228:	b903      	cbnz	r3, 800622c <__sflush_r+0x78>
 800622a:	6560      	str	r0, [r4, #84]	; 0x54
 800622c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800622e:	602f      	str	r7, [r5, #0]
 8006230:	2900      	cmp	r1, #0
 8006232:	d0cb      	beq.n	80061cc <__sflush_r+0x18>
 8006234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006238:	4299      	cmp	r1, r3
 800623a:	d002      	beq.n	8006242 <__sflush_r+0x8e>
 800623c:	4628      	mov	r0, r5
 800623e:	f7ff fc31 	bl	8005aa4 <_free_r>
 8006242:	2000      	movs	r0, #0
 8006244:	6360      	str	r0, [r4, #52]	; 0x34
 8006246:	e7c2      	b.n	80061ce <__sflush_r+0x1a>
 8006248:	6a21      	ldr	r1, [r4, #32]
 800624a:	2301      	movs	r3, #1
 800624c:	4628      	mov	r0, r5
 800624e:	47b0      	blx	r6
 8006250:	1c41      	adds	r1, r0, #1
 8006252:	d1c7      	bne.n	80061e4 <__sflush_r+0x30>
 8006254:	682b      	ldr	r3, [r5, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d0c4      	beq.n	80061e4 <__sflush_r+0x30>
 800625a:	2b1d      	cmp	r3, #29
 800625c:	d001      	beq.n	8006262 <__sflush_r+0xae>
 800625e:	2b16      	cmp	r3, #22
 8006260:	d101      	bne.n	8006266 <__sflush_r+0xb2>
 8006262:	602f      	str	r7, [r5, #0]
 8006264:	e7b2      	b.n	80061cc <__sflush_r+0x18>
 8006266:	89a3      	ldrh	r3, [r4, #12]
 8006268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	e7ae      	b.n	80061ce <__sflush_r+0x1a>
 8006270:	690f      	ldr	r7, [r1, #16]
 8006272:	2f00      	cmp	r7, #0
 8006274:	d0aa      	beq.n	80061cc <__sflush_r+0x18>
 8006276:	0793      	lsls	r3, r2, #30
 8006278:	bf18      	it	ne
 800627a:	2300      	movne	r3, #0
 800627c:	680e      	ldr	r6, [r1, #0]
 800627e:	bf08      	it	eq
 8006280:	694b      	ldreq	r3, [r1, #20]
 8006282:	1bf6      	subs	r6, r6, r7
 8006284:	600f      	str	r7, [r1, #0]
 8006286:	608b      	str	r3, [r1, #8]
 8006288:	2e00      	cmp	r6, #0
 800628a:	dd9f      	ble.n	80061cc <__sflush_r+0x18>
 800628c:	4633      	mov	r3, r6
 800628e:	463a      	mov	r2, r7
 8006290:	4628      	mov	r0, r5
 8006292:	6a21      	ldr	r1, [r4, #32]
 8006294:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006298:	47e0      	blx	ip
 800629a:	2800      	cmp	r0, #0
 800629c:	dc06      	bgt.n	80062ac <__sflush_r+0xf8>
 800629e:	89a3      	ldrh	r3, [r4, #12]
 80062a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a8:	81a3      	strh	r3, [r4, #12]
 80062aa:	e790      	b.n	80061ce <__sflush_r+0x1a>
 80062ac:	4407      	add	r7, r0
 80062ae:	1a36      	subs	r6, r6, r0
 80062b0:	e7ea      	b.n	8006288 <__sflush_r+0xd4>
 80062b2:	bf00      	nop
 80062b4:	20400001 	.word	0x20400001

080062b8 <_fflush_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	690b      	ldr	r3, [r1, #16]
 80062bc:	4605      	mov	r5, r0
 80062be:	460c      	mov	r4, r1
 80062c0:	b913      	cbnz	r3, 80062c8 <_fflush_r+0x10>
 80062c2:	2500      	movs	r5, #0
 80062c4:	4628      	mov	r0, r5
 80062c6:	bd38      	pop	{r3, r4, r5, pc}
 80062c8:	b118      	cbz	r0, 80062d2 <_fflush_r+0x1a>
 80062ca:	6983      	ldr	r3, [r0, #24]
 80062cc:	b90b      	cbnz	r3, 80062d2 <_fflush_r+0x1a>
 80062ce:	f7fe ff89 	bl	80051e4 <__sinit>
 80062d2:	4b14      	ldr	r3, [pc, #80]	; (8006324 <_fflush_r+0x6c>)
 80062d4:	429c      	cmp	r4, r3
 80062d6:	d11b      	bne.n	8006310 <_fflush_r+0x58>
 80062d8:	686c      	ldr	r4, [r5, #4]
 80062da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d0ef      	beq.n	80062c2 <_fflush_r+0xa>
 80062e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80062e4:	07d0      	lsls	r0, r2, #31
 80062e6:	d404      	bmi.n	80062f2 <_fflush_r+0x3a>
 80062e8:	0599      	lsls	r1, r3, #22
 80062ea:	d402      	bmi.n	80062f2 <_fflush_r+0x3a>
 80062ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062ee:	f7ff f81c 	bl	800532a <__retarget_lock_acquire_recursive>
 80062f2:	4628      	mov	r0, r5
 80062f4:	4621      	mov	r1, r4
 80062f6:	f7ff ff5d 	bl	80061b4 <__sflush_r>
 80062fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062fc:	4605      	mov	r5, r0
 80062fe:	07da      	lsls	r2, r3, #31
 8006300:	d4e0      	bmi.n	80062c4 <_fflush_r+0xc>
 8006302:	89a3      	ldrh	r3, [r4, #12]
 8006304:	059b      	lsls	r3, r3, #22
 8006306:	d4dd      	bmi.n	80062c4 <_fflush_r+0xc>
 8006308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800630a:	f7ff f80f 	bl	800532c <__retarget_lock_release_recursive>
 800630e:	e7d9      	b.n	80062c4 <_fflush_r+0xc>
 8006310:	4b05      	ldr	r3, [pc, #20]	; (8006328 <_fflush_r+0x70>)
 8006312:	429c      	cmp	r4, r3
 8006314:	d101      	bne.n	800631a <_fflush_r+0x62>
 8006316:	68ac      	ldr	r4, [r5, #8]
 8006318:	e7df      	b.n	80062da <_fflush_r+0x22>
 800631a:	4b04      	ldr	r3, [pc, #16]	; (800632c <_fflush_r+0x74>)
 800631c:	429c      	cmp	r4, r3
 800631e:	bf08      	it	eq
 8006320:	68ec      	ldreq	r4, [r5, #12]
 8006322:	e7da      	b.n	80062da <_fflush_r+0x22>
 8006324:	080066e4 	.word	0x080066e4
 8006328:	08006704 	.word	0x08006704
 800632c:	080066c4 	.word	0x080066c4

08006330 <fiprintf>:
 8006330:	b40e      	push	{r1, r2, r3}
 8006332:	b503      	push	{r0, r1, lr}
 8006334:	4601      	mov	r1, r0
 8006336:	ab03      	add	r3, sp, #12
 8006338:	4805      	ldr	r0, [pc, #20]	; (8006350 <fiprintf+0x20>)
 800633a:	f853 2b04 	ldr.w	r2, [r3], #4
 800633e:	6800      	ldr	r0, [r0, #0]
 8006340:	9301      	str	r3, [sp, #4]
 8006342:	f7ff fcb3 	bl	8005cac <_vfiprintf_r>
 8006346:	b002      	add	sp, #8
 8006348:	f85d eb04 	ldr.w	lr, [sp], #4
 800634c:	b003      	add	sp, #12
 800634e:	4770      	bx	lr
 8006350:	2000000c 	.word	0x2000000c

08006354 <_lseek_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	4604      	mov	r4, r0
 8006358:	4608      	mov	r0, r1
 800635a:	4611      	mov	r1, r2
 800635c:	2200      	movs	r2, #0
 800635e:	4d05      	ldr	r5, [pc, #20]	; (8006374 <_lseek_r+0x20>)
 8006360:	602a      	str	r2, [r5, #0]
 8006362:	461a      	mov	r2, r3
 8006364:	f7fb f868 	bl	8001438 <_lseek>
 8006368:	1c43      	adds	r3, r0, #1
 800636a:	d102      	bne.n	8006372 <_lseek_r+0x1e>
 800636c:	682b      	ldr	r3, [r5, #0]
 800636e:	b103      	cbz	r3, 8006372 <_lseek_r+0x1e>
 8006370:	6023      	str	r3, [r4, #0]
 8006372:	bd38      	pop	{r3, r4, r5, pc}
 8006374:	2000036c 	.word	0x2000036c

08006378 <__swhatbuf_r>:
 8006378:	b570      	push	{r4, r5, r6, lr}
 800637a:	460e      	mov	r6, r1
 800637c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006380:	4614      	mov	r4, r2
 8006382:	2900      	cmp	r1, #0
 8006384:	461d      	mov	r5, r3
 8006386:	b096      	sub	sp, #88	; 0x58
 8006388:	da08      	bge.n	800639c <__swhatbuf_r+0x24>
 800638a:	2200      	movs	r2, #0
 800638c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006390:	602a      	str	r2, [r5, #0]
 8006392:	061a      	lsls	r2, r3, #24
 8006394:	d410      	bmi.n	80063b8 <__swhatbuf_r+0x40>
 8006396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800639a:	e00e      	b.n	80063ba <__swhatbuf_r+0x42>
 800639c:	466a      	mov	r2, sp
 800639e:	f000 f895 	bl	80064cc <_fstat_r>
 80063a2:	2800      	cmp	r0, #0
 80063a4:	dbf1      	blt.n	800638a <__swhatbuf_r+0x12>
 80063a6:	9a01      	ldr	r2, [sp, #4]
 80063a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063b0:	425a      	negs	r2, r3
 80063b2:	415a      	adcs	r2, r3
 80063b4:	602a      	str	r2, [r5, #0]
 80063b6:	e7ee      	b.n	8006396 <__swhatbuf_r+0x1e>
 80063b8:	2340      	movs	r3, #64	; 0x40
 80063ba:	2000      	movs	r0, #0
 80063bc:	6023      	str	r3, [r4, #0]
 80063be:	b016      	add	sp, #88	; 0x58
 80063c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080063c4 <__smakebuf_r>:
 80063c4:	898b      	ldrh	r3, [r1, #12]
 80063c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063c8:	079d      	lsls	r5, r3, #30
 80063ca:	4606      	mov	r6, r0
 80063cc:	460c      	mov	r4, r1
 80063ce:	d507      	bpl.n	80063e0 <__smakebuf_r+0x1c>
 80063d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063d4:	6023      	str	r3, [r4, #0]
 80063d6:	6123      	str	r3, [r4, #16]
 80063d8:	2301      	movs	r3, #1
 80063da:	6163      	str	r3, [r4, #20]
 80063dc:	b002      	add	sp, #8
 80063de:	bd70      	pop	{r4, r5, r6, pc}
 80063e0:	466a      	mov	r2, sp
 80063e2:	ab01      	add	r3, sp, #4
 80063e4:	f7ff ffc8 	bl	8006378 <__swhatbuf_r>
 80063e8:	9900      	ldr	r1, [sp, #0]
 80063ea:	4605      	mov	r5, r0
 80063ec:	4630      	mov	r0, r6
 80063ee:	f7ff fbc1 	bl	8005b74 <_malloc_r>
 80063f2:	b948      	cbnz	r0, 8006408 <__smakebuf_r+0x44>
 80063f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063f8:	059a      	lsls	r2, r3, #22
 80063fa:	d4ef      	bmi.n	80063dc <__smakebuf_r+0x18>
 80063fc:	f023 0303 	bic.w	r3, r3, #3
 8006400:	f043 0302 	orr.w	r3, r3, #2
 8006404:	81a3      	strh	r3, [r4, #12]
 8006406:	e7e3      	b.n	80063d0 <__smakebuf_r+0xc>
 8006408:	4b0d      	ldr	r3, [pc, #52]	; (8006440 <__smakebuf_r+0x7c>)
 800640a:	62b3      	str	r3, [r6, #40]	; 0x28
 800640c:	89a3      	ldrh	r3, [r4, #12]
 800640e:	6020      	str	r0, [r4, #0]
 8006410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006414:	81a3      	strh	r3, [r4, #12]
 8006416:	9b00      	ldr	r3, [sp, #0]
 8006418:	6120      	str	r0, [r4, #16]
 800641a:	6163      	str	r3, [r4, #20]
 800641c:	9b01      	ldr	r3, [sp, #4]
 800641e:	b15b      	cbz	r3, 8006438 <__smakebuf_r+0x74>
 8006420:	4630      	mov	r0, r6
 8006422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006426:	f000 f863 	bl	80064f0 <_isatty_r>
 800642a:	b128      	cbz	r0, 8006438 <__smakebuf_r+0x74>
 800642c:	89a3      	ldrh	r3, [r4, #12]
 800642e:	f023 0303 	bic.w	r3, r3, #3
 8006432:	f043 0301 	orr.w	r3, r3, #1
 8006436:	81a3      	strh	r3, [r4, #12]
 8006438:	89a0      	ldrh	r0, [r4, #12]
 800643a:	4305      	orrs	r5, r0
 800643c:	81a5      	strh	r5, [r4, #12]
 800643e:	e7cd      	b.n	80063dc <__smakebuf_r+0x18>
 8006440:	0800517d 	.word	0x0800517d

08006444 <__ascii_mbtowc>:
 8006444:	b082      	sub	sp, #8
 8006446:	b901      	cbnz	r1, 800644a <__ascii_mbtowc+0x6>
 8006448:	a901      	add	r1, sp, #4
 800644a:	b142      	cbz	r2, 800645e <__ascii_mbtowc+0x1a>
 800644c:	b14b      	cbz	r3, 8006462 <__ascii_mbtowc+0x1e>
 800644e:	7813      	ldrb	r3, [r2, #0]
 8006450:	600b      	str	r3, [r1, #0]
 8006452:	7812      	ldrb	r2, [r2, #0]
 8006454:	1e10      	subs	r0, r2, #0
 8006456:	bf18      	it	ne
 8006458:	2001      	movne	r0, #1
 800645a:	b002      	add	sp, #8
 800645c:	4770      	bx	lr
 800645e:	4610      	mov	r0, r2
 8006460:	e7fb      	b.n	800645a <__ascii_mbtowc+0x16>
 8006462:	f06f 0001 	mvn.w	r0, #1
 8006466:	e7f8      	b.n	800645a <__ascii_mbtowc+0x16>

08006468 <__malloc_lock>:
 8006468:	4801      	ldr	r0, [pc, #4]	; (8006470 <__malloc_lock+0x8>)
 800646a:	f7fe bf5e 	b.w	800532a <__retarget_lock_acquire_recursive>
 800646e:	bf00      	nop
 8006470:	20000360 	.word	0x20000360

08006474 <__malloc_unlock>:
 8006474:	4801      	ldr	r0, [pc, #4]	; (800647c <__malloc_unlock+0x8>)
 8006476:	f7fe bf59 	b.w	800532c <__retarget_lock_release_recursive>
 800647a:	bf00      	nop
 800647c:	20000360 	.word	0x20000360

08006480 <_read_r>:
 8006480:	b538      	push	{r3, r4, r5, lr}
 8006482:	4604      	mov	r4, r0
 8006484:	4608      	mov	r0, r1
 8006486:	4611      	mov	r1, r2
 8006488:	2200      	movs	r2, #0
 800648a:	4d05      	ldr	r5, [pc, #20]	; (80064a0 <_read_r+0x20>)
 800648c:	602a      	str	r2, [r5, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	f7fa ff91 	bl	80013b6 <_read>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d102      	bne.n	800649e <_read_r+0x1e>
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	b103      	cbz	r3, 800649e <_read_r+0x1e>
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	bd38      	pop	{r3, r4, r5, pc}
 80064a0:	2000036c 	.word	0x2000036c

080064a4 <__ascii_wctomb>:
 80064a4:	4603      	mov	r3, r0
 80064a6:	4608      	mov	r0, r1
 80064a8:	b141      	cbz	r1, 80064bc <__ascii_wctomb+0x18>
 80064aa:	2aff      	cmp	r2, #255	; 0xff
 80064ac:	d904      	bls.n	80064b8 <__ascii_wctomb+0x14>
 80064ae:	228a      	movs	r2, #138	; 0x8a
 80064b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	4770      	bx	lr
 80064b8:	2001      	movs	r0, #1
 80064ba:	700a      	strb	r2, [r1, #0]
 80064bc:	4770      	bx	lr

080064be <abort>:
 80064be:	2006      	movs	r0, #6
 80064c0:	b508      	push	{r3, lr}
 80064c2:	f000 f84d 	bl	8006560 <raise>
 80064c6:	2001      	movs	r0, #1
 80064c8:	f7fa ff6b 	bl	80013a2 <_exit>

080064cc <_fstat_r>:
 80064cc:	b538      	push	{r3, r4, r5, lr}
 80064ce:	2300      	movs	r3, #0
 80064d0:	4d06      	ldr	r5, [pc, #24]	; (80064ec <_fstat_r+0x20>)
 80064d2:	4604      	mov	r4, r0
 80064d4:	4608      	mov	r0, r1
 80064d6:	4611      	mov	r1, r2
 80064d8:	602b      	str	r3, [r5, #0]
 80064da:	f7fa ff94 	bl	8001406 <_fstat>
 80064de:	1c43      	adds	r3, r0, #1
 80064e0:	d102      	bne.n	80064e8 <_fstat_r+0x1c>
 80064e2:	682b      	ldr	r3, [r5, #0]
 80064e4:	b103      	cbz	r3, 80064e8 <_fstat_r+0x1c>
 80064e6:	6023      	str	r3, [r4, #0]
 80064e8:	bd38      	pop	{r3, r4, r5, pc}
 80064ea:	bf00      	nop
 80064ec:	2000036c 	.word	0x2000036c

080064f0 <_isatty_r>:
 80064f0:	b538      	push	{r3, r4, r5, lr}
 80064f2:	2300      	movs	r3, #0
 80064f4:	4d05      	ldr	r5, [pc, #20]	; (800650c <_isatty_r+0x1c>)
 80064f6:	4604      	mov	r4, r0
 80064f8:	4608      	mov	r0, r1
 80064fa:	602b      	str	r3, [r5, #0]
 80064fc:	f7fa ff92 	bl	8001424 <_isatty>
 8006500:	1c43      	adds	r3, r0, #1
 8006502:	d102      	bne.n	800650a <_isatty_r+0x1a>
 8006504:	682b      	ldr	r3, [r5, #0]
 8006506:	b103      	cbz	r3, 800650a <_isatty_r+0x1a>
 8006508:	6023      	str	r3, [r4, #0]
 800650a:	bd38      	pop	{r3, r4, r5, pc}
 800650c:	2000036c 	.word	0x2000036c

08006510 <_raise_r>:
 8006510:	291f      	cmp	r1, #31
 8006512:	b538      	push	{r3, r4, r5, lr}
 8006514:	4604      	mov	r4, r0
 8006516:	460d      	mov	r5, r1
 8006518:	d904      	bls.n	8006524 <_raise_r+0x14>
 800651a:	2316      	movs	r3, #22
 800651c:	6003      	str	r3, [r0, #0]
 800651e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006522:	bd38      	pop	{r3, r4, r5, pc}
 8006524:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006526:	b112      	cbz	r2, 800652e <_raise_r+0x1e>
 8006528:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800652c:	b94b      	cbnz	r3, 8006542 <_raise_r+0x32>
 800652e:	4620      	mov	r0, r4
 8006530:	f000 f830 	bl	8006594 <_getpid_r>
 8006534:	462a      	mov	r2, r5
 8006536:	4601      	mov	r1, r0
 8006538:	4620      	mov	r0, r4
 800653a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800653e:	f000 b817 	b.w	8006570 <_kill_r>
 8006542:	2b01      	cmp	r3, #1
 8006544:	d00a      	beq.n	800655c <_raise_r+0x4c>
 8006546:	1c59      	adds	r1, r3, #1
 8006548:	d103      	bne.n	8006552 <_raise_r+0x42>
 800654a:	2316      	movs	r3, #22
 800654c:	6003      	str	r3, [r0, #0]
 800654e:	2001      	movs	r0, #1
 8006550:	e7e7      	b.n	8006522 <_raise_r+0x12>
 8006552:	2400      	movs	r4, #0
 8006554:	4628      	mov	r0, r5
 8006556:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800655a:	4798      	blx	r3
 800655c:	2000      	movs	r0, #0
 800655e:	e7e0      	b.n	8006522 <_raise_r+0x12>

08006560 <raise>:
 8006560:	4b02      	ldr	r3, [pc, #8]	; (800656c <raise+0xc>)
 8006562:	4601      	mov	r1, r0
 8006564:	6818      	ldr	r0, [r3, #0]
 8006566:	f7ff bfd3 	b.w	8006510 <_raise_r>
 800656a:	bf00      	nop
 800656c:	2000000c 	.word	0x2000000c

08006570 <_kill_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	2300      	movs	r3, #0
 8006574:	4d06      	ldr	r5, [pc, #24]	; (8006590 <_kill_r+0x20>)
 8006576:	4604      	mov	r4, r0
 8006578:	4608      	mov	r0, r1
 800657a:	4611      	mov	r1, r2
 800657c:	602b      	str	r3, [r5, #0]
 800657e:	f7fa ff00 	bl	8001382 <_kill>
 8006582:	1c43      	adds	r3, r0, #1
 8006584:	d102      	bne.n	800658c <_kill_r+0x1c>
 8006586:	682b      	ldr	r3, [r5, #0]
 8006588:	b103      	cbz	r3, 800658c <_kill_r+0x1c>
 800658a:	6023      	str	r3, [r4, #0]
 800658c:	bd38      	pop	{r3, r4, r5, pc}
 800658e:	bf00      	nop
 8006590:	2000036c 	.word	0x2000036c

08006594 <_getpid_r>:
 8006594:	f7fa beee 	b.w	8001374 <_getpid>

08006598 <_init>:
 8006598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659a:	bf00      	nop
 800659c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800659e:	bc08      	pop	{r3}
 80065a0:	469e      	mov	lr, r3
 80065a2:	4770      	bx	lr

080065a4 <_fini>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	bf00      	nop
 80065a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065aa:	bc08      	pop	{r3}
 80065ac:	469e      	mov	lr, r3
 80065ae:	4770      	bx	lr
