6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-1


Lecture  13  - Digital  Circuits  (II) 

MOS  Inverter  Circuits 

October  25,  2005 

Contents: 

1. NMOS  inverter with  resistor  pull-up  (cont.)


2. NMOS  inverter with  current-source  pull-up


3. Complementary  MOS  (CMOS)  Inverter 

Reading  assignment: 
Howe  and  Sodini,  Ch.  5,  §5.3 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-2


Key  questions

• What  are  the  key  design  trade-oﬀs  of  the  NMOS  in-
verter with  resistor  pull-up? 
• How  can  one  improve  upon  these  trade-oﬀs?

• What  is  special  about  a CMOS  inverter? 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-3 

1.  NMOS  inverter  with  resistor  pull-up  (cont.)


V+ 
=VDD 

R 

IR


ID 

VIN 

VOUT=VDS


VOH=VMAX=VDD


VM

VOL=VMIN 
0 
0 

VOUT


CL 

slope= Av(VM)
VOUT=VIN

VT  VM 
VIL  VIH 

VDD 

VIN=VGS 

2 Noise margins: 

N ML  = VI L − VOL  = VM  −

VM AX  − VM
|Av (VM )| 

− VM I N 

N MH  = VOH −VI H  = VM AX −VM (1+ 
1 
|Av (VM )|

)+

VM I N 
|Av (VM )| 

Need  to  compute  |Av (VM )|. 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-4 

Small-signal equivalent circuit model at VM  (transistor  in 
saturation): 

+ 

vin 
-

+ 

vin 
-

R 

D 

ro 

gmvgs 

G 

+ 

vgs 
-

S 

gmvin 

ro//R 

vout  = −gmvin(ro//R) 

+ 

vout
-

+ 

vout
-

Then: 

Then: 

Av  = 

vout  = −gm(ro//R) (cid:1) −gmR 
vin 

|Av (VM )| = gm (VM )R 

From  here,  get N ML  and N MH  using  above  formulae.


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-5 

2 Dynamics 

• CL  pul l-down  limited  by  current  through  transistor 
[will  study  in  detail  with CMOS] 
• CL  pul l-up  limited  by  resistor  (tP LH  ∼ RCL) 
• pull-up  slowest 

VDD 

R 

VDD 

R 

VIN: 
LO  HI 

VOUT: 
HI  LO 

CL 

VIN: 
HI  LO 

VOUT: 
LO  HI 

CL 

pull-down 

pull-up 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-6 

2  Inverter  design  issues: 
noise margins  ↑ ⇒ |Av | ↑ ⇒ 
• R ↑ ⇒  RCL  ↑ ⇒slow  switching 
• gm  ↑ ⇒  W  ↑ ⇒big  transistor

(slow  switching  at  input)


Trade-oﬀ  between  speed  and  noise  margin.
sp 
T 
rade-oﬀ between
eed and noise mar
gin.

During  pull-up,  need: 
• high  current  for  fast  switching, 
• but  also  high  resistance  for  high  noise margin.

⇒ use  current  source as  pull-up.

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-7 

2.  NMOS  inverter with  current-source  pull-up


I-V  characteristics  of  current  source: 

+ 

vSUP 

_ 

iSUP

iSUP 

ISUP 

0 

0 

Equivalent  circuit models: 

1 
r
oc

vSUP 

iSUP 

+ 

vSUP 

_ 

ISUP

r
oc 

r

oc

large-signal model 
small-signal model 
• high  current  throughout  voltage  range:  iSU P  (cid:1) ISU P 
• high  small-signal  resistance,  roc. 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-8 

NMOS  inverter with  current-source  pull-up: 

VDD 

iSUP 

VIN 

VOUT 

CL 

iSUP=ID 

load line

ISUP 

0 

0 

VGS=VDD 

VGS=VIN 

VGS=VT 

VDD  VDS 

Transfer  characteristics: 

VOUT


VDD 


0 
0 
VT 
High  roc  ⇒  high 
High roc ⇒ high noise margin
margin
noise

VDD 

VIN 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-9 

Dynamics: 

VDD 

iSUP 

VIN: 
LO  HI 

VDD 

iSUP 

VOUT: 
HI  LO 

CL 

VIN: 
HI  LO 

VOUT: 
LO  HI 

CL

pull-down 

pull-up


Faster pull-up because capacitor charged at constant cur-
Fas 
Faster pull-up because capacitor charged at constant cur-
rent. 
rent.

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-10 

2 PMOS  as  current-source  pull-up 

I-V  characteristics  of  PMOS: 

G 

S 

D 

IDp 

-IDp 

-IDp 

saturation 

VSGp 

VSGp=-VTp 

VSDp 

0 

0 

-VTp 

VSGp 

0 

0 

Note:  enhancement-mode  PMOS  has VT p  < 0. 

In  saturation: 

−IDp  ∝ (VSG  + VT p)2 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-11 

Circuit and load-line diagram of inverter with PMOS cur-
rent  source  pull-up: 

VDD 

VB 

VIN 

VOUT 

CL 

Transfer  function: 

-IDp=IDn 

PMOS load line for VSG=VDD-VB 

VDD 

VIN 

0 

0 

VDD 

VOUT 

NMOS cutoff 
PMOS triode 

VOUT 

VDD 

NMOS saturation 
PMOS triode 

NMOS saturation 
PMOS saturation 

NMOS triode 
PMOS saturation 

0 
0 

VTn 

VDD 

VIN 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-12 

Noise margin: 
• compute  VM  = VI N  = VOU T 
• compute  |Av (VM )| 

At VM 

both  transistors  saturated: 

IDn  = 

Wn
µn
2Ln 

Cox (VM  − VT n)2 

−IDp  = 

µpCox(VDD  − VB  + VT p)2 
Wp
2Lp 

And: 

Then: 

IDn  = −IDp 

� � � � � � � 
�  Wpµp Lp
(VDD  − VB  + VT p) 
VM  = VT n + �  Wn 
µn Ln 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-13


Small-signal  equivalent  circuit model  at  VM : 

+ 

vsg2=0 
-

G2 

G1 

+ 

vgs1 
-

S2 

gmpvsg2 

rop 

D2 

D1 

gmnvgs1 

ron 

S1 

gmnvin 

ron//rop 

Av  = −gmn(ron//rop ) 

+ 

vout

-

+ 

vout
-

+ 

vin 
-

+ 

vin 
-

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-15 

Screen  shots  of NMOS  inverter  transfer  characteristics: 

2 NMOS  inverter with  resistor  pull-up 

2 NMOS  inverter with  current  source  pull-up


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-14 

NMOS  inverter  with  current-source  pull-up  allows  fast 
switching  with  high  noise margins. 

But...  when  VI N  =  VDD ,  there  is  a  direct  current  path 
between  supply  and  ground 
⇒  power  consumption  even  if  inverter  is  idling.


VDD 

-IDp=IDn 

PMOS load line for VSG=VDD-VB 

VB 

VIN:HI 

VOUT:LO 

CL 

VDD 

VIN 

0 

0 

VDD 

VOUT 

Would like to have current source that is itself switchable, 
i.e.,  it  shuts  oﬀ when  input  is  high ⇒ CMOS! 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-16 

3.  Complementary  MOS  (CMOS)  Inverter


Circuit  schematic: 

VDD 

VIN 

VOUT 

CL 

Basic  operation: 
•VI N  = 0 ⇒ VOU T  = VDD 
VGSn  = 0 < VT n  ⇒ NMOS OFF
NMOS OFF
VSGp  = VDD  > −VT p  ⇒ PMOS ON 
•VI N  = VDD  ⇒ VOU T  = 0 
VGSn  = VDD  > VT n  ⇒ NMOS ON 
VSGp  = 0 < −VT p  ⇒ PMOS OFF
PMOS OFF
No power  consumption while  idling in  any logic state.
No  p 
idling 
consumption 
y  logic  state.
in an
ower
while

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-17 

Output  characteristics  of  both  transistors:


IDn 

-IDp 

VGSn 

VGSn=VTn 

VDSn 

0 

0

VSGp 

VSGp=-VTp 

VSDp 

0 

0 

Note: 
VI N  = VGSn  = VDD  − VSGp  ⇒  VSGp  = VDD  − VI N 
VOU T  = VDSn  = VDD  − VSDp  ⇒  VSDp  = VDD − VOU T 
IDn  = −IDp 
Combine  into  single diagram  of ID  vs.  VOU T  with VI N  as 
parameter. 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-18


VDD 

ID 

VIN 

VOUT 

VDD-VIN 

CL 

0 

0 

VIN 

VOUT

(cid:1) no  current  while  id ling  in  any  logic  state. 

Transfer  function: 

VOUT 

VDD 

NMOS cutoff 
PMOS triode 

NMOS saturation 
PMOS triode 

NMOS saturation 
PMOS saturation 

NMOS triode 
PMOS saturation 

NMOS triode 
PMOS cutoff 

0 
0 

VTn 

VDD+VTp 

VDD

VIN 

(cid:1)  ”r 
0  and  VDD 
”rail-to-rail”  logic: logic levels  are  0 and VDD
gic:  gic 
levels are
ail-to-rail” lo
lo
VV
highh | Av | around logic thresholdd ⇒ good noise margins
⇒ go 
(cid:1) high |Av | ar 
margins 
gic 
od noise
ound lo
threshold

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-19 

Transfer  characteristics  of CMOS  inverter  in WebLab:


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  13-20


Key  conclusions

• In NMOS  inverter with  resistor  pull-up:  trade-oﬀ  be-
tween noise margin  and  speed. 
• Trade-oﬀ  resolved  using  current-source  pull-up:  use 
PMOS  as  current  source. 
• In NMOS inverter with current-source pull-up:  if VI N  = 
H I,  power  consumption  even  if  inverter  is  idling. 
• Complementary  MOS:  NMOS  and  PMOS  switch  al-
ternatively ⇒ 
– no  power  consumption  while  idling 
– ”rail-to-rail”  logic:  logic  levels  are  0  and  VDD 
– high  |Av |  around  logic  threshold  ⇒  good  noise 
margins 

