-- VHDL for IBM SMS ALD page 34.10.03.1
-- Title: ENCODING Y PWR GATES FEAT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/16/2020 4:42:02 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_34_10_03_1_ENCODING_Y_PWR_GATES_FEAT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_MEM_AR_THP1B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP2B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP8B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP0B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP1B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP4B:	 in STD_LOGIC;
		MY_MEM_AR_THP2B:	 in STD_LOGIC;
		MY_MEM_AR_THP8B:	 in STD_LOGIC;
		MY_MEM_AR_THP0B:	 in STD_LOGIC;
		MY_MEM_AR_THP4B:	 in STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_0K_1K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_1K_2K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_2K_3K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_3K_4K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_9K_10K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_4K_5K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_5K_6K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_6K_7K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_7K_8K:	 out STD_LOGIC;
		PY_Y_LSMS_GATE_SEL_8K_9K:	 out STD_LOGIC);
end ALD_34_10_03_1_ENCODING_Y_PWR_GATES_FEAT_ACC;

architecture behavioral of ALD_34_10_03_1_ENCODING_Y_PWR_GATES_FEAT_ACC is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_4B_P: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_P: STD_LOGIC;
	signal OUT_4F_P: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_4H_P: STD_LOGIC;
	signal OUT_4I_G: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MY_MEM_AR_NOT_THP0B OR MY_MEM_AR_NOT_THP1B OR MY_MEM_AR_THP2B OR MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_THP8B );
	OUT_4B_P <= NOT(MY_MEM_AR_THP0B OR MY_MEM_AR_THP1B OR MY_MEM_AR_NOT_THP2B OR MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_4C_G <= NOT(MY_MEM_AR_THP0B OR MY_MEM_AR_NOT_THP1B OR MY_MEM_AR_THP2B OR MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_4D_P <= NOT(MY_MEM_AR_NOT_THP0B OR MY_MEM_AR_THP1B OR MY_MEM_AR_THP2B OR MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_4E_G <= NOT(MY_MEM_AR_THP0B OR MY_MEM_AR_NOT_THP1B OR MY_MEM_AR_NOT_THP2B OR MY_MEM_AR_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_2E_P <= NOT(MY_MEM_AR_NOT_THP0B OR MY_MEM_AR_THP1B OR MY_MEM_AR_NOT_THP2B OR MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_THP8B );
	OUT_4F_P <= NOT(MY_MEM_AR_NOT_THP0B OR MY_MEM_AR_THP1B OR MY_MEM_AR_NOT_THP2B OR MY_MEM_AR_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_4G_G <= NOT(MY_MEM_AR_NOT_THP0B OR MY_MEM_AR_NOT_THP1B OR MY_MEM_AR_THP2B OR MY_MEM_AR_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_4H_P <= NOT(MY_MEM_AR_NOT_THP0B OR MY_MEM_AR_NOT_THP1B OR MY_MEM_AR_NOT_THP2B OR MY_MEM_AR_THP4B OR MY_MEM_AR_THP8B );
	OUT_4I_G <= NOT(MY_MEM_AR_THP0B OR MY_MEM_AR_NOT_THP1B OR MY_MEM_AR_NOT_THP2B OR MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_THP8B );

	PY_Y_LSMS_GATE_SEL_0K_1K <= OUT_4A_G;
	PY_Y_LSMS_GATE_SEL_1K_2K <= OUT_4B_P;
	PY_Y_LSMS_GATE_SEL_2K_3K <= OUT_4C_G;
	PY_Y_LSMS_GATE_SEL_3K_4K <= OUT_4D_P;
	PY_Y_LSMS_GATE_SEL_4K_5K <= OUT_4E_G;
	PY_Y_LSMS_GATE_SEL_9K_10K <= OUT_2E_P;
	PY_Y_LSMS_GATE_SEL_5K_6K <= OUT_4F_P;
	PY_Y_LSMS_GATE_SEL_6K_7K <= OUT_4G_G;
	PY_Y_LSMS_GATE_SEL_7K_8K <= OUT_4H_P;
	PY_Y_LSMS_GATE_SEL_8K_9K <= OUT_4I_G;


end;
