#ifndef __CE3226_ZEBU_DDR_INIT__
#define __CE3226_ZEBU_DDR_INIT__

#define csr_dram_reg0 0x000
#define csr_dram_reg1 0x004
#define csr_dram_reg2 0x008
#define csr_emc_reg0  0x010
#define csr_emc_reg1  0x014
#define csr_emc_reg2  0x018
#define csr_emc_reg3  0x01C
#define csr_emc_reg4  0x020
#define csr_emc_reg5  0x024
#define csr_emc_reg6  0x028
#define csr_emc_reg7  0x02C
#define csr_emc_reg8  0x030
#define csr_emc_reg9  0x034
#define csr_emc_reg10 0x050
#define csr_emc_reg11 0x054
#define csr_emc_reg12 0x058
#define csr_emc_reg13 0x05C
#define csr_emc_reg14 0x060
#define csr_emc_reg15 0x064
#define csr_emc_reg16 0x068
#define csr_emc_reg17 0x06C
#define csr_emc_reg18 0x070
#define csr_emc_reg19 0x074
#define csr_emc_reg20 0x078
#define csr_emc_reg21 0x07C
#define csr_emc_reg22 0x080
#define csr_emc_reg23 0x084
#define csr_emc_reg24 0x088
#define csr_emc_reg30 0x100
#define csr_emc_reg31 0x104
#define csr_emc_reg32 0x108
#define csr_emc_reg33 0x10C
#define csr_emc_reg34 0x110
#define csr_emc_reg35 0x114
#define csr_emc_reg36 0x118
#define csr_emc_reg37 0x11C
#define csr_emc_reg38 0x120
#define csr_emc_reg39 0x124
#define csr_emc_reg40 0x128
#define csr_emc_reg41 0x12C
#define csr_emc_reg42 0x130
#define csr_emc_reg43 0x134
#define csr_emc_reg44 0x138
#define csr_emc_reg50 0x150
#define csr_emc_reg51 0x154
#define csr_emc_reg52 0x158
#define csr_emc_reg53 0x15C
#define csr_emc_reg54 0x160
#define csr_emc_reg55 0x164
#define csr_emc_reg56 0x168
#define csr_emc_reg57 0x16C
#define csr_emc_reg58 0x170
#define csr_emc_reg59 0x174
#define csr_emc_reg60 0x178
#define csr_emc_reg61 0x17C
#define csr_emc_reg62 0x180
#define csr_emc_reg63 0x184
#define csr_emc_reg64 0x188
//#define csr_emc_reg65 0x18C
#define csr_emc_reg65 0x198
//#define csr_emc_reg66 0x190
#define csr_emc_reg66 0x19c
//#define csr_emc_reg67 0x194
#define csr_emc_reg67 0x1a0
//#define csr_dti_reg0  0x1A0
//#define csr_dti_reg1  0x1A4
//#define csr_dti_reg2  0x1A8
//#define csr_dti_reg3  0x1AC
//#define csr_dti_reg4  0x1B0
//#define csr_dti_reg5  0x1B4
//#define csr_dti_reg6  0x1B8
//#define csr_dti_reg7  0x1BC
//#define csr_dti_reg8  0x1C0
//#define csr_dti_reg9  0x1C4
//#define csr_dti_reg10 0x1C8
//#define csr_dti_reg11 0x1CC
//#define csr_dti_reg12 0x1D0
#define csr_dti_reg0  0x1B0
#define csr_dti_reg1  0x1B4
#define csr_dti_reg2  0x1B8
#define csr_dti_reg3  0x1BC
#define csr_dti_reg4  0x1C0
#define csr_dti_reg5  0x1C4
#define csr_dti_reg6  0x1C8
#define csr_dti_reg7  0x1CC
#define csr_dti_reg8  0x1D0
#define csr_dti_reg9  0x1D4
#define csr_dti_reg10 0x1D8
#define csr_dti_reg11 0x1DC
#define csr_dti_reg12 0x1E0
#define csr_eac_reg0  0x200
#define csr_eac_reg1  0x204
#define csr_eac_reg2  0x208
#define csr_eac_reg3  0x20C
#define csr_eac_reg4  0x210
#define csr_eac_reg5  0x214
#define csr_eac_reg6  0x218
#define csr_eac_reg7  0x21C
#define csr_eac_reg8  0x220
#define csr_eac_reg9  0x224
#define csr_eac_reg10 0x228
#define csr_eac_reg11 0x22C
#define csr_eac_reg12 0x230
#define csr_eac_reg13 0x234
#define csr_eac_reg14 0x238
#define csr_eac_reg15 0x23C
#define csr_eac_reg16 0x240
#define csr_eac_reg17 0x244
#define csr_eac_reg18 0x248
#define csr_eac_reg19 0x24C
#define csr_eac_reg20 0x250
#define csr_eac_reg21 0x254
#define csr_eac_reg22 0x258
#define csr_eac_reg23 0x25C
#define csr_eac_reg24 0x260
#define csr_eac_reg25 0x264
#define csr_eac_reg26 0x268
#define csr_eac_reg27 0x26C
#define csr_eac_reg28 0x270
#define csr_eac_reg29 0x274
#define csr_eac_reg30 0x278
#define csr_eac_reg31 0x27C
#define csr_eac_reg32 0x280
#define csr_eac_reg33 0x284
#define csr_eac_reg34 0x288
#define csr_eac_reg35 0x28C
#define csr_eac_reg36 0x290
#define csr_eac_reg37 0x294
#define csr_eac_reg38 0x298
#define csr_eac_reg39 0x29C
#define csr_eac_reg40 0x2A0
#define csr_eac_reg41 0x2A4
#define csr_eac_reg42 0x2A8
#define csr_eac_reg43 0x2AC
#define csr_eac_reg44 0x2B0
#define csr_eac_reg45 0x2B4
#define csr_eac_reg46 0x2B8
#define csr_eac_reg47 0x2BC
#define csr_eac_reg48 0x2C0
#define csr_eac_reg49 0x2C4
#define csr_eac_reg50 0x2C8
#define csr_eac_reg51 0x2CC
#define csr_eac_reg52 0x2D0
#define csr_eac_reg53 0x2D4
#define csr_eac_reg54 0x2D8
#define csr_eac_reg55 0x2DC
#define csr_eac_reg56 0x2E0
#define csr_eac_reg57 0x2E4
#define csr_eac_reg58 0x2E8
#define csr_eac_reg59 0x2EC
#define csr_eac_reg60 0x2F0
#define csr_eac_reg61 0x2F4
#define csr_eac_reg62 0x2F8
#define csr_eac_reg63 0x2FC
#define csr_eac_reg64 0x300
#define csr_eac_reg65 0x304
#define csr_eac_reg66 0x308
#define csr_eac_reg67 0x30C
#define csr_eac_reg68 0x310
#define csr_eac_reg69 0x314
#define csr_eac_reg70 0x318
#define csr_eac_reg71 0x31C
#define csr_eac_reg72 0x320
#define csr_eac_reg73 0x324
#define csr_eac_reg74 0x328
#define csr_eac_reg75 0x32C
#define csr_eac_reg76 0x330
#define csr_eac_reg77 0x334
#define csr_eac_reg78 0x338
#define csr_eac_reg79 0x33C
#define csr_eac_reg80 0x340
#define csr_eac_reg81 0x344
#define csr_eac_reg82 0x348
#define csr_eac_reg83 0x34C
#define csr_eac_reg84 0x350
#define csr_eac_reg85 0x354
#define csr_eac_reg86 0x358
#define csr_eac_reg87 0x35C
#define csr_eac_reg88 0x360
#define csr_eac_reg89 0x364
#define csr_eac_reg90 0x368
#define csr_eac_reg91 0x36C
#define csr_eac_reg92 0x370
#define csr_eac_reg93 0x374
#define csr_eac_reg94 0x378
#define csr_eac_reg95 0x37C
#define csr_eac_reg96 0x380
#define csr_eac_reg97 0x390
#define csr_eac_reg98 0x394
#define csr_eac_reg99 0x398
#define csr_eac_reg100 0x39C
#define csr_eac_reg101 0x3A0
#define csr_eac_reg102 0x3B0
#define csr_eac_reg103 0x3B4
#define csr_eac_reg104 0x3B8
#define csr_eac_reg105 0x3BC
#define csr_eac_reg106 0x3C0
#define csr_dbg_reg0  0x500
#define csr_rob_reg0  0x800
#define csr_rob_reg1  0x804
#define csr_rob_reg2  0x808
#define csr_rob_reg3  0x80C
#define csr_rob_reg4  0x810
#define csr_rob_reg5  0x814
#define csr_rob_reg6  0x818
#define csr_rob_reg7  0x81C
#define csr_rob_reg8  0x820
#define csr_rob_reg9  0x824
#define csr_rob_reg10 0x828
#define csr_aic_reg0  0xA00
#define csr_aic_reg1  0xA04
#define csr_aic_reg2  0xA08
#define csr_aic_reg3  0xA0C
#define csr_aic_reg4  0xA10
#define csr_aic_reg5  0xA14
#define csr_aic_reg6  0xA18
#define csr_aic_reg7  0xA1C
#define csr_aic_reg8  0xA20
#define csr_aic_reg9  0xA24
#define csr_aic_reg10 0xA28
#define csr_aic_reg11 0xA2C
#define csr_aic_reg12 0xA30
#define csr_aic_reg13 0xA34
#define csr_ile_reg0 0xB00

#endif //__CE3226_ZEBU_DDR_INIT__
