// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 */

#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

/* These CLK_QCH structures were generated based on !(CONFIG_CMUCAL_QCH_IGNORE_SUPPORT)
 * When enabled, seeing a build blocker due to few argument
 */
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(AOC_CMU_AOC_QCH, QCH_CON_AOC_CMU_AOC_QCH_ENABLE, QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ, QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AOC_SYSCTRL_APB_QCH, QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE, QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ, QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_AOC_QCH, QCH_CON_BAAW_AOC_QCH_ENABLE, QCH_CON_BAAW_AOC_QCH_CLOCK_REQ, QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AOC_QCH, QCH_CON_D_TZPC_AOC_QCH_ENABLE, QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_AOC_QCH, QCH_CON_GPC_AOC_QCH_ENABLE, QCH_CON_GPC_AOC_QCH_CLOCK_REQ, QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AOC_CD_QCH, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AOC_QCH, QCH_CON_LH_ATB_SI_LT_AOC_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AOC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AOC_CD_QCH, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_HSI0_AOC_QCH, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_HSI1_AOC_QCH, QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_AOC_ALIVE_CD_QCH, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_AOC_HSI0_CD_QCH, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_AOC_HSI1_CD_QCH, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AOC_CU_QCH, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_AOC_QCH, QCH_CON_LH_AXI_SI_D_AOC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_AOC_ALIVE_CD_QCH, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_AOC_HSI0_CD_QCH, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_AOC_HSI1_CD_QCH, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AOC_CU_QCH, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AOC_QCH, QCH_CON_PPMU_AOC_QCH_ENABLE, QCH_CON_PPMU_AOC_QCH_CLOCK_REQ, QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_PCIE_QCH, QCH_CON_PPMU_PCIE_QCH_ENABLE, QCH_CON_PPMU_PCIE_QCH_CLOCK_REQ, QCH_CON_PPMU_PCIE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_USB_QCH, QCH_CON_PPMU_USB_QCH_ENABLE, QCH_CON_PPMU_USB_QCH_CLOCK_REQ, QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_ALIVE_AOC_QCH, QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_AOC_QCH, QCH_CON_SLH_AXI_MI_P_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP_AOC_ALIVE_QCH, QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP_AOC_HSI0_QCH, QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP_AOC_HSI1_QCH, QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_AOC_QCH, QCH_CON_SSMT_AOC_QCH_ENABLE, QCH_CON_SSMT_AOC_QCH_CLOCK_REQ, QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_AOC_QCH_S0, QCH_CON_SYSMMU_S0_AOC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_AOC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_AOC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU_AOC_QCH_S0, QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AOC_QCH, QCH_CON_SYSREG_AOC_QCH_ENABLE, QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ, QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_AOC_QCH, QCH_CON_UASC_AOC_QCH_ENABLE, QCH_CON_UASC_AOC_QCH_CLOCK_REQ, QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_CUSTOM_ALIVE_QCH, QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_FAR_ALIVE_QCH, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2AP_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2APM_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_DMA_QCH, QCH_CON_APM_DMA_QCH_ENABLE, QCH_CON_APM_DMA_QCH_CLOCK_REQ, QCH_CON_APM_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_I3C_PMIC_QCH_P, QCH_CON_APM_I3C_PMIC_QCH_P_ENABLE, QCH_CON_APM_I3C_PMIC_QCH_P_CLOCK_REQ, QCH_CON_APM_I3C_PMIC_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_I3C_PMIC_QCH_S, DMYQCH_CON_APM_I3C_PMIC_QCH_S_ENABLE, DMYQCH_CON_APM_I3C_PMIC_QCH_S_CLOCK_REQ, DMYQCH_CON_APM_I3C_PMIC_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI0_UART_QCH, QCH_CON_APM_USI0_UART_QCH_ENABLE, QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ, QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI0_USI_QCH, QCH_CON_APM_USI0_USI_QCH_ENABLE, QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ, QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI1_UART_INT_QCH, QCH_CON_APM_USI1_UART_INT_QCH_ENABLE, QCH_CON_APM_USI1_UART_INT_QCH_CLOCK_REQ, QCH_CON_APM_USI1_UART_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_APM_QCH, QCH_CON_D_TZPC_APM_QCH_ENABLE, QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_APM_CUSTOM_QCH, QCH_CON_D_TZPC_APM_CUSTOM_QCH_ENABLE, QCH_CON_D_TZPC_APM_CUSTOM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_APM_CUSTOM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_APM_QCH, QCH_CON_GPC_APM_QCH_ENABLE, QCH_CON_GPC_APM_QCH_CLOCK_REQ, QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_APM_CUSTOM_QCH, QCH_CON_GPC_APM_CUSTOM_QCH_ENABLE, QCH_CON_GPC_APM_CUSTOM_QCH_CLOCK_REQ, QCH_CON_GPC_APM_CUSTOM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_GREBE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_DBG, QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_SWD_QCH, QCH_CON_LH_AXI_MI_IG_SWD_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_SWD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_SCAN2DRAM_CD_QCH, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_AOC_ALIVE_CU_QCH, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_ALIVE_CU_QCH, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_ALIVE_QCH, QCH_CON_LH_AXI_SI_D_ALIVE_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_SCAN2DRAM_CD_QCH, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_AOC_ALIVE_CU_QCH, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_ALIVE_CU_QCH, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AOC_AURCORE0_QCH, QCH_CON_MAILBOX_AOC_AURCORE0_QCH_ENABLE, QCH_CON_MAILBOX_AOC_AURCORE0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AOC_AURCORE0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AOC_AURCORE1_QCH, QCH_CON_MAILBOX_AOC_AURCORE1_QCH_ENABLE, QCH_CON_MAILBOX_AOC_AURCORE1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AOC_AURCORE1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AOC_AURCORE2_QCH, QCH_CON_MAILBOX_AOC_AURCORE2_QCH_ENABLE, QCH_CON_MAILBOX_AOC_AURCORE2_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AOC_AURCORE2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AOC_AURMCU_QCH, QCH_CON_MAILBOX_AOC_AURMCU_QCH_ENABLE, QCH_CON_MAILBOX_AOC_AURMCU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AOC_AURMCU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AOC_QCH, QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE, QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AUR_QCH, QCH_CON_MAILBOX_APM_AUR_QCH_ENABLE, QCH_CON_MAILBOX_APM_AUR_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AURMCU_QCH, QCH_CON_MAILBOX_APM_AURMCU_QCH_ENABLE, QCH_CON_MAILBOX_APM_AURMCU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AURMCU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_GSA_QCH, QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE, QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_SWD_QCH, QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE, QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_TPU_QCH, QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE, QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOCA32_QCH, QCH_CON_MAILBOX_AP_AOCA32_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOCA32_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOCA32_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOCF1_QCH, QCH_CON_MAILBOX_AP_AOCF1_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOCF1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOCF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOCP6_QCH, QCH_CON_MAILBOX_AP_AOCP6_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOCP6_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOCP6_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURCORE0_QCH, QCH_CON_MAILBOX_AP_AURCORE0_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURCORE0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURCORE0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURCORE1_QCH, QCH_CON_MAILBOX_AP_AURCORE1_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURCORE1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURCORE1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURCORE2_QCH, QCH_CON_MAILBOX_AP_AURCORE2_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURCORE2_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURCORE2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURMCUNS0_QCH, QCH_CON_MAILBOX_AP_AURMCUNS0_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURMCUNS0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURMCUNS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURMCUNS1_QCH, QCH_CON_MAILBOX_AP_AURMCUNS1_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURMCUNS1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURMCUNS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURMCUNS2_QCH, QCH_CON_MAILBOX_AP_AURMCUNS2_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURMCUNS2_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURMCUNS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURMCUNS3_QCH, QCH_CON_MAILBOX_AP_AURMCUNS3_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURMCUNS3_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURMCUNS3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURMCUNS4_QCH, QCH_CON_MAILBOX_AP_AURMCUNS4_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURMCUNS4_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURMCUNS4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AURMCUTZ_QCH, QCH_CON_MAILBOX_AP_AURMCUTZ_QCH_ENABLE, QCH_CON_MAILBOX_AP_AURMCUTZ_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AURMCUTZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_TPU_AURMCU_QCH, QCH_CON_MAILBOX_TPU_AURMCU_QCH_ENABLE, QCH_CON_MAILBOX_TPU_AURMCU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_TPU_AURMCU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_QCH, QCH_CON_PMU_QCH_ENABLE, QCH_CON_PMU_QCH_CLOCK_REQ, QCH_CON_PMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_GREBE_QCH, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTC_QCH, QCH_CON_RTC_QCH_ENABLE, QCH_CON_RTC_QCH_CLOCK_REQ, QCH_CON_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP_AOC_ALIVE_QCH, QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVE_QCH, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LG_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH, QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D_ALIVE_QCH, QCH_CON_SSMT_D_ALIVE_QCH_ENABLE, QCH_CON_SSMT_D_ALIVE_QCH_CLOCK_REQ, QCH_CON_SSMT_D_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_LP_ALIVE_CPUCL0_QCH, QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH_ENABLE, QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_GREBE, QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_DBG, QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_ALIVE_QCH, QCH_CON_SYSMMU_S0_ALIVE_QCH_ENABLE, QCH_CON_SYSMMU_S0_ALIVE_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_ALIVE_QCH, QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_CUSTOM_QCH, QCH_CON_SYSREG_APM_CUSTOM_QCH_ENABLE, QCH_CON_SYSREG_APM_CUSTOM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_CUSTOM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TRTC_QCH, QCH_CON_TRTC_QCH_ENABLE, QCH_CON_TRTC_QCH_CLOCK_REQ, QCH_CON_TRTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_AUR_QCH, QCH_CON_ADD_APBIF_AUR_QCH_ENABLE, QCH_CON_ADD_APBIF_AUR_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_AUR_QCH, DMYQCH_CON_ADD_AUR_QCH_ENABLE, DMYQCH_CON_ADD_AUR_QCH_CLOCK_REQ, DMYQCH_CON_ADD_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUR_QCH, DMYQCH_CON_AUR_QCH_ENABLE, DMYQCH_CON_AUR_QCH_CLOCK_REQ, DMYQCH_CON_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUR_CMU_AUR_QCH, QCH_CON_AUR_CMU_AUR_QCH_ENABLE, QCH_CON_AUR_CMU_AUR_QCH_CLOCK_REQ, QCH_CON_AUR_CMU_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_AUR_QCH, QCH_CON_BAAW_AUR_QCH_ENABLE, QCH_CON_BAAW_AUR_QCH_CLOCK_REQ, QCH_CON_BAAW_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AUR_QCH, QCH_CON_D_TZPC_AUR_QCH_ENABLE, QCH_CON_D_TZPC_AUR_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_AUR_QCH, QCH_CON_GPC_AUR_QCH_ENABLE, QCH_CON_GPC_AUR_QCH_CLOCK_REQ, QCH_CON_GPC_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_AUR_QCH, QCH_CON_LH_ACEL_SI_D0_AUR_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_AUR_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_AUR_QCH, QCH_CON_LH_ACEL_SI_D1_AUR_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_AUR_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AUR_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AUR_CU_QCH, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AUR_CU_QCH, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_AUR_QCH, QCH_CON_PPMU_D0_AUR_QCH_ENABLE, QCH_CON_PPMU_D0_AUR_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_AUR_QCH, QCH_CON_PPMU_D1_AUR_QCH_ENABLE, QCH_CON_PPMU_D1_AUR_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_AUR_QCH, QCH_CON_SLH_AXI_MI_P_AUR_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_AUR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_AUR_QCH, QCH_CON_SSMT_D0_AUR_QCH_ENABLE, QCH_CON_SSMT_D0_AUR_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_AUR_QCH, QCH_CON_SSMT_D1_AUR_QCH_ENABLE, QCH_CON_SSMT_D1_AUR_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_P_AUR_QCH, QCH_CON_SSMT_P_AUR_QCH_ENABLE, QCH_CON_SSMT_P_AUR_QCH_CLOCK_REQ, QCH_CON_SSMT_P_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_AUR_QCH_S0, QCH_CON_SYSMMU_S0_AUR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_AUR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_AUR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_AUR_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_AUR_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AUR_QCH, QCH_CON_SYSREG_AUR_QCH_ENABLE, QCH_CON_SYSREG_AUR_QCH_CLOCK_REQ, QCH_CON_SYSREG_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_P0_AUR_QCH, QCH_CON_UASC_P0_AUR_QCH_ENABLE, QCH_CON_UASC_P0_AUR_QCH_CLOCK_REQ, QCH_CON_UASC_P0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_P1_AUR_QCH, QCH_CON_UASC_P1_AUR_QCH_ENABLE, QCH_CON_UASC_P1_AUR_QCH_CLOCK_REQ, QCH_CON_UASC_P1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BW_QCH, DMYQCH_CON_BW_QCH_ENABLE, DMYQCH_CON_BW_QCH_CLOCK_REQ, DMYQCH_CON_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BW_CMU_BW_QCH, QCH_CON_BW_CMU_BW_QCH_ENABLE, QCH_CON_BW_CMU_BW_QCH_CLOCK_REQ, QCH_CON_BW_CMU_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BW_QCH, QCH_CON_D_TZPC_BW_QCH_ENABLE, QCH_CON_D_TZPC_BW_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_BW_QCH, QCH_CON_GPC_BW_QCH_ENABLE, QCH_CON_GPC_BW_QCH_CLOCK_REQ, QCH_CON_GPC_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_BW_QCH, QCH_CON_LH_AXI_MI_IP_BW_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_BW_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_BW_QCH, QCH_CON_LH_AXI_SI_D_BW_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_BW_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_BW_QCH, QCH_CON_LH_AXI_SI_IP_BW_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_BW_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_BW_QCH, QCH_CON_PPMU_BW_QCH_ENABLE, QCH_CON_PPMU_BW_QCH_CLOCK_REQ, QCH_CON_PPMU_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_BW_QCH, QCH_CON_SLH_AXI_MI_P_BW_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_BW_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_BW_QCH, QCH_CON_SSMT_BW_QCH_ENABLE, QCH_CON_SSMT_BW_QCH_CLOCK_REQ, QCH_CON_SSMT_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_BW_QCH, QCH_CON_SYSMMU_S0_BW_QCH_ENABLE, QCH_CON_SYSMMU_S0_BW_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_BW_QCH, QCH_CON_SYSMMU_S0_PMMU0_BW_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_BW_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BW_QCH, QCH_CON_SYSREG_BW_QCH_ENABLE, QCH_CON_SYSREG_BW_QCH_CLOCK_REQ, QCH_CON_SYSREG_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_BW_QCH, QCH_CON_TREX_D_BW_QCH_ENABLE, QCH_CON_TREX_D_BW_QCH_CLOCK_REQ, QCH_CON_TREX_D_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_BW_QCH, QCH_CON_UASC_BW_QCH_ENABLE, QCH_CON_UASC_BW_QCH_CLOCK_REQ, QCH_CON_UASC_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK6, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK7, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_QCH, DMYQCH_CON_OTP_QCH_ENABLE, DMYQCH_CON_OTP_QCH_CLOCK_REQ, DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD0_APBIF_CPUCL0_QCH, QCH_CON_ADD0_APBIF_CPUCL0_QCH_ENABLE, QCH_CON_ADD0_APBIF_CPUCL0_QCH_CLOCK_REQ, QCH_CON_ADD0_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD0_CPUCL0_QCH_CH, DMYQCH_CON_ADD0_CPUCL0_QCH_CH_ENABLE, DMYQCH_CON_ADD0_CPUCL0_QCH_CH_CLOCK_REQ, DMYQCH_CON_ADD0_CPUCL0_QCH_CH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BPS_CPUCL0_QCH, QCH_CON_BPS_CPUCL0_QCH_ENABLE, QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GIC, QCH_CON_CLUSTER0_QCH_GIC_ENABLE, QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPH, QCH_CON_CLUSTER0_QCH_PERIPH_ENABLE, QCH_CON_CLUSTER0_QCH_PERIPH_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PERIPH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PDBGCLK, QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GCLK0, QCH_CON_CLUSTER0_QCH_GCLK0_ENABLE, QCH_CON_CLUSTER0_QCH_GCLK0_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_COMPLEX0, QCH_CON_CLUSTER0_QCH_COMPLEX0_ENABLE, QCH_CON_CLUSTER0_QCH_COMPLEX0_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_COMPLEX0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_CORE0, QCH_CON_CLUSTER0_QCH_CORE0_ENABLE, QCH_CON_CLUSTER0_QCH_CORE0_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_CORE0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_CORE1, QCH_CON_CLUSTER0_QCH_CORE1_ENABLE, QCH_CON_CLUSTER0_QCH_CORE1_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_CORE1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_COMPLEX1, QCH_CON_CLUSTER0_QCH_COMPLEX1_ENABLE, QCH_CON_CLUSTER0_QCH_COMPLEX1_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_COMPLEX1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_CORE2, QCH_CON_CLUSTER0_QCH_CORE2_ENABLE, QCH_CON_CLUSTER0_QCH_CORE2_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_CORE2_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_CORE3, QCH_CON_CLUSTER0_QCH_CORE3_ENABLE, QCH_CON_CLUSTER0_QCH_CORE3_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_CORE3_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PPU, QCH_CON_CLUSTER0_QCH_PPU_ENABLE, QCH_CON_CLUSTER0_QCH_PPU_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_QCH, QCH_CON_CSSYS_QCH_ENABLE, QCH_CON_CSSYS_QCH_CLOCK_REQ, QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_CPUCL0_QCH, QCH_CON_GPC_CPUCL0_QCH_ENABLE, QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_LD_EH_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D2_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D3_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT1_BOOKER_QCH, QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT0_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT1_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AOC_QCH, QCH_CON_LH_ATB_MI_LT_AOC_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AOC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AOC_CU_QCH, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AUR_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_G3D_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_GSA_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_QCH, QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_CU_QCH, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_SLC_QCH, QCH_CON_LH_ATB_MI_T_SLC_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_SLC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_SLC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_SLC_CU_QCH, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT1_BOOKER_QCH, QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AOC_CU_QCH, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_CU_QCH, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_SLC_CU_QCH, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_CSSYS_CD_QCH, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ID_PPU_QCH, QCH_CON_LH_AXI_MI_ID_PPU_QCH_ENABLE, QCH_CON_LH_AXI_MI_ID_PPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ID_PPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_BOOKER_QCH, QCH_CON_LH_AXI_MI_IG_BOOKER_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_BOOKER_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_BOOKER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_CSSYS_QCH, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_HSI0_QCH, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_STM_QCH, QCH_CON_LH_AXI_MI_IG_STM_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_STM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_BOOKER_QCH, QCH_CON_LH_AXI_MI_IP_BOOKER_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_BOOKER_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_BOOKER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_ETR_HSI0_CD_QCH, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_CPUCL0_CU_QCH, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_CSSYS_CD_QCH, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ID_PPU_QCH, QCH_CON_LH_AXI_SI_ID_PPU_QCH_ENABLE, QCH_CON_LH_AXI_SI_ID_PPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ID_PPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_BOOKER_QCH, QCH_CON_LH_AXI_SI_IG_BOOKER_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_BOOKER_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_BOOKER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_CSSYS_QCH, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_HSI0_QCH, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_STM_QCH, QCH_CON_LH_AXI_SI_IG_STM_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_STM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_BOOKER_QCH, QCH_CON_LH_AXI_SI_IP_BOOKER_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_BOOKER_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_BOOKER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_CPUCL1_QCH, QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_CPUCL2_QCH, QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_ETR_HSI0_CD_QCH, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_CPUCL0_HSI1_QCH, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_CPUCL0_HSI2_QCH, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_CPUCL0_CU_QCH, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_CPUCL0_NOCL0_QCH, QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRET_CLUSTER0_0_QCH, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_ENABLE, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRET_CLUSTER0_1_QCH, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_ENABLE, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRUN_CLUSTER0_0_QCH, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_ENABLE, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRUN_CLUSTER0_1_QCH, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_ENABLE, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_D0_QCH, QCH_CON_PPMU_CPUCL0_D0_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_D1_QCH, QCH_CON_PPMU_CPUCL0_D1_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_D2_QCH, QCH_CON_PPMU_CPUCL0_D2_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_D2_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_D3_QCH, QCH_CON_PPMU_CPUCL0_D3_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_D3_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER0_NRESET_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_S0_CPUCL0_QCH_S0, QCH_CON_S2MPU_S0_CPUCL0_QCH_S0_ENABLE, QCH_CON_S2MPU_S0_CPUCL0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_S0_CPUCL0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_S0_PMMU0_CPUCL0_QCH, QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_ENABLE, QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH, QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_G_CSSYS_QCH, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LG_ETR_HSI0_QCH, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_CPUCL0_QCH, QCH_CON_SSMT_CPUCL0_QCH_ENABLE, QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD1_APBIF_CPUCL1_QCH, QCH_CON_ADD1_APBIF_CPUCL1_QCH_ENABLE, QCH_CON_ADD1_APBIF_CPUCL1_QCH_CLOCK_REQ, QCH_CON_ADD1_APBIF_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE4CLK, QCH_CON_CPUCL1_QCH_CORE4CLK_ENABLE, QCH_CON_CPUCL1_QCH_CORE4CLK_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE4CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE5CLK, QCH_CON_CPUCL1_QCH_CORE5CLK_ENABLE, QCH_CON_CPUCL1_QCH_CORE5CLK_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE5CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE6CLK, QCH_CON_CPUCL1_QCH_CORE6CLK_ENABLE, QCH_CON_CPUCL1_QCH_CORE6CLK_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE6CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE7CLK, QCH_CON_CPUCL1_QCH_CORE7CLK_ENABLE, QCH_CON_CPUCL1_QCH_CORE7CLK_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE7CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_CPUCL1_QCH, QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD2_APBIF_CPUCL2_QCH, QCH_CON_ADD2_APBIF_CPUCL2_QCH_ENABLE, QCH_CON_ADD2_APBIF_CPUCL2_QCH_CLOCK_REQ, QCH_CON_ADD2_APBIF_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_QCH_CORE8CLK, QCH_CON_CPUCL2_QCH_CORE8CLK_ENABLE, QCH_CON_CPUCL2_QCH_CORE8CLK_CLOCK_REQ, QCH_CON_CPUCL2_QCH_CORE8CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_CMU_CPUCL2_QCH, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_CPUCL2_QCH, QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH, QCH_CON_DPUB_QCH_ENABLE, QCH_CON_DPUB_QCH_CLOCK_REQ, QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_OSC_DSIM0, QCH_CON_DPUB_QCH_OSC_DSIM0_ENABLE, QCH_CON_DPUB_QCH_OSC_DSIM0_CLOCK_REQ, QCH_CON_DPUB_QCH_OSC_DSIM0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_OSC_DSIM1, QCH_CON_DPUB_QCH_OSC_DSIM1_ENABLE, QCH_CON_DPUB_QCH_OSC_DSIM1_CLOCK_REQ, QCH_CON_DPUB_QCH_OSC_DSIM1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_ALV_DSIM0, QCH_CON_DPUB_QCH_ALV_DSIM0_ENABLE, QCH_CON_DPUB_QCH_ALV_DSIM0_CLOCK_REQ, QCH_CON_DPUB_QCH_ALV_DSIM0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_ALV_DSIM1, QCH_CON_DPUB_QCH_ALV_DSIM1_ENABLE, QCH_CON_DPUB_QCH_ALV_DSIM1_CLOCK_REQ, QCH_CON_DPUB_QCH_ALV_DSIM1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_CMU_DPUB_QCH, QCH_CON_DPUB_CMU_DPUB_QCH_ENABLE, QCH_CON_DPUB_CMU_DPUB_QCH_CLOCK_REQ, QCH_CON_DPUB_CMU_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUB_QCH, QCH_CON_D_TZPC_DPUB_QCH_ENABLE, QCH_CON_D_TZPC_DPUB_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DPUB_QCH, QCH_CON_GPC_DPUB_QCH_ENABLE, QCH_CON_GPC_DPUB_QCH_CLOCK_REQ, QCH_CON_GPC_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPUB_QCH, QCH_CON_SLH_AXI_MI_P_DPUB_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUB_QCH, QCH_CON_SYSREG_DPUB_QCH_ENABLE, QCH_CON_SYSREG_DPUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_QCH_DPUF, QCH_CON_DPUF0_QCH_DPUF_ENABLE, QCH_CON_DPUF0_QCH_DPUF_CLOCK_REQ, QCH_CON_DPUF0_QCH_DPUF_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_QCH_SRAMC, QCH_CON_DPUF0_QCH_SRAMC_ENABLE, QCH_CON_DPUF0_QCH_SRAMC_CLOCK_REQ, QCH_CON_DPUF0_QCH_SRAMC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_CMU_DPUF0_QCH, QCH_CON_DPUF0_CMU_DPUF0_QCH_ENABLE, QCH_CON_DPUF0_CMU_DPUF0_QCH_CLOCK_REQ, QCH_CON_DPUF0_CMU_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUF0_QCH, QCH_CON_D_TZPC_DPUF0_QCH_ENABLE, QCH_CON_D_TZPC_DPUF0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DPUF0_QCH, QCH_CON_GPC_DPUF0_QCH_ENABLE, QCH_CON_GPC_DPUF0_QCH_CLOCK_REQ, QCH_CON_GPC_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD0_DPUF1_DPUF0_QCH, QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD1_DPUF1_DPUF0_QCH, QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_DPUF0_QCH, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_DPUF0_QCH, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUF0_QCH, QCH_CON_PPMU_D0_DPUF0_QCH_ENABLE, QCH_CON_PPMU_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUF0_QCH, QCH_CON_PPMU_D1_DPUF0_QCH_ENABLE, QCH_CON_PPMU_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPUF0_QCH, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_DPUF0_QCH, QCH_CON_SSMT_D0_DPUF0_QCH_ENABLE, QCH_CON_SSMT_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_DPUF0_QCH, QCH_CON_SSMT_D1_DPUF0_QCH_ENABLE, QCH_CON_SSMT_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_DPUF0_QCH_S0, QCH_CON_SYSMMU_S0_DPUF0_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_DPUF0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_DPUF0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_DPUF0_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_DPUF0_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUF0_QCH, QCH_CON_SYSREG_DPUF0_QCH_ENABLE, QCH_CON_SYSREG_DPUF0_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_QCH_DPUF, QCH_CON_DPUF1_QCH_DPUF_ENABLE, QCH_CON_DPUF1_QCH_DPUF_CLOCK_REQ, QCH_CON_DPUF1_QCH_DPUF_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_QCH_SRAMC, QCH_CON_DPUF1_QCH_SRAMC_ENABLE, QCH_CON_DPUF1_QCH_SRAMC_CLOCK_REQ, QCH_CON_DPUF1_QCH_SRAMC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_CMU_DPUF1_QCH, QCH_CON_DPUF1_CMU_DPUF1_QCH_ENABLE, QCH_CON_DPUF1_CMU_DPUF1_QCH_CLOCK_REQ, QCH_CON_DPUF1_CMU_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUF1_QCH, QCH_CON_D_TZPC_DPUF1_QCH_ENABLE, QCH_CON_D_TZPC_DPUF1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DPUF1_QCH, QCH_CON_GPC_DPUF1_QCH_ENABLE, QCH_CON_GPC_DPUF1_QCH_CLOCK_REQ, QCH_CON_GPC_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD0_DPUF1_DPUF0_QCH, QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD1_DPUF1_DPUF0_QCH, QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUF1_QCH, QCH_CON_PPMU_D0_DPUF1_QCH_ENABLE, QCH_CON_PPMU_D0_DPUF1_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUF1_QCH, QCH_CON_PPMU_D1_DPUF1_QCH_ENABLE, QCH_CON_PPMU_D1_DPUF1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPUF1_QCH, QCH_CON_SLH_AXI_MI_P_DPUF1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPUF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_DPUF1_QCH, QCH_CON_SSMT_D0_DPUF1_QCH_ENABLE, QCH_CON_SSMT_D0_DPUF1_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_DPUF1_QCH, QCH_CON_SSMT_D1_DPUF1_QCH_ENABLE, QCH_CON_SSMT_D1_DPUF1_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_DPUF1_QCH_S0, QCH_CON_SYSMMU_S0_DPUF1_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_DPUF1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_DPUF1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_DPUF1_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_DPUF1_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUF1_QCH, QCH_CON_SYSREG_DPUF1_QCH_ENABLE, QCH_CON_SYSREG_DPUF1_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_EH_QCH, QCH_CON_D_TZPC_EH_QCH_ENABLE, QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ, QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(EH_QCH, QCH_CON_EH_QCH_ENABLE, QCH_CON_EH_QCH_CLOCK_REQ, QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(EH_CMU_EH_QCH, QCH_CON_EH_CMU_EH_QCH_ENABLE, QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ, QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_EH_QCH, QCH_CON_GPC_EH_QCH_ENABLE, QCH_CON_GPC_EH_QCH_CLOCK_REQ, QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_LD_EH_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_EH_QCH, QCH_CON_LH_AXI_MI_IP_EH_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_EH_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_EH_CU_QCH, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_EH_QCH, QCH_CON_LH_AXI_SI_IP_EH_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_EH_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_EH_CU_QCH, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_EH_CYCLE_QCH, QCH_CON_PPC_EH_CYCLE_QCH_ENABLE, QCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_EH_EVENT_QCH, QCH_CON_PPC_EH_EVENT_QCH_ENABLE, QCH_CON_PPC_EH_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_EH_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_EH_QCH, QCH_CON_PPMU_EH_QCH_ENABLE, QCH_CON_PPMU_EH_QCH_CLOCK_REQ, QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_EH_QCH, QCH_CON_QE_EH_QCH_ENABLE, QCH_CON_QE_EH_QCH_CLOCK_REQ, QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_EH_QCH, QCH_CON_SLH_AXI_MI_P_EH_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_EH_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_EH_QCH, QCH_CON_SSMT_EH_QCH_ENABLE, QCH_CON_SSMT_EH_QCH_CLOCK_REQ, QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_EH_QCH, QCH_CON_SYSMMU_S0_EH_QCH_ENABLE, QCH_CON_SYSMMU_S0_EH_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_EH_QCH, QCH_CON_SYSMMU_S0_PMMU0_EH_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_EH_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_EH_QCH, QCH_CON_SYSREG_EH_QCH_ENABLE, QCH_CON_SYSREG_EH_QCH_CLOCK_REQ, QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_EH_QCH, QCH_CON_UASC_EH_QCH_ENABLE, QCH_CON_UASC_EH_QCH_CLOCK_REQ, QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G2D_QCH, QCH_CON_D_TZPC_G2D_QCH_ENABLE, QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_QCH, QCH_CON_G2D_QCH_ENABLE, QCH_CON_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_CMU_G2D_QCH, QCH_CON_G2D_CMU_G2D_QCH_ENABLE, QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G2D_QCH, QCH_CON_GPC_G2D_QCH_ENABLE, QCH_CON_GPC_G2D_QCH_CLOCK_REQ, QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG_QCH, QCH_CON_JPEG_QCH_ENABLE, QCH_CON_JPEG_QCH_CLOCK_REQ, QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D2_G2D_QCH, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_G2D0_JPEG_QCH, QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_G2D1_JPEG_QCH, QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_JPEG_G2D0_QCH, QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_JPEG_G2D1_QCH, QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_G2D0_JPEG_QCH, QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_G2D1_JPEG_QCH, QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_JPEG_G2D0_QCH, QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_JPEG_G2D1_QCH, QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_G2D_QCH, QCH_CON_LH_AXI_SI_D0_G2D_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_G2D_QCH, QCH_CON_LH_AXI_SI_D1_G2D_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_G2D_QCH, QCH_CON_PPMU_D0_G2D_QCH_ENABLE, QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_G2D_QCH, QCH_CON_PPMU_D1_G2D_QCH_ENABLE, QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_G2D_QCH, QCH_CON_PPMU_D2_G2D_QCH_ENABLE, QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G2D_QCH, QCH_CON_SLH_AXI_MI_P_G2D_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G2D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_G2D_QCH, QCH_CON_SSMT_D0_G2D_QCH_ENABLE, QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_G2D_QCH, QCH_CON_SSMT_D1_G2D_QCH_ENABLE, QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_G2D_QCH, QCH_CON_SSMT_D2_G2D_QCH_ENABLE, QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_G2D_QCH, QCH_CON_SYSMMU_S0_G2D_QCH_ENABLE, QCH_CON_SYSMMU_S0_G2D_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_G2D_QCH, QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_G2D_QCH, QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU2_G2D_QCH, QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G2D_QCH, QCH_CON_SYSREG_G2D_QCH_ENABLE, QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_G3D_QCH, QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_G3D_QCH, DMYQCH_CON_ADD_G3D_QCH_ENABLE, DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_DAP_G_GPU_QCH, DMYQCH_CON_ADM_DAP_G_GPU_QCH_ENABLE, DMYQCH_CON_ADM_DAP_G_GPU_QCH_CLOCK_REQ, DMYQCH_CON_ADM_DAP_G_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G3D_QCH, QCH_CON_GPC_G3D_QCH_ENABLE, QCH_CON_GPC_G3D_QCH_CLOCK_REQ, QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH, QCH_CON_GPU_QCH_ENABLE, QCH_CON_GPU_QCH_CLOCK_REQ, QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_G3D_QCH, QCH_CON_LH_ACEL_SI_D0_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_G3D_QCH, QCH_CON_LH_ACEL_SI_D1_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D2_G3D_QCH, QCH_CON_LH_ACEL_SI_D2_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D2_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D3_G3D_QCH, QCH_CON_LH_ACEL_SI_D3_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D3_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_G3D_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_G3D_QCH, QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_G3D_CU_QCH, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_G3D_QCH, QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_G3D_CU_QCH, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D0_QCH, QCH_CON_PPCFW_G3D0_QCH_ENABLE, QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D1_QCH, QCH_CON_PPCFW_G3D1_QCH_ENABLE, QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D_D0_QCH, QCH_CON_PPMU_G3D_D0_QCH_ENABLE, QCH_CON_PPMU_G3D_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D_D1_QCH, QCH_CON_PPMU_G3D_D1_QCH_ENABLE, QCH_CON_PPMU_G3D_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D_D2_QCH, QCH_CON_PPMU_G3D_D2_QCH_ENABLE, QCH_CON_PPMU_G3D_D2_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D_D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D_D3_QCH, QCH_CON_PPMU_G3D_D3_QCH_ENABLE, QCH_CON_PPMU_G3D_D3_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D_D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3D_DD_QCH, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G3D_QCH, QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_G3DMMU_QCH, QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D0_QCH, QCH_CON_SSMT_G3D0_QCH_ENABLE, QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D1_QCH, QCH_CON_SSMT_G3D1_QCH_ENABLE, QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D2_QCH, QCH_CON_SSMT_G3D2_QCH_ENABLE, QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D3_QCH, QCH_CON_SSMT_G3D3_QCH_ENABLE, QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_G3D_QCH_S0, QCH_CON_SYSMMU_S0_G3D_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_G3D_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_G3D_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_G3D_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_G3D_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU2_G3D_QCH_S0, QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU3_G3D_QCH_S0, QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_G3D_QCH, QCH_CON_UASC_G3D_QCH_ENABLE, QCH_CON_UASC_G3D_QCH_CLOCK_REQ, QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_GDC_QCH, QCH_CON_D_TZPC_GDC_QCH_ENABLE, QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC0_QCH_CLK, QCH_CON_GDC0_QCH_CLK_ENABLE, QCH_CON_GDC0_QCH_CLK_CLOCK_REQ, QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC0_QCH_C2CLK, QCH_CON_GDC0_QCH_C2CLK_ENABLE, QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ, QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_CLK, QCH_CON_GDC1_QCH_CLK_ENABLE, QCH_CON_GDC1_QCH_CLK_CLOCK_REQ, QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_C2CLK, QCH_CON_GDC1_QCH_C2CLK_ENABLE, QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ, QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC_CMU_GDC_QCH, QCH_CON_GDC_CMU_GDC_QCH_ENABLE, QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ, QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_GDC_QCH, QCH_CON_GPC_GDC_QCH_ENABLE, QCH_CON_GPC_GDC_QCH_CLOCK_REQ, QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_GDC0_GDC1_QCH, QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_GDC1_GDC0_QCH, QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_GDC1_LME_QCH, QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_ID_LME_GDC1_QCH, QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH_ENABLE, QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_GDC0_GDC1_QCH, QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_GDC1_GDC0_QCH, QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_GDC1_LME_QCH, QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_ID_LME_GDC1_QCH, QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH_ENABLE, QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_RGBP_GDC_QCH, QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_GDC_QCH, QCH_CON_LH_AXI_SI_D0_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_GDC_QCH, QCH_CON_LH_AXI_SI_D1_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_GDC_QCH, QCH_CON_LH_AXI_SI_D2_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LME_QCH_CLK, QCH_CON_LME_QCH_CLK_ENABLE, QCH_CON_LME_QCH_CLK_CLOCK_REQ, QCH_CON_LME_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_GDC0_QCH, QCH_CON_PPMU_D0_GDC0_QCH_ENABLE, QCH_CON_PPMU_D0_GDC0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_GDC1_QCH, QCH_CON_PPMU_D0_GDC1_QCH_ENABLE, QCH_CON_PPMU_D0_GDC1_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_GDC0_QCH, QCH_CON_PPMU_D2_GDC0_QCH_ENABLE, QCH_CON_PPMU_D2_GDC0_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_GDC1_QCH, QCH_CON_PPMU_D2_GDC1_QCH_ENABLE, QCH_CON_PPMU_D2_GDC1_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_GDC0_QCH, QCH_CON_PPMU_D4_GDC0_QCH_ENABLE, QCH_CON_PPMU_D4_GDC0_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_GDC1_QCH, QCH_CON_PPMU_D4_GDC1_QCH_ENABLE, QCH_CON_PPMU_D4_GDC1_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_LME_QCH, QCH_CON_PPMU_D_LME_QCH_ENABLE, QCH_CON_PPMU_D_LME_QCH_CLOCK_REQ, QCH_CON_PPMU_D_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_GDC0_QCH, QCH_CON_QE_D0_GDC0_QCH_ENABLE, QCH_CON_QE_D0_GDC0_QCH_CLOCK_REQ, QCH_CON_QE_D0_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_GDC1_QCH, QCH_CON_QE_D0_GDC1_QCH_ENABLE, QCH_CON_QE_D0_GDC1_QCH_CLOCK_REQ, QCH_CON_QE_D0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_GDC0_QCH, QCH_CON_QE_D2_GDC0_QCH_ENABLE, QCH_CON_QE_D2_GDC0_QCH_CLOCK_REQ, QCH_CON_QE_D2_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_GDC1_QCH, QCH_CON_QE_D2_GDC1_QCH_ENABLE, QCH_CON_QE_D2_GDC1_QCH_CLOCK_REQ, QCH_CON_QE_D2_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_GDC0_QCH, QCH_CON_QE_D4_GDC0_QCH_ENABLE, QCH_CON_QE_D4_GDC0_QCH_CLOCK_REQ, QCH_CON_QE_D4_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_GDC1_QCH, QCH_CON_QE_D4_GDC1_QCH_ENABLE, QCH_CON_QE_D4_GDC1_QCH_CLOCK_REQ, QCH_CON_QE_D4_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_GDC_QCH, QCH_CON_SLH_AXI_MI_P_GDC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_GDC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_GDC0_QCH, QCH_CON_SSMT_D0_GDC0_QCH_ENABLE, QCH_CON_SSMT_D0_GDC0_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_GDC1_QCH, QCH_CON_SSMT_D0_GDC1_QCH_ENABLE, QCH_CON_SSMT_D0_GDC1_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_GDC0_QCH, QCH_CON_SSMT_D2_GDC0_QCH_ENABLE, QCH_CON_SSMT_D2_GDC0_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_GDC1_QCH, QCH_CON_SSMT_D2_GDC1_QCH_ENABLE, QCH_CON_SSMT_D2_GDC1_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_GDC0_QCH, QCH_CON_SSMT_D4_GDC0_QCH_ENABLE, QCH_CON_SSMT_D4_GDC0_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_GDC1_QCH, QCH_CON_SSMT_D4_GDC1_QCH_ENABLE, QCH_CON_SSMT_D4_GDC1_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D_LME_QCH, QCH_CON_SSMT_D_LME_QCH_ENABLE, QCH_CON_SSMT_D_LME_QCH_CLOCK_REQ, QCH_CON_SSMT_D_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_GDC_QCH_S0, QCH_CON_SYSMMU_S0_GDC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_GDC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_GDC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_GDC_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_GDC_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU2_GDC_QCH_S0, QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GDC_QCH, QCH_CON_SYSREG_GDC_QCH_ENABLE, QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ, QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_GSACORE_QCH, QCH_CON_BAAW_GSACORE_QCH_ENABLE, QCH_CON_BAAW_GSACORE_QCH_CLOCK_REQ, QCH_CON_BAAW_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CA32_GSACORE_QCH, DMYQCH_CON_CA32_GSACORE_QCH_ENABLE, DMYQCH_CON_CA32_GSACORE_QCH_CLOCK_REQ, DMYQCH_CON_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMA_GSACORE_QCH, QCH_CON_DMA_GSACORE_QCH_ENABLE, QCH_CON_DMA_GSACORE_QCH_CLOCK_REQ, QCH_CON_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_GSACORE_QCH, QCH_CON_GIC_GSACORE_QCH_ENABLE, QCH_CON_GIC_GSACORE_QCH_CLOCK_REQ, QCH_CON_GIC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_GSACORE0_QCH, QCH_CON_GPIO_GSACORE0_QCH_ENABLE, QCH_CON_GPIO_GSACORE0_QCH_CLOCK_REQ, QCH_CON_GPIO_GSACORE0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_GSACORE1_QCH, QCH_CON_GPIO_GSACORE1_QCH_ENABLE, QCH_CON_GPIO_GSACORE1_QCH_CLOCK_REQ, QCH_CON_GPIO_GSACORE1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_GSACORE2_QCH, QCH_CON_GPIO_GSACORE2_QCH_ENABLE, QCH_CON_GPIO_GSACORE2_QCH_CLOCK_REQ, QCH_CON_GPIO_GSACORE2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_GSACORE3_QCH, QCH_CON_GPIO_GSACORE3_QCH_ENABLE, QCH_CON_GPIO_GSACORE3_QCH_CLOCK_REQ, QCH_CON_GPIO_GSACORE3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSACORE_CMU_GSACORE_QCH, QCH_CON_GSACORE_CMU_GSACORE_QCH_ENABLE, QCH_CON_GSACORE_CMU_GSACORE_QCH_CLOCK_REQ, QCH_CON_GSACORE_CMU_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_GSACORE_QCH, QCH_CON_INTMEM_GSACORE_QCH_ENABLE, QCH_CON_INTMEM_GSACORE_QCH_CLOCK_REQ, QCH_CON_INTMEM_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(KDN_GSACORE_QCH, QCH_CON_KDN_GSACORE_QCH_ENABLE, QCH_CON_KDN_GSACORE_QCH_CLOCK_REQ, QCH_CON_KDN_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_CA32_GIC_QCH, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_ENABLE, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_GIC_CA32_QCH, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_ENABLE, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_CA32_GIC_QCH, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_ENABLE, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_GIC_CA32_QCH, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_ENABLE, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_GSA_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ID_SC_GSACORE_QCH, QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_I_DAP_GSA_QCH, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ID_GME_GSA_QCH, QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ID_SC_GSACORE_QCH, QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_GSA_QCH, QCH_CON_LH_AXI_SI_IP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_GSACORE_QCH, QCH_CON_OTP_CON_GSACORE_QCH_ENABLE, QCH_CON_OTP_CON_GSACORE_QCH_CLOCK_REQ, QCH_CON_OTP_CON_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_GSACORE0_QCH, QCH_CON_PPMU_GSACORE0_QCH_ENABLE, QCH_CON_PPMU_GSACORE0_QCH_CLOCK_REQ, QCH_CON_PPMU_GSACORE0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_GSACORE1_QCH, QCH_CON_PPMU_GSACORE1_QCH_ENABLE, QCH_CON_PPMU_GSACORE1_QCH_CLOCK_REQ, QCH_CON_PPMU_GSACORE1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PUF_GSACORE_QCH, DMYQCH_CON_PUF_GSACORE_QCH_ENABLE, DMYQCH_CON_PUF_GSACORE_QCH_CLOCK_REQ, DMYQCH_CON_PUF_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CA32_GSACORE_QCH, QCH_CON_QE_CA32_GSACORE_QCH_ENABLE, QCH_CON_QE_CA32_GSACORE_QCH_CLOCK_REQ, QCH_CON_QE_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DMA_GSACORE_QCH, QCH_CON_QE_DMA_GSACORE_QCH_ENABLE, QCH_CON_QE_DMA_GSACORE_QCH_CLOCK_REQ, QCH_CON_QE_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SC_GSACORE_QCH, QCH_CON_QE_SC_GSACORE_QCH_ENABLE, QCH_CON_QE_SC_GSACORE_QCH_CLOCK_REQ, QCH_CON_QE_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RESETMON_GSACORE_QCH, QCH_CON_RESETMON_GSACORE_QCH_ENABLE, QCH_CON_RESETMON_GSACORE_QCH_CLOCK_REQ, QCH_CON_RESETMON_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SC_GSACORE_QCH, QCH_CON_SC_GSACORE_QCH_ENABLE, QCH_CON_SC_GSACORE_QCH_CLOCK_REQ, QCH_CON_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_FPS_GSACORE_QCH, QCH_CON_SPI_FPS_GSACORE_QCH_ENABLE, QCH_CON_SPI_FPS_GSACORE_QCH_CLOCK_REQ, QCH_CON_SPI_FPS_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_GSC_GSACORE_QCH, QCH_CON_SPI_GSC_GSACORE_QCH_ENABLE, QCH_CON_SPI_GSC_GSACORE_QCH_CLOCK_REQ, QCH_CON_SPI_GSC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSACORE_QCH, QCH_CON_SYSREG_GSACORE_QCH_ENABLE, QCH_CON_SYSREG_GSACORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UART_GSACORE_QCH, QCH_CON_UART_GSACORE_QCH_ENABLE, QCH_CON_UART_GSACORE_QCH_CLOCK_REQ, QCH_CON_UART_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_GSACORE_QCH, QCH_CON_WDT_GSACORE_QCH_ENABLE, QCH_CON_WDT_GSACORE_QCH_CLOCK_REQ, QCH_CON_WDT_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UGME_QCH, QCH_CON_UGME_QCH_ENABLE, QCH_CON_UGME_QCH_CLOCK_REQ, QCH_CON_UGME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_GSACTRL_QCH, QCH_CON_APBIF_GPIO_GSACTRL_QCH_ENABLE, QCH_CON_APBIF_GPIO_GSACTRL_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DAP_GSACTRL_QCH, DMYQCH_CON_DAP_GSACTRL_QCH_ENABLE, DMYQCH_CON_DAP_GSACTRL_QCH_CLOCK_REQ, DMYQCH_CON_DAP_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_GSACTRL_QCH, QCH_CON_GPC_GSACTRL_QCH_ENABLE, QCH_CON_GPC_GSACTRL_QCH_CLOCK_REQ, QCH_CON_GPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSACTRL_CMU_GSACTRL_QCH, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_ENABLE, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_CLOCK_REQ, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_GSACTRL_QCH, QCH_CON_INTMEM_GSACTRL_QCH_ENABLE, QCH_CON_INTMEM_GSACTRL_QCH_CLOCK_REQ, QCH_CON_INTMEM_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ID_GME_GSA_QCH, QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_GSA_QCH, QCH_CON_LH_AXI_MI_IP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_GSA_CU_QCH, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_GSA_QCH, QCH_CON_LH_AXI_SI_D_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_I_DAP_GSA_QCH, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_GSA_CU_QCH, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2AOC_QCH, QCH_CON_MAILBOX_GSA2AOC_QCH_ENABLE, QCH_CON_MAILBOX_GSA2AOC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2AUR_QCH, QCH_CON_MAILBOX_GSA2AUR_QCH_ENABLE, QCH_CON_MAILBOX_GSA2AUR_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2NONTZ_QCH, QCH_CON_MAILBOX_GSA2NONTZ_QCH_ENABLE, QCH_CON_MAILBOX_GSA2NONTZ_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2NONTZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2TPU_QCH, QCH_CON_MAILBOX_GSA2TPU_QCH_ENABLE, QCH_CON_MAILBOX_GSA2TPU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2TZ_QCH, QCH_CON_MAILBOX_GSA2TZ_QCH_ENABLE, QCH_CON_MAILBOX_GSA2TZ_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2TZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_GSA_QCH, QCH_CON_PMU_GSA_QCH_ENABLE, QCH_CON_PMU_GSA_QCH_CLOCK_REQ, QCH_CON_PMU_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_GSACTRL_QCH, QCH_CON_SECJTAG_GSACTRL_QCH_ENABLE, QCH_CON_SECJTAG_GSACTRL_QCH_CLOCK_REQ, QCH_CON_SECJTAG_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_GSA_QCH, QCH_CON_SLH_AXI_MI_P_GSA_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_GSA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_GSACTRL_QCH, QCH_CON_SSMT_GSACTRL_QCH_ENABLE, QCH_CON_SSMT_GSACTRL_QCH_CLOCK_REQ, QCH_CON_SSMT_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_GSA_ZM_QCH, QCH_CON_SYSMMU_S0_GSA_ZM_QCH_ENABLE, QCH_CON_SYSMMU_S0_GSA_ZM_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_GSA_ZM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_GSA_ZM_QCH, QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSACTRL_QCH, QCH_CON_SYSREG_GSACTRL_QCH_ENABLE, QCH_CON_SYSREG_GSACTRL_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSACTRLEXT_QCH, QCH_CON_SYSREG_GSACTRLEXT_QCH_ENABLE, QCH_CON_SYSREG_GSACTRLEXT_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSACTRLEXT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_GSACTRL_QCH, QCH_CON_TIMER_GSACTRL_QCH_ENABLE, QCH_CON_TIMER_GSACTRL_QCH_CLOCK_REQ, QCH_CON_TIMER_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TZPC_GSACTRL_QCH, QCH_CON_TZPC_GSACTRL_QCH_ENABLE, QCH_CON_TZPC_GSACTRL_QCH_CLOCK_REQ, QCH_CON_TZPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_GSE_QCH, QCH_CON_D_TZPC_GSE_QCH_ENABLE, QCH_CON_D_TZPC_GSE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_GSE_QCH, QCH_CON_GPC_GSE_QCH_ENABLE, QCH_CON_GPC_GSE_QCH_CLOCK_REQ, QCH_CON_GPC_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSE_QCH_GSE, QCH_CON_GSE_QCH_GSE_ENABLE, QCH_CON_GSE_QCH_GSE_CLOCK_REQ, QCH_CON_GSE_QCH_GSE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSE_QCH_GSE_VOTF, QCH_CON_GSE_QCH_GSE_VOTF_ENABLE, QCH_CON_GSE_QCH_GSE_VOTF_CLOCK_REQ, QCH_CON_GSE_QCH_GSE_VOTF_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSE_CMU_GSE_QCH, QCH_CON_GSE_CMU_GSE_QCH_ENABLE, QCH_CON_GSE_CMU_GSE_QCH_CLOCK_REQ, QCH_CON_GSE_CMU_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_TNR_GSE_QCH, QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_YUVP_GSE_QCH, QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_GSE_QCH, QCH_CON_LH_AXI_SI_D_GSE_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_GSE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_GSE_QCH, QCH_CON_PPMU_D0_GSE_QCH_ENABLE, QCH_CON_PPMU_D0_GSE_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_GSE_QCH, QCH_CON_PPMU_D1_GSE_QCH_ENABLE, QCH_CON_PPMU_D1_GSE_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_GSE_QCH, QCH_CON_PPMU_D2_GSE_QCH_ENABLE, QCH_CON_PPMU_D2_GSE_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_GSE_QCH, QCH_CON_QE_D0_GSE_QCH_ENABLE, QCH_CON_QE_D0_GSE_QCH_CLOCK_REQ, QCH_CON_QE_D0_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_GSE_QCH, QCH_CON_QE_D1_GSE_QCH_ENABLE, QCH_CON_QE_D1_GSE_QCH_CLOCK_REQ, QCH_CON_QE_D1_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_GSE_QCH, QCH_CON_QE_D2_GSE_QCH_ENABLE, QCH_CON_QE_D2_GSE_QCH_CLOCK_REQ, QCH_CON_QE_D2_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_GSE_QCH, QCH_CON_SLH_AXI_MI_P_GSE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_GSE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_GSE_QCH, QCH_CON_SSMT_D0_GSE_QCH_ENABLE, QCH_CON_SSMT_D0_GSE_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_GSE_QCH, QCH_CON_SSMT_D1_GSE_QCH_ENABLE, QCH_CON_SSMT_D1_GSE_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_GSE_QCH, QCH_CON_SSMT_D2_GSE_QCH_ENABLE, QCH_CON_SSMT_D2_GSE_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_GSE_QCH_S0, QCH_CON_SYSMMU_S0_GSE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_GSE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_GSE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_GSE_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSE_QCH, QCH_CON_SYSREG_GSE_QCH_ENABLE, QCH_CON_SYSREG_GSE_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_PCLK, QCH_CON_DP_LINK_QCH_PCLK_ENABLE, QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_GTC_CLK, QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_OSC_CLK, QCH_CON_DP_LINK_QCH_OSC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_OSC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_OSC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI0_QCH, QCH_CON_D_TZPC_HSI0_QCH_ENABLE, QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETR_MIU_QCH_ACLK, QCH_CON_ETR_MIU_QCH_ACLK_ENABLE, QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ, QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETR_MIU_QCH_PCLK, QCH_CON_ETR_MIU_QCH_PCLK_ENABLE, QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ, QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI0_QCH, QCH_CON_GPC_HSI0_QCH_ENABLE, QCH_CON_GPC_HSI0_QCH_CLOCK_REQ, QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI0_CMU_HSI0_QCH, QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C2_HSI0_QCH_PCLK, QCH_CON_I3C2_HSI0_QCH_PCLK_ENABLE, QCH_CON_I3C2_HSI0_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C2_HSI0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C2_HSI0_QCH_SCLK, DMYQCH_CON_I3C2_HSI0_QCH_SCLK_ENABLE, DMYQCH_CON_I3C2_HSI0_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C2_HSI0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C3_HSI0_QCH_PCLK, QCH_CON_I3C3_HSI0_QCH_PCLK_ENABLE, QCH_CON_I3C3_HSI0_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C3_HSI0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C3_HSI0_QCH_SCLK, DMYQCH_CON_I3C3_HSI0_QCH_SCLK_ENABLE, DMYQCH_CON_I3C3_HSI0_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C3_HSI0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI0_QCH, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_ETR_HSI0_CU_QCH, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_AOC_HSI0_CU_QCH, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI0_CU_QCH, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_HSI0_AOC_QCH, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_ETR_HSI0_CU_QCH, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_AOC_HSI0_CU_QCH, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI0_CU_QCH, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_QCH, QCH_CON_PPMU_HSI0_QCH_ENABLE, QCH_CON_PPMU_HSI0_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_ETR_HSI0_QCH, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP_AOC_HSI0_QCH, QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI0_QCH, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI0_QCH, QCH_CON_SSMT_HSI0_QCH_ENABLE, QCH_CON_SSMT_HSI0_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_HSI0_QCH_S0, QCH_CON_SYSMMU_S0_HSI0_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_HSI0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_HSI0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_HSI0_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI0_QCH, QCH_CON_SYSREG_HSI0_QCH_ENABLE, QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_HSI0_LINK_QCH, QCH_CON_UASC_HSI0_LINK_QCH_ENABLE, QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ, QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_SUBCTL, QCH_CON_USB32DRD_QCH_SUBCTL_ENABLE, QCH_CON_USB32DRD_QCH_SUBCTL_CLOCK_REQ, QCH_CON_USB32DRD_QCH_SUBCTL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_LINK, QCH_CON_USB32DRD_QCH_LINK_ENABLE, QCH_CON_USB32DRD_QCH_LINK_CLOCK_REQ, QCH_CON_USB32DRD_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_USBDPPHY_CTRL, QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL_ENABLE, QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL_CLOCK_REQ, QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_EUSBCTL, QCH_CON_USB32DRD_QCH_EUSBCTL_ENABLE, QCH_CON_USB32DRD_QCH_EUSBCTL_CLOCK_REQ, QCH_CON_USB32DRD_QCH_EUSBCTL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_USBDPPHY_TCA, QCH_CON_USB32DRD_QCH_USBDPPHY_TCA_ENABLE, QCH_CON_USB32DRD_QCH_USBDPPHY_TCA_CLOCK_REQ, QCH_CON_USB32DRD_QCH_USBDPPHY_TCA_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_REF, DMYQCH_CON_USB32DRD_QCH_REF_ENABLE, DMYQCH_CON_USB32DRD_QCH_REF_CLOCK_REQ, DMYQCH_CON_USB32DRD_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_EUSBPHY, QCH_CON_USB32DRD_QCH_EUSBPHY_ENABLE, QCH_CON_USB32DRD_QCH_EUSBPHY_CLOCK_REQ, QCH_CON_USB32DRD_QCH_EUSBPHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI0_HSI0_QCH, QCH_CON_USI0_HSI0_QCH_ENABLE, QCH_CON_USI0_HSI0_QCH_CLOCK_REQ, QCH_CON_USI0_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI1_HSI0_QCH, QCH_CON_USI1_HSI0_QCH_ENABLE, QCH_CON_USI1_HSI0_QCH_CLOCK_REQ, QCH_CON_USI1_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI2_HSI0_QCH, QCH_CON_USI2_HSI0_QCH_ENABLE, QCH_CON_USI2_HSI0_QCH_CLOCK_REQ, QCH_CON_USI2_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI3_HSI0_QCH, QCH_CON_USI3_HSI0_QCH_ENABLE, QCH_CON_USI3_HSI0_QCH_CLOCK_REQ, QCH_CON_USI3_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI4_HSI0_QCH, QCH_CON_USI4_HSI0_QCH_ENABLE, QCH_CON_USI4_HSI0_QCH_CLOCK_REQ, QCH_CON_USI4_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI1_QCH, QCH_CON_D_TZPC_HSI1_QCH_ENABLE, QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI1_QCH, QCH_CON_GPC_HSI1_QCH_ENABLE, QCH_CON_GPC_HSI1_QCH_CLOCK_REQ, QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI1_QCH, QCH_CON_GPIO_HSI1_QCH_ENABLE, QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI1_CMU_HSI1_QCH, QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI1_QCH, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_AOC_HSI1_CU_QCH, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_CPUCL0_HSI1_QCH, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI1_CU_QCH, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_HSI1_AOC_QCH, QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_AOC_HSI1_CU_QCH, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI1_CU_QCH, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_DBI, QCH_CON_PCIE_GEN3_0_QCH_DBI_ENABLE, QCH_CON_PCIE_GEN3_0_QCH_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_0_QCH_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_AXI, QCH_CON_PCIE_GEN3_0_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN3_0_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN3_0_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_APB, QCH_CON_PCIE_GEN3_0_QCH_APB_ENABLE, QCH_CON_PCIE_GEN3_0_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_0_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_PCS_APB, QCH_CON_PCIE_GEN3_0_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3_0_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_PMA_APB, QCH_CON_PCIE_GEN3_0_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN3_0_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_UDBG, QCH_CON_PCIE_GEN3_0_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN3_0_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN3_0_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_0_QCH_REF, DMYQCH_CON_PCIE_GEN3_0_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN3_0_QCH_REF_CLOCK_REQ, DMYQCH_CON_PCIE_GEN3_0_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3A_0_QCH, QCH_CON_PCIE_IA_GEN3A_0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3A_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3A_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI1_QCH, QCH_CON_PPMU_HSI1_QCH_ENABLE, QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP_AOC_HSI1_QCH, QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI1_QCH, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI1_QCH, QCH_CON_SSMT_HSI1_QCH_ENABLE, QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN3A_0_QCH, QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_HSI1_QCH_S0, QCH_CON_SYSMMU_S0_HSI1_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_HSI1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_HSI1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_HSI1_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI1_QCH, QCH_CON_SYSREG_HSI1_QCH_ENABLE, QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN3A_DBI_0_QCH, QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN3A_SLV_0_QCH, QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI2_QCH, QCH_CON_D_TZPC_HSI2_QCH_ENABLE, QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI2_QCH, QCH_CON_GPC_HSI2_QCH_ENABLE, QCH_CON_GPC_HSI2_QCH_CLOCK_REQ, QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI2_QCH, QCH_CON_GPIO_HSI2_QCH_ENABLE, QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI2UFS_QCH, QCH_CON_GPIO_HSI2UFS_QCH_ENABLE, QCH_CON_GPIO_HSI2UFS_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI2UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2_CMU_HSI2_QCH, QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI2_QCH, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_CPUCL0_HSI2_QCH, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI2_CU_QCH, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI2_CU_QCH, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_PCS_APB, QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_REF, DMYQCH_CON_PCIE_GEN3A_1_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN3A_1_QCH_REF_CLOCK_REQ, DMYQCH_CON_PCIE_GEN3A_1_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_PMA_APB, QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_AXI, QCH_CON_PCIE_GEN3A_1_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN3A_1_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN3A_1_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_DBG, QCH_CON_PCIE_GEN3A_1_QCH_DBG_ENABLE, QCH_CON_PCIE_GEN3A_1_QCH_DBG_CLOCK_REQ, QCH_CON_PCIE_GEN3A_1_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_APB, QCH_CON_PCIE_GEN3A_1_QCH_APB_ENABLE, QCH_CON_PCIE_GEN3A_1_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3A_1_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3A_1_QCH_UDBG, QCH_CON_PCIE_GEN3A_1_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN3A_1_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN3A_1_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_REF, DMYQCH_CON_PCIE_GEN3B_1_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN3B_1_QCH_REF_CLOCK_REQ, DMYQCH_CON_PCIE_GEN3B_1_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_PMA_APB, QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_PCS_APB, QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_UDBG, QCH_CON_PCIE_GEN3B_1_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN3B_1_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN3B_1_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_AXI, QCH_CON_PCIE_GEN3B_1_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN3B_1_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN3B_1_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_DBG, QCH_CON_PCIE_GEN3B_1_QCH_DBG_ENABLE, QCH_CON_PCIE_GEN3B_1_QCH_DBG_CLOCK_REQ, QCH_CON_PCIE_GEN3B_1_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3B_1_QCH_APB, QCH_CON_PCIE_GEN3B_1_QCH_APB_ENABLE, QCH_CON_PCIE_GEN3B_1_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3B_1_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3A_1_QCH, QCH_CON_PCIE_IA_GEN3A_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3A_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3A_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3B_1_QCH, QCH_CON_PCIE_IA_GEN3B_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3B_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3B_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI2_QCH, QCH_CON_PPMU_HSI2_QCH_ENABLE, QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_MMC_CARD_HSI2_QCH, QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE, QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3A_HSI2_QCH, QCH_CON_QE_PCIE_GEN3A_HSI2_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3A_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3A_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3B_HSI2_QCH, QCH_CON_QE_PCIE_GEN3B_HSI2_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3B_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3B_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_UFS_EMBD_HSI2_QCH, QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE, QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI2_QCH, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI2_QCH, QCH_CON_SSMT_HSI2_QCH_ENABLE, QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN3A_1_QCH, QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN3B_1_QCH, QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_HSI2_QCH, QCH_CON_SYSMMU_S0_HSI2_QCH_ENABLE, QCH_CON_SYSMMU_S0_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_HSI2_QCH, QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI2_QCH, QCH_CON_SYSREG_HSI2_QCH_ENABLE, QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN3A_DBI_1_QCH, QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN3A_SLV_1_QCH, QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN3B_DBI_1_QCH, QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN3B_SLV_1_QCH, QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH, QCH_CON_UFS_EMBD_QCH_ENABLE, QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH_FMP, QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_ISPFE_QCH, QCH_CON_BAAW_ISPFE_QCH_ENABLE, QCH_CON_BAAW_ISPFE_QCH_CLOCK_REQ, QCH_CON_BAAW_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ISPFE_QCH, QCH_CON_D_TZPC_ISPFE_QCH_ENABLE, QCH_CON_D_TZPC_ISPFE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_ISPFE_QCH, QCH_CON_GPC_ISPFE_QCH_ENABLE, QCH_CON_GPC_ISPFE_QCH_CLOCK_REQ, QCH_CON_GPC_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ISPFE_QCH_ISPFE, QCH_CON_ISPFE_QCH_ISPFE_ENABLE, QCH_CON_ISPFE_QCH_ISPFE_CLOCK_REQ, QCH_CON_ISPFE_QCH_ISPFE_IGNORE_FORCE_PM_EN),
	CLK_QCH(ISPFE_CMU_ISPFE_QCH, QCH_CON_ISPFE_CMU_ISPFE_QCH_ENABLE, QCH_CON_ISPFE_CMU_ISPFE_QCH_CLOCK_REQ, QCH_CON_ISPFE_CMU_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_ISPFE_QCH, QCH_CON_LH_AXI_MI_IP_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_ISPFE_QCH, QCH_CON_LH_AXI_SI_D0_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_ISPFE_QCH, QCH_CON_LH_AXI_SI_D1_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_ISPFE_QCH, QCH_CON_LH_AXI_SI_D2_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D3_ISPFE_QCH, QCH_CON_LH_AXI_SI_D3_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_SI_D3_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_ISPFE_QCH, QCH_CON_LH_AXI_SI_IP_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS5, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS6, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS7, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS8, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS9, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS11, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_ISPFE_QCH, QCH_CON_PPMU_D0_ISPFE_QCH_ENABLE, QCH_CON_PPMU_D0_ISPFE_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_ISPFE_QCH, QCH_CON_PPMU_D1_ISPFE_QCH_ENABLE, QCH_CON_PPMU_D1_ISPFE_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_ISPFE_QCH, QCH_CON_PPMU_D2_ISPFE_QCH_ENABLE, QCH_CON_PPMU_D2_ISPFE_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_ISPFE_QCH, QCH_CON_PPMU_D3_ISPFE_QCH_ENABLE, QCH_CON_PPMU_D3_ISPFE_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_ISPFE_QCH, QCH_CON_QE_D0_ISPFE_QCH_ENABLE, QCH_CON_QE_D0_ISPFE_QCH_CLOCK_REQ, QCH_CON_QE_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_ISPFE_QCH, QCH_CON_QE_D1_ISPFE_QCH_ENABLE, QCH_CON_QE_D1_ISPFE_QCH_CLOCK_REQ, QCH_CON_QE_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_ISPFE_QCH, QCH_CON_QE_D2_ISPFE_QCH_ENABLE, QCH_CON_QE_D2_ISPFE_QCH_CLOCK_REQ, QCH_CON_QE_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_ISPFE_QCH, QCH_CON_QE_D3_ISPFE_QCH_ENABLE, QCH_CON_QE_D3_ISPFE_QCH_CLOCK_REQ, QCH_CON_QE_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ISPFE_QCH, QCH_CON_SLH_AXI_MI_P_ISPFE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ISPFE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_ISPFE_QCH, QCH_CON_SSMT_D0_ISPFE_QCH_ENABLE, QCH_CON_SSMT_D0_ISPFE_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_ISPFE_QCH, QCH_CON_SSMT_D1_ISPFE_QCH_ENABLE, QCH_CON_SSMT_D1_ISPFE_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_ISPFE_QCH, QCH_CON_SSMT_D2_ISPFE_QCH_ENABLE, QCH_CON_SSMT_D2_ISPFE_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_ISPFE_QCH, QCH_CON_SSMT_D3_ISPFE_QCH_ENABLE, QCH_CON_SSMT_D3_ISPFE_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_ISPFE_QCH_S0, QCH_CON_SYSMMU_S0_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_ISPFE_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_ISPFE_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_ISPFE_QCH_S0, QCH_CON_SYSMMU_S1_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU0_ISPFE_QCH_S0, QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_ISPFE_QCH_S0, QCH_CON_SYSMMU_S2_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S2_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S2_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_PMMU0_ISPFE_QCH_S0, QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0_ENABLE, QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ISPFE_QCH, QCH_CON_SYSREG_ISPFE_QCH_ENABLE, QCH_CON_SYSREG_ISPFE_QCH_CLOCK_REQ, QCH_CON_SYSREG_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_ISPFE_QCH, QCH_CON_UASC_ISPFE_QCH_ENABLE, QCH_CON_UASC_ISPFE_QCH_CLOCK_REQ, QCH_CON_UASC_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MCSC_QCH, QCH_CON_D_TZPC_MCSC_QCH_ENABLE, QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MCSC_QCH, QCH_CON_GPC_MCSC_QCH_ENABLE, QCH_CON_GPC_MCSC_QCH_CLOCK_REQ, QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_TNR_MCSC_QCH, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_YUVP_MCSC_QCH, QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MCSC_QCH, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MCSC_QCH, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH, QCH_CON_MCSC_QCH_ENABLE, QCH_CON_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_C2R, QCH_CON_MCSC_QCH_C2R_ENABLE, QCH_CON_MCSC_QCH_C2R_CLOCK_REQ, QCH_CON_MCSC_QCH_C2R_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_CMU_MCSC_QCH, QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MCSC_QCH, QCH_CON_PPMU_D0_MCSC_QCH_ENABLE, QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MCSC_QCH, QCH_CON_PPMU_D1_MCSC_QCH_ENABLE, QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_MCSC_QCH, QCH_CON_PPMU_D2_MCSC_QCH_ENABLE, QCH_CON_PPMU_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_MCSC_QCH, QCH_CON_PPMU_D3_MCSC_QCH_ENABLE, QCH_CON_PPMU_D3_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_MCSC_QCH, QCH_CON_PPMU_D4_MCSC_QCH_ENABLE, QCH_CON_PPMU_D4_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D5_MCSC_QCH, QCH_CON_PPMU_D5_MCSC_QCH_ENABLE, QCH_CON_PPMU_D5_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D5_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D6_MCSC_QCH, QCH_CON_PPMU_D6_MCSC_QCH_ENABLE, QCH_CON_PPMU_D6_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D6_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_MCSC_QCH, QCH_CON_QE_D0_MCSC_QCH_ENABLE, QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_MCSC_QCH, QCH_CON_QE_D1_MCSC_QCH_ENABLE, QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_MCSC_QCH, QCH_CON_QE_D2_MCSC_QCH_ENABLE, QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_MCSC_QCH, QCH_CON_QE_D3_MCSC_QCH_ENABLE, QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_MCSC_QCH, QCH_CON_QE_D4_MCSC_QCH_ENABLE, QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_MCSC_QCH, QCH_CON_QE_D5_MCSC_QCH_ENABLE, QCH_CON_QE_D5_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D5_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D6_MCSC_QCH, QCH_CON_QE_D6_MCSC_QCH_ENABLE, QCH_CON_QE_D6_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D6_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MCSC_QCH, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MCSC_QCH, QCH_CON_SSMT_D0_MCSC_QCH_ENABLE, QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_MCSC_QCH, QCH_CON_SSMT_D1_MCSC_QCH_ENABLE, QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_MCSC_QCH, QCH_CON_SSMT_D2_MCSC_QCH_ENABLE, QCH_CON_SSMT_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_MCSC_QCH, QCH_CON_SSMT_D3_MCSC_QCH_ENABLE, QCH_CON_SSMT_D3_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_MCSC_QCH, QCH_CON_SSMT_D4_MCSC_QCH_ENABLE, QCH_CON_SSMT_D4_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D5_MCSC_QCH, QCH_CON_SSMT_D5_MCSC_QCH_ENABLE, QCH_CON_SSMT_D5_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D5_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D6_MCSC_QCH, QCH_CON_SSMT_D6_MCSC_QCH_ENABLE, QCH_CON_SSMT_D6_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D6_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_MCSC_QCH_S0, QCH_CON_SYSMMU_S0_MCSC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_MCSC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_MCSC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_MCSC_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_MCSC_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MCSC_QCH, QCH_CON_SYSREG_MCSC_QCH_ENABLE, QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC_QCH, QCH_CON_D_TZPC_MFC_QCH_ENABLE, QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MFC_QCH, QCH_CON_GPC_MFC_QCH_ENABLE, QCH_CON_GPC_MFC_QCH_CLOCK_REQ, QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MFC_QCH, QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MFC_QCH, QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_CMU_MFC_QCH, QCH_CON_MFC_CMU_MFC_QCH_ENABLE, QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MFC_QCH, QCH_CON_PPMU_D0_MFC_QCH_ENABLE, QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MFC_QCH, QCH_CON_PPMU_D1_MFC_QCH_ENABLE, QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MFC_QCH, QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MFC_QCH, QCH_CON_SSMT_D0_MFC_QCH_ENABLE, QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_MFC_QCH, QCH_CON_SSMT_D1_MFC_QCH_ENABLE, QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_MFC_QCH, QCH_CON_SYSMMU_S0_MFC_QCH_ENABLE, QCH_CON_SYSMMU_S0_MFC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_MFC_QCH, QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_MFC_QCH, QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC_QCH, QCH_CON_SYSREG_MFC_QCH_ENABLE, QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GEN_WREN_SECURE_QCH, QCH_CON_GEN_WREN_SECURE_QCH_ENABLE, QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ, QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MIF_QCH, QCH_CON_GPC_MIF_QCH_ENABLE, QCH_CON_GPC_MIF_QCH_CLOCK_REQ, QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF_CU_QCH, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF_CU_QCH, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_DDRPHY_QCH, QCH_CON_QCH_ADAPTER_DDRPHY_QCH_ENABLE, QCH_CON_QCH_ADAPTER_DDRPHY_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_DDRPHY_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_SMC_QCH, QCH_CON_QCH_ADAPTER_SMC_QCH_ENABLE, QCH_CON_QCH_ADAPTER_SMC_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_SMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MIF_QCH, QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SMC_QCH, QCH_CON_SMC_QCH_ENABLE, QCH_CON_SMC_QCH_CLOCK_REQ, QCH_CON_SMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DIT_QCH, QCH_CON_DIT_QCH_ENABLE, QCH_CON_DIT_QCH_CLOCK_REQ, QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MISC_QCH, QCH_CON_D_TZPC_MISC_QCH_ENABLE, QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MISC_QCH, QCH_CON_GPC_MISC_QCH_ENABLE, QCH_CON_GPC_MISC_QCH_CLOCK_REQ, QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_MISC_QCH, QCH_CON_LH_ACEL_SI_D_MISC_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_MISC_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ID_SC_QCH, QCH_CON_LH_AXI_MI_ID_SC_QCH_ENABLE, QCH_CON_LH_AXI_MI_ID_SC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ID_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MISC_CU_QCH, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MISC_GIC_CU_QCH, QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ID_SC_QCH, QCH_CON_LH_AXI_SI_ID_SC_QCH_ENABLE, QCH_CON_LH_AXI_SI_ID_SC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ID_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MISC_CU_QCH, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MISC_GIC_CU_QCH, QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_SUB_QCH, QCH_CON_MCT_SUB_QCH_ENABLE, QCH_CON_MCT_SUB_QCH_CLOCK_REQ, QCH_CON_MCT_SUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_V41_QCH, QCH_CON_MCT_V41_QCH_ENABLE, QCH_CON_MCT_V41_QCH_CLOCK_REQ, QCH_CON_MCT_V41_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MISC_CMU_MISC_QCH, QCH_CON_MISC_CMU_MISC_QCH_ENABLE, QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ, QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BIRA_QCH, QCH_CON_OTP_CON_BIRA_QCH_ENABLE, QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BISR_QCH, QCH_CON_OTP_CON_BISR_QCH_ENABLE, QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA0_QCH, QCH_CON_PDMA0_QCH_ENABLE, QCH_CON_PDMA0_QCH_CLOCK_REQ, QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA1_QCH, QCH_CON_PDMA1_QCH_ENABLE, QCH_CON_PDMA1_QCH_CLOCK_REQ, QCH_CON_PDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MISC_QCH, QCH_CON_PPMU_MISC_QCH_ENABLE, QCH_CON_PPMU_MISC_QCH_CLOCK_REQ, QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PUF_QCH, DMYQCH_CON_PUF_QCH_ENABLE, DMYQCH_CON_PUF_QCH_CLOCK_REQ, DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DIT_QCH, QCH_CON_QE_DIT_QCH_ENABLE, QCH_CON_QE_DIT_QCH_CLOCK_REQ, QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA0_QCH, QCH_CON_QE_PDMA0_QCH_ENABLE, QCH_CON_QE_PDMA0_QCH_CLOCK_REQ, QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA1_QCH, QCH_CON_QE_PDMA1_QCH_ENABLE, QCH_CON_QE_PDMA1_QCH_CLOCK_REQ, QCH_CON_QE_PDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RTIC_QCH, QCH_CON_QE_RTIC_QCH_ENABLE, QCH_CON_QE_RTIC_QCH_CLOCK_REQ, QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SC_QCH, QCH_CON_QE_SC_QCH_ENABLE, QCH_CON_QE_SC_QCH_CLOCK_REQ, QCH_CON_QE_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA0_QCH, QCH_CON_QE_SPDMA0_QCH_ENABLE, QCH_CON_QE_SPDMA0_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA1_QCH, QCH_CON_QE_SPDMA1_QCH_ENABLE, QCH_CON_QE_SPDMA1_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SC_QCH, QCH_CON_SC_QCH_ENABLE, QCH_CON_SC_QCH_CLOCK_REQ, QCH_CON_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MISC_QCH, QCH_CON_SLH_AXI_MI_P_MISC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MISC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MISC_GIC_QCH, QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA0_QCH, QCH_CON_SPDMA0_QCH_ENABLE, QCH_CON_SPDMA0_QCH_CLOCK_REQ, QCH_CON_SPDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA1_QCH, QCH_CON_SPDMA1_QCH_ENABLE, QCH_CON_SPDMA1_QCH_CLOCK_REQ, QCH_CON_SPDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DIT_QCH, QCH_CON_SSMT_DIT_QCH_ENABLE, QCH_CON_SSMT_DIT_QCH_CLOCK_REQ, QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDMA0_QCH, QCH_CON_SSMT_PDMA0_QCH_ENABLE, QCH_CON_SSMT_PDMA0_QCH_CLOCK_REQ, QCH_CON_SSMT_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDMA1_QCH, QCH_CON_SSMT_PDMA1_QCH_ENABLE, QCH_CON_SSMT_PDMA1_QCH_CLOCK_REQ, QCH_CON_SSMT_PDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RTIC_QCH, QCH_CON_SSMT_RTIC_QCH_ENABLE, QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ, QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SC_QCH, QCH_CON_SSMT_SC_QCH_ENABLE, QCH_CON_SSMT_SC_QCH_CLOCK_REQ, QCH_CON_SSMT_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SPDMA0_QCH, QCH_CON_SSMT_SPDMA0_QCH_ENABLE, QCH_CON_SSMT_SPDMA0_QCH_CLOCK_REQ, QCH_CON_SSMT_SPDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SPDMA1_QCH, QCH_CON_SSMT_SPDMA1_QCH_ENABLE, QCH_CON_SSMT_SPDMA1_QCH_CLOCK_REQ, QCH_CON_SSMT_SPDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_MISC_QCH, QCH_CON_SYSMMU_S0_MISC_QCH_ENABLE, QCH_CON_SYSMMU_S0_MISC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_MISC_QCH, QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MISC_QCH, QCH_CON_SYSREG_MISC_QCH_ENABLE, QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_SUB_QCH, QCH_CON_TMU_SUB_QCH_ENABLE, QCH_CON_TMU_SUB_QCH_CLOCK_REQ, QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_TOP_QCH, QCH_CON_TMU_TOP_QCH_ENABLE, QCH_CON_TMU_TOP_QCH_CLOCK_REQ, QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER0_QCH, QCH_CON_WDT_CLUSTER0_QCH_ENABLE, QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER1_QCH, QCH_CON_WDT_CLUSTER1_QCH_ENABLE, QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BDU_QCH, QCH_CON_BDU_QCH_ENABLE, QCH_CON_BDU_QCH_CLOCK_REQ, QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL0_CMUREF_QCH, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL0_QCH, QCH_CON_D_TZPC_NOCL0_QCH_ENABLE, QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL0_QCH, QCH_CON_GPC_NOCL0_QCH_ENABLE, QCH_CON_GPC_NOCL0_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D2_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D3_CPUCL0_QCH, QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH, QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2AA_QCH, QCH_CON_LH_AST_MI_G_NOCL2AA_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2AA_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2AB_QCH, QCH_CON_LH_AST_MI_G_NOCL2AB_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2AB_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2AA_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2AB_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_CD_QCH, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_SLC_CD_QCH, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_QCH, QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_CD_QCH, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_SLC_QCH, QCH_CON_LH_ATB_SI_T_SLC_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_SLC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_SLC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_SLC_CD_QCH, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_ALIVE_CD_QCH, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_CPUCL0_CD_QCH, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_CPUCL0_NOCL0_QCH, QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_EH_CD_QCH, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF0_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF1_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF2_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF3_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MISC_CD_QCH, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MISC_GIC_CD_QCH, QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC0_CD_QCH, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC1_CD_QCH, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_ALIVE_CD_QCH, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_CPUCL0_CD_QCH, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_EH_CD_QCH, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF0_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF1_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF2_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF3_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MISC_CD_QCH, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MISC_GIC_CD_QCH, QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC0_CD_QCH, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC1_CD_QCH, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D_NOCL1B_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1B_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL0_CMU_NOCL0_QCH, QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE, QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D0_CYCLE_QCH, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D0_EVENT_QCH, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D1_EVENT_QCH, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D2_EVENT_QCH, QCH_CON_PPC_CPUCL0_D2_EVENT_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D3_EVENT_QCH, QCH_CON_PPC_CPUCL0_D3_EVENT_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_DBG_CC_QCH, DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE, DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ, DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL0_IO0_CYCLE_QCH, QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL0_IO0_EVENT_QCH, QCH_CON_PPC_NOCL0_IO0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL0_IO0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL0_IO0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL0_IO1_EVENT_QCH, QCH_CON_PPC_NOCL0_IO1_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL0_IO1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL0_IO1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M0_CYCLE_QCH, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M0_EVENT_QCH, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M1_EVENT_QCH, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M2_EVENT_QCH, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M3_EVENT_QCH, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1B_M0_CYCLE_QCH, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1B_M0_EVENT_QCH, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_ALIVE_P_QCH, QCH_CON_PPMU_NOCL0_ALIVE_P_QCH_ENABLE, QCH_CON_PPMU_NOCL0_ALIVE_P_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_ALIVE_P_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_CPUCL0_P_QCH, QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH_ENABLE, QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_DP_QCH, QCH_CON_PPMU_NOCL0_DP_QCH_ENABLE, QCH_CON_PPMU_NOCL0_DP_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_DP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_IOC0_QCH, QCH_CON_PPMU_NOCL0_IOC0_QCH_ENABLE, QCH_CON_PPMU_NOCL0_IOC0_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_IOC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_IOC1_QCH, QCH_CON_PPMU_NOCL0_IOC1_QCH_ENABLE, QCH_CON_PPMU_NOCL0_IOC1_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_IOC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_S0_QCH, QCH_CON_PPMU_NOCL0_S0_QCH_ENABLE, QCH_CON_PPMU_NOCL0_S0_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_S0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_S1_QCH, QCH_CON_PPMU_NOCL0_S1_QCH_ENABLE, QCH_CON_PPMU_NOCL0_S1_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_S1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_S2_QCH, QCH_CON_PPMU_NOCL0_S2_QCH_ENABLE, QCH_CON_PPMU_NOCL0_S2_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_S2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL0_S3_QCH, QCH_CON_PPMU_NOCL0_S3_QCH_ENABLE, QCH_CON_PPMU_NOCL0_S3_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL0_S3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APBIF_CMU_TOPC_QCH, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CB_TOP_QCH, QCH_CON_SLC_CB_TOP_QCH_ENABLE, QCH_CON_SLC_CB_TOP_QCH_CLOCK_REQ, QCH_CON_SLC_CB_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH1_QCH, DMYQCH_CON_SLC_CH1_QCH_ENABLE, DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ, DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH2_QCH, DMYQCH_CON_SLC_CH2_QCH_ENABLE, DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ, DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH3_QCH, DMYQCH_CON_SLC_CH3_QCH_ENABLE, DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ, DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH_TOP_QCH, DMYQCH_CON_SLC_CH_TOP_QCH_ENABLE, DMYQCH_CON_SLC_CH_TOP_QCH_CLOCK_REQ, DMYQCH_CON_SLC_CH_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_NOCL0_QCH, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVE_QCH, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_EH_QCH, QCH_CON_SLH_AXI_SI_P_EH_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_EH_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF0_QCH, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF1_QCH, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF2_QCH, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF3_QCH, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MISC_QCH, QCH_CON_SLH_AXI_SI_P_MISC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MISC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MISC_GIC_QCH, QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC0_QCH, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC1_QCH, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL0_QCH, QCH_CON_SYSREG_NOCL0_QCH_ENABLE, QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL0_QCH, QCH_CON_TREX_D_NOCL0_QCH_ENABLE, QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL0_QCH, QCH_CON_TREX_P_NOCL0_QCH_ENABLE, QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1A_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1A_QCH, QCH_CON_D_TZPC_NOCL1A_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL1A_QCH, QCH_CON_GPC_NOCL1A_QCH_ENABLE, QCH_CON_GPC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_AUR_QCH, QCH_CON_LH_ACEL_MI_D0_AUR_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_AUR_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_G3D_QCH, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_TPU_QCH, QCH_CON_LH_ACEL_MI_D0_TPU_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_TPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_AUR_QCH, QCH_CON_LH_ACEL_MI_D1_AUR_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_AUR_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_G3D_QCH, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_TPU_QCH, QCH_CON_LH_ACEL_MI_D1_TPU_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_TPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D2_G3D_QCH, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D3_G3D_QCH, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_BW_QCH, QCH_CON_LH_AXI_MI_D_BW_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_BW_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AUR_CD_QCH, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_G3D_CD_QCH, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_TPU_CD_QCH, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AUR_CD_QCH, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_G3D_CD_QCH, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_TPU_CD_QCH, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1A_CMU_NOCL1A_QCH, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_ENABLE, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_CLOCK_REQ, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AUR_D0_CYCLE_QCH, QCH_CON_PPC_AUR_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_AUR_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_AUR_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AUR_D0_EVENT_QCH, QCH_CON_PPC_AUR_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_AUR_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_AUR_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AUR_D1_EVENT_QCH, QCH_CON_PPC_AUR_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_AUR_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_AUR_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_BW_D_CYCLE_QCH, QCH_CON_PPC_BW_D_CYCLE_QCH_ENABLE, QCH_CON_PPC_BW_D_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_BW_D_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_BW_D_EVENT_QCH, QCH_CON_PPC_BW_D_EVENT_QCH_ENABLE, QCH_CON_PPC_BW_D_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_BW_D_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3DMMU_D_EVENT_QCH, QCH_CON_PPC_G3DMMU_D_EVENT_QCH_ENABLE, QCH_CON_PPC_G3DMMU_D_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3DMMU_D_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D0_CYCLE_QCH, QCH_CON_PPC_G3D_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_G3D_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D0_EVENT_QCH, QCH_CON_PPC_G3D_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D1_EVENT_QCH, QCH_CON_PPC_G3D_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D2_EVENT_QCH, QCH_CON_PPC_G3D_D2_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D3_EVENT_QCH, QCH_CON_PPC_G3D_D3_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2AA_S0_CYCLE_QCH, QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2AA_S0_EVENT_QCH, QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2AA_S1_EVENT_QCH, QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2AB_S0_CYCLE_QCH, QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2AB_S0_EVENT_QCH, QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2AB_S1_EVENT_QCH, QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_TPU_D0_CYCLE_QCH, QCH_CON_PPC_TPU_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_TPU_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_TPU_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_TPU_D0_EVENT_QCH, QCH_CON_PPC_TPU_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_TPU_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_TPU_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_TPU_D1_EVENT_QCH, QCH_CON_PPC_TPU_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_TPU_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_TPU_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL1A_M0_QCH, QCH_CON_PPMU_NOCL1A_M0_QCH_ENABLE, QCH_CON_PPMU_NOCL1A_M0_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL1A_M0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL1A_M1_QCH, QCH_CON_PPMU_NOCL1A_M1_QCH_ENABLE, QCH_CON_PPMU_NOCL1A_M1_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL1A_M1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL1A_M2_QCH, QCH_CON_PPMU_NOCL1A_M2_QCH_ENABLE, QCH_CON_PPMU_NOCL1A_M2_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL1A_M2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL1A_M3_QCH, QCH_CON_PPMU_NOCL1A_M3_QCH_ENABLE, QCH_CON_PPMU_NOCL1A_M3_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL1A_M3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_G3DMMU_QCH, QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_AUR_QCH, QCH_CON_SLH_AXI_SI_P_AUR_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_AUR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_BW_QCH, QCH_CON_SLH_AXI_SI_P_BW_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_BW_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_BW_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G3D_QCH, QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_TPU_QCH, QCH_CON_SLH_AXI_SI_P_TPU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_TPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1A_QCH, QCH_CON_SYSREG_NOCL1A_QCH_ENABLE, QCH_CON_SYSREG_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1A_QCH, QCH_CON_TREX_D_NOCL1A_QCH_ENABLE, QCH_CON_TREX_D_NOCL1A_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1A_QCH, QCH_CON_TREX_P_NOCL1A_QCH_ENABLE, QCH_CON_TREX_P_NOCL1A_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1B_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1B_QCH, QCH_CON_D_TZPC_NOCL1B_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1B_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL1B_QCH, QCH_CON_GPC_NOCL1B_QCH_ENABLE, QCH_CON_GPC_NOCL1B_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI0_QCH, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI1_QCH, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_ALIVE_QCH, QCH_CON_LH_AXI_MI_D_ALIVE_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_AOC_QCH, QCH_CON_LH_AXI_MI_D_AOC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_GSA_QCH, QCH_CON_LH_AXI_MI_D_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_CSSYS_CU_QCH, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AOC_CD_QCH, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_GSA_CD_QCH, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI0_CD_QCH, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI1_CD_QCH, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_CSSYS_CU_QCH, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AOC_CD_QCH, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_GSA_CD_QCH, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI0_CD_QCH, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI1_CD_QCH, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1B_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D_NOCL1B_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1B_CMU_NOCL1B_QCH, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_ENABLE, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_CLOCK_REQ, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AOC_CYCLE_QCH, QCH_CON_PPC_AOC_CYCLE_QCH_ENABLE, QCH_CON_PPC_AOC_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_AOC_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AOC_EVENT_QCH, QCH_CON_PPC_AOC_EVENT_QCH_ENABLE, QCH_CON_PPC_AOC_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_AOC_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL1B_M0_QCH, QCH_CON_PPMU_NOCL1B_M0_QCH_ENABLE, QCH_CON_PPMU_NOCL1B_M0_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL1B_M0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_CSSYS_QCH, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_AOC_QCH, QCH_CON_SLH_AXI_SI_P_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GSA_QCH, QCH_CON_SLH_AXI_SI_P_GSA_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GSA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI0_QCH, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI1_QCH, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1B_QCH, QCH_CON_SYSREG_NOCL1B_QCH_ENABLE, QCH_CON_SYSREG_NOCL1B_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1B_QCH, QCH_CON_TREX_D_NOCL1B_QCH_ENABLE, QCH_CON_TREX_D_NOCL1B_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1B_QCH, QCH_CON_TREX_P_NOCL1B_QCH_ENABLE, QCH_CON_TREX_P_NOCL1B_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL2AA_CMUREF_QCH, DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL2AA_QCH, QCH_CON_D_TZPC_NOCL2AA_QCH_ENABLE, QCH_CON_D_TZPC_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL2AA_QCH, QCH_CON_GPC_NOCL2AA_QCH_ENABLE, QCH_CON_GPC_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI2_QCH, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2AA_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2AA_QCH, QCH_CON_LH_AST_SI_G_NOCL2AA_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2AA_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_DPUF0_QCH, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_ISPFE_QCH, QCH_CON_LH_AXI_MI_D0_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MFC_QCH, QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_RGBP_QCH, QCH_CON_LH_AXI_MI_D0_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_DPUF0_QCH, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_ISPFE_QCH, QCH_CON_LH_AXI_MI_D1_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MFC_QCH, QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_RGBP_QCH, QCH_CON_LH_AXI_MI_D1_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_ISPFE_QCH, QCH_CON_LH_AXI_MI_D2_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_RGBP_QCH, QCH_CON_LH_AXI_MI_D2_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D3_ISPFE_QCH, QCH_CON_LH_AXI_MI_D3_ISPFE_QCH_ENABLE, QCH_CON_LH_AXI_MI_D3_ISPFE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D3_RGBP_QCH, QCH_CON_LH_AXI_MI_D3_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D3_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D3_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D4_RGBP_QCH, QCH_CON_LH_AXI_MI_D4_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D4_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D4_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D5_RGBP_QCH, QCH_CON_LH_AXI_MI_D5_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D5_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D5_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D6_RGBP_QCH, QCH_CON_LH_AXI_MI_D6_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D6_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D6_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI2_CD_QCH, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI2_CD_QCH, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL2AA_CMU_NOCL2AA_QCH, QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH_ENABLE, QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL2AA_M0_QCH, QCH_CON_PPMU_NOCL2AA_M0_QCH_ENABLE, QCH_CON_PPMU_NOCL2AA_M0_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL2AA_M0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL2AA_M1_QCH, QCH_CON_PPMU_NOCL2AA_M1_QCH_ENABLE, QCH_CON_PPMU_NOCL2AA_M1_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL2AA_M1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPUB_QCH, QCH_CON_SLH_AXI_SI_P_DPUB_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPUF0_QCH, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPUF1_QCH, QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI2_QCH, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ISPFE_QCH, QCH_CON_SLH_AXI_SI_P_ISPFE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ISPFE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ISPFE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MFC_QCH, QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_RGBP_QCH, QCH_CON_SLH_AXI_SI_P_RGBP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_RGBP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL2AA_QCH, QCH_CON_SYSREG_NOCL2AA_QCH_ENABLE, QCH_CON_SYSREG_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL2AA_QCH, QCH_CON_TREX_D_NOCL2AA_QCH_ENABLE, QCH_CON_TREX_D_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL2AA_QCH, QCH_CON_TREX_P_NOCL2AA_QCH_ENABLE, QCH_CON_TREX_P_NOCL2AA_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL2AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL2AB_CMUREF_QCH, DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL2AB_QCH, QCH_CON_D_TZPC_NOCL2AB_QCH_ENABLE, QCH_CON_D_TZPC_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL2AB_QCH, QCH_CON_GPC_NOCL2AB_QCH_ENABLE, QCH_CON_GPC_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D2_G2D_QCH, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_MISC_QCH, QCH_CON_LH_ACEL_MI_D_MISC_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_MISC_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2AB_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2AB_QCH, QCH_CON_LH_AST_SI_G_NOCL2AB_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2AB_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_G2D_QCH, QCH_CON_LH_AXI_MI_D0_G2D_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_GDC_QCH, QCH_CON_LH_AXI_MI_D0_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MCSC_QCH, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_TNR_QCH, QCH_CON_LH_AXI_MI_D0_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_G2D_QCH, QCH_CON_LH_AXI_MI_D1_G2D_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_GDC_QCH, QCH_CON_LH_AXI_MI_D1_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MCSC_QCH, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_TNR_QCH, QCH_CON_LH_AXI_MI_D1_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_GDC_QCH, QCH_CON_LH_AXI_MI_D2_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_TNR_QCH, QCH_CON_LH_AXI_MI_D2_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D3_TNR_QCH, QCH_CON_LH_AXI_MI_D3_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D3_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D4_TNR_QCH, QCH_CON_LH_AXI_MI_D4_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D4_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D5_TNR_QCH, QCH_CON_LH_AXI_MI_D5_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D5_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_GSE_QCH, QCH_CON_LH_AXI_MI_D_GSE_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_GSE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_YUVP_QCH, QCH_CON_LH_AXI_MI_D_YUVP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL2AB_CMU_NOCL2AB_QCH, QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH_ENABLE, QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL2AB_M0_QCH, QCH_CON_PPMU_NOCL2AB_M0_QCH_ENABLE, QCH_CON_PPMU_NOCL2AB_M0_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL2AB_M0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NOCL2AB_M1_QCH, QCH_CON_PPMU_NOCL2AB_M1_QCH_ENABLE, QCH_CON_PPMU_NOCL2AB_M1_QCH_CLOCK_REQ, QCH_CON_PPMU_NOCL2AB_M1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G2D_QCH, QCH_CON_SLH_AXI_SI_P_G2D_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G2D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GDC_QCH, QCH_CON_SLH_AXI_SI_P_GDC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GDC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GSE_QCH, QCH_CON_SLH_AXI_SI_P_GSE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GSE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MCSC_QCH, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_TNR_QCH, QCH_CON_SLH_AXI_SI_P_TNR_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_TNR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_YUVP_QCH, QCH_CON_SLH_AXI_SI_P_YUVP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_YUVP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL2AB_QCH, QCH_CON_SYSREG_NOCL2AB_QCH_ENABLE, QCH_CON_SYSREG_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL2AB_QCH, QCH_CON_TREX_D_NOCL2AB_QCH_ENABLE, QCH_CON_TREX_D_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL2AB_QCH, QCH_CON_TREX_P_NOCL2AB_QCH_ENABLE, QCH_CON_TREX_P_NOCL2AB_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL2AB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC0_QCH, QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PERIC0_QCH, QCH_CON_GPC_PERIC0_QCH_ENABLE, QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC0_QCH, QCH_CON_GPIO_PERIC0_QCH_ENABLE, QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C1_QCH_SCLK, DMYQCH_CON_I3C1_QCH_SCLK_ENABLE, DMYQCH_CON_I3C1_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C1_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C1_QCH_PCLK, QCH_CON_I3C1_QCH_PCLK_ENABLE, QCH_CON_I3C1_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C2_QCH_SCLK, DMYQCH_CON_I3C2_QCH_SCLK_ENABLE, DMYQCH_CON_I3C2_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C2_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C2_QCH_PCLK, QCH_CON_I3C2_QCH_PCLK_ENABLE, QCH_CON_I3C2_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C3_QCH_SCLK, DMYQCH_CON_I3C3_QCH_SCLK_ENABLE, DMYQCH_CON_I3C3_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C3_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C3_QCH_PCLK, QCH_CON_I3C3_QCH_PCLK_ENABLE, QCH_CON_I3C3_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C3_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C4_QCH_SCLK, DMYQCH_CON_I3C4_QCH_SCLK_ENABLE, DMYQCH_CON_I3C4_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C4_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C4_QCH_PCLK, QCH_CON_I3C4_QCH_PCLK_ENABLE, QCH_CON_I3C4_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C4_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C5_QCH_SCLK, DMYQCH_CON_I3C5_QCH_SCLK_ENABLE, DMYQCH_CON_I3C5_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C5_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C5_QCH_PCLK, QCH_CON_I3C5_QCH_PCLK_ENABLE, QCH_CON_I3C5_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C5_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C6_QCH_SCLK, DMYQCH_CON_I3C6_QCH_SCLK_ENABLE, DMYQCH_CON_I3C6_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C6_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C6_QCH_PCLK, QCH_CON_I3C6_QCH_PCLK_ENABLE, QCH_CON_I3C6_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C6_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC0_CU_QCH, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC0_CU_QCH, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_CMU_PERIC0_QCH, QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC0_QCH, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC0_QCH, QCH_CON_SYSREG_PERIC0_QCH_ENABLE, QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI0_UART_QCH, QCH_CON_USI0_UART_QCH_ENABLE, QCH_CON_USI0_UART_QCH_CLOCK_REQ, QCH_CON_USI0_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI14_USI_QCH, QCH_CON_USI14_USI_QCH_ENABLE, QCH_CON_USI14_USI_QCH_CLOCK_REQ, QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI1_USI_QCH, QCH_CON_USI1_USI_QCH_ENABLE, QCH_CON_USI1_USI_QCH_CLOCK_REQ, QCH_CON_USI1_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI2_USI_QCH, QCH_CON_USI2_USI_QCH_ENABLE, QCH_CON_USI2_USI_QCH_CLOCK_REQ, QCH_CON_USI2_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI3_USI_QCH, QCH_CON_USI3_USI_QCH_ENABLE, QCH_CON_USI3_USI_QCH_CLOCK_REQ, QCH_CON_USI3_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI4_USI_QCH, QCH_CON_USI4_USI_QCH_ENABLE, QCH_CON_USI4_USI_QCH_CLOCK_REQ, QCH_CON_USI4_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI5_USI_QCH, QCH_CON_USI5_USI_QCH_ENABLE, QCH_CON_USI5_USI_QCH_CLOCK_REQ, QCH_CON_USI5_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI6_USI_QCH, QCH_CON_USI6_USI_QCH_ENABLE, QCH_CON_USI6_USI_QCH_CLOCK_REQ, QCH_CON_USI6_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC1_QCH, QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PERIC1_QCH, QCH_CON_GPC_PERIC1_QCH_ENABLE, QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC1_QCH, QCH_CON_GPIO_PERIC1_QCH_ENABLE, QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C0_QCH_SCLK, DMYQCH_CON_I3C0_QCH_SCLK_ENABLE, DMYQCH_CON_I3C0_QCH_SCLK_CLOCK_REQ, DMYQCH_CON_I3C0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C0_QCH_PCLK, QCH_CON_I3C0_QCH_PCLK_ENABLE, QCH_CON_I3C0_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC1_CU_QCH, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC1_CU_QCH, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_CMU_PERIC1_QCH, QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_QCH, QCH_CON_PWM_QCH_ENABLE, QCH_CON_PWM_QCH_CLOCK_REQ, QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC1_QCH, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC1_QCH, QCH_CON_SYSREG_PERIC1_QCH_ENABLE, QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI0_USI_QCH, QCH_CON_USI0_USI_QCH_ENABLE, QCH_CON_USI0_USI_QCH_CLOCK_REQ, QCH_CON_USI0_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI10_USI_QCH, QCH_CON_USI10_USI_QCH_ENABLE, QCH_CON_USI10_USI_QCH_CLOCK_REQ, QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI11_USI_QCH, QCH_CON_USI11_USI_QCH_ENABLE, QCH_CON_USI11_USI_QCH_CLOCK_REQ, QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI12_USI_QCH, QCH_CON_USI12_USI_QCH_ENABLE, QCH_CON_USI12_USI_QCH_CLOCK_REQ, QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI13_USI_QCH, QCH_CON_USI13_USI_QCH_ENABLE, QCH_CON_USI13_USI_QCH_CLOCK_REQ, QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI15_USI_QCH, QCH_CON_USI15_USI_QCH_ENABLE, QCH_CON_USI15_USI_QCH_CLOCK_REQ, QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI9_USI_QCH, QCH_CON_USI9_USI_QCH_ENABLE, QCH_CON_USI9_USI_QCH_CLOCK_REQ, QCH_CON_USI9_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_RGBP_QCH, QCH_CON_D_TZPC_RGBP_QCH_ENABLE, QCH_CON_D_TZPC_RGBP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_RGBP_QCH, QCH_CON_GPC_RGBP_QCH_ENABLE, QCH_CON_GPC_RGBP_QCH_CLOCK_REQ, QCH_CON_GPC_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_RGBP_MCFP_QCH, QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH_ENABLE, QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_RGBP_MCFP_QCH, QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH_ENABLE, QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_RGBP_YUVP_QCH, QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_RGBP_QCH, QCH_CON_LH_AXI_SI_D0_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_RGBP_QCH, QCH_CON_LH_AXI_SI_D1_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_RGBP_QCH, QCH_CON_LH_AXI_SI_D2_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D3_RGBP_QCH, QCH_CON_LH_AXI_SI_D3_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D3_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D3_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D4_RGBP_QCH, QCH_CON_LH_AXI_SI_D4_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D4_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D4_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D5_RGBP_QCH, QCH_CON_LH_AXI_SI_D5_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D5_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D5_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D6_RGBP_QCH, QCH_CON_LH_AXI_SI_D6_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D6_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D6_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_RGBP_GDC_QCH, QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCFP_QCH_CLK, QCH_CON_MCFP_QCH_CLK_ENABLE, QCH_CON_MCFP_QCH_CLK_CLOCK_REQ, QCH_CON_MCFP_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MCFP_QCH, QCH_CON_PPMU_D0_MCFP_QCH_ENABLE, QCH_CON_PPMU_D0_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_RGBP_QCH, QCH_CON_PPMU_D0_RGBP_QCH_ENABLE, QCH_CON_PPMU_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_RGBP_QCH, QCH_CON_PPMU_D1_RGBP_QCH_ENABLE, QCH_CON_PPMU_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_MCFP_QCH, QCH_CON_PPMU_D2_MCFP_QCH_ENABLE, QCH_CON_PPMU_D2_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_RGBP_QCH, QCH_CON_PPMU_D2_RGBP_QCH_ENABLE, QCH_CON_PPMU_D2_RGBP_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_MCFP_QCH, QCH_CON_PPMU_D3_MCFP_QCH_ENABLE, QCH_CON_PPMU_D3_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_MCFP_QCH, QCH_CON_PPMU_D4_MCFP_QCH_ENABLE, QCH_CON_PPMU_D4_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D5_MCFP_QCH, QCH_CON_PPMU_D5_MCFP_QCH_ENABLE, QCH_CON_PPMU_D5_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D5_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_RGBP_QCH, QCH_CON_QE_D0_RGBP_QCH_ENABLE, QCH_CON_QE_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D10_MCFP_QCH, QCH_CON_QE_D10_MCFP_QCH_ENABLE, QCH_CON_QE_D10_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D10_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D11_MCFP_QCH, QCH_CON_QE_D11_MCFP_QCH_ENABLE, QCH_CON_QE_D11_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D11_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_RGBP_QCH, QCH_CON_QE_D1_RGBP_QCH_ENABLE, QCH_CON_QE_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_RGBP_QCH, QCH_CON_QE_D2_RGBP_QCH_ENABLE, QCH_CON_QE_D2_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D2_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_RGBP_QCH, QCH_CON_QE_D3_RGBP_QCH_ENABLE, QCH_CON_QE_D3_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D3_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_MCFP_QCH, QCH_CON_QE_D4_MCFP_QCH_ENABLE, QCH_CON_QE_D4_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D4_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_RGBP_QCH, QCH_CON_QE_D4_RGBP_QCH_ENABLE, QCH_CON_QE_D4_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D4_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_MCFP_QCH, QCH_CON_QE_D5_MCFP_QCH_ENABLE, QCH_CON_QE_D5_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D5_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_RGBP_QCH, QCH_CON_QE_D5_RGBP_QCH_ENABLE, QCH_CON_QE_D5_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D5_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D6_MCFP_QCH, QCH_CON_QE_D6_MCFP_QCH_ENABLE, QCH_CON_QE_D6_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D6_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D6_RGBP_QCH, QCH_CON_QE_D6_RGBP_QCH_ENABLE, QCH_CON_QE_D6_RGBP_QCH_CLOCK_REQ, QCH_CON_QE_D6_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D7_MCFP_QCH, QCH_CON_QE_D7_MCFP_QCH_ENABLE, QCH_CON_QE_D7_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D7_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D8_MCFP_QCH, QCH_CON_QE_D8_MCFP_QCH_ENABLE, QCH_CON_QE_D8_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D8_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D9_MCFP_QCH, QCH_CON_QE_D9_MCFP_QCH_ENABLE, QCH_CON_QE_D9_MCFP_QCH_CLOCK_REQ, QCH_CON_QE_D9_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_QCH, QCH_CON_RGBP_QCH_ENABLE, QCH_CON_RGBP_QCH_CLOCK_REQ, QCH_CON_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_QCH_VOTF0, QCH_CON_RGBP_QCH_VOTF0_ENABLE, QCH_CON_RGBP_QCH_VOTF0_CLOCK_REQ, QCH_CON_RGBP_QCH_VOTF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_CMU_RGBP_QCH, QCH_CON_RGBP_CMU_RGBP_QCH_ENABLE, QCH_CON_RGBP_CMU_RGBP_QCH_CLOCK_REQ, QCH_CON_RGBP_CMU_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_RGBP_QCH, QCH_CON_SLH_AXI_MI_P_RGBP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_RGBP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MCFP_QCH, QCH_CON_SSMT_D0_MCFP_QCH_ENABLE, QCH_CON_SSMT_D0_MCFP_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_RGBP_QCH, QCH_CON_SSMT_D0_RGBP_QCH_ENABLE, QCH_CON_SSMT_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_RGBP_QCH, QCH_CON_SSMT_D1_RGBP_QCH_ENABLE, QCH_CON_SSMT_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_MCFP_QCH, QCH_CON_SSMT_D2_MCFP_QCH_ENABLE, QCH_CON_SSMT_D2_MCFP_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_RGBP_QCH, QCH_CON_SSMT_D2_RGBP_QCH_ENABLE, QCH_CON_SSMT_D2_RGBP_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_MCFP_QCH, QCH_CON_SSMT_D3_MCFP_QCH_ENABLE, QCH_CON_SSMT_D3_MCFP_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_MCFP_QCH, QCH_CON_SSMT_D4_MCFP_QCH_ENABLE, QCH_CON_SSMT_D4_MCFP_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D5_MCFP_QCH, QCH_CON_SSMT_D5_MCFP_QCH_ENABLE, QCH_CON_SSMT_D5_MCFP_QCH_CLOCK_REQ, QCH_CON_SSMT_D5_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_RGBP_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_RGBP_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_RGBP_QCH_S0, QCH_CON_SYSMMU_S0_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU0_RGBP_QCH_S0, QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU1_RGBP_QCH_S0, QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU2_RGBP_QCH_S0, QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU3_RGBP_QCH_S0, QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU4_RGBP_QCH_S0, QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_RGBP_QCH_S0, QCH_CON_SYSMMU_S1_RGBP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_RGBP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_RGBP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_RGBP_QCH, QCH_CON_SYSREG_RGBP_QCH_ENABLE, QCH_CON_SYSREG_RGBP_QCH_CLOCK_REQ, QCH_CON_SYSREG_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_SCAN2DRAM_CU_QCH, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_SCAN2DRAM_CU_QCH, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TNR_QCH, QCH_CON_D_TZPC_TNR_QCH_ENABLE, QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_TNR_QCH, QCH_CON_GPC_TNR_QCH_ENABLE, QCH_CON_GPC_TNR_QCH_CLOCK_REQ, QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GTNR_ALIGN_QCH_MSA, QCH_CON_GTNR_ALIGN_QCH_MSA_ENABLE, QCH_CON_GTNR_ALIGN_QCH_MSA_CLOCK_REQ, QCH_CON_GTNR_ALIGN_QCH_MSA_IGNORE_FORCE_PM_EN),
	CLK_QCH(GTNR_MERGE_QCH_00, QCH_CON_GTNR_MERGE_QCH_00_ENABLE, QCH_CON_GTNR_MERGE_QCH_00_CLOCK_REQ, QCH_CON_GTNR_MERGE_QCH_00_IGNORE_FORCE_PM_EN),
	CLK_QCH(GTNR_MERGE_QCH_01, QCH_CON_GTNR_MERGE_QCH_01_ENABLE, QCH_CON_GTNR_MERGE_QCH_01_CLOCK_REQ, QCH_CON_GTNR_MERGE_QCH_01_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_YUVP_TNR_QCH, QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_TNR_GSE_QCH, QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_TNR_MCSC_QCH, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_TNR_QCH, QCH_CON_LH_AXI_SI_D0_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_TNR_QCH, QCH_CON_LH_AXI_SI_D1_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_TNR_QCH, QCH_CON_LH_AXI_SI_D2_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D3_TNR_QCH, QCH_CON_LH_AXI_SI_D3_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D3_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D4_TNR_QCH, QCH_CON_LH_AXI_SI_D4_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D4_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D5_TNR_QCH, QCH_CON_LH_AXI_SI_D5_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D5_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_TNR_QCH, QCH_CON_PPMU_D0_TNR_QCH_ENABLE, QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D10_TNRA_QCH_S0, QCH_CON_PPMU_D10_TNRA_QCH_S0_ENABLE, QCH_CON_PPMU_D10_TNRA_QCH_S0_CLOCK_REQ, QCH_CON_PPMU_D10_TNRA_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D11_TNRA_QCH_S0, QCH_CON_PPMU_D11_TNRA_QCH_S0_ENABLE, QCH_CON_PPMU_D11_TNRA_QCH_S0_CLOCK_REQ, QCH_CON_PPMU_D11_TNRA_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_TNR_QCH, QCH_CON_PPMU_D1_TNR_QCH_ENABLE, QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_TNR_QCH, QCH_CON_PPMU_D2_TNR_QCH_ENABLE, QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_TNR_QCH, QCH_CON_PPMU_D3_TNR_QCH_ENABLE, QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_TNR_QCH, QCH_CON_PPMU_D4_TNR_QCH_ENABLE, QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D5_TNR_QCH, QCH_CON_PPMU_D5_TNR_QCH_ENABLE, QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D6_TNR_QCH, QCH_CON_PPMU_D6_TNR_QCH_ENABLE, QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D7_TNR_QCH, QCH_CON_PPMU_D7_TNR_QCH_ENABLE, QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D8_TNR_QCH, QCH_CON_PPMU_D8_TNR_QCH_ENABLE, QCH_CON_PPMU_D8_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D8_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D9_TNR_QCH, QCH_CON_PPMU_D9_TNR_QCH_ENABLE, QCH_CON_PPMU_D9_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D9_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_TNR_QCH, QCH_CON_QE_D0_TNR_QCH_ENABLE, QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D10_TNRA_QCH, QCH_CON_QE_D10_TNRA_QCH_ENABLE, QCH_CON_QE_D10_TNRA_QCH_CLOCK_REQ, QCH_CON_QE_D10_TNRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D11_TNRA_QCH, QCH_CON_QE_D11_TNRA_QCH_ENABLE, QCH_CON_QE_D11_TNRA_QCH_CLOCK_REQ, QCH_CON_QE_D11_TNRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_TNR_QCH, QCH_CON_QE_D1_TNR_QCH_ENABLE, QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_TNR_QCH, QCH_CON_QE_D2_TNR_QCH_ENABLE, QCH_CON_QE_D2_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_TNR_QCH, QCH_CON_QE_D3_TNR_QCH_ENABLE, QCH_CON_QE_D3_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_TNR_QCH, QCH_CON_QE_D4_TNR_QCH_ENABLE, QCH_CON_QE_D4_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_TNR_QCH, QCH_CON_QE_D5_TNR_QCH_ENABLE, QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D6_TNR_QCH, QCH_CON_QE_D6_TNR_QCH_ENABLE, QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D7_TNR_QCH, QCH_CON_QE_D7_TNR_QCH_ENABLE, QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D8_TNR_QCH, QCH_CON_QE_D8_TNR_QCH_ENABLE, QCH_CON_QE_D8_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D8_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D9_TNR_QCH, QCH_CON_QE_D9_TNR_QCH_ENABLE, QCH_CON_QE_D9_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D9_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_TNR_QCH, QCH_CON_SLH_AXI_MI_P_TNR_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_TNR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_TNR_QCH, QCH_CON_SSMT_D0_TNR_QCH_ENABLE, QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D10_TNRA_QCH, QCH_CON_SSMT_D10_TNRA_QCH_ENABLE, QCH_CON_SSMT_D10_TNRA_QCH_CLOCK_REQ, QCH_CON_SSMT_D10_TNRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D11_TNRA_QCH, QCH_CON_SSMT_D11_TNRA_QCH_ENABLE, QCH_CON_SSMT_D11_TNRA_QCH_CLOCK_REQ, QCH_CON_SSMT_D11_TNRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_TNR_QCH, QCH_CON_SSMT_D1_TNR_QCH_ENABLE, QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_TNR_QCH, QCH_CON_SSMT_D2_TNR_QCH_ENABLE, QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_TNR_QCH, QCH_CON_SSMT_D3_TNR_QCH_ENABLE, QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_TNR_QCH, QCH_CON_SSMT_D4_TNR_QCH_ENABLE, QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D5_TNR_QCH, QCH_CON_SSMT_D5_TNR_QCH_ENABLE, QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D6_TNR_QCH, QCH_CON_SSMT_D6_TNR_QCH_ENABLE, QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D7_TNR_QCH, QCH_CON_SSMT_D7_TNR_QCH_ENABLE, QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D8_TNR_QCH, QCH_CON_SSMT_D8_TNR_QCH_ENABLE, QCH_CON_SSMT_D8_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D8_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D9_TNR_QCH, QCH_CON_SSMT_D9_TNR_QCH_ENABLE, QCH_CON_SSMT_D9_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D9_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_TNR_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_TNR_QCH_S0, QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_TNR_QCH_S0, QCH_CON_SYSMMU_S0_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU0_TNR_QCH_S0, QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU1_TNR_QCH_S0, QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_PMMU2_TNR_QCH_S0, QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S1_TNR_QCH_S0, QCH_CON_SYSMMU_S1_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S1_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S1_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_PMMU0_TNR_QCH_S0, QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_TNR_QCH_S0, QCH_CON_SYSMMU_S2_TNR_QCH_S0_ENABLE, QCH_CON_SYSMMU_S2_TNR_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S2_TNR_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TNR_QCH, QCH_CON_SYSREG_TNR_QCH_ENABLE, QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_CMU_TNR_QCH, QCH_CON_TNR_CMU_TNR_QCH_ENABLE, QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_TPU_QCH, QCH_CON_ADD_APBIF_TPU_QCH_ENABLE, QCH_CON_ADD_APBIF_TPU_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_TPU_QCH, DMYQCH_CON_ADD_TPU_QCH_ENABLE, DMYQCH_CON_ADD_TPU_QCH_CLOCK_REQ, DMYQCH_CON_ADD_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TPU_QCH, QCH_CON_D_TZPC_TPU_QCH_ENABLE, QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_TPU_QCH, QCH_CON_GPC_TPU_QCH_ENABLE, QCH_CON_GPC_TPU_QCH_CLOCK_REQ, QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_TPU_QCH, QCH_CON_LH_ACEL_SI_D0_TPU_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_TPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_TPU_QCH, QCH_CON_LH_ACEL_SI_D1_TPU_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_TPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT0_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT1_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_TPU_CU_QCH, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_TPU_CU_QCH, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_TPU_QCH, QCH_CON_PPMU_D0_TPU_QCH_ENABLE, QCH_CON_PPMU_D0_TPU_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_TPU_QCH, QCH_CON_PPMU_D1_TPU_QCH_ENABLE, QCH_CON_PPMU_D1_TPU_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_TPU_QCH, QCH_CON_SLH_AXI_MI_P_TPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_TPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_TPU_QCH, QCH_CON_SSMT_D0_TPU_QCH_ENABLE, QCH_CON_SSMT_D0_TPU_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_TPU_QCH, QCH_CON_SSMT_D1_TPU_QCH_ENABLE, QCH_CON_SSMT_D1_TPU_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_TPU_QCH, QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU1_TPU_QCH, QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH_ENABLE, QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_TPU_QCH, QCH_CON_SYSMMU_S0_TPU_QCH_ENABLE, QCH_CON_SYSMMU_S0_TPU_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S0_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TPU_QCH, QCH_CON_SYSREG_TPU_QCH_ENABLE, QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TPU_QCH, DMYQCH_CON_TPU_QCH_ENABLE, DMYQCH_CON_TPU_QCH_CLOCK_REQ, DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TPU_CMU_TPU_QCH, QCH_CON_TPU_CMU_TPU_QCH_ENABLE, QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ, QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_YUVP_QCH, QCH_CON_D_TZPC_YUVP_QCH_ENABLE, QCH_CON_D_TZPC_YUVP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_YUVP_QCH, QCH_CON_GPC_YUVP_QCH_ENABLE, QCH_CON_GPC_YUVP_QCH_CLOCK_REQ, QCH_CON_GPC_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_RGBP_YUVP_QCH, QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_YUVP_GSE_QCH, QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_YUVP_MCSC_QCH, QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_YUVP_TNR_QCH, QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_YUVP_QCH, QCH_CON_LH_AXI_SI_D_YUVP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_YUVP_QCH, QCH_CON_PPMU_D0_YUVP_QCH_ENABLE, QCH_CON_PPMU_D0_YUVP_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_YUVP_QCH, QCH_CON_PPMU_D1_YUVP_QCH_ENABLE, QCH_CON_PPMU_D1_YUVP_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_YUVP_QCH, QCH_CON_PPMU_D4_YUVP_QCH_ENABLE, QCH_CON_PPMU_D4_YUVP_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_YUVP_QCH, QCH_CON_QE_D0_YUVP_QCH_ENABLE, QCH_CON_QE_D0_YUVP_QCH_CLOCK_REQ, QCH_CON_QE_D0_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_YUVP_QCH, QCH_CON_QE_D1_YUVP_QCH_ENABLE, QCH_CON_QE_D1_YUVP_QCH_CLOCK_REQ, QCH_CON_QE_D1_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_YUVP_QCH, QCH_CON_QE_D4_YUVP_QCH_ENABLE, QCH_CON_QE_D4_YUVP_QCH_CLOCK_REQ, QCH_CON_QE_D4_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_YUVP_QCH, QCH_CON_SLH_AXI_MI_P_YUVP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_YUVP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_YUVP_QCH, QCH_CON_SSMT_D0_YUVP_QCH_ENABLE, QCH_CON_SSMT_D0_YUVP_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_YUVP_QCH, QCH_CON_SSMT_D1_YUVP_QCH_ENABLE, QCH_CON_SSMT_D1_YUVP_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_YUVP_QCH, QCH_CON_SSMT_D4_YUVP_QCH_ENABLE, QCH_CON_SSMT_D4_YUVP_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_PMMU0_YUVP_QCH_S0, QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S0_YUVP_QCH_S0, QCH_CON_SYSMMU_S0_YUVP_QCH_S0_ENABLE, QCH_CON_SYSMMU_S0_YUVP_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_S0_YUVP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_YUVP_QCH, QCH_CON_SYSREG_YUVP_QCH_ENABLE, QCH_CON_SYSREG_YUVP_QCH_CLOCK_REQ, QCH_CON_SYSREG_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YUVP_QCH, QCH_CON_YUVP_QCH_ENABLE, QCH_CON_YUVP_QCH_CLOCK_REQ, QCH_CON_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YUVP_QCH_VOTF0, QCH_CON_YUVP_QCH_VOTF0_ENABLE, QCH_CON_YUVP_QCH_VOTF0_CLOCK_REQ, QCH_CON_YUVP_QCH_VOTF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(YUVP_CMU_YUVP_QCH, QCH_CON_YUVP_CMU_YUVP_QCH_ENABLE, QCH_CON_YUVP_CMU_YUVP_QCH_CLOCK_REQ, QCH_CON_YUVP_CMU_YUVP_QCH_IGNORE_FORCE_PM_EN),
};
unsigned int cmucal_qch_size = ARRAY_SIZE(cmucal_qch_list);

struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_AOC, AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AUR, AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BW, BW_CMU_BW_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BW_CMU_BW_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL2, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUB, DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUF0, DPUF0_CMU_DPUF0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUF0_CMU_DPUF0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUF1, DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_EH, EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G2D, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_G3D, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GDC, GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GSACORE, GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GSACTRL, GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GSE, GSE_CMU_GSE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GSE_CMU_GSE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI0, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI1, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI2, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_ISPFE, ISPFE_CMU_ISPFE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ISPFE_CMU_ISPFE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MCSC, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MISC, MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL0, NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL0, NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL01, NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL02, NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL03, NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1A, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1B, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL2AA, NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL2AB, NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC0, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_RGBP, RGBP_CMU_RGBP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, RGBP_CMU_RGBP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TNR, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TPU, TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_YUVP, YUVP_CMU_YUVP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, YUVP_CMU_YUVP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_option_size = ARRAY_SIZE(cmucal_option_list);
