
<h2>4. Running the synthesis and configuring the FPGA with the synthesized MIPSfpga system</h2>

<h3>4.1. Selecting the appropriate hardware configuration for the lab</h3>

<h3>4.2. Xilinx Vivado flow</h3>

<h3>4.3. Altera Quartus II flow</h3>
