# Day 4 â€“ Gate-Level Simulation & Verilog Coding Practices

Day 4 of the RTL Workshop was all about bridging the gap between theory and real-world hardware. We explored how designs behave after synthesis, learned the right way to use blocking vs. non-blocking assignments, and identified the common traps that cause simulation-synthesis mismatches.

## ðŸ“Œ Topics of the Day

- Gate-Level Simulation (GLS)

- Synthesisâ€“Simulation Mismatch

- Blocking (=) vs. Non-Blocking (<=) Assignments

- Blocking Statements

- Non-Blocking Statements

## Practical Labs

### ðŸ”¹ 1. Gate-Level Simulation (GLS)

GLS = simulation of a synthesized gate-level netlist.
It helps validate:

âœ… Functional correctness

âœ… Timing checks (setup/hold)

âœ… Power estimates

âœ… Scan chains & test structures

When is GLS used?

After synthesis â†’ to confirm netlist correctness

Before physical design â†’ to catch early functional/timing bugs

Types of GLS:

Functional GLS â†’ zero/unit delay simulation for logic correctness

Timing GLS â†’ includes SDF timing data for real-world checks

### ðŸ”¹ 2. Synthesisâ€“Simulation Mismatch

Mismatch = RTL simulation results â‰  Gate-level/hardware results.
Causes:

Using non-synthesizable code (initial, #delay, etc.)

Ambiguities (missing else, wrong sensitivity lists)

Different interpretations by tools

Best Practice:
Always write clean, synthesizable, and deterministic RTL.

### ðŸ”¹ 3. Blocking vs. Non-Blocking in Verilog

Two flavors of procedural assignments:

3.1 Blocking (=)

Executes sequentially, step by step.

Best for combinational logic.

always @(*) y = a & b;

3.2 Non-Blocking (<=)

Executes concurrently at the end of timestep.

Best for sequential logic.

always @(posedge clk) q <= d;

#### ðŸ§ª Hands-On Labs
Lab 1 â€“ Ternary MUX
```verilog
module ternary_operator_mux (input i0, input i1, input sel, output y);
  assign y = sel ? i1 : i0;
endmodule
```

âž¡ Simple 2:1 MUX using ternary operator.

Lab 2 â€“ Yosys Synthesis

Run synthesis for the above MUX using Yosys flow.

Lab 3 â€“ GLS of MUX

Command example:
```bash
iverilog /path/primitives.v /path/sky130_fd_sc_hd.v ternary_operator_mux.v testbench.v
```
Lab 4 â€“ Bad MUX Example
```verilog
module bad_mux (input i0, input i1, input sel, output reg y);
  always @ (sel) begin
    if (sel)
      y <= i1;   // wrong: non-blocking in combo logic
    else 
      y <= i0;
  end
endmodule
```

âŒ Problems:

Incomplete sensitivity list (missing i0, i1).

Wrong operator (<= instead of =).

âœ” Corrected version:
```verilog
always @(*) begin
  if (sel) y = i1;
  else     y = i0;
end
```
Lab 5 â€“ GLS of Bad MUX

Run GLS â†’ expect mismatches/warnings.

Lab 6 â€“ Blocking Caveat
```verilog
module blocking_caveat (input a, input b, input c, output reg d);
  reg x;
  always @ (*) begin
    d = x & c;   // uses old value of x
    x = a | b;
  end
endmodule
```

âŒ Wrong ordering â†’ d uses stale x.
âœ” Fix:
```verilog
always @(*) begin
  x = a | b;
  d = x & c;
end
```
Lab 7 â€“ Synthesizing Corrected Module

Run Yosys synthesis â†’ observe how corrected ordering produces the intended logic.

âœ… Key Learnings

GLS is mandatory for checking both functionality & timing after synthesis.

Avoid synthesisâ€“simulation mismatches by using synthesizable coding style.

Blocking (=) â†’ for combinational logic; Non-blocking (<=) â†’ for sequential logic.

Labs showed real-world pitfalls (bad sensitivity list, wrong assignment type, incorrect order) and how to fix them.

âš¡ Tip of the Day:

â€œAlways simulate both RTL and synthesized netlists. Trust your synthesis tool, but verify its output!â€
