HelpInfo,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'.||top_sd.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'.||top_sd.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/107||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_package.vhd'.||top_sd.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd'.||top_sd.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/109||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_clockgate.vhd'.||top_sd.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd'.||top_sd.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/111||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'.||top_sd.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd'.||top_sd.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd'.||top_sd.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd'.||top_sd.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/115||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd'.||top_sd.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cond.vhd'.||top_sd.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/117||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd'.||top_sd.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/118||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd'.||top_sd.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/119||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd'.||top_sd.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/120||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd'.||top_sd.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/121||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_decompressor.vhd'.||top_sd.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/122||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd'.||top_sd.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/123||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd'.||top_sd.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/124||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd'.||top_sd.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/125||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_pmp.vhd'.||top_sd.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/126||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd'.||top_sd.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/127||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd'.||top_sd.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/128||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd'.||top_sd.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/129||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd'.||top_sd.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/130||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd'.||top_sd.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/131||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd'.||top_sd.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/132||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd'.||top_sd.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/133||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd'.||top_sd.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/134||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_bootloader_image.vhd'.||top_sd.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/135||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_boot_rom.vhd'.||top_sd.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/136||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cache.vhd'.||top_sd.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/137||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cfs.vhd'.||top_sd.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/138||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_crc.vhd'.||top_sd.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/139||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dm.vhd'.||top_sd.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/140||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dtm.vhd'.||top_sd.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/141||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dma.vhd'.||top_sd.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/142||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gptmr.vhd'.||top_sd.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/143||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd'.||top_sd.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/144||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_neoled.vhd'.||top_sd.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/145||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_onewire.vhd'.||top_sd.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/146||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_pwm.vhd'.||top_sd.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/147||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sdi.vhd'.||top_sd.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/148||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_slink.vhd'.||top_sd.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/149||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_spi.vhd'.||top_sd.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/150||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_trng.vhd'.||top_sd.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/151||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_twi.vhd'.||top_sd.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/152||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_wdt.vhd'.||top_sd.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/153||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd'.||top_sd.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/154||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xip.vhd'.||top_sd.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/155||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xirq.vhd'.||top_sd.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/156||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd'.||top_sd.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/157||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'.||top_sd.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/158||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd'.||top_sd.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/159||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_sd.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/164||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sd.rtl.||top_sd.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/165||top_sd.vhd(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sd/top_sd.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||top_sd.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/166||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||top_sd.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/168||OSC_C0.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||top_sd.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/169||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||top_sd.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/170||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||top_sd.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/174||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||top_sd.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/175||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||top_sd.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/176||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||top_sd.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/177||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||top_sd.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/178||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.neorv32_processortop_minimalboot.neorv32_processortop_minimalboot_rtl.||top_sd.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/183||neorv32_ProcessorTop_MinimalBoot.vhd(17);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/17
Implementation;Synthesis||CD326||@W:Port mtime_time_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/184||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/185||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/186||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/187||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/188||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/189||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/190||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/191||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/192||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/193||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/194||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/195||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/196||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/197||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/198||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/199||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/200||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_lst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/201||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/202||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_dst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/203||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/204||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/205||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_cyc_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/206||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_stb_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/207||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_sel_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/208||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_we_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/209||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_tag_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/210||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/211||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xbus_adr_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/212||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/213||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_top.neorv32_top_rtl.||top_sd.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/214||neorv32_top.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/23
Implementation;Synthesis||CD231||@N: Using onehot encoding for type cg_en_enum_t. For example, enumeration cg_cfs is mapped to "10000000000".||top_sd.srr(215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/215||neorv32_top.vhd(271);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/271
Implementation;Synthesis||CD231||@N: Using onehot encoding for type firq_enum_t. For example, enumeration firq_trng is mapped to "1000000000000000".||top_sd.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/216||neorv32_top.vhd(315);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/315
Implementation;Synthesis||CD231||@N: Using onehot encoding for type io_devices_enum_t. For example, enumeration iodev_ocd is mapped to "100000000000000000000".||top_sd.srr(217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/217||neorv32_top.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/304
Implementation;Synthesis||CD638||@W:Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/218||neorv32_top.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/281
Implementation;Synthesis||CD638||@W:Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/219||neorv32_top.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/281
Implementation;Synthesis||CD638||@W:Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/220||neorv32_top.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/281
Implementation;Synthesis||CD638||@W:Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/221||neorv32_top.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/282
Implementation;Synthesis||CD638||@W:Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/222||neorv32_top.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/282
Implementation;Synthesis||CD638||@W:Signal dma_req.fence is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/223||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/224||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/225||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/226||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/227||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/228||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/229||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/230||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/231||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/232||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/233||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/234||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal xipcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/235||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/236||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/237||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/238||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/239||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/240||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/241||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/242||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/243||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/244||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/245||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/246||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/247||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/248||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/249||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/250||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/251||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/252||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/253||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xipcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/254||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xipcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/255||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/256||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/257||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/258||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl.||top_sd.srr(259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/259||neorv32_sysinfo.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/18
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_uart.neorv32_uart_rtl.||top_sd.srr(263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/263||neorv32_uart.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.||top_sd.srr(264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/264||neorv32_fifo.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/18
Implementation;Synthesis||CD638||@W:Signal fifo_mem_0 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/265||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal r_pnt_ff is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/266||neorv32_fifo.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/57
Implementation;Synthesis||CD638||@W:Signal diff is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/267||neorv32_fifo.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/60
Implementation;Synthesis||CL252||@W:Bit 0 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/270||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 1 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/271||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 2 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/272||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 3 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/273||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 4 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/274||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 5 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/275||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 6 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/276||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 7 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/277||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.||top_sd.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/278||neorv32_fifo.vhd(242);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/242
Implementation;Synthesis||CL169||@W:Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.||top_sd.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/282||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/283||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/284||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/285||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/286||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_mtime.neorv32_mtime_rtl.||top_sd.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/288||neorv32_mtime.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/18
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/291||neorv32_mtime.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_gpio.neorv32_gpio_rtl.||top_sd.srr(293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/293||neorv32_gpio.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/18
Implementation;Synthesis||CL271||@W:Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/296||neorv32_gpio.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/90
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/297||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/298||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/299||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/300||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/301||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/302||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/303||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/304||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/305||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/306||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/307||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/308||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/309||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/310||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/311||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/312||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/313||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/314||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/315||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/316||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/317||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/318||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/319||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/320||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/321||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/322||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/323||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl.||top_sd.srr(325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/325||neorv32_intercon.vhd(382);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/382
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_dmem.neorv32_dmem_rtl.||top_sd.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/329||neorv32_dmem.entity.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/18
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b3, depth=2048, width=8||top_sd.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/332||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b2, depth=2048, width=8||top_sd.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/333||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b1, depth=2048, width=8||top_sd.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/334||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b0, depth=2048, width=8||top_sd.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/335||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_imem.neorv32_imem_rtl.||top_sd.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/337||neorv32_imem.entity.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.entity.vhd'/linenumber/18
Implementation;Synthesis||CD638||@W:Signal mem_ram_b0 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/338||neorv32_imem.default.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal mem_ram_b1 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/339||neorv32_imem.default.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal mem_ram_b2 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/340||neorv32_imem.default.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal mem_ram_b3 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/341||neorv32_imem.default.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/39
Implementation;Synthesis||CL177||@W:Sharing sequential element bus_rsp_o.ack and merging rden. Add a syn_preserve attribute to the element to prevent sharing.||top_sd.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/344||neorv32_imem.default.vhd(104);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/104
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl.||top_sd.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/346||neorv32_intercon.vhd(173);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/173
Implementation;Synthesis||CL111||@W:All reachable assignments to keeper.halt are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/349||neorv32_intercon.vhd(332);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/332
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl.||top_sd.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/351||neorv32_intercon.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu.neorv32_cpu_rtl.||top_sd.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/355||neorv32_cpu.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl.||top_sd.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/356||neorv32_cpu_lsu.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/18
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/359||neorv32_cpu_lsu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/80
Implementation;Synthesis||CL169||@W:Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.||top_sd.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/360||neorv32_cpu_lsu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/80
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl.||top_sd.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/362||neorv32_cpu_alu.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/18
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_sd.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/363||neorv32_cpu_alu.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/136
Implementation;Synthesis||CD638||@W:Signal fpu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/364||neorv32_cpu_alu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/80
Implementation;Synthesis||CD638||@W:Signal cfu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/365||neorv32_cpu_alu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/80
Implementation;Synthesis||CD638||@W:Signal fpu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/366||neorv32_cpu_alu.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/81
Implementation;Synthesis||CD638||@W:Signal cfu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/367||neorv32_cpu_alu.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/81
Implementation;Synthesis||CD638||@W:Signal fpu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/368||neorv32_cpu_alu.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal cfu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/369||neorv32_cpu_alu.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal cfu_run is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/370||neorv32_cpu_alu.vhd(85);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/85
Implementation;Synthesis||CD638||@W:Signal cfu_done is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/371||neorv32_cpu_alu.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/86
Implementation;Synthesis||CD638||@W:Signal cfu_wait is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/372||neorv32_cpu_alu.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/87
Implementation;Synthesis||CD638||@W:Signal cfu_res is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/373||neorv32_cpu_alu.vhd(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl.||top_sd.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/374||neorv32_cpu_cp_shifter.vhd(21);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/21
Implementation;Synthesis||CD638||@W:Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/375||neorv32_cpu_cp_shifter.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal bs_sign is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/376||neorv32_cpu_cp_shifter.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/56
Implementation;Synthesis||CD638||@W:Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/377||neorv32_cpu_cp_shifter.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/57
Implementation;Synthesis||CD638||@W:Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/378||neorv32_cpu_cp_shifter.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl.||top_sd.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/385||neorv32_cpu_regfile.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/28
Implementation;Synthesis||CD638||@W:Signal rs3_addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/386||neorv32_cpu_regfile.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/62
Implementation;Synthesis||CD638||@W:Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/387||neorv32_cpu_regfile.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/63
Implementation;Synthesis||CL134||@N: Found RAM reg_file, depth=32, width=32||top_sd.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/390||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||CL134||@N: Found RAM reg_file, depth=32, width=32||top_sd.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/391||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl.||top_sd.srr(393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/393||neorv32_cpu_control.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/29
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fetch_engine_state_t.||top_sd.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/394||neorv32_cpu_control.vhd(110);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/110
Implementation;Synthesis||CD231||@N: Using onehot encoding for type execute_engine_state_t. For example, enumeration dispatch is mapped to "1000000000000".||top_sd.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/395||neorv32_cpu_control.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/157
Implementation;Synthesis||CD434||@W:Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/396||neorv32_cpu_control.vhd(737);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/737
Implementation;Synthesis||CD638||@W:Signal issue_engine.ci_i32 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/397||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.ci_i16 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/398||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/399||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/400||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/401||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal hpmevent_we is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/402||neorv32_cpu_control.vhd(266);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/266
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.||top_sd.srr(403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/403||neorv32_fifo.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/18
Implementation;Synthesis||CD638||@W:Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/404||neorv32_fifo.vhd(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/51
Implementation;Synthesis||CL265||@W:Removing unused bit 1 of r_pnt_ff_1(1 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/407||neorv32_fifo.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/202
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem, depth=2, width=17||top_sd.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/408||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 0 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/412||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 1 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/413||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 2 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/414||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 3 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/415||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 4 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/416||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 5 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/417||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 6 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/418||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 7 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/419||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 8 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/420||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 9 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/421||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 10 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/422||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 11 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/423||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 12 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/424||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 13 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/425||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 14 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/426||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 15 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/427||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 16 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/428||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 17 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/429||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 18 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/430||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 19 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/431||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 20 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/432||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 21 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/433||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 22 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/434||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 23 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/435||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 24 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/436||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 25 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/437||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 26 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/438||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 27 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/439||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 28 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/440||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 29 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/441||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 30 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/442||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 31 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/443||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 0 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/444||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 1 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/445||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 2 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/446||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 3 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/447||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 4 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/448||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 5 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/449||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 6 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/450||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 7 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/451||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 8 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/452||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 9 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/453||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 10 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/454||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 11 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/455||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 12 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/456||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 13 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/457||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 14 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/458||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 15 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/459||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal issue_engine.align_clr is floating; a simulation mismatch is possible.||top_sd.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/460||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal issue_engine.align_set is floating; a simulation mismatch is possible.||top_sd.srr(461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/461||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal issue_engine.align is floating; a simulation mismatch is possible.||top_sd.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/462||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_15_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/463||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_14_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/464||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_13_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/465||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_12_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/466||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_11_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/467||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_10_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/468||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_9_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/469||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_8_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/470||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_7_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/471||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_6_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/472||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_5_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/473||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_4_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/474||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_3_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/475||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_1_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/476||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/477||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/478||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/479||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/480||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.||top_sd.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/481||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.||top_sd.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/482||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/483||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/484||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/485||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.||top_sd.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/486||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.||top_sd.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/487||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.||top_sd.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/488||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.||top_sd.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/489||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.||top_sd.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/490||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.||top_sd.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/491||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.||top_sd.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/492||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_priv_2. Make sure that there are no unused intermediate registers.||top_sd.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/493||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/494||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/495||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/496||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.||top_sd.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/497||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.||top_sd.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/498||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/499||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/500||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/501||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL265||@W:Removing unused bit 5 of trap_ctrl.cause_34(6 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/502||neorv32_cpu_control.vhd(1387);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1387
Implementation;Synthesis||CL271||@W:Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_9(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/503||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/504||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/505||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/506||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/507||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/508||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/509||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/510||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/511||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/512||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/513||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/514||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/515||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/516||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/517||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/518||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/519||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/520||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/521||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/522||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_mpp are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/523||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/524||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL190||@W:Optimizing register bit fetch_engine.priv to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/525||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL190||@W:Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/526||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.exc_buf(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/527||neorv32_cpu_control.vhd(1292);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1292
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.exc_buf(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/528||neorv32_cpu_control.vhd(1292);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1292
Implementation;Synthesis||CL190||@W:Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/529||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL190||@W:Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/530||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 9 of trap_ctrl.exc_buf(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/531||neorv32_cpu_control.vhd(1292);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1292
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/532||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/533||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/534||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register fetch_engine.priv. Make sure that there are no unused intermediate registers.||top_sd.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/535||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL240||@W:Signal xcache_rsp.err is floating; a simulation mismatch is possible.||top_sd.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/542||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL240||@W:Signal xcache_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/543||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 0 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/544||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 1 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/545||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 2 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/546||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 3 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/547||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 4 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/548||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 5 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/549||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 6 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/550||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 7 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/551||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 8 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/552||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 9 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/553||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 10 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/554||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 11 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/555||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 12 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/556||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 13 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/557||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 14 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/558||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 15 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/559||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 16 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/560||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 17 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/561||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 18 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/562||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 19 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/563||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 20 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/564||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 21 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/565||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 22 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/566||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 23 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/567||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 24 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/568||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 25 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/569||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 26 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/570||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 27 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/571||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 28 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/572||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 29 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/573||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 30 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/574||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 31 of signal xcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/575||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL240||@W:Signal xipcache_rsp.err is floating; a simulation mismatch is possible.||top_sd.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/576||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL240||@W:Signal xipcache_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/577||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 0 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/578||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 1 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/579||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 2 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/580||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 3 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/581||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 4 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/582||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 5 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/583||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 6 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/584||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 7 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/585||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 8 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/586||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 9 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/587||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 10 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/588||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 11 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/589||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL240||@W:Signal xcache_req.fence is floating; a simulation mismatch is possible.||top_sd.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/592||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xcache_req.rvso is floating; a simulation mismatch is possible.||top_sd.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/593||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xcache_req.priv is floating; a simulation mismatch is possible.||top_sd.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/594||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xcache_req.src is floating; a simulation mismatch is possible.||top_sd.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/595||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xcache_req.rw is floating; a simulation mismatch is possible.||top_sd.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/596||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xcache_req.stb is floating; a simulation mismatch is possible.||top_sd.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/597||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.fence is floating; a simulation mismatch is possible.||top_sd.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/598||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.rvso is floating; a simulation mismatch is possible.||top_sd.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/599||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.priv is floating; a simulation mismatch is possible.||top_sd.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/600||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.src is floating; a simulation mismatch is possible.||top_sd.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/601||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.rw is floating; a simulation mismatch is possible.||top_sd.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/602||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.stb is floating; a simulation mismatch is possible.||top_sd.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/603||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal dma_rsp.err is floating; a simulation mismatch is possible.||top_sd.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/604||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CL240||@W:Signal dma_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/605||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CL240||@W:Signal dma_req.fence is floating; a simulation mismatch is possible.||top_sd.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/606||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.rvso is floating; a simulation mismatch is possible.||top_sd.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/607||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.priv is floating; a simulation mismatch is possible.||top_sd.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/608||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.src is floating; a simulation mismatch is possible.||top_sd.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/609||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.rw is floating; a simulation mismatch is possible.||top_sd.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/610||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.stb is floating; a simulation mismatch is possible.||top_sd.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/611||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dmi_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/612||neorv32_top.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/282
Implementation;Synthesis||CL169||@W:Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/613||neorv32_top.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.||top_sd.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/614||neorv32_top.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/398
Implementation;Synthesis||CL169||@W:Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/615||neorv32_top.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/398
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/616||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/617||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||top_sd.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/622||FCCC_C0.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0.vhd'/linenumber/145
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||top_sd.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/623||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||top_sd.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/624||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||top_sd.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/626||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||top_sd.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/628||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||top_sd.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/630||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||top_sd.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/638||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL190||@W:Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/650||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/651||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/652||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/653||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL189||@N: Register bit ctrl.alu_cp_trig(1) is always 0.||top_sd.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/654||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/655||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register trap_ctrl.irq_buf.||top_sd.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/656||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register execute_engine.state.||top_sd.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/657||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fetch_engine.state.||top_sd.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/673||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.irq_buf(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/679||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.irq_buf(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/680||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL279||@W:Pruning register bits 20 to 19 of trap_ctrl.irq_buf(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/681||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL169||@W:Pruning unused register trap_ctrl.env_entered. Make sure that there are no unused intermediate registers.||top_sd.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/682||neorv32_cpu_control.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1438
Implementation;Synthesis||CL247||@W:Input port bit 0 of alu_add_i(31 downto 0) is unused ||top_sd.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/683||neorv32_cpu_control.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input db_halt_req_i is unused.||top_sd.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/684||neorv32_cpu_control.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/87
Implementation;Synthesis||CL246||@W:Input port bits 60 to 17 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/687||neorv32_cpu_regfile.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input rstn_i is unused.||top_sd.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/688||neorv32_cpu_regfile.vhd(38);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/38
Implementation;Synthesis||CL247||@W:Input port bit 60 of ctrl_i(60 downto 0) is unused ||top_sd.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/691||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 58 to 49 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/692||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 47 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/693||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 36 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/694||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input csr_we_i is unused.||top_sd.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/697||neorv32_cpu_alu.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input csr_addr_i is unused.||top_sd.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/698||neorv32_cpu_alu.vhd(38);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/38
Implementation;Synthesis||CL159||@N: Input csr_wdata_i is unused.||top_sd.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/699||neorv32_cpu_alu.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input rs3_i is unused.||top_sd.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/700||neorv32_cpu_alu.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/44
Implementation;Synthesis||CL159||@N: Input rs4_i is unused.||top_sd.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/701||neorv32_cpu_alu.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/45
Implementation;Synthesis||CL247||@W:Input port bit 60 of ctrl_i(60 downto 0) is unused ||top_sd.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/704||neorv32_cpu_lsu.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 58 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/705||neorv32_cpu_lsu.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 29 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/706||neorv32_cpu_lsu.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/26
Implementation;Synthesis||Z100||@N: "[NEORV32] CPU ISA: rv32ix_zicsr_zicntr_zifencei"||top_sd.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/709||neorv32_cpu.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/125
Implementation;Synthesis||Z100||@N: "[NEORV32] CPU tuning options: "||top_sd.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/710||neorv32_cpu.vhd(147);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/147
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbiter.state.||top_sd.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/713||neorv32_intercon.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/59
Implementation;Synthesis||CL246||@W:Input port bits 67 to 32 of b_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/719||neorv32_intercon.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/31
Implementation;Synthesis||CL159||@N: Input c_rsp_i is unused.||top_sd.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/722||neorv32_intercon.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/224
Implementation;Synthesis||CL159||@N: Input d_rsp_i is unused.||top_sd.srr(723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/723||neorv32_intercon.vhd(226);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/226
Implementation;Synthesis||CL159||@N: Input x_rsp_i is unused.||top_sd.srr(724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/724||neorv32_intercon.vhd(230);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/230
Implementation;Synthesis||Z100||@N: "[NEORV32] Implementing DEFAULT processor-internal IMEM as pre-initialized ROM."||top_sd.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/727||neorv32_imem.default.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/728||neorv32_imem.entity.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.entity.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 67 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/729||neorv32_imem.entity.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.entity.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/730||neorv32_imem.entity.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.entity.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/733||neorv32_dmem.entity.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/734||neorv32_dmem.entity.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/735||neorv32_dmem.entity.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input dev_00_rsp_i is unused.||top_sd.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/738||neorv32_intercon.vhd(424);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/424
Implementation;Synthesis||CL159||@N: Input dev_02_rsp_i is unused.||top_sd.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/739||neorv32_intercon.vhd(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/426
Implementation;Synthesis||CL159||@N: Input dev_04_rsp_i is unused.||top_sd.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/740||neorv32_intercon.vhd(428);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/428
Implementation;Synthesis||CL159||@N: Input dev_05_rsp_i is unused.||top_sd.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/741||neorv32_intercon.vhd(429);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/429
Implementation;Synthesis||CL159||@N: Input dev_06_rsp_i is unused.||top_sd.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/742||neorv32_intercon.vhd(430);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/430
Implementation;Synthesis||CL159||@N: Input dev_07_rsp_i is unused.||top_sd.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/743||neorv32_intercon.vhd(431);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/431
Implementation;Synthesis||CL159||@N: Input dev_08_rsp_i is unused.||top_sd.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/744||neorv32_intercon.vhd(432);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/432
Implementation;Synthesis||CL159||@N: Input dev_09_rsp_i is unused.||top_sd.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/745||neorv32_intercon.vhd(433);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/433
Implementation;Synthesis||CL159||@N: Input dev_12_rsp_i is unused.||top_sd.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/746||neorv32_intercon.vhd(436);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/436
Implementation;Synthesis||CL159||@N: Input dev_13_rsp_i is unused.||top_sd.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/747||neorv32_intercon.vhd(437);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/437
Implementation;Synthesis||CL159||@N: Input dev_14_rsp_i is unused.||top_sd.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/748||neorv32_intercon.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/438
Implementation;Synthesis||CL159||@N: Input dev_15_rsp_i is unused.||top_sd.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/749||neorv32_intercon.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/439
Implementation;Synthesis||CL159||@N: Input dev_16_rsp_i is unused.||top_sd.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/750||neorv32_intercon.vhd(440);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/440
Implementation;Synthesis||CL159||@N: Input dev_17_rsp_i is unused.||top_sd.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/751||neorv32_intercon.vhd(441);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/441
Implementation;Synthesis||CL159||@N: Input dev_18_rsp_i is unused.||top_sd.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/752||neorv32_intercon.vhd(442);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/442
Implementation;Synthesis||CL159||@N: Input dev_19_rsp_i is unused.||top_sd.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/753||neorv32_intercon.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/443
Implementation;Synthesis||CL159||@N: Input dev_20_rsp_i is unused.||top_sd.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/754||neorv32_intercon.vhd(444);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/444
Implementation;Synthesis||CL159||@N: Input dev_21_rsp_i is unused.||top_sd.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/755||neorv32_intercon.vhd(445);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/445
Implementation;Synthesis||CL159||@N: Input dev_22_rsp_i is unused.||top_sd.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/756||neorv32_intercon.vhd(446);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/446
Implementation;Synthesis||CL159||@N: Input dev_23_rsp_i is unused.||top_sd.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/757||neorv32_intercon.vhd(447);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/447
Implementation;Synthesis||CL159||@N: Input dev_24_rsp_i is unused.||top_sd.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/758||neorv32_intercon.vhd(448);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/448
Implementation;Synthesis||CL159||@N: Input dev_25_rsp_i is unused.||top_sd.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/759||neorv32_intercon.vhd(449);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/449
Implementation;Synthesis||CL159||@N: Input dev_26_rsp_i is unused.||top_sd.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/760||neorv32_intercon.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/450
Implementation;Synthesis||CL159||@N: Input dev_27_rsp_i is unused.||top_sd.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/761||neorv32_intercon.vhd(451);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/451
Implementation;Synthesis||CL159||@N: Input dev_28_rsp_i is unused.||top_sd.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/762||neorv32_intercon.vhd(452);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/452
Implementation;Synthesis||CL159||@N: Input dev_29_rsp_i is unused.||top_sd.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/763||neorv32_intercon.vhd(453);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/453
Implementation;Synthesis||CL159||@N: Input dev_30_rsp_i is unused.||top_sd.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/764||neorv32_intercon.vhd(454);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/454
Implementation;Synthesis||CL159||@N: Input dev_31_rsp_i is unused.||top_sd.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/765||neorv32_intercon.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/455
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/768||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 67 to 40 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/769||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/770||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/771||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/772||neorv32_gpio.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/28
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/775||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/776||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/777||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/778||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_engine.state.||top_sd.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/783||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register tx_engine.state.||top_sd.srr(790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/790||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/799||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 67 to 62 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/800||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL247||@W:Input port bit 59 of bus_req_i(73 downto 0) is unused ||top_sd.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/801||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 53 to 48 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/802||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/803||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/804||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/807||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL246||@W:Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/808||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/809||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/810||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/813||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||Z100||@N: "[NEORV32] The NEORV32 RISC-V Processor (v1.10.2.0), github.com/stnolting/neorv32"||top_sd.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/814||neorv32_top.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/333
Implementation;Synthesis||Z100||@N: "[NEORV32] Processor Configuration: IMEM DMEM GPIO MTIME UART0 SYSINFO "||top_sd.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/815||neorv32_top.vhd(339);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/339
Implementation;Synthesis||CL159||@N: Input jtag_tck_i is unused.||top_sd.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/816||neorv32_top.vhd(140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input jtag_tms_i is unused.||top_sd.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/817||neorv32_top.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input xbus_dat_i is unused.||top_sd.srr(818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/818||neorv32_top.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input xbus_ack_i is unused.||top_sd.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/819||neorv32_top.vhd(154);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input xbus_err_i is unused.||top_sd.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/820||neorv32_top.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input slink_rx_dat_i is unused.||top_sd.srr(821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/821||neorv32_top.vhd(158);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input slink_rx_src_i is unused.||top_sd.srr(822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/822||neorv32_top.vhd(159);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input slink_rx_val_i is unused.||top_sd.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/823||neorv32_top.vhd(160);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input slink_rx_lst_i is unused.||top_sd.srr(824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/824||neorv32_top.vhd(161);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input slink_tx_rdy_i is unused.||top_sd.srr(825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/825||neorv32_top.vhd(167);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input xip_dat_i is unused.||top_sd.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/826||neorv32_top.vhd(172);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/172
Implementation;Synthesis||CL159||@N: Input uart1_rxd_i is unused.||top_sd.srr(827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/827||neorv32_top.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/187
Implementation;Synthesis||CL159||@N: Input uart1_cts_i is unused.||top_sd.srr(828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/828||neorv32_top.vhd(189);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/189
Implementation;Synthesis||CL159||@N: Input spi_dat_i is unused.||top_sd.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/829||neorv32_top.vhd(194);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/194
Implementation;Synthesis||CL159||@N: Input sdi_clk_i is unused.||top_sd.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/830||neorv32_top.vhd(198);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/198
Implementation;Synthesis||CL159||@N: Input sdi_dat_i is unused.||top_sd.srr(831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/831||neorv32_top.vhd(200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/200
Implementation;Synthesis||CL159||@N: Input sdi_csn_i is unused.||top_sd.srr(832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/832||neorv32_top.vhd(201);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/201
Implementation;Synthesis||CL159||@N: Input twi_sda_i is unused.||top_sd.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/833||neorv32_top.vhd(204);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/204
Implementation;Synthesis||CL159||@N: Input twi_scl_i is unused.||top_sd.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/834||neorv32_top.vhd(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/206
Implementation;Synthesis||CL159||@N: Input onewire_i is unused.||top_sd.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/835||neorv32_top.vhd(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/210
Implementation;Synthesis||CL159||@N: Input cfs_in_i is unused.||top_sd.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/836||neorv32_top.vhd(217);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/217
Implementation;Synthesis||CL159||@N: Input xirq_i is unused.||top_sd.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/837||neorv32_top.vhd(227);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/227
Implementation;Synthesis||CL159||@N: Input mtime_irq_i is unused.||top_sd.srr(838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/838||neorv32_top.vhd(230);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/230
Implementation;Synthesis||CL159||@N: Input XTL is unused.||top_sd.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/843||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.alu_cp_trig[4:3] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/978||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_rts_o (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/979||neorv32_uart.vhd(463);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/463
Implementation;Synthesis||BN362||@N: Removing sequential instance mtime_lo_q[31:0] (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/980||neorv32_mtime.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.lsu_fence (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/981||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist top_sd ||top_sd.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/982||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||top_sd.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/986||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>/designer/top_sd/synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top_sd.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1015||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1054||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1055||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.||top_sd.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1062||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd_cck.rpt" .||top_sd.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1066||null;null
Implementation;Synthesis||BZ173||@N: ROM imem_rom\.mem_access\.rdata_1[31:0] (in view: neorv32.neorv32_imem(neorv32_imem_rtl)) mapped in logic.||top_sd.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1127||neorv32_imem.default.vhd(61);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/61
Implementation;Synthesis||MO106||@N: Found ROM imem_rom\.mem_access\.rdata_1[31:0] (in view: neorv32.neorv32_imem(neorv32_imem_rtl)) with 2048 words by 32 bits.||top_sd.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1128||neorv32_imem.default.vhd(61);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/61
Implementation;Synthesis||FX107||@W:RAM neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b3[31:24] (in view: work.top_sd(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1133||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b2[23:16] (in view: work.top_sd(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1135||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b1[15:8] (in view: work.top_sd(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1137||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b0[7:0] (in view: work.top_sd(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1139||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] (in view: work.top_sd(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1141||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||FX107||@W:RAM neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file[31:0] (in view: work.top_sd(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1142||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||MO231||@N: Found counter in view:work.top_sd(rtl) instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.clk_div[11:0] ||top_sd.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1143||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||MO231||@N: Found counter in view:work.top_sd(rtl) instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.neorv32_bus_gateway_inst.keeper\.cnt[4:0] ||top_sd.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1144||neorv32_intercon.vhd(332);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/332
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_2[31:0] ||top_sd.srr(1165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1165||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_0[31:0] ||top_sd.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1166||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_2[31:0] ||top_sd.srr(1167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1167||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_0[31:0] ||top_sd.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1168||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||FX107||@W:RAM prefetch_buffer\.1\.prefetch_buffer_inst.fifo_mem[15:0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1169||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||FX107||@W:RAM prefetch_buffer\.0\.prefetch_buffer_inst.fifo_mem[16:0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1170||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1171||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1172||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1173||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1174||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1175||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1176||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1177||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1178||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1179||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1180||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1181||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1182||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1183||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1184||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[2] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1185||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[0] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1186||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un1_cmp (in view: neorv32.neorv32_cpu_alu(neorv32_cpu_cpu_rtl))||top_sd.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1187||neorv32_cpu_alu.vhd(100);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/100
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_cp_shifter(neorv32_cpu_cp_shifter_rtl) instance shifter\.cnt[4:0] ||top_sd.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1188||neorv32_cpu_cp_shifter.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst.rdata[1] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst.rdata[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1194||neorv32_imem.default.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_imem.default.vhd'/linenumber/60
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_lo[31:0] ||top_sd.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1195||neorv32_mtime.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/90
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_hi[31:0] ||top_sd.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1196||neorv32_mtime.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/90
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un2_cmp_lo_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))||top_sd.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1197||neorv32_mtime.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/146
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un2_cmp_hi_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))||top_sd.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1198||neorv32_mtime.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1207||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1208||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.||top_sd.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1215||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance rx_engine\.baudcnt[9:0] ||top_sd.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1216||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance tx_engine\.baudcnt[9:0] ||top_sd.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1217||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[20] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1218||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[23] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1219||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.clk_gen_en_ff because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine.state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1223||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||BN362||@N: Removing sequential instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.fetch_engine\.pc[1] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1228||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex.neorv32_cpu_inst.neorv32_cpu_control_inst.csr.re because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex.neorv32_cpu_inst.neorv32_cpu_control_inst.execute_engine.state[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1232||neorv32_cpu_control.vhd(2048);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2048
Implementation;Synthesis||FP130||@N: Promoting Net neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys on CLKINT  I_1460 ||top_sd.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1251||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||top_sd.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1310||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 100.00ns ||top_sd.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1311||null;null
