{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522682140725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522682140725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 18:15:40 2018 " "Processing started: Mon Apr 02 18:15:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522682140725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522682140725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522682140725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522682141142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(7) " "Verilog HDL information at shift_reg.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/shift_reg.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "library.v " "Can't analyze file -- file library.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1522682154621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1_differentcontrols.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1_differentcontrols.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1_differentcontrols " "Found entity 1: mux_3to1_differentcontrols" {  } { { "mux_3to1_differentcontrols.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/mux_3to1_differentcontrols.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154621 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit multiplier.v(13) " "Verilog HDL Declaration warning at multiplier.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "multiplier.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/multiplier.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1522682154629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154630 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit divider.v(15) " "Verilog HDL Declaration warning at divider.v(15): \"bit\" is SystemVerilog-2005 keyword" {  } { { "divider.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/divider.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1522682154631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_differentcontrols.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1_differentcontrols.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_differentcontrols " "Found entity 1: mux_4to1_differentcontrols" {  } { { "mux_4to1_differentcontrols.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/mux_4to1_differentcontrols.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alp " "Found entity 1: alp" {  } { { "alp.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_3 " "Found entity 1: demultiplexer1_3" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit.v(6) " "Verilog HDL Declaration information at control_unit.v(6): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522682154645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overall " "Found entity 1: overall" {  } { { "overall.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/overall.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic_multiplier " "Found entity 1: schematic_multiplier" {  } { { "schematic_multiplier.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/schematic_multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bit " "Found entity 1: and_bit" {  } { { "and_bit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/and_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder__subter_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder__subter_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder__subter_16bit " "Found entity 1: adder__subter_16bit" {  } { { "adder__subter_16bit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/adder__subter_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg_fordivid.v(7) " "Verilog HDL information at shift_reg_fordivid.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg_fordivid.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/shift_reg_fordivid.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522682154658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_fordivid.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_fordivid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_fordivid " "Found entity 1: shift_reg_fordivid" {  } { { "shift_reg_fordivid.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/shift_reg_fordivid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we_fordivid.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we_fordivid.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we_fordivid " "Found entity 1: simple_reg_we_fordivid" {  } { { "simple_reg_we_fordivid.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/simple_reg_we_fordivid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic_divider " "Found entity 1: schematic_divider" {  } { { "schematic_divider.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/schematic_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpv1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alpv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alpv1 " "Found entity 1: alpv1" {  } { { "alpv1.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alpv1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit_v1.v(6) " "Verilog HDL Declaration information at control_unit_v1.v(6): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit_v1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit_v1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522682154664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_v1 " "Found entity 1: control_unit_v1" {  } { { "control_unit_v1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overall_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overall_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overall_v1 " "Found entity 1: overall_v1" {  } { { "overall_v1.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/overall_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522682154665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522682154665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "de0nano_embedding.v(103) " "Verilog HDL Instantiation warning at de0nano_embedding.v(103): instance has no name" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/de0nano_embedding.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1522682154670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "overall " "Elaborating entity \"overall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522682154702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alp alp:inst2 " "Elaborating entity \"alp\" for hierarchy \"alp:inst2\"" {  } { { "overall.bdf" "inst2" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/overall.bdf" { { 224 896 1088 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg_we alp:inst2\|simple_reg_we:inst3 " "Elaborating entity \"simple_reg_we\" for hierarchy \"alp:inst2\|simple_reg_we:inst3\"" {  } { { "alp.bdf" "inst3" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 448 1176 1360 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_differentcontrols alp:inst2\|mux_4to1_differentcontrols:inst14 " "Elaborating entity \"mux_4to1_differentcontrols\" for hierarchy \"alp:inst2\|mux_4to1_differentcontrols:inst14\"" {  } { { "alp.bdf" "inst14" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 448 888 1072 592 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alp:inst2\|multiplier:inst4 " "Elaborating entity \"multiplier\" for hierarchy \"alp:inst2\|multiplier:inst4\"" {  } { { "alp.bdf" "inst4" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 816 1536 1752 928 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexer1_3 alp:inst2\|demultiplexer1_3:inst19 " "Elaborating entity \"demultiplexer1_3\" for hierarchy \"alp:inst2\|demultiplexer1_3:inst19\"" {  } { { "alp.bdf" "inst19" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 560 1768 1880 760 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154717 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout3 demultiplexer1_3.v(15) " "Verilog HDL Always Construct warning at demultiplexer1_3.v(15): inferring latch(es) for variable \"dout3\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout1 demultiplexer1_3.v(15) " "Verilog HDL Always Construct warning at demultiplexer1_3.v(15): inferring latch(es) for variable \"dout1\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout2 demultiplexer1_3.v(15) " "Verilog HDL Always Construct warning at demultiplexer1_3.v(15): inferring latch(es) for variable \"dout2\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[0\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[0\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[1\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[1\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[2\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[2\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[3\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[3\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[4\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[4\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[5\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[5\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[6\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[6\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[7\] demultiplexer1_3.v(15) " "Inferred latch for \"dout2\[7\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[0\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[0\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[1\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[1\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[2\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[2\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[3\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[3\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[4\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[4\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[5\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[5\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[6\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[6\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[7\] demultiplexer1_3.v(15) " "Inferred latch for \"dout1\[7\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[0\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[0\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[1\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[1\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[2\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[2\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[3\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[3\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[4\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[4\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[5\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[5\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[6\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[6\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout3\[7\] demultiplexer1_3.v(15) " "Inferred latch for \"dout3\[7\]\" at demultiplexer1_3.v(15)" {  } { { "demultiplexer1_3.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/demultiplexer1_3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522682154717 "|demultiplexer1_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alp:inst2\|divider:inst5 " "Elaborating entity \"divider\" for hierarchy \"alp:inst2\|divider:inst5\"" {  } { { "alp.bdf" "inst5" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 800 1912 2128 912 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator alp:inst2\|constant_value_generator:inst12 " "Elaborating entity \"constant_value_generator\" for hierarchy \"alp:inst2\|constant_value_generator:inst12\"" {  } { { "alp.bdf" "inst12" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 648 2184 2376 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|constant_value_generator:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alp:inst2\|alu:inst " "Elaborating entity \"alu\" for hierarchy \"alp:inst2\|alu:inst\"" {  } { { "alp.bdf" "inst" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alp.bdf" { { 800 1208 1400 944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(30) " "Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(31) " "Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(46) " "Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(47) " "Verilog HDL assignment warning at alu.v(47): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(65) " "Verilog HDL assignment warning at alu.v(65): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(77) " "Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(89) " "Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(113) " "Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/alu.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|alp|alu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst\"" {  } { { "overall.bdf" "inst" { Schematic "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/overall.bdf" { { 264 488 680 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522682154733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(15) " "Verilog HDL assignment warning at control_unit.v(15): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(16) " "Verilog HDL assignment warning at control_unit.v(16): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(17) " "Verilog HDL assignment warning at control_unit.v(17): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(18) " "Verilog HDL assignment warning at control_unit.v(18): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(19) " "Verilog HDL assignment warning at control_unit.v(19): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(20) " "Verilog HDL assignment warning at control_unit.v(20): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(21) " "Verilog HDL assignment warning at control_unit.v(21): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(22) " "Verilog HDL assignment warning at control_unit.v(22): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(23) " "Verilog HDL Case Statement warning at control_unit.v(23): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(28) " "Verilog HDL assignment warning at control_unit.v(28): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(39) " "Verilog HDL Case Statement warning at control_unit.v(39): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/control_unit.v" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522682154733 "|overall|control_unit:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1522682157084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/KaanFurkan/Desktop/lab2/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522682157788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522682158294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522682158294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522682158431 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522682158431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "567 " "Implemented 567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522682158431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522682158431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522682158625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 18:15:58 2018 " "Processing ended: Mon Apr 02 18:15:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522682158625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522682158625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522682158625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522682158625 ""}
