<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 12</title>
<LINK REL="Stylesheet" TITLE="v2html stylesheet" MEDIA="Screen" HREF="v2html.css">
</head>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p11.html#bottom_of_page">Prev Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><h1>Signals index</h1></center>
<dl>
<a name="index--N"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>N</b></a></tr></td></table>
<dt>&nbsp;<b><a name="nastore_word_index___ex_ctl"></a><a  href="ex_ctl.v.html#800">nastore_word_index : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="nast_wd_index___rs1_dec"></a><a  href="rs1_dec.v.html#180">nast_wd_index : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="NC___cmp32_ks_lt"></a><a  href="custom_cells_behv.v.p3.html#2969">NC : cmp32_ks_lt</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#P_3_0___pg2nd_lt32">pg2nd_lt32:i_pg_15_0:P_3_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NC0___inc_dec_30"></a><a  href="smu_dpath.v.html#289">NC0 : inc_dec_30</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#cout___cla_adder_32">cla_adder_32:adder:cout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NC1___inc_dec_30"></a><a  href="smu_dpath.v.html#289">NC1 : inc_dec_30</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_32">cla_adder_32:adder:sum</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NC2___inc_dec_30"></a><a  href="smu_dpath.v.html#289">NC2 : inc_dec_30</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sum___cla_adder_32">cla_adder_32:adder:sum</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="ncload_byte___ex_ctl"></a><a  href="ex_ctl.v.html#821">ncload_byte : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_char___ex_ctl"></a><a  href="ex_ctl.v.html#822">ncload_char : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_char_oe___ex_ctl"></a><a  href="ex_ctl.v.html#828">ncload_char_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_short___ex_ctl"></a><a  href="ex_ctl.v.html#823">ncload_short : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_short_oe___ex_ctl"></a><a  href="ex_ctl.v.html#829">ncload_short_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_ubyte___ex_ctl"></a><a  href="ex_ctl.v.html#820">ncload_ubyte : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_word___ex_ctl"></a><a  href="ex_ctl.v.html#824">ncload_word : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncload_word_oe___ex_ctl"></a><a  href="ex_ctl.v.html#830">ncload_word_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncstore_byte___ex_ctl"></a><a  href="ex_ctl.v.html#845">ncstore_byte : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncstore_short___ex_ctl"></a><a  href="ex_ctl.v.html#846">ncstore_short : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncstore_short_oe___ex_ctl"></a><a  href="ex_ctl.v.html#850">ncstore_short_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncstore_word___ex_ctl"></a><a  href="ex_ctl.v.html#847">ncstore_word : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncstore_word_oe___ex_ctl"></a><a  href="ex_ctl.v.html#851">ncstore_word_oe : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="ncyc0_type0___opcode_dec"></a><a  href="code_seq_cntl.v.html#209">ncyc0_type0 : opcode_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="ncyc0_type2___opcode_dec"></a><a  href="code_seq_cntl.v.html#209">ncyc0_type2 : opcode_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="nc_fill_cyc___ic_cntl"></a><a  href="ic_cntl.v.html#122">nc_fill_cyc : ic_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_snr_d">mj_s_ff_snr_d:nc_fill_cyc_flop:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_fill_cyc_d1___ic_cntl"></a><a  href="ic_cntl.v.html#140">nc_fill_cyc_d1 : ic_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snr_d">mj_s_ff_snr_d:nc_fill_cyc_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_req___ic_cntl"></a><a  href="ic_cntl.v.html#146">nc_req : ic_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="nc_write_c___dcctl"></a><a  href="dcctl.v.html#207">nc_write_c : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nc_write_c___dc_dec">dc_dec:dc_dec:nc_write_c</a>&nbsp;, <a href="#nc_write_c___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:nc_write_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_write_c___dc_dec"></a><a  href="dc_dec.v.html#160">nc_write_c : dc_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_write_c___dcctl">dcctl:dc_dec:nc_write_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_write_c___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#76">nc_write_c : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_write_c___dcctl">dcctl:wrbuf_cntl:nc_write_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_write_cyc___dcctl"></a><a  href="dcctl.v.html#208">nc_write_cyc : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nc_write_cyc___dcudp_cntl">dcudp_cntl:dcudp_cntl:nc_write_cyc</a>&nbsp;, <a href="#nc_write_cyc___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:nc_write_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_write_cyc___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#158">nc_write_cyc : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_write_cyc___dcctl">dcctl:dcudp_cntl:nc_write_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_write_cyc___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#61">nc_write_cyc : wrbuf_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_write_cyc___dcctl">dcctl:wrbuf_cntl:nc_write_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_xaction___dcctl"></a><a  href="dcctl.v.html#209">nc_xaction : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nc_xaction___dc_dec">dc_dec:dc_dec:nc_xaction</a>&nbsp;, <a href="#nc_xaction___dcudp_cntl">dcudp_cntl:dcudp_cntl:nc_xaction</a>&nbsp;, <a href="#nc_xaction___miss_cntl">miss_cntl:miss_cntl:nc_xaction</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_xaction___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#148">nc_xaction : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_xaction___dcctl">dcctl:dcudp_cntl:nc_xaction</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_xaction___dc_dec"></a><a  href="dc_dec.v.html#130">nc_xaction : dc_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_xaction___dcctl">dcctl:dc_dec:nc_xaction</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nc_xaction___miss_cntl"></a><a  href="miss_cntl.v.html#72">nc_xaction : miss_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nc_xaction___dcctl">dcctl:miss_cntl:nc_xaction</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="need_resolution___picoJavaII"></a><a  href="sys.v.html#58">need_resolution : picoJavaII</a></b> : integer</b>
<dt>&nbsp;<b><a name="neg___booth"></a><a  href="lib_imdr.v.html#505">neg : booth</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#a_neg___b_recoder">b_recoder:booth_a:a_neg</a>&nbsp;, <a href="#b_neg___b_recoder">b_recoder:booth_b:b_neg</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="neg___mx2_neg_33"></a><a  href="lib_imdr.v.html#286">neg : mx2_neg_33</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mx2i_33">mx2i_33:mx2i_33_b:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#booth_neg___imdr_dpath">imdr_dpath:mx2_neg_33_a:booth_neg</a>&nbsp;, <a href="#sel_neg_b___imdr_dpath">imdr_dpath:mx2_neg_33_b:sel_neg_b</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negi___multmod_dp"></a><a  href="multmod_dp.v.html#192">negi : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negi___mult_array">mult_array:marray:negi</a>&nbsp;, <a href="#in2___mj_s_mux3_d">mj_s_mux3_d:negimux:in2</a>&nbsp;, <a href="#out___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negi___mult_array"></a><a  href="mult_array.v.html#32">negi : mult_array</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negi___signgen">signgen:signgeneration:negi</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negi___multmod_dp">multmod_dp:marray:negi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negi___signgen"></a><a  href="mult_array.v.html#253">negi : signgen</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negi___mult_array">mult_array:signgeneration:negi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nego___multmod_dp"></a><a  href="multmod_dp.v.html#192">nego : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nego___mult_array">mult_array:marray:nego</a>&nbsp;, <a href="#in1___mj_s_mux3_d">mj_s_mux3_d:negimux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nego___mult_array"></a><a  href="mult_array.v.html#37">nego : mult_array</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nego___signgen">signgen:signgeneration:nego</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nego___multmod_dp">multmod_dp:marray:nego</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nego___signgen"></a><a  href="mult_array.v.html#252">nego : signgen</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nego___mult_array">mult_array:signgeneration:nego</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel___fpu_booth"></a><a  href="mult_array.v.html#571">negsel : fpu_booth</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negsel0___mpselect">mpselect:booth0:negsel0</a>&nbsp;, <a href="#negsel1___mpselect">mpselect:booth1:negsel1</a>&nbsp;, <a href="#negsel2___mpselect">mpselect:booth2:negsel2</a>&nbsp;, <a href="#negsel3___mpselect">mpselect:booth3:negsel3</a>&nbsp;, <a href="#negsel4___mpselect">mpselect:booth4:negsel4</a>&nbsp;, <a href="#negsel5___mpselect">mpselect:booth5:negsel5</a>&nbsp;, <a href="#negsel6___mpselect">mpselect:booth6:negsel6</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel___mpmux"></a><a  href="mult_array.v.html#480">negsel : mpmux</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#SBN___mppartial">mppartial:mppart1:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart1:SB</a>&nbsp;, <a href="#SBN___mppartial">mppartial:mppart2:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart2:SB</a>&nbsp;, <a href="#SBN___mppartial">mppartial:mppart3:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart3:SB</a>&nbsp;, <a href="#SBN___mppartial">mppartial:mppart4:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart4:SB</a>&nbsp;, <a href="#SBN___mppartial">mppartial:mppart5:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart5:SB</a>&nbsp;, <a href="#SBN___mppartial">mppartial:mppart6:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart6:SB</a>&nbsp;, <a href="#SBN___mppartial">mppartial:mppart7:SBN</a>&nbsp;, <a href="#SB___mppartial">mppartial:mppart7:SB</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negsel0___mpselect">mpselect:mpselect0:negsel0</a>&nbsp;, <a href="#negsel1___mpselect">mpselect:mpselect1:negsel1</a>&nbsp;, <a href="#negsel2___mpselect">mpselect:mpselect2:negsel2</a>&nbsp;, <a href="#negsel3___mpselect">mpselect:mpselect3:negsel3</a>&nbsp;, <a href="#negsel4___mpselect">mpselect:mpselect4:negsel4</a>&nbsp;, <a href="#negsel5___mpselect">mpselect:mpselect5:negsel5</a>&nbsp;, <a href="#negsel6___mpselect">mpselect:mpselect6:negsel6</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel0___mpselect"></a><a  href="mult_array.v.html#441">negsel0 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth0:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect0:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel1___mpselect"></a><a  href="mult_array.v.html#441">negsel1 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth1:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect1:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel2___mpselect"></a><a  href="mult_array.v.html#441">negsel2 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth2:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect2:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel3___mpselect"></a><a  href="mult_array.v.html#441">negsel3 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth3:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect3:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel4___mpselect"></a><a  href="mult_array.v.html#441">negsel4 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth4:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect4:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel5___mpselect"></a><a  href="mult_array.v.html#441">negsel5 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth5:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect5:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negsel6___mpselect"></a><a  href="mult_array.v.html#441">negsel6 : mpselect</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negsel___fpu_booth">fpu_booth:booth6:negsel</a>&nbsp;, <a href="#negsel___mpmux">mpmux:mpselect6:negsel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negseli___multmod_dp"></a><a  href="multmod_dp.v.html#137">negseli : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___mj_s_mux3_d">mj_s_mux3_d:negselmux:in2</a>&nbsp;, <a href="#negseli___mult_array">mult_array:marray:negseli</a>&nbsp;, <a href="#out___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negseli___mult_array"></a><a  href="mult_array.v.html#32">negseli : mult_array</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negseli___propagate_end">propagate_end:propend:negseli</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negseli___multmod_dp">multmod_dp:marray:negseli</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negseli___propagate_end"></a><a  href="mult_array.v.html#622">negseli : propagate_end</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ai___multadd2">multadd2:triangle0:ai</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negseli___mult_array">mult_array:propend:negseli</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negselo___multmod_dp"></a><a  href="multmod_dp.v.html#137">negselo : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mj_s_mux3_d">mj_s_mux3_d:negselmux:in1</a>&nbsp;, <a href="#negselo___mult_array">mult_array:marray:negselo</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negselo___mult_array"></a><a  href="mult_array.v.html#37">negselo : mult_array</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#negselo___signgen">signgen:signgeneration:negselo</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negselo___multmod_dp">multmod_dp:marray:negselo</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="negselo___signgen"></a><a  href="mult_array.v.html#252">negselo : signgen</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#negselo___mult_array">mult_array:signgeneration:negselo</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="neg_one___inc_dec_30"></a><a  href="smu_dpath.v.html#288">neg_one : inc_dec_30</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___cla_adder_32">cla_adder_32:adder:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel___optop_decoder"></a><a  href="rcu_ctl.v.p2.html#1763">net_optop_sel : optop_decoder</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel___rcu_ctl">rcu_ctl:optop_dec:net_optop_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel___rcu"></a><a  href="rcu.v.html#211">net_optop_sel : rcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#net_optop_sel___rcu_dpath">rcu_dpath:rcu_dpath:net_optop_sel</a>&nbsp;, <a href="#net_optop_sel___rcu_ctl">rcu_ctl:rcu_ctl:net_optop_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel___rcu_ctl"></a><a  href="rcu_ctl.v.html#213">net_optop_sel : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#net_optop_sel___optop_decoder">optop_decoder:optop_dec:net_optop_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel___rcu">rcu:rcu_ctl:net_optop_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel___rcu_dpath"></a><a  href="rcu_dpath.v.html#130">net_optop_sel : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:mux_optop_op:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel___rcu">rcu:rcu_dpath:net_optop_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel1___optop_decoder"></a><a  href="rcu_ctl.v.p2.html#1761">net_optop_sel1 : optop_decoder</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel1___rcu_ctl">rcu_ctl:optop_dec:net_optop_sel1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel1___rcu"></a><a  href="rcu.v.html#209">net_optop_sel1 : rcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#net_optop_sel1___rcu_dpath">rcu_dpath:rcu_dpath:net_optop_sel1</a>&nbsp;, <a href="#net_optop_sel1___rcu_ctl">rcu_ctl:rcu_ctl:net_optop_sel1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel1___rcu_ctl"></a><a  href="rcu_ctl.v.html#211">net_optop_sel1 : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#net_optop_sel1___optop_decoder">optop_decoder:optop_dec:net_optop_sel1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel1___rcu">rcu:rcu_ctl:net_optop_sel1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel1___rcu_dpath"></a><a  href="rcu_dpath.v.html#128">net_optop_sel1 : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux5_32">mux5_32:mux_optop_op1:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel1___rcu">rcu:rcu_dpath:net_optop_sel1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel2___optop_decoder"></a><a  href="rcu_ctl.v.p2.html#1762">net_optop_sel2 : optop_decoder</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel2___rcu_ctl">rcu_ctl:optop_dec:net_optop_sel2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel2___rcu"></a><a  href="rcu.v.html#210">net_optop_sel2 : rcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#net_optop_sel2___rcu_dpath">rcu_dpath:rcu_dpath:net_optop_sel2</a>&nbsp;, <a href="#net_optop_sel2___rcu_ctl">rcu_ctl:rcu_ctl:net_optop_sel2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel2___rcu_ctl"></a><a  href="rcu_ctl.v.html#212">net_optop_sel2 : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#net_optop_sel2___optop_decoder">optop_decoder:optop_dec:net_optop_sel2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel2___rcu">rcu:rcu_ctl:net_optop_sel2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="net_optop_sel2___rcu_dpath"></a><a  href="rcu_dpath.v.html#129">net_optop_sel2 : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4_32">mux4_32:mux_optop_op2:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#net_optop_sel2___rcu">rcu:rcu_dpath:net_optop_sel2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new___ex_ctl"></a><a  href="ex_ctl.v.html#743">new : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="newarray___ex_ctl"></a><a  href="ex_ctl.v.html#744">newarray : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="newc0___highlow"></a><a  href="mult_array.v.html#307">newc0 : highlow</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#co___multha">multha:hiloha0:co</a>&nbsp;, <a href="#co___multha">multha:hiloha2:co</a>&nbsp;, <a href="#co___multha">multha:hiloha4:co</a>&nbsp;, <a href="#co___multha">multha:hiloha6:co</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="news0___highlow"></a><a  href="mult_array.v.html#307">news0 : highlow</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#so___multha">multha:hiloha0:so</a>&nbsp;, <a href="#so___multha">multha:hiloha2:so</a>&nbsp;, <a href="#so___multha">multha:hiloha4:so</a>&nbsp;, <a href="#so___multha">multha:hiloha6:so</a>&nbsp;, <a href="#in0___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi0:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi1:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi2:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi3:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="news1___highlow"></a><a  href="mult_array.v.html#307">news1 : highlow</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#so___multha">multha:hiloha1:so</a>&nbsp;, <a href="#so___multha">multha:hiloha3:so</a>&nbsp;, <a href="#so___multha">multha:hiloha5:so</a>&nbsp;, <a href="#so___multha">multha:hiloha7:so</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="newsinhi___mult_add"></a><a  href="multmod_dp.v.html#284">newsinhi : mult_add</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffincsin:out</a>&nbsp;, <a href="#in1___mj_s_mux2_d_32">mj_s_mux2_d_32:saddmux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_brtaken_e___trap"></a><a  href="trap.v.html#192">new_brtaken_e : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:brtaken_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_diag_e___dc_dec"></a><a  href="dc_dec.v.html#260">new_diag_e : dc_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_s_4">ff_s_4:diag_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_dirty___ibuf_ctl"></a><a  href="ibuf_ctl.v.html#80">new_dirty : ibuf_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_0:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_1:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_2:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_3:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_4:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_5:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_6:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_7:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_8:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_9:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_10:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_11:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_12:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_13:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_14:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_15:new_dirty</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_dirty___ibuf_ctl_slice"></a><a  href="ibuf_ctl.v.html#677">new_dirty : ibuf_ctl_slice</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_0:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_1:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_2:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_3:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_4:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_5:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_6:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_7:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_8:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_9:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_10:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_11:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_12:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_13:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_14:new_dirty</a>&nbsp;, <a href="#new_dirty___ibuf_ctl">ibuf_ctl:ibuf_ctl_15:new_dirty</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_flush_e___dc_dec"></a><a  href="dc_dec.v.html#259">new_flush_e : dc_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_s_3">ff_s_3:flush_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_inst_e___pipe_cntl"></a><a  href="pipe_cntl.v.html#169">new_inst_e : pipe_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="new_inst_r___pipe_cntl"></a><a  href="pipe_cntl.v.html#166">new_inst_r : pipe_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="new_iu_inst_e___dc_dec"></a><a  href="dc_dec.v.html#249">new_iu_inst_e : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="new_opcode_pc_r___pipe_dpath"></a><a  href="pipe_dpath.v.html#76">new_opcode_pc_r : pipe_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2_32">mux2_32:new_opcode_pc_r_mux:out</a>&nbsp;, <a href="#din___ff_se_32">ff_se_32:opcode_pc_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_pc_r___pipe_dpath"></a><a  href="pipe_dpath.v.html#76">new_pc_r : pipe_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2_32">mux2_32:new_pc_r_mux:out</a>&nbsp;, <a href="#din___ff_se_32">ff_se_32:pc_e_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_psr_ice___ic_cntl"></a><a  href="ic_cntl.v.html#153">new_psr_ice : ic_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:iu_psr_ice_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_quick___ex_ctl"></a><a  href="ex_ctl.v.html#777">new_quick : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="new_smu_inst___dc_dec"></a><a  href="dc_dec.v.html#256">new_smu_inst : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="new_trap___trap"></a><a  href="trap.v.html#169">new_trap : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:trap_stat_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_valid___ibuf_ctl"></a><a  href="ibuf_ctl.v.html#79">new_valid : ibuf_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_0:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_1:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_2:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_3:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_4:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_5:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_6:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_7:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_8:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_9:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_10:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_11:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_12:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_13:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_14:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl_slice">ibuf_ctl_slice:ibuf_ctl_15:new_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_valid___ibuf_ctl_slice"></a><a  href="ibuf_ctl.v.html#672">new_valid : ibuf_ctl_slice</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_0:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_1:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_2:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_3:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_4:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_5:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_6:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_7:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_8:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_9:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_10:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_11:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_12:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_13:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_14:new_valid</a>&nbsp;, <a href="#new_valid___ibuf_ctl">ibuf_ctl:ibuf_ctl_15:new_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="new_zeroline_e___dc_dec"></a><a  href="dc_dec.v.html#258">new_zeroline_e : dc_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_s">ff_s:zeroline_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next___mx4_clr_reg_32"></a><a  href="lib_imdr.v.html#388">next : mx4_clr_reg_32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___an2_32">an2_32:an2_32_a:out</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:ff_s_32_a:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next___mx4_clr_reg_33"></a><a  href="lib_imdr.v.html#327">next : mx4_clr_reg_33</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___an2_33">an2_33:an2_33_a:out</a>&nbsp;, <a href="#din___ff_s_33">ff_s_33:ff_s_33_a:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nextstin___rsadd_cntl"></a><a  href="rsadd_cntl.v.html#69">nextstin : rsadd_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nextstin___rsadd_dec">rsadd_dec:rsadec:nextstin</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_3">mj_s_ff_snre_d_3:ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nextstin___rsadd_dec"></a><a  href="rsadd_cntl.v.html#176">nextstin : rsadd_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d">mj_s_mux4_d:stinout:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nextstin___rsadd_cntl">rsadd_cntl:rsadec:nextstin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr___icu_dpath"></a><a  href="icu_dpath.v.html#128">next_addr : icu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux4_32">mux4_32:next_addr_mux:out</a>&nbsp;, <a href="#in0___mux2_32">mux2_32:icu_addr_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr___ucode_add"></a><a  href="ucode_dec.v.html#196">next_addr : ucode_add</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mx3_9">mx3_9:mx3_next_addr:out</a>&nbsp;, <a href="#next_addr___ucode_dec">ucode_dec:ucode_dec_0:next_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr___ucode_dec"></a><a  href="ucode_dec.v.html#42">next_addr : ucode_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_addr___ucode_add">ucode_add:ucode_dec_0:next_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr_sel___icctl"></a><a  href="icctl.v.html#112">next_addr_sel : icctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#next_addr_sel___ic_cntl">ic_cntl:ic_cntl:next_addr_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_addr_sel___icu_nocache">icu_nocache:icctl:next_addr_sel</a>&nbsp;, <a href="#next_addr_sel___icu">icu:icctl:next_addr_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr_sel___icu"></a><a  href="icu.v.html#127">next_addr_sel : icu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#next_addr_sel___icctl">icctl:icctl:next_addr_sel</a>&nbsp;, <a href="#next_addr_sel___icu_dpath">icu_dpath:icu_dpath:next_addr_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr_sel___icu_dpath"></a><a  href="icu_dpath.v.html#96">next_addr_sel : icu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4_32">mux4_32:next_addr_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_addr_sel___icu_nocache">icu_nocache:icu_dpath:next_addr_sel</a>&nbsp;, <a href="#next_addr_sel___icu">icu:icu_dpath:next_addr_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr_sel___icu_nocache"></a><a  href="icu_nocache.v.html#127">next_addr_sel : icu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#next_addr_sel___icctl">icctl:icctl:next_addr_sel</a>&nbsp;, <a href="#next_addr_sel___icu_dpath">icu_dpath:icu_dpath:next_addr_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_addr_sel___ic_cntl"></a><a  href="ic_cntl.v.html#78">next_addr_sel : ic_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_addr_sel___icctl">icctl:ic_cntl:next_addr_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fetch___icu_dpath"></a><a  href="icu_dpath.v.html#152">next_fetch : icu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mux4_32">mux4_32:next_addr_mux:in0</a>&nbsp;, <a href="#in0___mux2_32">mux2_32:addr_reg_mux:in0</a>&nbsp;, <a href="#sum___cla_adder_32">cla_adder_32:next_fetch_adder:sum</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fetch_inc___icctl"></a><a  href="icctl.v.html#91">next_fetch_inc : icctl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#next_fetch_inc___ic_cntl">ic_cntl:ic_cntl:next_fetch_inc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_fetch_inc___icu_nocache">icu_nocache:icctl:next_fetch_inc</a>&nbsp;, <a href="#next_fetch_inc___icu">icu:icctl:next_fetch_inc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fetch_inc___icu"></a><a  href="icu.v.html#131">next_fetch_inc : icu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#next_fetch_inc___icctl">icctl:icctl:next_fetch_inc</a>&nbsp;, <a href="#next_fetch_inc___icu_dpath">icu_dpath:icu_dpath:next_fetch_inc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fetch_inc___icu_dpath"></a><a  href="icu_dpath.v.html#112">next_fetch_inc : icu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___cla_adder_32">cla_adder_32:next_fetch_adder:in2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_fetch_inc___icu_nocache">icu_nocache:icu_dpath:next_fetch_inc</a>&nbsp;, <a href="#next_fetch_inc___icu">icu:icu_dpath:next_fetch_inc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fetch_inc___icu_nocache"></a><a  href="icu_nocache.v.html#131">next_fetch_inc : icu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#next_fetch_inc___icctl">icctl:icctl:next_fetch_inc</a>&nbsp;, <a href="#next_fetch_inc___icu_dpath">icu_dpath:icu_dpath:next_fetch_inc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fetch_inc___ic_cntl"></a><a  href="ic_cntl.v.html#95">next_fetch_inc : ic_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#next_fetch_inc___icctl">icctl:ic_cntl:next_fetch_inc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fold_state___pipe_cntl"></a><a  href="pipe_cntl.v.html#164">next_fold_state : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_4">ff_sr_4:fold_state_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:fold_state_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fpu_state___fpu_dec"></a><a  href="code_seq_cntl.v.html#430">next_fpu_state : fpu_dec</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mj_s_mux2_d_8">mj_s_mux2_d_8:fpumux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_fpu_statep___fpu_dec"></a><a  href="code_seq_cntl.v.html#431">next_fpu_statep : fpu_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_8">mj_s_mux2_d_8:fpumux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:ff_fpstate:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_is_last_cycle___ucode_monitor"></a><a  href="ucode_monitor.v.html#337">next_is_last_cycle : ucode_monitor</a></b> : wire</b>
<dt>&nbsp;<b><a name="next_lduse_state___pipe_cntl"></a><a  href="pipe_cntl.v.html#161">next_lduse_state : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:lduse_state_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_miss_state___ic_cntl"></a><a  href="ic_cntl.v.html#125">next_miss_state : ic_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snr_d_6">mj_s_ff_snr_d_6:miss_state_reg:din</a>&nbsp;, <a href="#in___mj_s_ff_s_d">mj_s_ff_s_d:miss_state_reg_0:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_miss_state___miss_cntl"></a><a  href="miss_cntl.v.html#86">next_miss_state : miss_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_5">ff_sr_5:miss_state_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:miss_state_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_pcsu_state___pcsu"></a><a  href="pcsu.v.html#86">next_pcsu_state : pcsu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_2">ff_sr_2:pcsu_reg_2_1:din</a>&nbsp;, <a href="#din___ff_s">ff_s:pcsu_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_s___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1113">next_s : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:load_buffer_fsm_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_smiss_state___pipe_cntl"></a><a  href="pipe_cntl.v.html#160">next_smiss_state : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:smiss_state_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="next_zero_state___miss_cntl"></a><a  href="miss_cntl.v.html#91">next_zero_state : miss_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_5">ff_sr_5:zero_state_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:zero_state_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nmi_c___trap"></a><a  href="trap.v.html#166">nmi_c : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:nmi_c_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nmi_d_new___trap"></a><a  href="trap.v.html#188">nmi_d_new : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:nmi_r_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nmi_e___trap"></a><a  href="trap.v.html#166">nmi_e : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:nmi_e_reg:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:nmi_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nmi_r___trap"></a><a  href="trap.v.html#180">nmi_r : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:nmi_e_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nmi_r_out___trap"></a><a  href="trap.v.html#166">nmi_r_out : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:nmi_r_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nobypass_rs1_r___rcu_ctl"></a><a  href="rcu_ctl.v.html#287">nobypass_rs1_r : rcu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="nobypass_rs2_r___rcu_ctl"></a><a  href="rcu_ctl.v.html#288">nobypass_rs2_r : rcu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="noncacheable_c2___dc_dec"></a><a  href="dc_dec.v.html#306">noncacheable_c2 : dc_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:nc_c2_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nonnull_quick___ex_ctl"></a><a  href="ex_ctl.v.html#785">nonnull_quick : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:nonnull_quick_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nonnull_quick_e___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1111">nonnull_quick_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:nonnull_quick_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="non_cacheable_c___dcctl"></a><a  href="dcctl.v.html#210">non_cacheable_c : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#non_cacheable_c___dc_dec">dc_dec:dc_dec:non_cacheable_c</a>&nbsp;, <a href="#non_cacheable_c___dcudp_cntl">dcudp_cntl:dcudp_cntl:non_cacheable_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="non_cacheable_c___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#133">non_cacheable_c : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#non_cacheable_c___dcctl">dcctl:dcudp_cntl:non_cacheable_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="non_cacheable_c___dc_dec"></a><a  href="dc_dec.v.html#132">non_cacheable_c : dc_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#non_cacheable_c___dcctl">dcctl:dc_dec:non_cacheable_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="non_cacheable_c_vld___dc_dec"></a><a  href="dc_dec.v.html#333">non_cacheable_c_vld : dc_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:nc_c2_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="non_cacheable_e___dc_dec"></a><a  href="dc_dec.v.html#232">non_cacheable_e : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="non_fold_type___fold_dec"></a><a  href="fold_dec.v.html#63">non_fold_type : fold_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mux8_6">mux8_6:mux_type_1:in0</a>&nbsp;, <a href="#in7___mux8_6">mux8_6:mux_type_1:in7</a>&nbsp;, <a href="#in0___mux8_6">mux8_6:mux_type_2:in0</a>&nbsp;, <a href="#in7___mux8_6">mux8_6:mux_type_2:in7</a>&nbsp;, <a href="#in0___mux8_6">mux8_6:mux_type_3:in0</a>&nbsp;, <a href="#in7___mux8_6">mux8_6:mux_type_3:in7</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="non_ignored_smu_hold___statistics_monitor"></a><a  href="statistics_monitor.v.html#45">non_ignored_smu_hold : statistics_monitor</a></b> : wire (used in @posedge)</b>
<dt>&nbsp;<b><a name="nop___ex_ctl"></a><a  href="ex_ctl.v.html#556">nop : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="normal_ack___dcctl"></a><a  href="dcctl.v.html#211">normal_ack : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#normal_ack___dc_dec">dc_dec:dc_dec:normal_ack</a>&nbsp;, <a href="#normal_ack___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:normal_ack</a>&nbsp;, <a href="#normal_ack___miss_cntl">miss_cntl:miss_cntl:normal_ack</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="normal_ack___dc_dec"></a><a  href="dc_dec.v.html#122">normal_ack : dc_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#normal_ack___dcctl">dcctl:dc_dec:normal_ack</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="normal_ack___ic_cntl"></a><a  href="ic_cntl.v.html#118">normal_ack : ic_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="normal_ack___miss_cntl"></a><a  href="miss_cntl.v.html#71">normal_ack : miss_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#normal_ack___dcctl">dcctl:miss_cntl:normal_ack</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="normal_ack___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#66">normal_ack : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#normal_ack___dcctl">dcctl:wrbuf_cntl:normal_ack</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="notvalid___fold_logic"></a><a  href="fold_logic.v.html#58">notvalid : fold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#not_valid___ifu">ifu:fold_logic:not_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="notvalid___fold_monitor"></a><a  href="fold_mon.v.html#106">notvalid : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="not_valid___ifu"></a><a  href="ifu.v.html#272">not_valid : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#not_valid___length_dec">length_dec:length_dec:not_valid</a>&nbsp;, <a href="#notvalid___fold_logic">fold_logic:fold_logic:notvalid</a>&nbsp;, <a href="#sel___mux5_3">mux5_3:mux_inst_fold:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="not_valid___length_dec"></a><a  href="length_dec.v.html#59">not_valid : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#not_valid___ifu">ifu:length_dec:not_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="no_change___optop_decoder"></a><a  href="rcu_ctl.v.p2.html#1773">no_change : optop_decoder</a></b> : wire</b>
<dt>&nbsp;<b><a name="no_change_optop___optop_decoder"></a><a  href="rcu_ctl.v.p2.html#1774">no_change_optop : optop_decoder</a></b> : wire</b>
<dt>&nbsp;<b><a name="NO_COMP___Controller"></a><a  href="dcram_top.v.html#113">NO_COMP : Controller</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dcram_top">dcram_top:Controller_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___Controller1"></a><a  href="dtag_top.v.html#144">NO_COMP : Controller1</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dtag_top">dtag_top:Controller_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___dcache_ram0_LocalBist"></a><a  href="dcram_top.v.html#126">NO_COMP : dcache_ram0_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dcram_top">dcram_top:dcache_ram0_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___dcache_ram1_LocalBist"></a><a  href="dcram_top.v.html#140">NO_COMP : dcache_ram1_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dcram_top">dcram_top:dcache_ram1_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___dcram_top"></a><a  href="dcram_top.v.html#55">NO_COMP : dcram_top</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#NO_COMP___Controller">Controller:Controller_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___dcache_ram0_LocalBist">dcache_ram0_LocalBist:dcache_ram0_Bist_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___dcache_ram1_LocalBist">dcache_ram1_LocalBist:dcache_ram1_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___dtag_top"></a><a  href="dtag_top.v.html#71">NO_COMP : dtag_top</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#NO_COMP___Controller1">Controller1:Controller_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___rrdtag_0_LocalBist">rrdtag_0_LocalBist:rrdtag_0_Bist_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___rrdtag_1_LocalBist">rrdtag_1_LocalBist:rrdtag_1_Bist_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___rr512x5_LocalBist">rr512x5_LocalBist:rr512x5_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___icram_Controller"></a><a  href="icram_shell.v.html#308">NO_COMP : icram_Controller</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___icram_top">icram_top:Controller_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___icram_top"></a><a  href="icram_shell.v.html#114">NO_COMP : icram_top</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#NO_COMP___icram_Controller">icram_Controller:Controller_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___rricache_LocalBist">rricache_LocalBist:rricache_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___itag_Controller"></a><a  href="itag_shell.v.html#319">NO_COMP : itag_Controller</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___itag_top">itag_top:Controller_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___itag_top"></a><a  href="itag_shell.v.html#139">NO_COMP : itag_top</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#NO_COMP___itag_Controller">itag_Controller:Controller_Ins:NO_COMP</a>&nbsp;, <a href="#NO_COMP___rritag_LocalBist">rritag_LocalBist:rritag_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___rr512x5_LocalBist"></a><a  href="dtag_top.v.html#188">NO_COMP : rr512x5_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dtag_top">dtag_top:rr512x5_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___rrdtag_0_LocalBist"></a><a  href="dtag_top.v.html#157">NO_COMP : rrdtag_0_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dtag_top">dtag_top:rrdtag_0_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___rrdtag_1_LocalBist"></a><a  href="dtag_top.v.html#173">NO_COMP : rrdtag_1_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___dtag_top">dtag_top:rrdtag_1_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___rricache_LocalBist"></a><a  href="icram_shell.v.html#295">NO_COMP : rricache_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___icram_top">icram_top:rricache_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="NO_COMP___rritag_LocalBist"></a><a  href="itag_shell.v.html#306">NO_COMP : rritag_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#NO_COMP___itag_top">itag_top:rritag_Bist_Ins:NO_COMP</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="no_fold_r___ifu"></a><a  href="ifu.v.html#156">no_fold_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_no_fold:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#no_fold_r___iu">iu:ifu:no_fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="no_fold_r___iu"></a><a  href="iu.v.html#333">no_fold_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#no_fold_r___ifu">ifu:ifu:no_fold_r</a>&nbsp;, <a href="#no_fold_r___rcu">rcu:rcu:no_fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="no_fold_r___rcu"></a><a  href="rcu.v.html#168">no_fold_r : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#no_fold_r___rcu_ctl">rcu_ctl:rcu_ctl:no_fold_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#no_fold_r___iu">iu:rcu:no_fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="no_fold_r___rcu_ctl"></a><a  href="rcu_ctl.v.html#167">no_fold_r : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#no_fold_r___rcu">rcu:rcu_ctl:no_fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="no_inputs___fpu_mon"></a><a  href="fpu_mon.v.html#48">no_inputs : fpu_mon</a></b> : integer</b>
<dt>&nbsp;<b><a name="no_outputs___fpu_mon"></a><a  href="fpu_mon.v.html#48">no_outputs : fpu_mon</a></b> : integer</b>
<dt>&nbsp;<b><a name="np0___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1586">np0 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np1___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1586">np1 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np2___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1586">np2 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np3___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1586">np3 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np4___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1585">np4 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np5___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1584">np5 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np6___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1583">np6 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np7___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1582">np7 : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np_hi___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1587">np_hi : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="np_lo___cmp3s_32_leg"></a><a  href="custom_cells_behv.v.p2.html#1587">np_lo : cmp3s_32_leg</a></b> : reg</b>
<dt>&nbsp;<b><a name="nth_wr_byte___ibuf_monitor"></a><a  href="ibuf_monitor.v.html#177">nth_wr_byte : ibuf_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="nth_wr_byte_input___ibuf_monitor"></a><a  href="ibuf_monitor.v.html#175">nth_wr_byte_input : ibuf_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ic_fill_sel___monitor">monitor:ibuf_monitor:ic_fill_sel</a>&nbsp;, <a href="#ibuf_ctl___monitor">monitor:ibuf_monitor:ibuf_ctl</a>&nbsp;, <a href="#icu___monitor">monitor:ibuf_monitor:icu</a>&nbsp;, <a href="#icctl___monitor">monitor:ibuf_monitor:icctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nullptr_excptn___trap"></a><a  href="trap.v.html#453">nullptr_excptn : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="null_objref_e___ex"></a><a  href="ex.v.html#330">null_objref_e : ex</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#null_objref_e___ex_ctl">ex_ctl:ex_ctl:null_objref_e</a>&nbsp;, <a href="#null_objref_e___ex_dpath">ex_dpath:ex_dpath:null_objref_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#cmp_eq_e___iu">iu:ex:cmp_eq_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_objref_e___ex_ctl"></a><a  href="ex_ctl.v.html#262">null_objref_e : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#null_objref_e___ex">ex:ex_ctl:null_objref_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_objref_e___ex_dpath"></a><a  href="ex_dpath.v.html#166">null_objref_e : ex_dpath</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___compare_zero_32">compare_zero_32:objref_cmp:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#null_objref_e___ex">ex:ex_dpath:null_objref_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_ptr_exception_e___ex"></a><a  href="ex.v.html#236">null_ptr_exception_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#null_ptr_exception_e___ex_ctl">ex_ctl:ex_ctl:null_ptr_exception_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#null_ptr_exe_e___iu">iu:ex:null_ptr_exe_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_ptr_exception_e___ex_ctl"></a><a  href="ex_ctl.v.html#348">null_ptr_exception_e : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#null_ptr_exception_e___ex">ex:ex_ctl:null_ptr_exception_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_ptr_exe_c___trap"></a><a  href="trap.v.html#181">null_ptr_exe_c : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:null_ptr_c_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_ptr_exe_e___iu"></a><a  href="iu.v.html#274">null_ptr_exe_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#null_ptr_exception_e___ex">ex:ex:null_ptr_exception_e</a>&nbsp;, <a href="#null_ptr_exe_e___trap">trap:trap:null_ptr_exe_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="null_ptr_exe_e___trap"></a><a  href="trap.v.html#131">null_ptr_exe_e : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:null_ptr_c_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#null_ptr_exe_e___iu">iu:trap:null_ptr_exe_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="numInst___display_picoJavaII"></a><a  href="display_pico.v.html#30">numInst : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="num_acks___biu_ctl"></a><a  href="biu_ctl.v.html#79">num_acks : biu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="num_acks___memc"></a><a  href="memc.v.html#57">num_acks : memc</a></b> : reg</b>
<dt>&nbsp;<b><a name="num_entries___monitor"></a><a  href="monitor.v.html#138">num_entries : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#num_entries___smu_monitor">smu_monitor:smu_monitor:num_entries</a>&nbsp;, <a href="#num_entries___statistics_monitor">statistics_monitor:statistics_monitor:num_entries</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_entries___smu"></a><a  href="smu.v.html#109">num_entries : smu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#num_entries___smu_ctl">smu_ctl:smu_ctl:num_entries</a>&nbsp;, <a href="#num_entries___smu_dpath">smu_dpath:smu_dpath:num_entries</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_entries___smu_ctl"></a><a  href="smu_ctl.v.html#67">num_entries : smu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand2___comp3_30">comp3_30:six_entr_comp:operand2</a>&nbsp;, <a href="#operand2___comp6_30">comp6_30:spill_comp:operand2</a>&nbsp;, <a href="#operand1___comp30_6">comp30_6:fill_comp:operand1</a>&nbsp;, <a href="#operand2___comp6_30">comp6_30:ovr_fl_cmp:operand2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#num_entries___smu">smu:smu_ctl:num_entries</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_entries___smu_dpath"></a><a  href="smu_dpath.v.html#69">num_entries : smu_dpath</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#num_entries___smu">smu:smu_dpath:num_entries</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_entries___smu_monitor"></a><a  href="smu_monitor.v.html#55">num_entries : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#num_entries___monitor">monitor:smu_monitor:num_entries</a>&nbsp;, <a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_entries___statistics_monitor"></a><a  href="statistics_monitor.v.html#34">num_entries : statistics_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#num_entries___monitor">monitor:statistics_monitor:num_entries</a>&nbsp;, <a href="#smu___monitor">monitor:statistics_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:statistics_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_entries_out___smu_dpath"></a><a  href="smu_dpath.v.html#98">num_entries_out : smu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#result___sub2_32">sub2_32:sub:result</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_rd_byte___ibuf_monitor"></a><a  href="ibuf_monitor.v.html#174">num_rd_byte : ibuf_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#iu_shift_d___monitor">monitor:ibuf_monitor:iu_shift_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="num_val_byte___ibuf_monitor"></a><a  href="ibuf_monitor.v.html#173">num_val_byte : ibuf_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#valid___monitor">monitor:ibuf_monitor:valid</a>&nbsp;, <a href="#ibuf_ctl___monitor">monitor:ibuf_monitor:ibuf_ctl</a>&nbsp;, <a href="#icu___monitor">monitor:ibuf_monitor:icu</a>&nbsp;, <a href="#icctl___monitor">monitor:ibuf_monitor:icctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa0___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxa0 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:nta0:din</a>&nbsp;, <a href="#in0___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr0_rom0:in0</a>&nbsp;, <a href="#in0___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr0_rom1:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa0_mid___mantissa_dp"></a><a  href="mantissa_dp.v.html#57">nxa0_mid : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_32">mj_s_mux2_d_32:nxa0_m1:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa0_temp___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxa0_temp : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux6_d_32">mj_s_mux6_d_32:na0:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux2_d_32">mj_s_mux2_d_32:nxa0_m1:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa1___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxa1 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:nta1:din</a>&nbsp;, <a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr0_rom0:in1</a>&nbsp;, <a href="#in0___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr1_rom0:in0</a>&nbsp;, <a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr0_rom1:in1</a>&nbsp;, <a href="#in0___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr1_rom1:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa1_mid___mantissa_dp"></a><a  href="mantissa_dp.v.html#57">nxa1_mid : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_32">mj_s_mux2_d_32:nxa1_m1:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa1_temp___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxa1_temp : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux8_d_32">mj_s_mux8_d_32:na1:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux2_d_32">mj_s_mux2_d_32:nxa1_m1:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa2___mantissa"></a><a  href="mantissa.v.html#55">nxa2 : mantissa</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxa2___mantissa_cntl">mantissa_cntl:i_mantissa_cntl:nxa2</a>&nbsp;, <a href="#nxa2___mantissa_dp">mantissa_dp:i_mantissa_dp:nxa2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa2___mantissa_cntl"></a><a  href="mantissa_cntl.v.html#46">nxa2 : mantissa_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:nta2_mux:mx_out</a>&nbsp;, <a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:a2reg:in</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxa2___mantissa">mantissa:i_mantissa_cntl:nxa2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxa2___mantissa_dp"></a><a  href="mantissa_dp.v.html#46">nxa2 : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr1_rom0:in1</a>&nbsp;, <a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr1_rom1:in1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxa2___mantissa">mantissa:i_mantissa_dp:nxa2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxaexp_a___exponent_dp"></a><a  href="exponent_dp.v.html#60">nxaexp_a : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_16">mj_s_mux4_d_16:naexp_a:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux4_d_16">mj_s_mux4_d_16:nxasel_a:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_16">mj_s_mux2_d_16:exp_d1:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxaexp_b___exponent_dp"></a><a  href="exponent_dp.v.html#60">nxaexp_b : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_16">mj_s_mux4_d_16:naexp_b:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux4_d_16">mj_s_mux4_d_16:nxasel_b:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_16">mj_s_mux2_d_16:exp_d2:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxaexp_c___exponent_dp"></a><a  href="exponent_dp.v.html#60">nxaexp_c : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_16">mj_s_mux4_d_16:naexp_c:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux4_d_16">mj_s_mux4_d_16:nxasel_c:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_16">mj_s_mux2_d_16:exp_d3:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxasign___nxsign"></a><a  href="nxsign.v.html#40">nxasign : nxsign</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:abs:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb0___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxb0 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ntb0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb0_a___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxb0_a : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:nb0_a:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb0_b___mantissa_dp"></a><a  href="mantissa_dp.v.html#56">nxb0_b : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:nb0_b:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb0_mid___mantissa_dp"></a><a  href="mantissa_dp.v.html#57">nxb0_mid : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_32">mj_s_mux2_d_32:nxb0_m1:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb0_temp___mantissa_dp"></a><a  href="mantissa_dp.v.html#158">nxb0_temp : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mj_s_mux2_d_32">mj_s_mux2_d_32:nxb0_m1:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb1___mantissa_dp"></a><a  href="mantissa_dp.v.html#54">nxb1 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ntb1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb1_temp___mantissa_dp"></a><a  href="mantissa_dp.v.html#54">nxb1_temp : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mj_s_mux2_d_32">mj_s_mux2_d_32:b1_cyc0mux:in0</a>&nbsp;, <a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:nb1:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxb1_temp1___mantissa_dp"></a><a  href="mantissa_dp.v.html#54">nxb1_temp1 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_32">mj_s_mux2_d_32:b1_cyc0mux:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxbexp___exponent_dp"></a><a  href="exponent_dp.v.html#60">nxbexp : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_16">mj_s_mux2_d_16:nbexp:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux4_d_16">mj_s_mux4_d_16:nxbsel:in0</a>&nbsp;, <a href="#in0___mj_s_mux2_d_16">mj_s_mux2_d_16:mubxsel_m0:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxbsign___nxsign"></a><a  href="nxsign.v.html#42">nxbsign : nxsign</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:abs1:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxcode___code_seq"></a><a  href="code_seq.v.html#102">nxcode : code_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxcode___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:nxcode</a>&nbsp;, <a href="#nxcode___code_seq_dp">code_seq_dp:p_code_seq_dp:nxcode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxcode___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#70">nxcode : code_seq_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxcode___code_seq">code_seq:p_code_seq_cntl:nxcode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxcode___code_seq_dp"></a><a  href="code_seq_dp.v.html#69">nxcode : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mw:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxcode___code_seq">code_seq:p_code_seq_dp:nxcode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxincin___incin_dec"></a><a  href="rsadd_cntl.v.html#132">nxincin : incin_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxincin___rsadd_cntl">rsadd_cntl:id0:nxincin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxincin___rsadd_cntl"></a><a  href="rsadd_cntl.v.html#69">nxincin : rsadd_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxincin___incin_dec">incin_dec:id0:nxincin</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_3">mj_s_ff_snre_d_3:ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxq0___incmod"></a><a  href="incmod.v.html#70">nxq0 : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:q0mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:q1reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxq1___incmod"></a><a  href="incmod.v.html#70">nxq1 : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:q1mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:q0reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxsa___exponent_dp"></a><a  href="exponent_dp.v.html#63">nxsa : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_16">mj_s_mux2_d_16:nxsa_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:sax:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxsa_a___exponent_dp"></a><a  href="exponent_dp.v.html#63">nxsa_a : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_16">mj_s_mux4_d_16:nsa_a:mx_out</a>&nbsp;, <a href="#in1___mj_s_mux2_d_16">mj_s_mux2_d_16:nxsa_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxsa_b___exponent_dp"></a><a  href="exponent_dp.v.html#64">nxsa_b : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_16">mj_s_mux4_d_16:nsa_b:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux2_d_16">mj_s_mux2_d_16:nxsa_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxstin___rsadd_dec"></a><a  href="rsadd_cntl.v.html#172">nxstin : rsadd_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mj_s_mux4_d">mj_s_mux4_d:stinout:in3</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#sticky___rsadd_cntl">rsadd_cntl:rsadec:sticky</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxstin___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2864">nxstin : rsft31_63i_32o</a></b> : output</b>
<dt>&nbsp;<b><a name="nxt_abt_cur___ucode_seq"></a><a  href="ucode_seq.v.html#115">nxt_abt_cur : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:abt_cur_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_abt_rdwt___ucode_seq"></a><a  href="ucode_seq.v.html#114">nxt_abt_rdwt : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:abt_rdwt_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:abt_rdwt_reg:enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_1___ucode_add"></a><a  href="ucode_dec.v.html#180">nxt_addr_1 : ucode_add</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#inp1___mx3_9">mx3_9:mx3_next_addr:inp1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_addr_1___ucode_ctrl">ucode_ctrl:ucode_add_0:nxt_addr_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_1___ucode_ctrl"></a><a  href="ucode_ctrl.v.html#119">nxt_addr_1 : ucode_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_addr_1___ucode_add">ucode_add:ucode_add_0:nxt_addr_1</a>&nbsp;, <a href="#nxt_addr_1___ucode_seq">ucode_seq:ucode_seq_0:nxt_addr_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_1___ucode_seq"></a><a  href="ucode_seq.v.html#88">nxt_addr_1 : ucode_seq</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_9">ff_sre_9:seq_addr1_reg:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_addr_1___ucode_ctrl">ucode_ctrl:ucode_seq_0:nxt_addr_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_2___ucode_add"></a><a  href="ucode_dec.v.html#181">nxt_addr_2 : ucode_add</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#inp2___mx3_9">mx3_9:mx3_next_addr:inp2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_addr_2___ucode_ctrl">ucode_ctrl:ucode_add_0:nxt_addr_2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_2___ucode_ctrl"></a><a  href="ucode_ctrl.v.html#119">nxt_addr_2 : ucode_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_addr_2___ucode_add">ucode_add:ucode_add_0:nxt_addr_2</a>&nbsp;, <a href="#nxt_addr_2___ucode_seq">ucode_seq:ucode_seq_0:nxt_addr_2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_2___ucode_seq"></a><a  href="ucode_seq.v.html#89">nxt_addr_2 : ucode_seq</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_9">ff_sre_9:seq_addr2_reg:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_addr_2___ucode_ctrl">ucode_ctrl:ucode_seq_0:nxt_addr_2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_3___ucode_add"></a><a  href="ucode_dec.v.html#182">nxt_addr_3 : ucode_add</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#inp3___mx3_9">mx3_9:mx3_next_addr:inp3</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_addr_3___ucode_ctrl">ucode_ctrl:ucode_add_0:nxt_addr_3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_3___ucode_ctrl"></a><a  href="ucode_ctrl.v.html#119">nxt_addr_3 : ucode_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_addr_3___ucode_add">ucode_add:ucode_add_0:nxt_addr_3</a>&nbsp;, <a href="#nxt_addr_3___ucode_seq">ucode_seq:ucode_seq_0:nxt_addr_3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_addr_3___ucode_seq"></a><a  href="ucode_seq.v.html#90">nxt_addr_3 : ucode_seq</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre_9">ff_sre_9:seq_addr3_reg:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_addr_3___ucode_ctrl">ucode_ctrl:ucode_seq_0:nxt_addr_3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_areg0___ucode_dat"></a><a  href="ucode_dat.v.html#180">nxt_areg0 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_areg0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ary_ovf___ucode_seq"></a><a  href="ucode_seq.v.html#112">nxt_ary_ovf : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:ary_ovf_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_booth_0___b_recoder"></a><a  href="lib_imdr.v.html#538">nxt_booth_0 : b_recoder</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_booth_0___imdr_dpath">imdr_dpath:b_recoder_0:nxt_booth_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_booth_0___imdr"></a><a  href="imdr.v.html#81">nxt_booth_0 : imdr</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_booth_0___imdr_dpath">imdr_dpath:imdr_dpath_0:nxt_booth_0</a>&nbsp;, <a href="#nxt_booth_0___imdr_ctrl">imdr_ctrl:imdr_ctrl_0:nxt_booth_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_booth_0___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#150">nxt_booth_0 : imdr_ctrl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_booth_0___imdr">imdr:imdr_ctrl_0:nxt_booth_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_booth_0___imdr_dpath"></a><a  href="imdr_dpath.v.html#153">nxt_booth_0 : imdr_dpath</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_booth_0___b_recoder">b_recoder:b_recoder_0:nxt_booth_0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_booth_0___imdr">imdr:imdr_dpath_0:nxt_booth_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_booth_2___b_recoder"></a><a  href="lib_imdr.v.html#544">nxt_booth_2 : b_recoder</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_s_2">ff_s_2:ff_s_2_a:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_booth_neg___b_recoder"></a><a  href="lib_imdr.v.html#544">nxt_booth_neg : b_recoder</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_s_2">ff_s_2:ff_s_2_a:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_clr_aop____imdr_ctrl"></a><a  href="imdr_ctrl.v.html#198">nxt_clr_aop_ : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_4">ff_sr_4:ff_sr_4_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_cnt___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#172">nxt_cnt : imdr_ctrl</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_5">ff_sr_5:ff_sr_5_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_compl_a___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#198">nxt_compl_a : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_4">ff_sr_4:ff_sr_4_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_cs_spill_st___smu_ctl"></a><a  href="smu_ctl.v.html#148">nxt_cs_spill_st : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:cs_spill_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:cs_spill_reg0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_div0_e___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#194">nxt_div0_e : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:ff_sr_3_2:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_div_e___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#181">nxt_div_e : imdr_ctrl</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:ff_sr_3_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_dribb_state___smu_ctl"></a><a  href="smu_ctl.v.html#145">nxt_dribb_state : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_4">ff_sr_4:dribb_state_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:dribb_state_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_d_extreme_r___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#192">nxt_d_extreme_r : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:ff_sr_3_2:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_eq_branch___ucode_seq"></a><a  href="ucode_seq.v.html#113">nxt_eq_branch : ucode_seq</a></b> : wire</b>
<dt>&nbsp;<b><a name="nxt_gc_notify___ucode_seq"></a><a  href="ucode_seq.v.html#112">nxt_gc_notify : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:ptr_gc_notify:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ibuf_pc___ibuffer"></a><a  href="ibuffer.v.html#56">nxt_ibuf_pc : ibuffer</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2_32">mux2_32:pc_mux:out</a>&nbsp;, <a href="#din___mj_s_ff_snr_d_32">mj_s_ff_snr_d_32:pc_flop:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_pc_d___icu_dpath">icu_dpath:ibuffer:icu_pc_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_index_wd___ucode_ind"></a><a  href="ucode_ind.v.html#53">nxt_index_wd : ucode_ind</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_16">ff_sre_16:ff_sre_16_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ls_branch___ucode_seq"></a><a  href="ucode_seq.v.html#113">nxt_ls_branch : ucode_seq</a></b> : wire</b>
<dt>&nbsp;<b><a name="nxt_mag_a___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#198">nxt_mag_a : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:ff_ss_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_mul_cyc_state___rcu_ctl"></a><a  href="rcu_ctl.v.html#243">nxt_mul_cyc_state : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:flop_mult_cyc_st:din</a>&nbsp;, <a href="#din___ff_s">ff_s:flop_mult_cyc_st_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_mul_e___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#181">nxt_mul_e : imdr_ctrl</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:ff_sr_3_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_neg_b___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#204">nxt_neg_b : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_6">ff_sr_6:ff_sr_6_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_out___mx4_clr_reg_nxt_32"></a><a  href="lib_imdr.v.html#447">nxt_out : mx4_clr_reg_nxt_32</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___an2_32">an2_32:an2_32_a:out</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:ff_s_32_a:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_rbb___imdr_dpath">imdr_dpath:mx4_clr_reg_nxt_32_bb:nxt_rbb</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_pc___ibuffer"></a><a  href="ibuffer.v.html#133">nxt_pc : ibuffer</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mux2_32">mux2_32:pc_mux:in0</a>&nbsp;, <a href="#sum___cla_adder_32">cla_adder_32:nxt_pc_adder:sum</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ptr_un_eq___ucode_seq"></a><a  href="ucode_seq.v.html#112">nxt_ptr_un_eq : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:ptr_un_eq_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rbb___imdr_dpath"></a><a  href="imdr_dpath.v.html#159">nxt_rbb : imdr_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_out___mx4_clr_reg_nxt_32">mx4_clr_reg_nxt_32:mx4_clr_reg_nxt_32_bb:nxt_out</a>&nbsp;, <a href="#nxt_rbb___zero_det">zero_det:zero_det_0:nxt_rbb</a>&nbsp;, <a href="#nxt_rbb10___b_recoder">b_recoder:b_recoder_0:nxt_rbb10</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rbb___zero_det"></a><a  href="lib_imdr.v.html#625">nxt_rbb : zero_det</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#inp0___mx2_32">mx2_32:mx2_32_a:inp0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_rbb___imdr_dpath">imdr_dpath:zero_det_0:nxt_rbb</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rbb10___b_recoder"></a><a  href="lib_imdr.v.html#532">nxt_rbb10 : b_recoder</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_rbb___imdr_dpath">imdr_dpath:b_recoder_0:nxt_rbb</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rb_b___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#204">nxt_rb_b : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_6">ff_sr_6:ff_sr_6_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ref_null___ucode_seq"></a><a  href="ucode_seq.v.html#112">nxt_ref_null : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:ary_null_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_reg0___ucode_dat"></a><a  href="ucode_dat.v.html#181">nxt_reg0 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_reg0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_reg1___ucode_dat"></a><a  href="ucode_dat.v.html#182">nxt_reg1 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_reg1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_reg2___ucode_dat"></a><a  href="ucode_dat.v.html#183">nxt_reg2 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_reg2:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_reg3___ucode_dat"></a><a  href="ucode_dat.v.html#184">nxt_reg3 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_reg3:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_reg5___ucode_dat"></a><a  href="ucode_dat.v.html#185">nxt_reg5 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_reg5:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_reg6___ucode_dat"></a><a  href="ucode_dat.v.html#186">nxt_reg6 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre_32">ff_sre_32:reg_reg6:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rem_a___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#198">nxt_rem_a : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_4">ff_sr_4:ff_sr_4_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rem_e___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#181">nxt_rem_e : imdr_ctrl</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:ff_sr_3_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_rsh_b___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#201">nxt_rsh_b : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_6">ff_sr_6:ff_sr_6_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_r_extreme_r___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#191">nxt_r_extreme_r : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_3">ff_sr_3:ff_sr_3_2:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_sb_sel___smu"></a><a  href="smu.v.html#114">nxt_sb_sel : smu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_sb_sel___smu_ctl">smu_ctl:smu_ctl:nxt_sb_sel</a>&nbsp;, <a href="#nxt_sb_sel___smu_dpath">smu_dpath:smu_dpath:nxt_sb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_sb_sel___smu_ctl"></a><a  href="smu_ctl.v.html#84">nxt_sb_sel : smu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_sb_sel___smu">smu:smu_ctl:nxt_sb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_sb_sel___smu_dpath"></a><a  href="smu_dpath.v.html#75">nxt_sb_sel : smu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:sbase_e_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_sb_sel___smu">smu:smu_dpath:nxt_sb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_six_state___smu_ctl"></a><a  href="smu_ctl.v.html#146">nxt_six_state : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:six_state_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:six_state_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_st___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#171">nxt_st : imdr_ctrl</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:ff_ss_1:din</a>&nbsp;, <a href="#din___ff_sr_4">ff_sr_4:ff_sr_4_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_sum_a___imdr_ctrl"></a><a  href="imdr_ctrl.v.html#198">nxt_sum_a : imdr_ctrl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_4">ff_sr_4:ff_sr_4_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_cnt___ieu_rom"></a><a  href="ieu_rom.v.html#24">nxt_ucode_cnt : ieu_rom</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nxt_ucode_cnt___ucode_dpath">ucode_dpath:ieu_rom_0:nxt_ucode_cnt</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_cnt___monitor"></a><a  href="monitor.v.html#256">nxt_ucode_cnt : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ucode_cnt___ucode_monitor">ucode_monitor:ucode_monitor:ucode_cnt</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_cnt___ucode_dpath"></a><a  href="ucode_dpath.v.html#88">nxt_ucode_cnt : ucode_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_ucode_cnt___ieu_rom">ieu_rom:ieu_rom_0:nxt_ucode_cnt</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#rom_addr___ucode">ucode:ucode_dpath_0:rom_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_cnt___ucode_rom"></a><a  href="ucode_rom.v.html#29">nxt_ucode_cnt : ucode_rom</a></b> : input</b>
<dt>&nbsp;<b><a name="nxt_ucode_done___ucode_seq"></a><a  href="ucode_seq.v.html#111">nxt_ucode_done : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_se">ff_se:done_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_last___monitor"></a><a  href="monitor.v.html#252">nxt_ucode_last : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nxt_ucode_last___ucode_monitor">ucode_monitor:ucode_monitor:nxt_ucode_last</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_last___ucode_monitor"></a><a  href="ucode_monitor.v.html#135">nxt_ucode_last : ucode_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ucode_seq_0___monitor">monitor:ucode_monitor:ucode_seq_0</a>&nbsp;, <a href="#ucode_ctrl_0___monitor">monitor:ucode_monitor:ucode_ctrl_0</a>&nbsp;, <a href="#nxt_ucode_last___monitor">monitor:ucode_monitor:nxt_ucode_last</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_ucode_last___ucode_seq"></a><a  href="ucode_seq.v.html#111">nxt_ucode_last : ucode_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:last_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nxt_u_fxx___ucode_reg"></a><a  href="ucode_reg.v.html#126">nxt_u_fxx : ucode_reg</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2_32">mux2_32:nxt_u_fxx0_mux:out</a>&nbsp;, <a href="#out___mux2_32">mux2_32:nxt_u_fxx1_mux:out</a>&nbsp;, <a href="#out___mux2_16">mux2_16:nxt_u_fxx2_mux:out</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:ff_s_32_1:din</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:ff_s_32_2:din</a>&nbsp;, <a href="#din___ff_s_16">ff_s_16:ff_s_16_1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_a2func_rom0___acode_dec"></a><a  href="code_seq_dp.v.html#344">nx_a2func_rom0 : acode_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#rom0out___code_seq_dp">code_seq_dp:acode:rom0out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_a2func_rom1___acode_dec"></a><a  href="code_seq_dp.v.html#344">nx_a2func_rom1 : acode_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#rom1out___code_seq_dp">code_seq_dp:acode:rom1out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_aci___multmod_dp"></a><a  href="multmod_dp.v.html#137">nx_aci : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:acimux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cinhi___multmod_dp"></a><a  href="multmod_dp.v.html#55">nx_cinhi : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:cinhi_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffcinhi:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cinlo___multmod_dp"></a><a  href="multmod_dp.v.html#53">nx_cinlo : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:cinlo_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffcinlo:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cyc0_rdy___code_seq"></a><a  href="code_seq.v.html#95">nx_cyc0_rdy : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_cyc0_rdy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___fpu">fpu:cs:nx_cyc0_rdy</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cyc0_rdy___code_seq_dp"></a><a  href="code_seq_dp.v.html#72">nx_cyc0_rdy : code_seq_dp</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___code_seq">code_seq:p_code_seq_dp:nx_cyc0_rdy</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cyc0_rdy___fpu"></a><a  href="f_fpu.v.html#73">nx_cyc0_rdy : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___code_seq">code_seq:cs:nx_cyc0_rdy</a>&nbsp;, <a href="#nx_cyc0_rdy___multmod">multmod:mult1:nx_cyc0_rdy</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cyc0_rdy___multmod"></a><a  href="multmod.v.html#33">nx_cyc0_rdy : multmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___multmod_cntl">multmod_cntl:p_multmod_cntl:nx_cyc0_rdy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___fpu">fpu:mult1:nx_cyc0_rdy</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_cyc0_rdy___multmod_cntl"></a><a  href="multmod_cntl.v.html#30">nx_cyc0_rdy : multmod_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#cyc0_rdy___mult_dec">mult_dec:muldec_rom0:cyc0_rdy</a>&nbsp;, <a href="#cyc0_rdy___mult_dec">mult_dec:muldec_rom1:cyc0_rdy</a>&nbsp;, <a href="#cyc0_rdy___mult_dec">mult_dec:muldec_0:cyc0_rdy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_cyc0_rdy___multmod">multmod:p_multmod_cntl:nx_cyc0_rdy</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_dprec___code_seq"></a><a  href="code_seq.v.html#95">nx_dprec : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_dprec___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:nx_dprec</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_dprec___fpu">fpu:cs:nx_dprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_dprec___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#107">nx_dprec : code_seq_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_dprec___code_seq">code_seq:p_code_seq_cntl:nx_dprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_dprec___excon_dec"></a><a  href="exponent_dp.v.html#339">nx_dprec : excon_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_dprec___exponent_dp">exponent_dp:i_excon_dec_rom0:nx_dprec</a>&nbsp;, <a href="#nx_dprec___exponent_dp">exponent_dp:i_excon_dec_rom1:nx_dprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_dprec___exponent"></a><a  href="exponent.v.html#45">nx_dprec : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_dprec___exponent_dp">exponent_dp:p_exponent_dp:nx_dprec</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_dprec___fpu">fpu:exp:nx_dprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_dprec___exponent_dp"></a><a  href="exponent_dp.v.html#38">nx_dprec : exponent_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_dprec___excon_dec">excon_dec:i_excon_dec_rom0:nx_dprec</a>&nbsp;, <a href="#nx_dprec___excon_dec">excon_dec:i_excon_dec_rom1:nx_dprec</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_dprec___exponent">exponent:p_exponent_dp:nx_dprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_dprec___fpu"></a><a  href="f_fpu.v.html#70">nx_dprec : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_dprec___exponent">exponent:exp:nx_dprec</a>&nbsp;, <a href="#nx_dprec___code_seq">code_seq:cs:nx_dprec</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_eci___multmod_dp"></a><a  href="multmod_dp.v.html#137">nx_eci : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:ecimux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_excon___excon_dec"></a><a  href="exponent_dp.v.html#340">nx_excon : excon_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_excon_rom0___exponent_dp">exponent_dp:i_excon_dec_rom0:nx_excon_rom0</a>&nbsp;, <a href="#nx_excon_rom1___exponent_dp">exponent_dp:i_excon_dec_rom1:nx_excon_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_excon___exponent_dp"></a><a  href="exponent_dp.v.html#98">nx_excon : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_16">mj_s_mux3_d_16:excon_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:ff_excon:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc___excon_dec"></a><a  href="exponent_dp.v.html#337">nx_exconfunc : excon_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___exponent_dp">exponent_dp:i_excon_dec_rom0:nx_exconfunc_rom0</a>&nbsp;, <a href="#nx_exconfunc_rom1___exponent_dp">exponent_dp:i_excon_dec_rom1:nx_exconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom0___code_seq"></a><a  href="code_seq.v.html#100">nx_exconfunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_exconfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___fpu">fpu:cs:nx_exconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#75">nx_exconfunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_exconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom0___exponent"></a><a  href="exponent.v.html#37">nx_exconfunc_rom0 : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___exponent_dp">exponent_dp:p_exponent_dp:nx_exconfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___fpu">fpu:exp:nx_exconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom0___exponent_dp"></a><a  href="exponent_dp.v.html#47">nx_exconfunc_rom0 : exponent_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc___excon_dec">excon_dec:i_excon_dec_rom0:nx_exconfunc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___exponent">exponent:p_exponent_dp:nx_exconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom0___fpu"></a><a  href="f_fpu.v.html#75">nx_exconfunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom0___exponent">exponent:exp:nx_exconfunc_rom0</a>&nbsp;, <a href="#nx_exconfunc_rom0___code_seq">code_seq:cs:nx_exconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom1___code_seq"></a><a  href="code_seq.v.html#100">nx_exconfunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_exconfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___fpu">fpu:cs:nx_exconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#75">nx_exconfunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_exconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom1___exponent"></a><a  href="exponent.v.html#37">nx_exconfunc_rom1 : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___exponent_dp">exponent_dp:p_exponent_dp:nx_exconfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___fpu">fpu:exp:nx_exconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom1___exponent_dp"></a><a  href="exponent_dp.v.html#47">nx_exconfunc_rom1 : exponent_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc___excon_dec">excon_dec:i_excon_dec_rom1:nx_exconfunc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___exponent">exponent:p_exponent_dp:nx_exconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_exconfunc_rom1___fpu"></a><a  href="f_fpu.v.html#75">nx_exconfunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_exconfunc_rom1___exponent">exponent:exp:nx_exconfunc_rom1</a>&nbsp;, <a href="#nx_exconfunc_rom1___code_seq">code_seq:cs:nx_exconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_excon_rom0___exponent_dp"></a><a  href="exponent_dp.v.html#85">nx_excon_rom0 : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_excon___excon_dec">excon_dec:i_excon_dec_rom0:nx_excon</a>&nbsp;, <a href="#in0___mj_s_mux3_d_16">mj_s_mux3_d_16:excon_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_excon_rom1___exponent_dp"></a><a  href="exponent_dp.v.html#85">nx_excon_rom1 : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_excon___excon_dec">excon_dec:i_excon_dec_rom1:nx_excon</a>&nbsp;, <a href="#in1___mj_s_mux3_d_16">mj_s_mux3_d_16:excon_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom0___code_seq"></a><a  href="code_seq.v.html#97">nx_expfunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_expfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___fpu">fpu:cs:nx_expfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#71">nx_expfunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_expfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom0___exponent"></a><a  href="exponent.v.html#34">nx_expfunc_rom0 : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___exponent_cntl">exponent_cntl:p_exponent_cntl:nx_expfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___fpu">fpu:exp:nx_expfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom0___exponent_cntl"></a><a  href="exponent_cntl.v.html#35">nx_expfunc_rom0 : exponent_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ef_rom0___exptop_dec">exptop_dec:exptop:ef_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___exponent">exponent:p_exponent_cntl:nx_expfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom0___fpu"></a><a  href="f_fpu.v.html#65">nx_expfunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom0___exponent">exponent:exp:nx_expfunc_rom0</a>&nbsp;, <a href="#nx_expfunc_rom0___code_seq">code_seq:cs:nx_expfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom1___code_seq"></a><a  href="code_seq.v.html#97">nx_expfunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_expfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___fpu">fpu:cs:nx_expfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#71">nx_expfunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_expfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom1___exponent"></a><a  href="exponent.v.html#35">nx_expfunc_rom1 : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___exponent_cntl">exponent_cntl:p_exponent_cntl:nx_expfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___fpu">fpu:exp:nx_expfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom1___exponent_cntl"></a><a  href="exponent_cntl.v.html#35">nx_expfunc_rom1 : exponent_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ef_rom1___exptop_dec">exptop_dec:exptop:ef_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___exponent">exponent:p_exponent_cntl:nx_expfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_expfunc_rom1___fpu"></a><a  href="f_fpu.v.html#65">nx_expfunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_expfunc_rom1___exponent">exponent:exp:nx_expfunc_rom1</a>&nbsp;, <a href="#nx_expfunc_rom1___code_seq">code_seq:cs:nx_expfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_fpop_valid___code_seq"></a><a  href="code_seq.v.html#84">nx_fpop_valid : code_seq</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_fpop_valid___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_fpop_valid</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpop_valid___fpu">fpu:cs:fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_fpop_valid___code_seq_dp"></a><a  href="code_seq_dp.v.html#65">nx_fpop_valid : code_seq_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_fpop_valid___map">map:mapd:nx_fpop_valid</a>&nbsp;, <a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_opvalid:in</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_fpop_valid___code_seq">code_seq:p_code_seq_dp:nx_fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_fpop_valid___map"></a><a  href="code_seq_dp.v.html#394">nx_fpop_valid : map</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_fpop_valid___code_seq_dp">code_seq_dp:mapd:nx_fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom___inc_l0md_rom"></a><a  href="incmod.v.html#650">nx_incfunc_rom : inc_l0md_rom</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___inc_decode">inc_decode:i9:nx_incfunc_rom0</a>&nbsp;, <a href="#nx_incfunc_rom1___inc_decode">inc_decode:i10:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom___inc_l1md_rom"></a><a  href="incmod.v.html#628">nx_incfunc_rom : inc_l1md_rom</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___inc_decode">inc_decode:i7:nx_incfunc_rom0</a>&nbsp;, <a href="#nx_incfunc_rom1___inc_decode">inc_decode:i8:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom___inc_t0md_rom"></a><a  href="incmod.v.html#605">nx_incfunc_rom : inc_t0md_rom</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___inc_decode">inc_decode:i5:nx_incfunc_rom0</a>&nbsp;, <a href="#nx_incfunc_rom1___inc_decode">inc_decode:i6:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom___inc_t1mda_rom"></a><a  href="incmod.v.html#537">nx_incfunc_rom : inc_t1mda_rom</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___inc_decode">inc_decode:i0:nx_incfunc_rom0</a>&nbsp;, <a href="#nx_incfunc_rom1___inc_decode">inc_decode:i1:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom0___code_seq"></a><a  href="code_seq.v.html#97">nx_incfunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_incfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___fpu">fpu:cs:nx_incfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#71">nx_incfunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_incfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom0___fpu"></a><a  href="f_fpu.v.html#65">nx_incfunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___incmod">incmod:inc:nx_incfunc_rom0</a>&nbsp;, <a href="#nx_incfunc_rom0___code_seq">code_seq:cs:nx_incfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom0___incmod"></a><a  href="incmod.v.html#54">nx_incfunc_rom0 : incmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___inc_decode">inc_decode:incdec:nx_incfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___fpu">fpu:inc:nx_incfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom0___inc_decode"></a><a  href="incmod.v.html#429">nx_incfunc_rom0 : inc_decode</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom___inc_t1mda_rom">inc_t1mda_rom:i0:nx_incfunc_rom</a>&nbsp;, <a href="#nx_incfunc_rom___inc_t0md_rom">inc_t0md_rom:i5:nx_incfunc_rom</a>&nbsp;, <a href="#nx_incfunc_rom___inc_l1md_rom">inc_l1md_rom:i7:nx_incfunc_rom</a>&nbsp;, <a href="#nx_incfunc_rom___inc_l0md_rom">inc_l0md_rom:i9:nx_incfunc_rom</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom0___incmod">incmod:incdec:nx_incfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom1___code_seq"></a><a  href="code_seq.v.html#96">nx_incfunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_incfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___fpu">fpu:cs:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#70">nx_incfunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom1___fpu"></a><a  href="f_fpu.v.html#65">nx_incfunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___incmod">incmod:inc:nx_incfunc_rom1</a>&nbsp;, <a href="#nx_incfunc_rom1___code_seq">code_seq:cs:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom1___incmod"></a><a  href="incmod.v.html#54">nx_incfunc_rom1 : incmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___inc_decode">inc_decode:incdec:nx_incfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___fpu">fpu:inc:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_incfunc_rom1___inc_decode"></a><a  href="incmod.v.html#429">nx_incfunc_rom1 : inc_decode</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom___inc_t1mda_rom">inc_t1mda_rom:i1:nx_incfunc_rom</a>&nbsp;, <a href="#nx_incfunc_rom___inc_t0md_rom">inc_t0md_rom:i6:nx_incfunc_rom</a>&nbsp;, <a href="#nx_incfunc_rom___inc_l1md_rom">inc_l1md_rom:i8:nx_incfunc_rom</a>&nbsp;, <a href="#nx_incfunc_rom___inc_l0md_rom">inc_l0md_rom:i10:nx_incfunc_rom</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_incfunc_rom1___incmod">incmod:incdec:nx_incfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_l0md___inc_decode"></a><a  href="incmod.v.html#444">nx_l0md : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:l0md_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:l0md_ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_l1md___inc_decode"></a><a  href="incmod.v.html#442">nx_l1md : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:l1md_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:l1md_ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_link___code_seq_dp"></a><a  href="code_seq_dp.v.html#79">nx_link : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_4">mj_s_mux3_d_4:linkmuxfinal:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:link_mod:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_link_0___code_seq_dp"></a><a  href="code_seq_dp.v.html#88">nx_link_0 : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mj_s_mux4_d_8">mj_s_mux4_d_8:mx_code_add_rom0:in3</a>&nbsp;, <a href="#mx_out___mj_s_mux2_d_4">mj_s_mux2_d_4:linkmux_0:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux3_d_4">mj_s_mux3_d_4:linkmuxfinal:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_link_1___code_seq_dp"></a><a  href="code_seq_dp.v.html#88">nx_link_1 : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mj_s_mux4_d_8">mj_s_mux4_d_8:mx_code_add_rom1:in3</a>&nbsp;, <a href="#mx_out___mj_s_mux2_d_4">mj_s_mux2_d_4:linkmux_1:mx_out</a>&nbsp;, <a href="#in1___mj_s_mux3_d_4">mj_s_mux3_d_4:linkmuxfinal:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_m1___pri_dec"></a><a  href="prils_cntl.v.html#72">nx_m1 : pri_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:m1_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:m1_ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc___excon_dec"></a><a  href="exponent_dp.v.html#336">nx_mconfunc : excon_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___exponent_dp">exponent_dp:i_excon_dec_rom0:nx_mconfunc_rom0</a>&nbsp;, <a href="#nx_mconfunc_rom1___exponent_dp">exponent_dp:i_excon_dec_rom1:nx_mconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom0___code_seq"></a><a  href="code_seq.v.html#99">nx_mconfunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_mconfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___fpu">fpu:cs:nx_mconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#74">nx_mconfunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_mconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom0___exponent"></a><a  href="exponent.v.html#36">nx_mconfunc_rom0 : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___exponent_dp">exponent_dp:p_exponent_dp:nx_mconfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___fpu">fpu:exp:nx_mconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom0___exponent_dp"></a><a  href="exponent_dp.v.html#46">nx_mconfunc_rom0 : exponent_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc___excon_dec">excon_dec:i_excon_dec_rom0:nx_mconfunc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___exponent">exponent:p_exponent_dp:nx_mconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom0___fpu"></a><a  href="f_fpu.v.html#74">nx_mconfunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom0___exponent">exponent:exp:nx_mconfunc_rom0</a>&nbsp;, <a href="#nx_mconfunc_rom0___code_seq">code_seq:cs:nx_mconfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom1___code_seq"></a><a  href="code_seq.v.html#99">nx_mconfunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_mconfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___fpu">fpu:cs:nx_mconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#74">nx_mconfunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_mconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom1___exponent"></a><a  href="exponent.v.html#36">nx_mconfunc_rom1 : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___exponent_dp">exponent_dp:p_exponent_dp:nx_mconfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___fpu">fpu:exp:nx_mconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom1___exponent_dp"></a><a  href="exponent_dp.v.html#46">nx_mconfunc_rom1 : exponent_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc___excon_dec">excon_dec:i_excon_dec_rom1:nx_mconfunc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___exponent">exponent:p_exponent_dp:nx_mconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mconfunc_rom1___fpu"></a><a  href="f_fpu.v.html#74">nx_mconfunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_mconfunc_rom1___exponent">exponent:exp:nx_mconfunc_rom1</a>&nbsp;, <a href="#nx_mconfunc_rom1___code_seq">code_seq:cs:nx_mconfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl___multmod"></a><a  href="multmod.v.html#40">nx_multdec_muxcntl : multmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl___multmod_dp">multmod_dp:p_multmod_dp:nx_multdec_muxcntl</a>&nbsp;, <a href="#nx_multdec_muxcntl___multmod_cntl">multmod_cntl:p_multmod_cntl:nx_multdec_muxcntl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl___multmod_cntl"></a><a  href="multmod_cntl.v.html#35">nx_multdec_muxcntl : multmod_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_16">mj_s_mux3_d_16:selmultdectop_17_2:mx_out</a>&nbsp;, <a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:selmultdec_1_0:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl___multmod">multmod:p_multmod_cntl:nx_multdec_muxcntl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl___multmod_dp"></a><a  href="multmod_dp.v.html#35">nx_multdec_muxcntl : multmod_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:multdecout_moutselcntl:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl___multmod">multmod:p_multmod_dp:nx_multdec_muxcntl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl___mult_dec"></a><a  href="multmod_cntl.v.html#73">nx_multdec_muxcntl : mult_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl_rom0___multmod_cntl">multmod_cntl:muldec_rom0:nx_multdec_muxcntl_rom0</a>&nbsp;, <a href="#nx_multdec_muxcntl_rom1___multmod_cntl">multmod_cntl:muldec_rom1:nx_multdec_muxcntl_rom1</a>&nbsp;, <a href="#nx_multdec_muxcntl_0___multmod_cntl">multmod_cntl:muldec_0:nx_multdec_muxcntl_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl_0___multmod_cntl"></a><a  href="multmod_cntl.v.html#37">nx_multdec_muxcntl_0 : multmod_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl___mult_dec">mult_dec:muldec_0:nx_multdec_muxcntl</a>&nbsp;, <a href="#in2___mj_s_mux3_d_16">mj_s_mux3_d_16:selmultdectop_17_2:in2</a>&nbsp;, <a href="#in2___mj_s_mux3_d_2">mj_s_mux3_d_2:selmultdec_1_0:in2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl_rom0___multmod_cntl"></a><a  href="multmod_cntl.v.html#37">nx_multdec_muxcntl_rom0 : multmod_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl___mult_dec">mult_dec:muldec_rom0:nx_multdec_muxcntl</a>&nbsp;, <a href="#in0___mj_s_mux3_d_16">mj_s_mux3_d_16:selmultdectop_17_2:in0</a>&nbsp;, <a href="#in0___mj_s_mux3_d_2">mj_s_mux3_d_2:selmultdec_1_0:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multdec_muxcntl_rom1___multmod_cntl"></a><a  href="multmod_cntl.v.html#37">nx_multdec_muxcntl_rom1 : multmod_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multdec_muxcntl___mult_dec">mult_dec:muldec_rom1:nx_multdec_muxcntl</a>&nbsp;, <a href="#in1___mj_s_mux3_d_16">mj_s_mux3_d_16:selmultdectop_17_2:in1</a>&nbsp;, <a href="#in1___mj_s_mux3_d_2">mj_s_mux3_d_2:selmultdec_1_0:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom0___code_seq"></a><a  href="code_seq.v.html#96">nx_multfunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_multfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___fpu">fpu:cs:nx_multfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#70">nx_multfunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_multfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom0___fpu"></a><a  href="f_fpu.v.html#65">nx_multfunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___code_seq">code_seq:cs:nx_multfunc_rom0</a>&nbsp;, <a href="#nx_multfunc_rom0___multmod">multmod:mult1:nx_multfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom0___multmod"></a><a  href="multmod.v.html#31">nx_multfunc_rom0 : multmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___multmod_cntl">multmod_cntl:p_multmod_cntl:nx_multfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___fpu">fpu:mult1:nx_multfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom0___multmod_cntl"></a><a  href="multmod_cntl.v.html#28">nx_multfunc_rom0 : multmod_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#multfunc___mult_dec">mult_dec:muldec_rom0:multfunc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom0___multmod">multmod:p_multmod_cntl:nx_multfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom1___code_seq"></a><a  href="code_seq.v.html#96">nx_multfunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_multfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___fpu">fpu:cs:nx_multfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#70">nx_multfunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_multfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom1___fpu"></a><a  href="f_fpu.v.html#65">nx_multfunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___code_seq">code_seq:cs:nx_multfunc_rom1</a>&nbsp;, <a href="#nx_multfunc_rom1___multmod">multmod:mult1:nx_multfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom1___multmod"></a><a  href="multmod.v.html#31">nx_multfunc_rom1 : multmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___multmod_cntl">multmod_cntl:p_multmod_cntl:nx_multfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___fpu">fpu:mult1:nx_multfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_multfunc_rom1___multmod_cntl"></a><a  href="multmod_cntl.v.html#28">nx_multfunc_rom1 : multmod_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#multfunc___mult_dec">mult_dec:muldec_rom1:multfunc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_multfunc_rom1___multmod">multmod:p_multmod_cntl:nx_multfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_mux1ad___exptop_dec"></a><a  href="exponent_cntl.v.html#218">nx_mux1ad : exptop_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:mux1ad_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:mux1ad_ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_negi___multmod_dp"></a><a  href="multmod_dp.v.html#241">nx_negi : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:negimux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_negseli___multmod_dp"></a><a  href="multmod_dp.v.html#137">nx_negseli : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:negselmux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode___code_seq"></a><a  href="code_seq.v.html#81">nx_opcode : code_seq</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_opcode___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_opcode</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpop___fpu">fpu:cs:fpop</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode___code_seq_dp"></a><a  href="code_seq_dp.v.html#63">nx_opcode : code_seq_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_opcode___code_seq">code_seq:p_code_seq_dp:nx_opcode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_look___acode_dec"></a><a  href="code_seq_dp.v.html#346">nx_opcode_look : acode_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___code_seq_dp">code_seq_dp:acode:nx_opcode_look</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_look___code_seq"></a><a  href="code_seq.v.html#105">nx_opcode_look : code_seq</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:nx_opcode_look</a>&nbsp;, <a href="#nx_opcode_look___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_opcode_look</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_look___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#102">nx_opcode_look : code_seq_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___fpu_dec">fpu_dec:fpud:nx_opcode_look</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___code_seq">code_seq:p_code_seq_cntl:nx_opcode_look</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_look___code_seq_dp"></a><a  href="code_seq_dp.v.html#65">nx_opcode_look : code_seq_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___acode_dec">acode_dec:acode:nx_opcode_look</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___code_seq">code_seq:p_code_seq_dp:nx_opcode_look</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_look___fpu_dec"></a><a  href="code_seq_cntl.v.html#428">nx_opcode_look : fpu_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_opcode_look___code_seq_cntl">code_seq_cntl:fpud:nx_opcode_look</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_v___code_seq_dp"></a><a  href="code_seq_dp.v.html#206">nx_opcode_v : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_opcode_v___map">map:mapd:nx_opcode_v</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:ffopcode:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_opcode_v___map"></a><a  href="code_seq_dp.v.html#393">nx_opcode_v : map</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_opcode_v___code_seq_dp">code_seq_dp:mapd:nx_opcode_v</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom0___code_seq"></a><a  href="code_seq.v.html#98">nx_prifunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_prifunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___fpu">fpu:cs:nx_prifunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#73">nx_prifunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_prifunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom0___fpu"></a><a  href="f_fpu.v.html#66">nx_prifunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___prils">prils:prif:nx_prifunc_rom0</a>&nbsp;, <a href="#nx_prifunc_rom0___code_seq">code_seq:cs:nx_prifunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom0___prils"></a><a  href="prils.v.html#27">nx_prifunc_rom0 : prils</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___prils_cntl">prils_cntl:i_prils_cntl:nx_prifunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___fpu">fpu:prif:nx_prifunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom0___prils_cntl"></a><a  href="prils_cntl.v.html#32">nx_prifunc_rom0 : prils_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___pri_dec">pri_dec:prid:nx_prifunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___prils">prils:i_prils_cntl:nx_prifunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom0___pri_dec"></a><a  href="prils_cntl.v.html#63">nx_prifunc_rom0 : pri_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom0___prils_cntl">prils_cntl:prid:nx_prifunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom1___code_seq"></a><a  href="code_seq.v.html#98">nx_prifunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_prifunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___fpu">fpu:cs:nx_prifunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#73">nx_prifunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_prifunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom1___fpu"></a><a  href="f_fpu.v.html#66">nx_prifunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___prils">prils:prif:nx_prifunc_rom1</a>&nbsp;, <a href="#nx_prifunc_rom1___code_seq">code_seq:cs:nx_prifunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom1___prils"></a><a  href="prils.v.html#27">nx_prifunc_rom1 : prils</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___prils_cntl">prils_cntl:i_prils_cntl:nx_prifunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___fpu">fpu:prif:nx_prifunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom1___prils_cntl"></a><a  href="prils_cntl.v.html#32">nx_prifunc_rom1 : prils_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___pri_dec">pri_dec:prid:nx_prifunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___prils">prils:i_prils_cntl:nx_prifunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_prifunc_rom1___pri_dec"></a><a  href="prils_cntl.v.html#63">nx_prifunc_rom1 : pri_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_prifunc_rom1___prils_cntl">prils_cntl:prid:nx_prifunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_r0out___mantissa_dp"></a><a  href="mantissa_dp.v.html#235">nx_r0out : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:r0mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ff_r0out:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_r0out_rom0___mantissa_dp"></a><a  href="mantissa_dp.v.html#235">nx_r0out_rom0 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr0_rom0:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux3_d_32">mj_s_mux3_d_32:r0mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_r0out_rom1___mantissa_dp"></a><a  href="mantissa_dp.v.html#235">nx_r0out_rom1 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr0_rom1:mx_out</a>&nbsp;, <a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:r0mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_r1out___mantissa_dp"></a><a  href="mantissa_dp.v.html#235">nx_r1out : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:r1mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ff_r1out:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_r1out_rom0___mantissa_dp"></a><a  href="mantissa_dp.v.html#235">nx_r1out_rom0 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr1_rom0:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux3_d_32">mj_s_mux3_d_32:r1mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_r1out_rom1___mantissa_dp"></a><a  href="mantissa_dp.v.html#235">nx_r1out_rom1 : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:muxr1_rom1:mx_out</a>&nbsp;, <a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:r1mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom0___code_seq"></a><a  href="code_seq.v.html#92">nx_rsfunc_rom0 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_rsfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___fpu">fpu:cs:nx_rsfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom0___code_seq_dp"></a><a  href="code_seq_dp.v.html#73">nx_rsfunc_rom0 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___code_seq">code_seq:p_code_seq_dp:nx_rsfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom0___fpu"></a><a  href="f_fpu.v.html#66">nx_rsfunc_rom0 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___code_seq">code_seq:cs:nx_rsfunc_rom0</a>&nbsp;, <a href="#nx_rsfunc_rom0___mantissa">mantissa:man:nx_rsfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom0___mantissa"></a><a  href="mantissa.v.html#40">nx_rsfunc_rom0 : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___mantissa_dp">mantissa_dp:i_mantissa_dp:nx_rsfunc_rom0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___fpu">fpu:man:nx_rsfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom0___mantissa_dp"></a><a  href="mantissa_dp.v.html#44">nx_rsfunc_rom0 : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom0___mantissa">mantissa:i_mantissa_dp:nx_rsfunc_rom0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom1___code_seq"></a><a  href="code_seq.v.html#92">nx_rsfunc_rom1 : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___code_seq_dp">code_seq_dp:p_code_seq_dp:nx_rsfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___fpu">fpu:cs:nx_rsfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom1___code_seq_dp"></a><a  href="code_seq_dp.v.html#73">nx_rsfunc_rom1 : code_seq_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___code_seq">code_seq:p_code_seq_dp:nx_rsfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom1___fpu"></a><a  href="f_fpu.v.html#66">nx_rsfunc_rom1 : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___code_seq">code_seq:cs:nx_rsfunc_rom1</a>&nbsp;, <a href="#nx_rsfunc_rom1___mantissa">mantissa:man:nx_rsfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom1___mantissa"></a><a  href="mantissa.v.html#40">nx_rsfunc_rom1 : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___mantissa_dp">mantissa_dp:i_mantissa_dp:nx_rsfunc_rom1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___fpu">fpu:man:nx_rsfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_rsfunc_rom1___mantissa_dp"></a><a  href="mantissa_dp.v.html#44">nx_rsfunc_rom1 : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_rsfunc_rom1___mantissa">mantissa:i_mantissa_dp:nx_rsfunc_rom1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_sinhi___multmod_dp"></a><a  href="multmod_dp.v.html#54">nx_sinhi : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:sinhi_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffsinhi:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_sinlo___multmod_dp"></a><a  href="multmod_dp.v.html#52">nx_sinlo : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:sinlo_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffsinlo:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_sti___multmod_dp"></a><a  href="multmod_dp.v.html#137">nx_sti : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:stimux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_stopin___multmod_dp"></a><a  href="multmod_dp.v.html#241">nx_stopin : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d">mj_s_mux3_d:stopinmux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_t0md___inc_decode"></a><a  href="incmod.v.html#442">nx_t0md : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:t0md_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:t0md_ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_t1mda___inc_decode"></a><a  href="incmod.v.html#440">nx_t1mda : inc_decode</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_2">mj_s_mux3_d_2:t1mda_mux:mx_out</a>&nbsp;, <a href="#din___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:t1mda_ff:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_valid_opcode___acode_dec"></a><a  href="code_seq_dp.v.html#346">nx_valid_opcode : acode_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_valid_opcode___code_seq_dp">code_seq_dp:acode:nx_valid_opcode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_valid_opcode___code_seq_dp"></a><a  href="code_seq_dp.v.html#217">nx_valid_opcode : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_valid_opcode___acode_dec">acode_dec:acode:nx_valid_opcode</a>&nbsp;, <a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_valid:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_valid_opcode___map"></a><a  href="code_seq_dp.v.html#397">nx_valid_opcode : map</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_valid_opcode_pre___code_seq_dp">code_seq_dp:mapd:nx_valid_opcode_pre</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_valid_opcode_a___code_seq_dp"></a><a  href="code_seq_dp.v.html#210">nx_valid_opcode_a : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_valid_opcode_a___map">map:mapd:nx_valid_opcode_a</a>&nbsp;, <a href="#in___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_valid_a:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_valid_opcode_a___map"></a><a  href="code_seq_dp.v.html#397">nx_valid_opcode_a : map</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#nx_valid_opcode_a___code_seq_dp">code_seq_dp:mapd:nx_valid_opcode_a</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="nx_valid_opcode_pre___code_seq_dp"></a><a  href="code_seq_dp.v.html#210">nx_valid_opcode_pre : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_valid_opcode___map">map:mapd:nx_valid_opcode</a>&nbsp;</td></tr>
</table></div>
</dl>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p13.html">Next Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</td>
  <td><i>Created:</td><td><i>Wed Mar 24 09:42:53 1999</td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <A target="_top" href="http://www.abrizio.com/v2html/v2html.html">  v2html 5.0</A> 
 (written by <A href="mailto:v2html@iname.com">Costas Calamvokis</A>).</i></td><td align="right"><B><A href="http://www.abrizio.com/v2html/help_5_0.html?">Help</A></B></td></tr></table></body>
</html>
