{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 16.0.0 -fPIC -O3)",
  "modules": {
    "reg_unit": {
      "attributes": {
        "REG": 1,
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "myProject/Tile/PE/reg_unit.v:2.1-24.10"
      },
      "parameter_default_values": {
        "NoConfigBits": 2,
        "WIDTH": 32
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "tide_en": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "tide_rst": {
          "direction": "input",
          "bits": [ 70 ]
        }
      },
      "cells": {
        "$and$myProject/Tile/PE/reg_unit.v:16$2": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:16.9-16.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 70 ],
            "Y": [ 71 ]
          }
        },
        "$or$myProject/Tile/PE/reg_unit.v:19$3": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:19.14-19.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 69 ],
            "Y": [ 72 ]
          }
        },
        "$procdff$9": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:15.1-22.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "Q": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "$procmux$4": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:19.14-19.26|myProject/Tile/PE/reg_unit.v:19.10-21.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 72 ],
            "Y": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ]
          }
        },
        "$procmux$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "myProject/Tile/PE/reg_unit.v:16.9-16.23|myProject/Tile/PE/reg_unit.v:16.5-21.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 71 ],
            "Y": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
          }
        }
      },
      "netnames": {
        "$0\\reg_out[31:0]": {
          "hide_name": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:15.1-22.4"
          }
        },
        "$and$myProject/Tile/PE/reg_unit.v:16$2_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:16.9-16.23"
          }
        },
        "$or$myProject/Tile/PE/reg_unit.v:19$3_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:19.14-19.26"
          }
        },
        "$procmux$4_Y": {
          "hide_name": 1,
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
          "attributes": {
          }
        },
        "$procmux$5_CMP": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "$procmux$7_Y": {
          "hide_name": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
          }
        },
        "$procmux$8_CMP": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": 1,
            "USER_CLK": 1,
            "src": "myProject/Tile/PE/reg_unit.v:8.41-8.44"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:7.16-7.18"
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": 1,
            "DATA": 1,
            "FABulous": 1,
            "src": "myProject/Tile/PE/reg_unit.v:9.55-9.61"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": 1,
            "DATA": 1,
            "FABulous": 1,
            "src": "myProject/Tile/PE/reg_unit.v:10.54-10.61"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:6.16-6.19"
          }
        },
        "tide_en": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "CONFIG_BIT": 1,
            "FABulous": 1,
            "FEATURE": "tide_en",
            "src": "myProject/Tile/PE/reg_unit.v:11.62-11.69"
          }
        },
        "tide_rst": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "CONFIG_BIT": 1,
            "FABulous": 1,
            "FEATURE": "tide_rst",
            "src": "myProject/Tile/PE/reg_unit.v:12.63-12.71"
          }
        }
      }
    }
  }
}
