
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 2856.93

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vs2.internal_data[5]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.59    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _282_/A (INVx1_ASAP7_75t_R)
    44   45.89  287.89  120.48 1120.48 ^ _282_/Y (INVx1_ASAP7_75t_R)
                                         _044_ (net)
                287.89    0.48 1120.97 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1120.97   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          5.42    5.42   library removal time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                               -1120.97   data arrival time
-----------------------------------------------------------------------------
                               1115.54   slack (MET)


Startpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.68   19.84   39.90   39.90 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _038_ (net)
                 19.84    0.03   39.93 ^ _356_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.59    5.95    7.20   47.13 v _356_/Y (OAI21x1_ASAP7_75t_R)
                                         _050_ (net)
                  5.95    0.00   47.13 v stage_is_add.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 47.13   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.30    9.30   library hold time
                                  9.30   data required time
-----------------------------------------------------------------------------
                                  9.30   data required time
                                -47.13   data arrival time
-----------------------------------------------------------------------------
                                 37.83   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.76    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _282_/A (INVx1_ASAP7_75t_R)
    44   57.03  357.51  149.23 1149.23 ^ _282_/Y (INVx1_ASAP7_75t_R)
                                         _044_ (net)
                357.74    5.35 1154.58 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1154.58   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -36.89 4963.11   library recovery time
                               4963.11   data required time
-----------------------------------------------------------------------------
                               4963.11   data required time
                               -1154.58   data arrival time
-----------------------------------------------------------------------------
                               3808.53   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    1.18    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.05    0.02 1000.02 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.56    5.16    4.89 1004.91 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  5.16    0.00 1004.91 v _269_/E (OR5x1_ASAP7_75t_R)
    11    9.08   62.12   65.81 1070.72 v _269_/Y (OR5x1_ASAP7_75t_R)
                                         _097_ (net)
                 62.17    0.99 1071.71 v _275_/A (OR2x4_ASAP7_75t_R)
     2    1.25   11.22   38.80 1110.51 v _275_/Y (OR2x4_ASAP7_75t_R)
                                         _103_ (net)
                 11.22    0.01 1110.52 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.48   13.98   27.17 1137.69 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 13.98    0.05 1137.74 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.10    5.37    5.33 1143.07 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  5.37    0.00 1143.07 ^ int_rf_wr_en_id (out)
                               1143.07   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1143.07   data arrival time
-----------------------------------------------------------------------------
                               2856.93   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.76    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _282_/A (INVx1_ASAP7_75t_R)
    44   57.03  357.51  149.23 1149.23 ^ _282_/Y (INVx1_ASAP7_75t_R)
                                         _044_ (net)
                357.74    5.35 1154.58 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1154.58   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -36.89 4963.11   library recovery time
                               4963.11   data required time
-----------------------------------------------------------------------------
                               4963.11   data required time
                               -1154.58   data arrival time
-----------------------------------------------------------------------------
                               3808.53   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    1.18    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.05    0.02 1000.02 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.56    5.16    4.89 1004.91 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  5.16    0.00 1004.91 v _269_/E (OR5x1_ASAP7_75t_R)
    11    9.08   62.12   65.81 1070.72 v _269_/Y (OR5x1_ASAP7_75t_R)
                                         _097_ (net)
                 62.17    0.99 1071.71 v _275_/A (OR2x4_ASAP7_75t_R)
     2    1.25   11.22   38.80 1110.51 v _275_/Y (OR2x4_ASAP7_75t_R)
                                         _103_ (net)
                 11.22    0.01 1110.52 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.48   13.98   27.17 1137.69 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 13.98    0.05 1137.74 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.10    5.37    5.33 1143.07 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  5.37    0.00 1143.07 ^ int_rf_wr_en_id (out)
                               1143.07   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1143.07   data arrival time
-----------------------------------------------------------------------------
                               2856.93   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.16e-06   7.38e-08   4.25e-09   8.23e-06  75.5%
Combinational          1.16e-06   1.49e-06   1.96e-08   2.67e-06  24.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.31e-06   1.56e-06   2.39e-08   1.09e-05 100.0%
                          85.4%      14.3%       0.2%
