[03/28 12:42:19      0s] 
[03/28 12:42:19      0s] Cadence Innovus(TM) Implementation System.
[03/28 12:42:19      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/28 12:42:19      0s] 
[03/28 12:42:19      0s] Version:	v16.12-s051_1, built Wed Aug 17 12:18:54 PDT 2016
[03/28 12:42:19      0s] Options:	
[03/28 12:42:19      0s] Date:		Thu Mar 28 12:42:19 2024
[03/28 12:42:19      0s] Host:		cparch11.ecn.purdue.edu (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz 8192KB)
[03/28 12:42:19      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/28 12:42:19      0s] 
[03/28 12:42:19      0s] License:
[03/28 12:42:19      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[03/28 12:42:19      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/28 12:42:29      6s] @(#)CDS: Innovus v16.12-s051_1 (64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5)
[03/28 12:42:29      6s] @(#)CDS: NanoRoute 16.12-s051_1 NR160816-1350/16_12-UB (database version 2.30, 347.6.1) {superthreading v1.30}
[03/28 12:42:29      6s] @(#)CDS: AAE 16.12-s026 (64bit) 08/17/2016 (Linux 2.6.18-194.el5)
[03/28 12:42:29      6s] @(#)CDS: CTE 16.12-s023_1 () Aug 12 2016 01:35:46 ( )
[03/28 12:42:29      6s] @(#)CDS: SYNTECH 16.12-s009_1 () Aug 11 2016 01:33:09 ( )
[03/28 12:42:29      6s] @(#)CDS: CPE v16.12-s054
[03/28 12:42:29      6s] @(#)CDS: IQRC/TQRC 15.2.4-s467 (64bit) Wed Jul 20 17:12:38 PDT 2016 (Linux 2.6.18-194.el5)
[03/28 12:42:29      6s] @(#)CDS: OA 22.50-p049 Fri Jun 10 10:56:20 2016
[03/28 12:42:29      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/28 12:42:29      6s] @(#)CDS: RCDB 11.8
[03/28 12:42:29      6s] --- Running on cparch11.ecn.purdue.edu (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz 8192KB) ---
[03/28 12:42:29      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT.

[03/28 12:42:29      7s] 
[03/28 12:42:29      7s] **INFO:  MMMC transition support version v31-84 
[03/28 12:42:29      7s] 
[03/28 12:42:29      7s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/28 12:42:29      7s] <CMD> suppressMessage ENCEXT-2799
[03/28 12:42:29      7s] <CMD> getDrawView
[03/28 12:42:29      7s] <CMD> loadWorkspace -name Physical
[03/28 12:42:29      7s] <CMD> win
[03/28 12:43:03     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/28 12:43:03     12s] <CMD> suppressMessage ENCEXT-2799
[03/28 12:43:03     12s] <CMD> getDrawView
[03/28 12:43:03     12s] <CMD> loadWorkspace -name Physical
[03/28 12:43:03     12s] <CMD> win
[03/28 12:43:03     12s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[03/28 12:43:03     12s] <CMD> set conf_qxconf_file NULL
[03/28 12:43:03     12s] <CMD> set conf_qxlib_file NULL
[03/28 12:43:03     12s] <CMD> set defHierChar /
[03/28 12:43:03     12s] Set Default Input Pin Transition as 0.1 ps.
[03/28 12:43:03     12s] <CMD> set delaycal_input_transition_delay 0.1ps
[03/28 12:43:03     12s] <CMD> set distributed_client_message_echo 1
[03/28 12:43:03     12s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[03/28 12:43:03     12s] <CMD> set floorplan_default_site core
[03/28 12:43:03     12s] <CMD> set fpIsMaxIoHeight 0
[03/28 12:43:03     12s] <CMD> set init_gnd_net gnd
[03/28 12:43:03     12s] <CMD> set init_io_file innovus.io
[03/28 12:43:03     12s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[03/28 12:43:03     12s] <CMD> set init_mmmc_file osu05_MMMC.view
[03/28 12:43:03     12s] <CMD> set init_oa_search_lib {}
[03/28 12:43:03     12s] <CMD> set init_pwr_net vdd
[03/28 12:43:03     12s] <CMD> set init_verilog mapped/layout_lab_design.v
[03/28 12:43:03     12s] <CMD> set latch_time_borrow_mode max_borrow
[03/28 12:43:03     12s] <CMD> set pegDefaultResScaleFactor 1
[03/28 12:43:03     12s] <CMD> set pegDetailResScaleFactor 1
[03/28 12:43:03     12s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[03/28 12:43:03     12s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[03/28 12:43:03     12s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[03/28 12:43:03     12s] <CMD> set timing_library_load_pin_cap_indices {}
[03/28 12:43:03     12s] <CMD> set timing_library_write_library_to_directory {}
[03/28 12:43:03     12s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[03/28 12:43:03     12s] <CMD> init_design
[03/28 12:43:03     12s] #- Begin Load MMMC data ... (date=03/28 12:43:03, mem=480.5M)
[03/28 12:43:04     12s] #- End Load MMMC data ... (date=03/28 12:43:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=480.5M, current mem=480.5M)
[03/28 12:43:04     12s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[03/28 12:43:04     12s] 
[03/28 12:43:04     12s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef ...
[03/28 12:43:04     12s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/28 12:43:04     12s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/28 12:43:04     12s] Set DBUPerIGU to M2 pitch 2400.
[03/28 12:43:04     12s] 
[03/28 12:43:04     12s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef ...
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-119' for more detail.
[03/28 12:43:05     12s] **ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-223' for more detail.
[03/28 12:43:05     12s] **ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-223' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
[03/28 12:43:05     12s] **WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
[03/28 12:43:05     12s] **WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
[03/28 12:43:05     12s] **WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
[03/28 12:43:05     12s] **WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'FILL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'AND2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'AOI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'AOI22X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'BUFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'BUFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'DFFNEGX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'NOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'DFFPOSX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'FAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'HAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'NAND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'NAND3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'NOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPLF-58):	MACRO 'OAI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-58' for more detail.
[03/28 12:43:05     12s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/28 12:43:05     12s] To increase the message display limit, refer to the product command reference manual.
[03/28 12:43:05     12s] **WARN: (IMPLF-61):	40 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[03/28 12:43:05     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/28 12:43:05     12s] Type 'man IMPLF-61' for more detail.
[03/28 12:43:05     12s] 
[03/28 12:43:05     12s] viaInitial starts at Thu Mar 28 12:43:05 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[03/28 12:43:05     12s] Type 'man IMPPP-557' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[03/28 12:43:05     12s] Type 'man IMPPP-557' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[03/28 12:43:05     12s] Type 'man IMPPP-557' for more detail.
[03/28 12:43:05     12s] viaInitial ends at Thu Mar 28 12:43:05 2024
Loading view definition file from osu05_MMMC.view
[03/28 12:43:05     12s] Reading OSUv2.7 timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib' ...
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[03/28 12:43:05     12s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[03/28 12:43:05     12s] Read 39 cells in library 'osu05_stdcells' 
[03/28 12:43:05     12s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.77min, fe_mem=501.7M) ***
[03/28 12:43:05     12s] #- Begin Load netlist data ... (date=03/28 12:43:05, mem=501.7M)
[03/28 12:43:05     12s] *** Begin netlist parsing (mem=501.7M) ***
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[03/28 12:43:05     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/28 12:43:05     12s] To increase the message display limit, refer to the product command reference manual.
[03/28 12:43:05     12s] Created 39 new cells from 1 timing libraries.
[03/28 12:43:05     12s] Reading netlist ...
[03/28 12:43:05     12s] Backslashed names will retain backslash and a trailing blank character.
[03/28 12:43:05     12s] Reading verilog netlist 'mapped/layout_lab_design.v'
[03/28 12:43:05     12s] 
[03/28 12:43:05     12s] *** Memory Usage v#1 (Current mem = 501.660M, initial mem = 163.832M) ***
[03/28 12:43:05     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=501.7M) ***
[03/28 12:43:05     12s] #- End Load netlist data ... (date=03/28 12:43:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=501.7M, current mem=501.7M)
[03/28 12:43:05     12s] Top level cell is layout_lab_design.
[03/28 12:43:05     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[03/28 12:43:05     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[03/28 12:43:05     12s] Hooked 39 DB cells to tlib cells.
[03/28 12:43:05     12s] Starting recursive module instantiation check.
[03/28 12:43:05     12s] No recursion found.
[03/28 12:43:05     12s] Building hierarchical netlist for Cell layout_lab_design ...
[03/28 12:43:05     12s] *** Netlist is unique.
[03/28 12:43:05     12s] ** info: there are 56 modules.
[03/28 12:43:05     12s] ** info: there are 649 stdCell insts.
[03/28 12:43:05     12s] ** info: there are 16 Pad insts.
[03/28 12:43:05     12s] 
[03/28 12:43:05     12s] *** Memory Usage v#1 (Current mem = 537.422M, initial mem = 163.832M) ***
[03/28 12:43:05     12s] Reading IO assignment file "innovus.io" ...
[03/28 12:43:05     12s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/28 12:43:05     12s] Type 'man IMPFP-3961' for more detail.
[03/28 12:43:05     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/28 12:43:05     12s] Type 'man IMPFP-3961' for more detail.
[03/28 12:43:05     12s] Horizontal Layer M1 offset = 1500 (derived)
[03/28 12:43:05     12s] Vertical Layer M2 offset = 1200 (derived)
[03/28 12:43:05     12s] Set Default Net Delay as 1000 ps.
[03/28 12:43:05     12s] Set Default Net Load as 0.5 pF. 
[03/28 12:43:05     12s] Set Default Input Pin Transition as 0.1 ps.
[03/28 12:43:05     13s] Extraction setup Started 
[03/28 12:43:05     13s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/28 12:43:05     13s] Reading Capacitance Table File osu05.capTbl ...
[03/28 12:43:05     13s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[03/28 12:43:05     13s] Importing multi-corner RC tables ... 
[03/28 12:43:05     13s] Summary of Active RC-Corners : 
[03/28 12:43:05     13s]  
[03/28 12:43:05     13s]  Analysis View: osu05
[03/28 12:43:05     13s]     RC-Corner Name        : osu05
[03/28 12:43:05     13s]     RC-Corner Index       : 0
[03/28 12:43:05     13s]     RC-Corner Temperature : 30 Celsius
[03/28 12:43:05     13s]     RC-Corner Cap Table   : 'osu05.capTbl'
[03/28 12:43:05     13s]     RC-Corner PreRoute Res Factor         : 1
[03/28 12:43:05     13s]     RC-Corner PreRoute Cap Factor         : 1
[03/28 12:43:05     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/28 12:43:05     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/28 12:43:05     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/28 12:43:05     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/28 12:43:05     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/28 12:43:05     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/28 12:43:05     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/28 12:43:05     13s] *Info: initialize multi-corner CTS.
[03/28 12:43:05     13s] Reading timing constraints file 'prects.sdc' ...
[03/28 12:43:05     13s] Current (total cpu=0:00:13.1, real=0:00:46.0, peak res=210.4M, current mem=661.5M)
[03/28 12:43:05     13s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File prects.sdc, Line 14).
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] INFO (CTE): Reading of timing constraints file prects.sdc completed, with 1 WARNING
[03/28 12:43:05     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=225.7M, current mem=677.7M)
[03/28 12:43:05     13s] Current (total cpu=0:00:13.1, real=0:00:46.0, peak res=225.7M, current mem=677.7M)
[03/28 12:43:05     13s] Reading timing constraints file 'postcts.sdc' ...
[03/28 12:43:05     13s] Current (total cpu=0:00:13.1, real=0:00:46.0, peak res=225.7M, current mem=677.7M)
[03/28 12:43:05     13s] Resetting all latency settings from fanout cone of clock 'clk' (File postcts.sdc, Line 2).
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] INFO (CTE): Constraints read successfully.
[03/28 12:43:05     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=237.6M, current mem=690.0M)
[03/28 12:43:05     13s] Current (total cpu=0:00:13.2, real=0:00:46.0, peak res=237.6M, current mem=690.0M)
[03/28 12:43:05     13s] Summary for sequential cells idenfication: 
[03/28 12:43:05     13s] Identified SBFF number: 3
[03/28 12:43:05     13s] Identified MBFF number: 0
[03/28 12:43:05     13s] Not identified SBFF number: 0
[03/28 12:43:05     13s] Not identified MBFF number: 0
[03/28 12:43:05     13s] Number of sequential cells which are not FFs: 1
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] Total number of combinational cells: 26
[03/28 12:43:05     13s] Total number of sequential cells: 4
[03/28 12:43:05     13s] Total number of tristate cells: 2
[03/28 12:43:05     13s] Total number of level shifter cells: 0
[03/28 12:43:05     13s] Total number of power gating cells: 0
[03/28 12:43:05     13s] Total number of isolation cells: 0
[03/28 12:43:05     13s] Total number of power switch cells: 0
[03/28 12:43:05     13s] Total number of pulse generator cells: 0
[03/28 12:43:05     13s] Total number of always on buffers: 0
[03/28 12:43:05     13s] Total number of retention cells: 0
[03/28 12:43:05     13s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[03/28 12:43:05     13s] Total number of usable buffers: 3
[03/28 12:43:05     13s] List of unusable buffers:
[03/28 12:43:05     13s] Total number of unusable buffers: 0
[03/28 12:43:05     13s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[03/28 12:43:05     13s] Total number of usable inverters: 4
[03/28 12:43:05     13s] List of unusable inverters:
[03/28 12:43:05     13s] Total number of unusable inverters: 0
[03/28 12:43:05     13s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[03/28 12:43:05     13s] Total number of identified usable delay cells: 2
[03/28 12:43:05     13s] List of identified unusable delay cells:
[03/28 12:43:05     13s] Total number of identified unusable delay cells: 0
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] *** Summary of all messages that are not suppressed in this session:
[03/28 12:43:05     13s] Severity  ID               Count  Summary                                  
[03/28 12:43:05     13s] WARNING   IMPLF-151            5  The viaRule '%s' has been defined, the c...
[03/28 12:43:05     13s] WARNING   IMPLF-58            40  MACRO '%s' has been found in the databas...
[03/28 12:43:05     13s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/28 12:43:05     13s] ERROR     IMPLF-223            2  The LEF via '%s' has been defined and fo...
[03/28 12:43:05     13s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/28 12:43:05     13s] WARNING   IMPLF-119           10  LAYER '%s' has been found in the databas...
[03/28 12:43:05     13s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/28 12:43:05     13s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[03/28 12:43:05     13s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[03/28 12:43:05     13s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[03/28 12:43:05     13s] *** Message Summary: 132 warning(s), 2 error(s)
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[03/28 12:43:05     13s] Snap core to left to manufacture grid: 49.9500.
[03/28 12:43:05     13s] Snap core to bottom to manufacture grid: 49.9500.
[03/28 12:43:05     13s] Snap core to right to manufacture grid: 49.9500.
[03/28 12:43:05     13s] Snap core to top to manufacture grid: 49.9500.
[03/28 12:43:05     13s] Horizontal Layer M1 offset = 1500 (derived)
[03/28 12:43:05     13s] Vertical Layer M2 offset = 1200 (derived)
[03/28 12:43:05     13s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/28 12:43:05     13s] <CMD> unfixAllIos
[03/28 12:43:05     13s] <CMD> legalizePin
[03/28 12:43:05     13s] #- Begin legalizePin (date=03/28 12:43:05, mem=698.0M)
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] Start pin legalization for the partition [layout_lab_design]:
[03/28 12:43:05     13s] Summary report for top level: [layout_lab_design] 
[03/28 12:43:05     13s] 	Total Pads                         : 16
[03/28 12:43:05     13s] 	Total Pins                         : 0
[03/28 12:43:05     13s] 	Legally Assigned Pins              : 0
[03/28 12:43:05     13s] 	Illegally Assigned Pins            : 0
[03/28 12:43:05     13s] 	Unplaced Pins                      : 0
[03/28 12:43:05     13s] 	Constant/Spl Net Pins              : 0
[03/28 12:43:05     13s] 	Internal Pins                      : 0
[03/28 12:43:05     13s] 	Legally Assigned Feedthrough Pins  : 0
[03/28 12:43:05     13s] 	Illegally Assigned Feedthrough Pins: 0
[03/28 12:43:05     13s] End of Summary report
[03/28 12:43:05     13s] End pin legalization for the partition [layout_lab_design].
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] #- End legalizePin (date=03/28 12:43:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=698.0M, current mem=698.0M)
[03/28 12:43:05     13s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[03/28 12:43:05     13s] #- Begin addRing (date=03/28 12:43:05, mem=698.0M)
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[03/28 12:43:05     13s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[03/28 12:43:05     13s] 
[03/28 12:43:05     13s] Ring generation is complete; vias are now being generated.
[03/28 12:43:05     13s] addRing created 8 wires.
[03/28 12:43:06     13s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[03/28 12:43:06     13s] +--------+----------------+----------------+
[03/28 12:43:06     13s] |  Layer |     Created    |     Deleted    |
[03/28 12:43:06     13s] +--------+----------------+----------------+
[03/28 12:43:06     13s] | metal1 |        4       |       NA       |
[03/28 12:43:06     13s] |   via  |        8       |        0       |
[03/28 12:43:06     13s] | metal2 |        4       |       NA       |
[03/28 12:43:06     13s] +--------+----------------+----------------+
[03/28 12:43:06     13s] #- End addRing (date=03/28 12:43:06, total cpu=0:00:00.0, real=0:00:01.0, peak res=698.0M, current mem=698.0M)
[03/28 12:43:06     13s] <CMD> setPlaceMode -congEffort medium
[03/28 12:43:06     13s] <CMD> placeDesign -inPlaceOpt
[03/28 12:43:06     13s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[03/28 12:43:06     13s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[03/28 12:43:06     13s] *** Starting placeDesign concurrent flow ***
[03/28 12:43:06     13s] **INFO: Enable pre-place timing setting for timing analysis
[03/28 12:43:06     13s] Set Using Default Delay Limit as 101.
[03/28 12:43:06     13s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/28 12:43:06     13s] Set Default Net Delay as 0 ps.
[03/28 12:43:06     13s] Set Default Net Load as 0 pF. 
[03/28 12:43:06     13s] **INFO: Analyzing IO path groups for slack adjustment
[03/28 12:43:06     13s] Effort level <high> specified for reg2reg_tmp.14879 path_group
[03/28 12:43:06     13s] #################################################################################
[03/28 12:43:06     13s] # Design Stage: PreRoute
[03/28 12:43:06     13s] # Design Name: layout_lab_design
[03/28 12:43:06     13s] # Design Mode: 90nm
[03/28 12:43:06     13s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:06     13s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:06     13s] # Signoff Settings: SI Off 
[03/28 12:43:06     13s] #################################################################################
[03/28 12:43:06     13s] Calculate delays in Single mode...
[03/28 12:43:06     13s] Topological Sorting (CPU = 0:00:00.0, MEM = 698.0M, InitMEM = 698.0M)
[03/28 12:43:06     13s] siFlow : Timing analysis mode is single, using late cdB files
[03/28 12:43:06     13s] Total number of fetched objects 677
[03/28 12:43:06     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:06     13s] End delay calculation. (MEM=876.246 CPU=0:00:00.0 REAL=0:00:00.0)
[03/28 12:43:06     13s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 876.2M) ***
[03/28 12:43:06     13s] **INFO: Disable pre-place timing setting for timing analysis
[03/28 12:43:06     13s] Set Using Default Delay Limit as 1000.
[03/28 12:43:06     13s] Set Default Net Delay as 1000 ps.
[03/28 12:43:06     13s] Set Default Net Load as 0.5 pF. 
[03/28 12:43:06     13s] *** Start deleteBufferTree ***
[03/28 12:43:06     13s] Info: Detect buffers to remove automatically.
[03/28 12:43:06     13s] Analyzing netlist ...
[03/28 12:43:06     13s] Updating netlist
[03/28 12:43:06     13s] 
[03/28 12:43:06     13s] *summary: 11 instances (buffers/inverters) removed
[03/28 12:43:06     13s] *** Finish deleteBufferTree (0:00:00.0) ***
[03/28 12:43:06     13s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[03/28 12:43:06     13s] ThreeLayerMode is on. Timing-driven placement option disabled.
[03/28 12:43:06     13s] Deleted 0 physical inst  (cell - / prefix -).
[03/28 12:43:06     13s] Extracting standard cell pins and blockage ...... 
[03/28 12:43:06     13s] Pin and blockage extraction finished
[03/28 12:43:06     13s] Extracting macro/IO cell pins and blockage ...... 
[03/28 12:43:06     13s] Pin and blockage extraction finished
[03/28 12:43:06     13s] *** Starting "NanoPlace(TM) placement v#1 (mem=862.1M)" ...
[03/28 12:43:06     13s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[03/28 12:43:06     13s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[03/28 12:43:06     13s] #ioInst=40 #net=666 #term=2243 #term/net=3.37, #fixedIo=40, #floatIo=0, #fixedPin=0, #floatPin=16
[03/28 12:43:06     13s] stdCell: 638 single + 0 double + 0 multi
[03/28 12:43:06     13s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[03/28 12:43:06     13s] Core basic site is core
[03/28 12:43:06     13s] Estimated cell power/ground rail width = 3.750 um
[03/28 12:43:06     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:06     13s] Apply auto density screen in pre-place stage.
[03/28 12:43:06     13s] Auto density screen increases utilization from 0.156 to 0.157
[03/28 12:43:06     13s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 862.1M
[03/28 12:43:06     13s] Average module density = 0.157.
[03/28 12:43:06     13s] Density for the design = 0.157.
[03/28 12:43:06     13s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 27887 sites (2007864 um^2).
[03/28 12:43:06     13s] Pin Density = 0.08021.
[03/28 12:43:06     13s]             = total # of pins 2243 / total area 27965.
[03/28 12:43:06     13s] Initial padding reaches pin density 0.413 for top
[03/28 12:43:06     13s] Initial padding increases density from 0.157 to 0.256 for top
[03/28 12:43:06     13s] === lastAutoLevel = 7 
[03/28 12:43:06     13s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/28 12:43:07     13s] Iteration  1: Total net bbox = 3.681e+04 (1.65e+04 2.03e+04)
[03/28 12:43:07     13s]               Est.  stn bbox = 4.301e+04 (1.93e+04 2.37e+04)
[03/28 12:43:07     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 862.1M
[03/28 12:43:07     13s] Iteration  2: Total net bbox = 3.681e+04 (1.65e+04 2.03e+04)
[03/28 12:43:07     13s]               Est.  stn bbox = 4.301e+04 (1.93e+04 2.37e+04)
[03/28 12:43:07     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 862.1M
[03/28 12:43:07     13s] exp_mt_sequential is set from setPlaceMode option to 1
[03/28 12:43:07     13s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/28 12:43:07     13s] place_exp_mt_interval set to default 32
[03/28 12:43:07     13s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/28 12:43:07     13s] Iteration  3: Total net bbox = 2.675e+04 (1.71e+04 9.68e+03)
[03/28 12:43:07     13s]               Est.  stn bbox = 3.576e+04 (2.12e+04 1.46e+04)
[03/28 12:43:07     13s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:07     13s] Iteration  4: Total net bbox = 3.276e+04 (1.70e+04 1.58e+04)
[03/28 12:43:07     13s]               Est.  stn bbox = 4.159e+04 (2.10e+04 2.06e+04)
[03/28 12:43:07     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:07     13s] Iteration  5: Total net bbox = 4.896e+04 (2.88e+04 2.02e+04)
[03/28 12:43:07     13s]               Est.  stn bbox = 6.305e+04 (3.73e+04 2.58e+04)
[03/28 12:43:07     13s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:07     14s] Iteration  6: Total net bbox = 6.331e+04 (3.61e+04 2.72e+04)
[03/28 12:43:07     14s]               Est.  stn bbox = 8.183e+04 (4.73e+04 3.45e+04)
[03/28 12:43:07     14s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:07     14s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/28 12:43:07     14s] enableMT= 3
[03/28 12:43:07     14s] useHNameCompare= 3 (lazy mode)
[03/28 12:43:07     14s] doMTMainInit= 1
[03/28 12:43:07     14s] doMTFlushLazyWireDelete= 1
[03/28 12:43:07     14s] useFastLRoute= 0
[03/28 12:43:07     14s] useFastCRoute= 1
[03/28 12:43:07     14s] doMTNetInitAdjWires= 1
[03/28 12:43:07     14s] wireMPoolNoThreadCheck= 1
[03/28 12:43:07     14s] allMPoolNoThreadCheck= 1
[03/28 12:43:07     14s] doNotUseMPoolInCRoute= 1
[03/28 12:43:07     14s] doMTSprFixZeroViaCodes= 1
[03/28 12:43:07     14s] doMTDtrRoute1CleanupA= 1
[03/28 12:43:07     14s] doMTDtrRoute1CleanupB= 1
[03/28 12:43:07     14s] doMTWireLenCalc= 0
[03/28 12:43:07     14s] doSkipQALenRecalc= 1
[03/28 12:43:07     14s] doMTMainCleanup= 1
[03/28 12:43:07     14s] doMTMoveCellTermsToMSLayer= 1
[03/28 12:43:07     14s] doMTConvertWiresToNewViaCode= 1
[03/28 12:43:07     14s] doMTRemoveAntenna= 1
[03/28 12:43:07     14s] doMTCheckConnectivity= 1
[03/28 12:43:07     14s] enableRuntimeLog= 0
[03/28 12:43:07     14s] Congestion driven padding in post-place stage.
[03/28 12:43:07     14s] Congestion driven padding increases utilization from 0.256 to 0.256
[03/28 12:43:07     14s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:07     14s] Iteration  7: Total net bbox = 6.628e+04 (3.84e+04 2.78e+04)
[03/28 12:43:07     14s]               Est.  stn bbox = 8.499e+04 (4.98e+04 3.52e+04)
[03/28 12:43:07     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:07     14s] Iteration  8: Total net bbox = 6.628e+04 (3.84e+04 2.78e+04)
[03/28 12:43:07     14s]               Est.  stn bbox = 8.499e+04 (4.98e+04 3.52e+04)
[03/28 12:43:07     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:08     14s] Iteration  9: Total net bbox = 8.659e+04 (4.77e+04 3.88e+04)
[03/28 12:43:08     14s]               Est.  stn bbox = 1.066e+05 (5.95e+04 4.71e+04)
[03/28 12:43:08     14s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:08     15s] Iteration 10: Total net bbox = 8.773e+04 (4.85e+04 3.92e+04)
[03/28 12:43:08     15s]               Est.  stn bbox = 1.078e+05 (6.03e+04 4.75e+04)
[03/28 12:43:08     15s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 878.1M
[03/28 12:43:08     15s] Iteration 11: Total net bbox = 8.773e+04 (4.85e+04 3.92e+04)
[03/28 12:43:08     15s]               Est.  stn bbox = 1.078e+05 (6.03e+04 4.75e+04)
[03/28 12:43:08     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:08     15s] Iteration 12: Total net bbox = 8.773e+04 (4.85e+04 3.92e+04)
[03/28 12:43:08     15s]               Est.  stn bbox = 1.078e+05 (6.03e+04 4.75e+04)
[03/28 12:43:08     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.1M
[03/28 12:43:08     15s] *** cost = 8.773e+04 (4.85e+04 3.92e+04) (cpu for global=0:00:01.4) real=0:00:02.0***
[03/28 12:43:08     15s] Core Placement runtime cpu: 0:00:01.4 real: 0:00:02.0
[03/28 12:43:08     15s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/28 12:43:08     15s] Type 'man IMPSP-9025' for more detail.
[03/28 12:43:08     15s] #spOpts: mergeVia=F 
[03/28 12:43:08     15s] Core basic site is core
[03/28 12:43:08     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:08     15s] *** Starting refinePlace (0:00:15.0 mem=878.1M) ***
[03/28 12:43:08     15s] Total net bbox length = 8.773e+04 (4.851e+04 3.923e+04) (ext = 7.701e+03)
[03/28 12:43:08     15s] Starting refinePlace ...
[03/28 12:43:08     15s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:08     15s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[03/28 12:43:08     15s] Density distribution unevenness ratio = 49.056%
[03/28 12:43:08     15s]   Spread Effort: high, pre-route mode, useDDP on.
[03/28 12:43:08     15s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=878.1MB) @(0:00:15.0 - 0:00:15.0).
[03/28 12:43:08     15s] Move report: preRPlace moves 638 insts, mean move: 8.00 um, max move: 16.53 um
[03/28 12:43:08     15s] 	Max move on inst (I0/LD/CTRL/U67): (816.93, 846.60) --> (816.00, 831.00)
[03/28 12:43:08     15s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NAND3X1
[03/28 12:43:08     15s] wireLenOptFixPriorityInst 0 inst fixed
[03/28 12:43:08     15s] Placement tweakage begins.
[03/28 12:43:08     15s] wire length = 1.144e+05
[03/28 12:43:08     15s] wire length = 1.095e+05
[03/28 12:43:08     15s] Placement tweakage ends.
[03/28 12:43:08     15s] Move report: tweak moves 109 insts, mean move: 31.44 um, max move: 98.40 um
[03/28 12:43:08     15s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]): (1384.80, 771.00) --> (1346.40, 831.00)
[03/28 12:43:08     15s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:08     15s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=878.1MB) @(0:00:15.1 - 0:00:15.1).
[03/28 12:43:08     15s] Move report: Detail placement moves 638 insts, mean move: 13.06 um, max move: 92.65 um
[03/28 12:43:08     15s] 	Max move on inst (I0/LD/CTRL/U78): (726.36, 828.70) --> (696.00, 891.00)
[03/28 12:43:08     15s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 878.1MB
[03/28 12:43:08     15s] Statistics of distance of Instance movement in refine placement:
[03/28 12:43:08     15s]   maximum (X+Y) =        92.65 um
[03/28 12:43:08     15s]   inst (I0/LD/CTRL/U78) with max move: (726.357, 828.704) -> (696, 891)
[03/28 12:43:08     15s]   mean    (X+Y) =        13.06 um
[03/28 12:43:08     15s] Total instances flipped for WireLenOpt: 26
[03/28 12:43:08     15s] Summary Report:
[03/28 12:43:08     15s] Instances move: 638 (out of 638 movable)
[03/28 12:43:08     15s] Instances flipped: 0
[03/28 12:43:08     15s] Mean displacement: 13.06 um
[03/28 12:43:08     15s] Max displacement: 92.65 um (Instance: I0/LD/CTRL/U78) (726.357, 828.704) -> (696, 891)
[03/28 12:43:08     15s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[03/28 12:43:08     15s] Total instances moved : 638
[03/28 12:43:08     15s] Total net bbox length = 8.419e+04 (4.461e+04 3.958e+04) (ext = 7.636e+03)
[03/28 12:43:08     15s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 878.1MB
[03/28 12:43:08     15s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=878.1MB) @(0:00:15.0 - 0:00:15.1).
[03/28 12:43:08     15s] *** Finished refinePlace (0:00:15.1 mem=878.1M) ***
[03/28 12:43:08     15s] *** End of Placement (cpu=0:00:01.5, real=0:00:02.0, mem=878.1M) ***
[03/28 12:43:08     15s] #spOpts: mergeVia=F 
[03/28 12:43:08     15s] Core basic site is core
[03/28 12:43:08     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:08     15s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[03/28 12:43:08     15s] Density distribution unevenness ratio = 48.965%
[03/28 12:43:08     15s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[03/28 12:43:08     15s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/28 12:43:08     15s] Core basic site is core
[03/28 12:43:08     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:08     15s] #spOpts: mergeVia=F 
[03/28 12:43:08     15s] GigaOpt running with 1 threads.
[03/28 12:43:08     15s] Info: 1 threads available for lower-level modules during optimization.
[03/28 12:43:08     15s] #spOpts: mergeVia=F 
[03/28 12:43:08     15s] Summary for sequential cells idenfication: 
[03/28 12:43:08     15s] Identified SBFF number: 3
[03/28 12:43:08     15s] Identified MBFF number: 0
[03/28 12:43:08     15s] Not identified SBFF number: 0
[03/28 12:43:08     15s] Not identified MBFF number: 0
[03/28 12:43:08     15s] Number of sequential cells which are not FFs: 1
[03/28 12:43:08     15s] 
[03/28 12:43:08     15s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/28 12:43:08     15s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/28 12:43:08     15s] 			Cell PADVDD is dont_touch but not dont_use
[03/28 12:43:08     15s] 			Cell PADNC is dont_touch but not dont_use
[03/28 12:43:08     15s] 			Cell PADGND is dont_touch but not dont_use
[03/28 12:43:08     15s] 			Cell PADFC is dont_touch but not dont_use
[03/28 12:43:08     15s] 	...
[03/28 12:43:08     15s] 	Reporting only the 20 first cells found...
[03/28 12:43:08     15s] 
[03/28 12:43:08     15s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 822.9M, totSessionCpu=0:00:15 **
[03/28 12:43:08     15s] Added -handlePreroute to trialRouteMode
[03/28 12:43:08     15s] *** optDesign -preCTS ***
[03/28 12:43:08     15s] DRC Margin: user margin 0.0; extra margin 0.2
[03/28 12:43:08     15s] Setup Target Slack: user slack 0; extra slack 0.1
[03/28 12:43:08     15s] Hold Target Slack: user slack 0
[03/28 12:43:08     15s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/28 12:43:08     15s] Summary for sequential cells idenfication: 
[03/28 12:43:08     15s] Identified SBFF number: 3
[03/28 12:43:08     15s] Identified MBFF number: 0
[03/28 12:43:08     15s] Not identified SBFF number: 0
[03/28 12:43:08     15s] Not identified MBFF number: 0
[03/28 12:43:08     15s] Number of sequential cells which are not FFs: 1
[03/28 12:43:08     15s] 
[03/28 12:43:08     15s] Start to check current routing status for nets...
[03/28 12:43:08     15s] Using hname+ instead name for net compare
[03/28 12:43:08     15s] All nets will be re-routed.
[03/28 12:43:08     15s] End to check current routing status for nets (mem=822.9M)
[03/28 12:43:08     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.2 mem=822.9M
[03/28 12:43:09     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.3 mem=822.9M
[03/28 12:43:09     15s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[03/28 12:43:09     15s] [PSP] Started earlyGlobalRoute kernel
[03/28 12:43:09     15s] [PSP] Initial Peak syMemory usage = 822.9 MB
[03/28 12:43:09     15s] (I)       Reading DB...
[03/28 12:43:09     15s] (I)       congestionReportName   : 
[03/28 12:43:09     15s] (I)       layerRangeFor2DCongestion : 
[03/28 12:43:09     15s] (I)       buildTerm2TermWires    : 1
[03/28 12:43:09     15s] (I)       doTrackAssignment      : 1
[03/28 12:43:09     15s] (I)       dumpBookshelfFiles     : 0
[03/28 12:43:09     15s] (I)       numThreads             : 1
[03/28 12:43:09     15s] [NR-eGR] honorMsvRouteConstraint: false
[03/28 12:43:09     15s] (I)       honorPin               : false
[03/28 12:43:09     15s] (I)       honorPinGuide          : true
[03/28 12:43:09     15s] (I)       honorPartition         : false
[03/28 12:43:09     15s] (I)       allowPartitionCrossover: false
[03/28 12:43:09     15s] (I)       honorSingleEntry       : true
[03/28 12:43:09     15s] (I)       honorSingleEntryStrong : true
[03/28 12:43:09     15s] (I)       handleViaSpacingRule   : false
[03/28 12:43:09     15s] (I)       handleEolSpacingRule   : false
[03/28 12:43:09     15s] (I)       PDConstraint           : none
[03/28 12:43:09     15s] (I)       expBetterNDRHandling   : false
[03/28 12:43:09     15s] [NR-eGR] honorClockSpecNDR      : 0
[03/28 12:43:09     15s] (I)       routingEffortLevel     : 3
[03/28 12:43:09     15s] (I)       effortLevel            : standard
[03/28 12:43:09     15s] [NR-eGR] minRouteLayer          : 2
[03/28 12:43:09     15s] [NR-eGR] maxRouteLayer          : 2147483647
[03/28 12:43:09     15s] (I)       numRowsPerGCell        : 1
[03/28 12:43:09     15s] (I)       speedUpLargeDesign     : 0
[03/28 12:43:09     15s] (I)       speedUpBlkViolationClean: 1
[03/28 12:43:09     15s] (I)       multiThreadingTA       : 1
[03/28 12:43:09     15s] (I)       blockedPinEscape       : 1
[03/28 12:43:09     15s] (I)       blkAwareLayerSwitching : 1
[03/28 12:43:09     15s] (I)       betterClockWireModeling: 1
[03/28 12:43:09     15s] (I)       congestionCleanMode    : 0
[03/28 12:43:09     15s] (I)       optimizationMode       : false
[03/28 12:43:09     15s] (I)       routeSecondPG          : false
[03/28 12:43:09     15s] (I)       punchThroughDistance   : 500.00
[03/28 12:43:09     15s] (I)       scenicBound            : 1.15
[03/28 12:43:09     15s] (I)       maxScenicToAvoidBlk    : 100.00
[03/28 12:43:09     15s] (I)       source-to-sink ratio   : 0.00
[03/28 12:43:09     15s] (I)       targetCongestionRatioH : 1.00
[03/28 12:43:09     15s] (I)       targetCongestionRatioV : 1.00
[03/28 12:43:09     15s] (I)       layerCongestionRatio   : 0.70
[03/28 12:43:09     15s] (I)       m1CongestionRatio      : 0.10
[03/28 12:43:09     15s] (I)       m2m3CongestionRatio    : 0.70
[03/28 12:43:09     15s] (I)       localRouteEffort       : 1.00
[03/28 12:43:09     15s] (I)       numSitesBlockedByOneVia: 8.00
[03/28 12:43:09     15s] (I)       supplyScaleFactorH     : 1.00
[03/28 12:43:09     15s] (I)       supplyScaleFactorV     : 1.00
[03/28 12:43:09     15s] (I)       highlight3DOverflowFactor: 0.00
[03/28 12:43:09     15s] (I)       doubleCutViaModelingRatio: 0.00
[03/28 12:43:09     15s] (I)       blockTrack             : 
[03/28 12:43:09     15s] (I)       routeVias              : 
[03/28 12:43:09     15s] (I)       readTROption           : true
[03/28 12:43:09     15s] (I)       extraSpacingFactor     : 1.00
[03/28 12:43:09     15s] [NR-eGR] numTracksPerClockWire  : 0
[03/28 12:43:09     15s] (I)       routeSelectedNetsOnly  : false
[03/28 12:43:09     15s] (I)       before initializing RouteDB syMemory usage = 822.9 MB
[03/28 12:43:09     15s] (I)       starting read tracks
[03/28 12:43:09     15s] (I)       build grid graph
[03/28 12:43:09     15s] (I)       build grid graph start
[03/28 12:43:09     15s] [NR-eGR] Layer1 has no routable track
[03/28 12:43:09     15s] [NR-eGR] Layer2 has single uniform track structure
[03/28 12:43:09     15s] [NR-eGR] Layer3 has single uniform track structure
[03/28 12:43:09     15s] (I)       build grid graph end
[03/28 12:43:09     15s] (I)       numViaLayers=2
[03/28 12:43:09     15s] (I)       Reading via M2_M1 for layer: 0 
[03/28 12:43:09     15s] (I)       Reading via M3_M2 for layer: 1 
[03/28 12:43:09     15s] (I)       end build via table
[03/28 12:43:09     15s] [NR-eGR] numRoutingBlks=0 numInstBlks=286 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[03/28 12:43:09     15s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/28 12:43:09     15s] (I)       readDataFromPlaceDB
[03/28 12:43:09     15s] (I)       Read net information..
[03/28 12:43:09     15s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[03/28 12:43:09     15s] (I)       Read testcase time = 0.000 seconds
[03/28 12:43:09     15s] 
[03/28 12:43:09     15s] (I)       build grid graph start
[03/28 12:43:09     15s] (I)       build grid graph end
[03/28 12:43:09     15s] (I)       Model blockage into capacity
[03/28 12:43:09     15s] (I)       Read numBlocks=1670  numPreroutedWires=0  numCapScreens=0
[03/28 12:43:09     15s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/28 12:43:09     15s] (I)       blocked area on Layer2 : 5360925150000  (118.16%)
[03/28 12:43:09     15s] (I)       blocked area on Layer3 : 2800155510000  (61.72%)
[03/28 12:43:09     15s] (I)       Modeling time = 0.000 seconds
[03/28 12:43:09     15s] 
[03/28 12:43:09     15s] (I)       totalPins=2211  totalGlobalPin=2105 (95.21%)
[03/28 12:43:09     15s] (I)       Number of ignored nets = 16
[03/28 12:43:09     15s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/28 12:43:09     15s] (I)       Number of clock nets = 2.  Ignored: No
[03/28 12:43:09     15s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/28 12:43:09     15s] (I)       Number of special nets = 0.  Ignored: Yes
[03/28 12:43:09     15s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/28 12:43:09     15s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/28 12:43:09     15s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/28 12:43:09     15s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/28 12:43:09     15s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[03/28 12:43:09     15s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/28 12:43:09     15s] (I)       Before initializing earlyGlobalRoute syMemory usage = 822.9 MB
[03/28 12:43:09     15s] (I)       Layer1  viaCost=200.00
[03/28 12:43:09     15s] (I)       Layer2  viaCost=100.00
[03/28 12:43:09     15s] (I)       ---------------------Grid Graph Info--------------------
[03/28 12:43:09     15s] (I)       routing area        :  (0, 0) - (2130000, 2130000)
[03/28 12:43:09     15s] (I)       core area           :  (350400, 351000) - (1779600, 1761000)
[03/28 12:43:09     15s] (I)       Site Width          :  2400  (dbu)
[03/28 12:43:09     15s] (I)       Row Height          : 30000  (dbu)
[03/28 12:43:09     15s] (I)       GCell Width         : 30000  (dbu)
[03/28 12:43:09     15s] (I)       GCell Height        : 30000  (dbu)
[03/28 12:43:09     15s] (I)       grid                :    71    71     3
[03/28 12:43:09     15s] (I)       vertical capacity   :     0 30000     0
[03/28 12:43:09     15s] (I)       horizontal capacity :     0     0 30000
[03/28 12:43:09     15s] (I)       Default wire width  :   900   900  1500
[03/28 12:43:09     15s] (I)       Default wire space  :   900   900   900
[03/28 12:43:09     15s] (I)       Default pitch size  :  1800  2400  3000
[03/28 12:43:09     15s] (I)       First Track Coord   :     0  1200  1500
[03/28 12:43:09     15s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[03/28 12:43:09     15s] (I)       Total num of tracks :     0   887   710
[03/28 12:43:09     15s] (I)       Num of masks        :     1     1     1
[03/28 12:43:09     15s] (I)       Num of trim masks   :     0     0     0
[03/28 12:43:09     15s] (I)       --------------------------------------------------------
[03/28 12:43:09     15s] 
[03/28 12:43:09     15s] [NR-eGR] ============ Routing rule table ============
[03/28 12:43:09     15s] [NR-eGR] Rule id 0. Nets 650 
[03/28 12:43:09     15s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/28 12:43:09     15s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[03/28 12:43:09     15s] [NR-eGR] ========================================
[03/28 12:43:09     15s] [NR-eGR] 
[03/28 12:43:09     15s] (I)       After initializing earlyGlobalRoute syMemory usage = 822.9 MB
[03/28 12:43:09     15s] (I)       Loading and dumping file time : 0.00 seconds
[03/28 12:43:09     15s] (I)       ============= Initialization =============
[03/28 12:43:09     15s] (I)       total 2D Cap : 67002 = (30720 H, 36282 V)
[03/28 12:43:09     15s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[03/28 12:43:09     15s] (I)       ============  Phase 1a Route ============
[03/28 12:43:09     15s] (I)       Phase 1a runs 0.00 seconds
[03/28 12:43:09     15s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[03/28 12:43:09     15s] (I)       Usage: 3468 = (1755 H, 1713 V) = (5.71% H, 4.72% V) = (5.265e+04um H, 5.139e+04um V)
[03/28 12:43:09     15s] (I)       
[03/28 12:43:09     15s] (I)       ============  Phase 1b Route ============
[03/28 12:43:09     15s] (I)       Phase 1b runs 0.00 seconds
[03/28 12:43:09     15s] (I)       Usage: 3468 = (1755 H, 1713 V) = (5.71% H, 4.72% V) = (5.265e+04um H, 5.139e+04um V)
[03/28 12:43:09     15s] (I)       
[03/28 12:43:09     15s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.040400e+05um
[03/28 12:43:09     15s] (I)       ============  Phase 1c Route ============
[03/28 12:43:09     15s] (I)       Usage: 3468 = (1755 H, 1713 V) = (5.71% H, 4.72% V) = (5.265e+04um H, 5.139e+04um V)
[03/28 12:43:09     15s] (I)       
[03/28 12:43:09     15s] (I)       ============  Phase 1d Route ============
[03/28 12:43:09     15s] (I)       Usage: 3468 = (1755 H, 1713 V) = (5.71% H, 4.72% V) = (5.265e+04um H, 5.139e+04um V)
[03/28 12:43:09     15s] (I)       
[03/28 12:43:09     15s] (I)       ============  Phase 1e Route ============
[03/28 12:43:09     15s] (I)       Phase 1e runs 0.00 seconds
[03/28 12:43:09     15s] (I)       Usage: 3468 = (1755 H, 1713 V) = (5.71% H, 4.72% V) = (5.265e+04um H, 5.139e+04um V)
[03/28 12:43:09     15s] (I)       
[03/28 12:43:09     15s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.040400e+05um
[03/28 12:43:09     15s] [NR-eGR] 
[03/28 12:43:09     15s] (I)       ============  Phase 1l Route ============
[03/28 12:43:09     15s] (I)       Phase 1l runs 0.00 seconds
[03/28 12:43:09     15s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/28 12:43:09     15s] (I)       total 2D Cap : 67416 = (30882 H, 36534 V)
[03/28 12:43:09     15s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/28 12:43:09     15s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/28 12:43:09     15s] (I)       ============= track Assignment ============
[03/28 12:43:09     15s] (I)       extract Global 3D Wires
[03/28 12:43:09     15s] (I)       Extract Global WL : time=0.00
[03/28 12:43:09     15s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[03/28 12:43:09     15s] (I)       Initialization real time=0.00 seconds
[03/28 12:43:09     15s] (I)       Kernel real time=0.01 seconds
[03/28 12:43:09     15s] (I)       End Greedy Track Assignment
[03/28 12:43:09     15s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[03/28 12:43:09     15s] [NR-eGR] Layer2(metal2)(V) length: 5.533245e+04um, number of vias: 3316
[03/28 12:43:09     15s] [NR-eGR] Layer3(metal3)(H) length: 5.560080e+04um, number of vias: 0
[03/28 12:43:09     15s] [NR-eGR] Total length: 1.109332e+05um, number of vias: 5511
[03/28 12:43:09     15s] [NR-eGR] End Peak syMemory usage = 818.9 MB
[03/28 12:43:09     15s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[03/28 12:43:09     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.3 mem=818.9M
[03/28 12:43:09     15s] Updating RC grid for preRoute extraction ...
[03/28 12:43:09     15s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:09     15s] Initializing multi-corner resistance tables ...
[03/28 12:43:09     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.4 mem=818.9M
[03/28 12:43:09     15s] Extraction called for design 'layout_lab_design' of instances=678 and nets=677 using extraction engine 'preRoute' .
[03/28 12:43:09     15s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:09     15s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:09     15s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:09     15s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:09     15s] RCMode: PreRoute
[03/28 12:43:09     15s]       RC Corner Indexes            0   
[03/28 12:43:09     15s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:09     15s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:09     15s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:09     15s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:09     15s] Shrink Factor                : 1.00000
[03/28 12:43:09     15s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:09     15s] Using capacitance table file ...
[03/28 12:43:09     15s] Updating RC grid for preRoute extraction ...
[03/28 12:43:09     15s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:09     15s] Initializing multi-corner resistance tables ...
[03/28 12:43:09     15s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 818.875M)
[03/28 12:43:09     15s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/28 12:43:09     15s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:09     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.4 mem=818.9M
[03/28 12:43:09     15s] #spOpts: mergeVia=F 
[03/28 12:43:09     15s] Core basic site is core
[03/28 12:43:09     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:09     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.4 mem=818.9M
[03/28 12:43:09     15s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:09     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.4 mem=818.9M
[03/28 12:43:09     15s] #spOpts: mergeVia=F 
[03/28 12:43:09     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.4 mem=818.9M
[03/28 12:43:09     15s] *** Starting optimizing excluded clock nets MEM= 818.9M) ***
[03/28 12:43:09     15s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 826.7M) ***
[03/28 12:43:09     15s] #################################################################################
[03/28 12:43:09     15s] # Design Stage: PreRoute
[03/28 12:43:09     15s] # Design Name: layout_lab_design
[03/28 12:43:09     15s] # Design Mode: 90nm
[03/28 12:43:09     15s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:09     15s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:09     15s] # Signoff Settings: SI Off 
[03/28 12:43:09     15s] #################################################################################
[03/28 12:43:09     15s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:09     15s] Calculate delays in Single mode...
[03/28 12:43:09     15s] Topological Sorting (CPU = 0:00:00.0, MEM = 824.7M, InitMEM = 824.7M)
[03/28 12:43:09     16s] Total number of fetched objects 666
[03/28 12:43:09     16s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:09     16s] End delay calculation. (MEM=916.031 CPU=0:00:00.5 REAL=0:00:00.0)
[03/28 12:43:09     16s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 916.0M) ***
[03/28 12:43:09     16s] The useful skew maximum allowed delay is: 0.3
[03/28 12:43:09     16s] Info: 16 io nets excluded
[03/28 12:43:09     16s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:09     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.1 mem=916.0M
[03/28 12:43:09     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.1 mem=916.0M
[03/28 12:43:10     16s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:10     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.1 mem=916.0M
[03/28 12:43:10     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.1 mem=916.0M
[03/28 12:43:10     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.1 mem=916.0M
[03/28 12:43:10     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.1 mem=916.0M
[03/28 12:43:10     16s] *info: There are 3 candidate Buffer cells
[03/28 12:43:10     16s] *info: There are 4 candidate Inverter cells
[03/28 12:43:10     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.2 mem=922.3M
[03/28 12:43:10     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.2 mem=922.3M
[03/28 12:43:10     16s] 
[03/28 12:43:10     16s] Netlist preparation processing... 
[03/28 12:43:10     16s] Removed 0 instance
[03/28 12:43:10     16s] *info: Marking 0 isolation instances dont touch
[03/28 12:43:10     16s] *info: Marking 0 level shifter instances dont touch
[03/28 12:43:10     16s] Begin: GigaOpt high fanout net optimization
[03/28 12:43:10     16s] Info: 16 io nets excluded
[03/28 12:43:10     16s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:10     16s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:10     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.3 mem=901.0M
[03/28 12:43:10     16s] #spOpts: mergeVia=F 
[03/28 12:43:10     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.3 mem=901.0M
[03/28 12:43:10     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.3 mem=901.0M
[03/28 12:43:10     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.3 mem=901.0M
[03/28 12:43:10     16s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:10     16s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/28 12:43:10     16s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:10     16s] |    15.62%|        -|   0.100|   0.000|   0:00:00.0| 1034.6M|
[03/28 12:43:10     16s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:10     16s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:10     16s] |    15.62%|        -|   0.100|   0.000|   0:00:00.0| 1034.6M|
[03/28 12:43:10     16s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:10     16s] 
[03/28 12:43:10     16s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1034.6M) ***
[03/28 12:43:10     16s] End: GigaOpt high fanout net optimization
[03/28 12:43:10     16s] Begin: GigaOpt DRV Optimization
[03/28 12:43:10     16s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[03/28 12:43:10     16s] Info: 16 io nets excluded
[03/28 12:43:10     16s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:10     16s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:10     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.4 mem=1007.5M
[03/28 12:43:10     16s] #spOpts: mergeVia=F 
[03/28 12:43:10     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.4 mem=1007.5M
[03/28 12:43:10     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.4 mem=1007.5M
[03/28 12:43:10     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.4 mem=1007.5M
[03/28 12:43:10     16s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:10     16s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/28 12:43:10     16s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:10     16s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/28 12:43:10     16s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:10     16s] Info: violation cost 16.829014 (cap = 16.829014, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:10     16s] |     0   |     0   |    25   |     25  |     0   |     0   |     0   |     0   | 4.64 |          0|          0|          0|  15.62  |            |           |
[03/28 12:43:10     16s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:10     16s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.68 |         24|          0|          1|  15.88  |   0:00:00.0|    1028.6M|
[03/28 12:43:10     16s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:10     16s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.68 |          0|          0|          0|  15.88  |   0:00:00.0|    1028.6M|
[03/28 12:43:10     16s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:10     16s] 
[03/28 12:43:10     16s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1028.6M) ***
[03/28 12:43:10     16s] 
[03/28 12:43:10     16s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[03/28 12:43:10     16s] End: GigaOpt DRV Optimization
[03/28 12:43:10     16s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 895.0M, totSessionCpu=0:00:16 **
[03/28 12:43:10     16s] Begin: GigaOpt Global Optimization
[03/28 12:43:10     16s] *info: use new DP (enabled)
[03/28 12:43:10     16s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[03/28 12:43:10     16s] Info: 16 io nets excluded
[03/28 12:43:10     16s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:10     16s] PhyDesignGrid: maxLocalDensity 1.20
[03/28 12:43:10     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.5 mem=895.0M
[03/28 12:43:10     16s] #spOpts: mergeVia=F 
[03/28 12:43:10     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.5 mem=895.0M
[03/28 12:43:10     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.6 mem=895.0M
[03/28 12:43:10     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.6 mem=895.0M
[03/28 12:43:10     16s] *info: 16 io nets excluded
[03/28 12:43:10     16s] *info: 2 clock nets excluded
[03/28 12:43:10     16s] *info: 2 special nets excluded.
[03/28 12:43:10     16s] *info: 9 no-driver nets excluded.
[03/28 12:43:11     17s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/28 12:43:11     17s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/28 12:43:11     17s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/28 12:43:11     17s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/28 12:43:11     17s] |   0.000|   0.000|    15.88%|   0:00:00.0| 1049.6M|     osu05|       NA| NA                                                 |
[03/28 12:43:11     17s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1049.6M) ***
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1049.6M) ***
[03/28 12:43:11     17s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/28 12:43:11     17s] Global Opt: restore maxLocalDensity to 3.0
[03/28 12:43:11     17s] End: GigaOpt Global Optimization
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] Active setup views:
[03/28 12:43:11     17s]  osu05
[03/28 12:43:11     17s]   Dominating endpoints: 0
[03/28 12:43:11     17s]   Dominating TNS: -0.000
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] *** Timing Is met
[03/28 12:43:11     17s] *** Check timing (0:00:00.0)
[03/28 12:43:11     17s] Info: 16 io nets excluded
[03/28 12:43:11     17s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:11     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.0 mem=898.0M
[03/28 12:43:11     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.0 mem=898.0M
[03/28 12:43:11     17s] **INFO: Flow update: Design is easy to close.
[03/28 12:43:11     17s] *** Timing Is met
[03/28 12:43:11     17s] *** Check timing (0:00:00.0)
[03/28 12:43:11     17s] *** Timing Is met
[03/28 12:43:11     17s] *** Check timing (0:00:00.0)
[03/28 12:43:11     17s] Info: 16 io nets excluded
[03/28 12:43:11     17s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:11     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.1 mem=896.0M
[03/28 12:43:11     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.1 mem=896.0M
[03/28 12:43:11     17s] Begin: Area Reclaim Optimization
[03/28 12:43:11     17s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:11     17s] ### Creating PhyDesignMc. totSessionCpu=0:00:17.2 mem=1049.6M
[03/28 12:43:11     17s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:17.2 mem=1049.6M
[03/28 12:43:11     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.2 mem=1049.6M
[03/28 12:43:11     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.2 mem=1049.6M
[03/28 12:43:11     17s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 15.88
[03/28 12:43:11     17s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:11     17s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/28 12:43:11     17s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:11     17s] |    15.88%|        -|   0.000|   0.000|   0:00:00.0| 1049.6M|
[03/28 12:43:11     17s] |    15.88%|        0|   0.000|   0.000|   0:00:00.0| 1050.6M|
[03/28 12:43:11     17s] |    15.88%|        0|   0.000|   0.000|   0:00:00.0| 1050.6M|
[03/28 12:43:11     17s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:11     17s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 15.88
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/28 12:43:11     17s] --------------------------------------------------------------
[03/28 12:43:11     17s] |                                   | Total     | Sequential |
[03/28 12:43:11     17s] --------------------------------------------------------------
[03/28 12:43:11     17s] | Num insts resized                 |       0  |       0    |
[03/28 12:43:11     17s] | Num insts undone                  |       0  |       0    |
[03/28 12:43:11     17s] | Num insts Downsized               |       0  |       0    |
[03/28 12:43:11     17s] | Num insts Samesized               |       0  |       0    |
[03/28 12:43:11     17s] | Num insts Upsized                 |       0  |       0    |
[03/28 12:43:11     17s] | Num multiple commits+uncommits    |       0  |       -    |
[03/28 12:43:11     17s] --------------------------------------------------------------
[03/28 12:43:11     17s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[03/28 12:43:11     17s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=901.04M, totSessionCpu=0:00:17).
[03/28 12:43:11     17s] *** Steiner Routed Nets: 9.420%; Threshold: 100; Threshold for Hold: 100
[03/28 12:43:11     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.3 mem=901.0M
[03/28 12:43:11     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.3 mem=901.0M
[03/28 12:43:11     17s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[03/28 12:43:11     17s] [NR-eGR] Started earlyGlobalRoute kernel
[03/28 12:43:11     17s] [NR-eGR] Initial Peak syMemory usage = 901.0 MB
[03/28 12:43:11     17s] (I)       Reading DB...
[03/28 12:43:11     17s] (I)       congestionReportName   : 
[03/28 12:43:11     17s] (I)       layerRangeFor2DCongestion : 
[03/28 12:43:11     17s] (I)       buildTerm2TermWires    : 1
[03/28 12:43:11     17s] (I)       doTrackAssignment      : 1
[03/28 12:43:11     17s] (I)       dumpBookshelfFiles     : 0
[03/28 12:43:11     17s] (I)       numThreads             : 1
[03/28 12:43:11     17s] [NR-eGR] honorMsvRouteConstraint: false
[03/28 12:43:11     17s] (I)       honorPin               : false
[03/28 12:43:11     17s] (I)       honorPinGuide          : true
[03/28 12:43:11     17s] (I)       honorPartition         : false
[03/28 12:43:11     17s] (I)       allowPartitionCrossover: false
[03/28 12:43:11     17s] (I)       honorSingleEntry       : true
[03/28 12:43:11     17s] (I)       honorSingleEntryStrong : true
[03/28 12:43:11     17s] (I)       handleViaSpacingRule   : false
[03/28 12:43:11     17s] (I)       handleEolSpacingRule   : false
[03/28 12:43:11     17s] (I)       PDConstraint           : none
[03/28 12:43:11     17s] (I)       expBetterNDRHandling   : false
[03/28 12:43:11     17s] [NR-eGR] honorClockSpecNDR      : 0
[03/28 12:43:11     17s] (I)       routingEffortLevel     : 3
[03/28 12:43:11     17s] (I)       effortLevel            : standard
[03/28 12:43:11     17s] [NR-eGR] minRouteLayer          : 2
[03/28 12:43:11     17s] [NR-eGR] maxRouteLayer          : 2147483647
[03/28 12:43:11     17s] (I)       numRowsPerGCell        : 1
[03/28 12:43:11     17s] (I)       speedUpLargeDesign     : 0
[03/28 12:43:11     17s] (I)       speedUpBlkViolationClean: 1
[03/28 12:43:11     17s] (I)       multiThreadingTA       : 1
[03/28 12:43:11     17s] (I)       blockedPinEscape       : 1
[03/28 12:43:11     17s] (I)       blkAwareLayerSwitching : 1
[03/28 12:43:11     17s] (I)       betterClockWireModeling: 1
[03/28 12:43:11     17s] (I)       congestionCleanMode    : 0
[03/28 12:43:11     17s] (I)       optimizationMode       : false
[03/28 12:43:11     17s] (I)       routeSecondPG          : false
[03/28 12:43:11     17s] (I)       punchThroughDistance   : 500.00
[03/28 12:43:11     17s] (I)       scenicBound            : 1.15
[03/28 12:43:11     17s] (I)       maxScenicToAvoidBlk    : 100.00
[03/28 12:43:11     17s] (I)       source-to-sink ratio   : 0.00
[03/28 12:43:11     17s] (I)       targetCongestionRatioH : 1.00
[03/28 12:43:11     17s] (I)       targetCongestionRatioV : 1.00
[03/28 12:43:11     17s] (I)       layerCongestionRatio   : 0.70
[03/28 12:43:11     17s] (I)       m1CongestionRatio      : 0.10
[03/28 12:43:11     17s] (I)       m2m3CongestionRatio    : 0.70
[03/28 12:43:11     17s] (I)       localRouteEffort       : 1.00
[03/28 12:43:11     17s] (I)       numSitesBlockedByOneVia: 8.00
[03/28 12:43:11     17s] (I)       supplyScaleFactorH     : 1.00
[03/28 12:43:11     17s] (I)       supplyScaleFactorV     : 1.00
[03/28 12:43:11     17s] (I)       highlight3DOverflowFactor: 0.00
[03/28 12:43:11     17s] (I)       doubleCutViaModelingRatio: 0.00
[03/28 12:43:11     17s] (I)       blockTrack             : 
[03/28 12:43:11     17s] (I)       routeVias              : 
[03/28 12:43:11     17s] (I)       readTROption           : true
[03/28 12:43:11     17s] (I)       extraSpacingFactor     : 1.00
[03/28 12:43:11     17s] [NR-eGR] numTracksPerClockWire  : 0
[03/28 12:43:11     17s] (I)       routeSelectedNetsOnly  : false
[03/28 12:43:11     17s] (I)       before initializing RouteDB syMemory usage = 901.0 MB
[03/28 12:43:11     17s] (I)       starting read tracks
[03/28 12:43:11     17s] (I)       build grid graph
[03/28 12:43:11     17s] (I)       build grid graph start
[03/28 12:43:11     17s] [NR-eGR] Layer1 has no routable track
[03/28 12:43:11     17s] [NR-eGR] Layer2 has single uniform track structure
[03/28 12:43:11     17s] [NR-eGR] Layer3 has single uniform track structure
[03/28 12:43:11     17s] (I)       build grid graph end
[03/28 12:43:11     17s] (I)       numViaLayers=2
[03/28 12:43:11     17s] (I)       Reading via M2_M1 for layer: 0 
[03/28 12:43:11     17s] (I)       Reading via M3_M2 for layer: 1 
[03/28 12:43:11     17s] (I)       end build via table
[03/28 12:43:11     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=286 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[03/28 12:43:11     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/28 12:43:11     17s] (I)       readDataFromPlaceDB
[03/28 12:43:11     17s] (I)       Read net information..
[03/28 12:43:11     17s] [NR-eGR] Read numTotalNets=690  numIgnoredNets=18
[03/28 12:43:11     17s] (I)       Read testcase time = 0.000 seconds
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] (I)       build grid graph start
[03/28 12:43:11     17s] (I)       build grid graph end
[03/28 12:43:11     17s] (I)       Model blockage into capacity
[03/28 12:43:11     17s] (I)       Read numBlocks=1670  numPreroutedWires=0  numCapScreens=0
[03/28 12:43:11     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/28 12:43:11     17s] (I)       blocked area on Layer2 : 5360925150000  (118.16%)
[03/28 12:43:11     17s] (I)       blocked area on Layer3 : 2800155510000  (61.72%)
[03/28 12:43:11     17s] (I)       Modeling time = 0.000 seconds
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] (I)       totalPins=2255  totalGlobalPin=2115 (93.79%)
[03/28 12:43:11     17s] (I)       Number of ignored nets = 18
[03/28 12:43:11     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/28 12:43:11     17s] (I)       Number of clock nets = 2.  Ignored: No
[03/28 12:43:11     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/28 12:43:11     17s] (I)       Number of special nets = 0.  Ignored: Yes
[03/28 12:43:11     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/28 12:43:11     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/28 12:43:11     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/28 12:43:11     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/28 12:43:11     17s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[03/28 12:43:11     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/28 12:43:11     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 901.0 MB
[03/28 12:43:11     17s] (I)       Layer1  viaCost=200.00
[03/28 12:43:11     17s] (I)       Layer2  viaCost=100.00
[03/28 12:43:11     17s] (I)       ---------------------Grid Graph Info--------------------
[03/28 12:43:11     17s] (I)       routing area        :  (0, 0) - (2130000, 2130000)
[03/28 12:43:11     17s] (I)       core area           :  (350400, 351000) - (1779600, 1761000)
[03/28 12:43:11     17s] (I)       Site Width          :  2400  (dbu)
[03/28 12:43:11     17s] (I)       Row Height          : 30000  (dbu)
[03/28 12:43:11     17s] (I)       GCell Width         : 30000  (dbu)
[03/28 12:43:11     17s] (I)       GCell Height        : 30000  (dbu)
[03/28 12:43:11     17s] (I)       grid                :    71    71     3
[03/28 12:43:11     17s] (I)       vertical capacity   :     0 30000     0
[03/28 12:43:11     17s] (I)       horizontal capacity :     0     0 30000
[03/28 12:43:11     17s] (I)       Default wire width  :   900   900  1500
[03/28 12:43:11     17s] (I)       Default wire space  :   900   900   900
[03/28 12:43:11     17s] (I)       Default pitch size  :  1800  2400  3000
[03/28 12:43:11     17s] (I)       First Track Coord   :     0  1200  1500
[03/28 12:43:11     17s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[03/28 12:43:11     17s] (I)       Total num of tracks :     0   887   710
[03/28 12:43:11     17s] (I)       Num of masks        :     1     1     1
[03/28 12:43:11     17s] (I)       Num of trim masks   :     0     0     0
[03/28 12:43:11     17s] (I)       --------------------------------------------------------
[03/28 12:43:11     17s] 
[03/28 12:43:11     17s] [NR-eGR] ============ Routing rule table ============
[03/28 12:43:11     17s] [NR-eGR] Rule id 0. Nets 672 
[03/28 12:43:11     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/28 12:43:11     17s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[03/28 12:43:11     17s] [NR-eGR] ========================================
[03/28 12:43:11     17s] [NR-eGR] 
[03/28 12:43:11     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 901.0 MB
[03/28 12:43:11     17s] (I)       Loading and dumping file time : 0.00 seconds
[03/28 12:43:11     17s] (I)       ============= Initialization =============
[03/28 12:43:11     17s] (I)       total 2D Cap : 67002 = (30720 H, 36282 V)
[03/28 12:43:11     17s] [NR-eGR] Layer group 1: route 672 net(s) in layer range [2, 3]
[03/28 12:43:11     17s] (I)       ============  Phase 1a Route ============
[03/28 12:43:11     17s] (I)       Phase 1a runs 0.00 seconds
[03/28 12:43:11     17s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[03/28 12:43:11     17s] (I)       Usage: 3466 = (1754 H, 1712 V) = (5.71% H, 4.72% V) = (5.262e+04um H, 5.136e+04um V)
[03/28 12:43:11     17s] (I)       
[03/28 12:43:11     17s] (I)       ============  Phase 1b Route ============
[03/28 12:43:11     17s] (I)       Phase 1b runs 0.00 seconds
[03/28 12:43:11     17s] (I)       Usage: 3466 = (1754 H, 1712 V) = (5.71% H, 4.72% V) = (5.262e+04um H, 5.136e+04um V)
[03/28 12:43:11     17s] (I)       
[03/28 12:43:11     17s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.039800e+05um
[03/28 12:43:11     17s] (I)       ============  Phase 1c Route ============
[03/28 12:43:11     17s] (I)       Usage: 3466 = (1754 H, 1712 V) = (5.71% H, 4.72% V) = (5.262e+04um H, 5.136e+04um V)
[03/28 12:43:11     17s] (I)       
[03/28 12:43:11     17s] (I)       ============  Phase 1d Route ============
[03/28 12:43:11     17s] (I)       Usage: 3466 = (1754 H, 1712 V) = (5.71% H, 4.72% V) = (5.262e+04um H, 5.136e+04um V)
[03/28 12:43:11     17s] (I)       
[03/28 12:43:11     17s] (I)       ============  Phase 1e Route ============
[03/28 12:43:11     17s] (I)       Phase 1e runs 0.00 seconds
[03/28 12:43:11     17s] (I)       Usage: 3466 = (1754 H, 1712 V) = (5.71% H, 4.72% V) = (5.262e+04um H, 5.136e+04um V)
[03/28 12:43:11     17s] (I)       
[03/28 12:43:11     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.039800e+05um
[03/28 12:43:11     17s] [NR-eGR] 
[03/28 12:43:11     17s] (I)       ============  Phase 1l Route ============
[03/28 12:43:11     17s] (I)       Phase 1l runs 0.00 seconds
[03/28 12:43:11     17s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/28 12:43:11     17s] (I)       total 2D Cap : 67416 = (30882 H, 36534 V)
[03/28 12:43:11     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/28 12:43:11     17s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/28 12:43:11     17s] (I)       ============= track Assignment ============
[03/28 12:43:11     17s] (I)       extract Global 3D Wires
[03/28 12:43:11     17s] (I)       Extract Global WL : time=0.00
[03/28 12:43:11     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[03/28 12:43:11     17s] (I)       Initialization real time=0.00 seconds
[03/28 12:43:11     17s] (I)       Kernel real time=0.01 seconds
[03/28 12:43:11     17s] (I)       End Greedy Track Assignment
[03/28 12:43:11     17s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2239
[03/28 12:43:11     17s] [NR-eGR] Layer2(metal2)(V) length: 5.538345e+04um, number of vias: 3315
[03/28 12:43:11     17s] [NR-eGR] Layer3(metal3)(H) length: 5.564400e+04um, number of vias: 0
[03/28 12:43:11     17s] [NR-eGR] Total length: 1.110275e+05um, number of vias: 5554
[03/28 12:43:11     17s] [NR-eGR] End Peak syMemory usage = 879.1 MB
[03/28 12:43:11     17s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[03/28 12:43:11     17s] Extraction called for design 'layout_lab_design' of instances=702 and nets=699 using extraction engine 'preRoute' .
[03/28 12:43:11     17s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:11     17s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:11     17s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:11     17s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:11     17s] RCMode: PreRoute
[03/28 12:43:11     17s]       RC Corner Indexes            0   
[03/28 12:43:11     17s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:11     17s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:11     17s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:11     17s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:11     17s] Shrink Factor                : 1.00000
[03/28 12:43:11     17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:11     17s] Using capacitance table file ...
[03/28 12:43:11     17s] Updating RC grid for preRoute extraction ...
[03/28 12:43:11     17s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:11     17s] Initializing multi-corner resistance tables ...
[03/28 12:43:11     17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 879.117M)
[03/28 12:43:11     17s] Compute RC Scale Done ...
[03/28 12:43:11     17s] #################################################################################
[03/28 12:43:11     17s] # Design Stage: PreRoute
[03/28 12:43:11     17s] # Design Name: layout_lab_design
[03/28 12:43:11     17s] # Design Mode: 90nm
[03/28 12:43:11     17s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:11     17s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:11     17s] # Signoff Settings: SI Off 
[03/28 12:43:11     17s] #################################################################################
[03/28 12:43:11     17s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:11     17s] Calculate delays in Single mode...
[03/28 12:43:11     17s] Topological Sorting (CPU = 0:00:00.0, MEM = 934.4M, InitMEM = 934.4M)
[03/28 12:43:12     17s] Total number of fetched objects 690
[03/28 12:43:12     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:12     17s] End delay calculation. (MEM=969.562 CPU=0:00:00.5 REAL=0:00:00.0)
[03/28 12:43:12     17s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 969.6M) ***
[03/28 12:43:12     17s] Begin: GigaOpt postEco DRV Optimization
[03/28 12:43:12     17s] Info: 16 io nets excluded
[03/28 12:43:12     17s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:12     17s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:12     17s] ### Creating PhyDesignMc. totSessionCpu=0:00:17.9 mem=969.6M
[03/28 12:43:12     17s] Core basic site is core
[03/28 12:43:12     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:12     17s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:17.9 mem=969.6M
[03/28 12:43:12     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.9 mem=969.6M
[03/28 12:43:12     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.9 mem=969.6M
[03/28 12:43:12     17s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:12     17s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/28 12:43:12     17s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:12     17s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/28 12:43:12     17s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:12     17s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:12     17s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.67 |          0|          0|          0|  15.88  |            |           |
[03/28 12:43:12     17s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:12     17s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.67 |          0|          0|          0|  15.88  |   0:00:00.0|    1045.9M|
[03/28 12:43:12     17s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:12     17s] 
[03/28 12:43:12     17s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1045.9M) ***
[03/28 12:43:12     17s] 
[03/28 12:43:12     17s] End: GigaOpt postEco DRV Optimization
[03/28 12:43:12     17s] **INFO: Flow update: Design timing is met.
[03/28 12:43:12     17s] **INFO: Flow update: Design timing is met.
[03/28 12:43:12     17s] **INFO: Flow update: Design timing is met.
[03/28 12:43:12     17s] *** Steiner Routed Nets: 2.609%; Threshold: 100; Threshold for Hold: 100
[03/28 12:43:12     17s] Start to check current routing status for nets...
[03/28 12:43:12     17s] Using hname+ instead name for net compare
[03/28 12:43:12     17s] All nets are already routed correctly.
[03/28 12:43:12     17s] End to check current routing status for nets (mem=1026.8M)
[03/28 12:43:12     17s] doiPBLastSyncSlave
[03/28 12:43:12     17s] Extraction called for design 'layout_lab_design' of instances=702 and nets=699 using extraction engine 'preRoute' .
[03/28 12:43:12     17s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:12     17s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:12     17s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:12     17s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:12     17s] RCMode: PreRoute
[03/28 12:43:12     17s]       RC Corner Indexes            0   
[03/28 12:43:12     17s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:12     17s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:12     17s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:12     17s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:12     17s] Shrink Factor                : 1.00000
[03/28 12:43:12     17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:12     17s] Using capacitance table file ...
[03/28 12:43:12     17s] Updating RC grid for preRoute extraction ...
[03/28 12:43:12     17s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:12     17s] Initializing multi-corner resistance tables ...
[03/28 12:43:12     17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 881.117M)
[03/28 12:43:12     17s] #################################################################################
[03/28 12:43:12     17s] # Design Stage: PreRoute
[03/28 12:43:12     17s] # Design Name: layout_lab_design
[03/28 12:43:12     17s] # Design Mode: 90nm
[03/28 12:43:12     17s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:12     17s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:12     17s] # Signoff Settings: SI Off 
[03/28 12:43:12     17s] #################################################################################
[03/28 12:43:12     18s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:12     18s] Calculate delays in Single mode...
[03/28 12:43:12     18s] Topological Sorting (CPU = 0:00:00.0, MEM = 883.9M, InitMEM = 883.9M)
[03/28 12:43:13     18s] Total number of fetched objects 690
[03/28 12:43:13     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:13     18s] End delay calculation. (MEM=959.258 CPU=0:00:00.5 REAL=0:00:01.0)
[03/28 12:43:13     18s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 959.3M) ***
[03/28 12:43:13     18s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 902.0M, totSessionCpu=0:00:19 **
[03/28 12:43:13     18s] *** Finished optDesign ***
[03/28 12:43:13     18s] 
[03/28 12:43:13     18s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.4 real=0:00:05.5)
[03/28 12:43:13     18s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/28 12:43:13     18s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.7)
[03/28 12:43:13     18s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.3)
[03/28 12:43:13     18s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.7)
[03/28 12:43:13     18s] Info: pop threads available for lower-level modules during optimization.
[03/28 12:43:13     18s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[03/28 12:43:13     18s] ThreeLayerMode is on. Timing-driven placement option disabled.
[03/28 12:43:13     18s] Deleted 0 physical inst  (cell - / prefix -).
[03/28 12:43:13     18s] *** Starting "NanoPlace(TM) placement v#1 (mem=902.0M)" ...
[03/28 12:43:13     18s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[03/28 12:43:13     18s] #std cell=662 (0 fixed + 662 movable) #block=0 (0 floating + 0 preplaced)
[03/28 12:43:13     18s] #ioInst=40 #net=690 #term=2291 #term/net=3.32, #fixedIo=40, #floatIo=0, #fixedPin=16, #floatPin=0
[03/28 12:43:13     18s] stdCell: 662 single + 0 double + 0 multi
[03/28 12:43:13     18s] Total standard cell length = 10.6608 (mm), area = 0.3198 (mm^2)
[03/28 12:43:13     18s] Core basic site is core
[03/28 12:43:13     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:13     18s] Apply auto density screen in pre-place stage.
[03/28 12:43:13     18s] Auto density screen increases utilization from 0.159 to 0.159
[03/28 12:43:13     18s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 887.9M
[03/28 12:43:13     18s] Average module density = 0.159.
[03/28 12:43:13     18s] Density for the design = 0.159.
[03/28 12:43:13     18s]        = stdcell_area 4442 sites (319824 um^2) / alloc_area 27887 sites (2007864 um^2).
[03/28 12:43:13     18s] Pin Density = 0.08192.
[03/28 12:43:13     18s]             = total # of pins 2291 / total area 27965.
[03/28 12:43:13     18s] Initial padding reaches pin density 0.410 for top
[03/28 12:43:13     18s] Initial padding increases density from 0.159 to 0.267 for top
[03/28 12:43:13     18s] === lastAutoLevel = 7 
[03/28 12:43:13     18s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/28 12:43:13     18s] Iteration  7: Total net bbox = 7.312e+04 (3.95e+04 3.37e+04)
[03/28 12:43:13     18s]               Est.  stn bbox = 9.175e+04 (5.04e+04 4.14e+04)
[03/28 12:43:13     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 887.9M
[03/28 12:43:13     18s] Iteration  8: Total net bbox = 8.195e+04 (4.41e+04 3.79e+04)
[03/28 12:43:13     18s]               Est.  stn bbox = 1.009e+05 (5.51e+04 4.58e+04)
[03/28 12:43:13     18s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 887.9M
[03/28 12:43:13     19s] Iteration  9: Total net bbox = 9.023e+04 (4.88e+04 4.14e+04)
[03/28 12:43:13     19s]               Est.  stn bbox = 1.099e+05 (6.03e+04 4.96e+04)
[03/28 12:43:13     19s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 887.9M
[03/28 12:43:13     19s] Iteration 10: Total net bbox = 9.160e+04 (4.98e+04 4.18e+04)
[03/28 12:43:13     19s]               Est.  stn bbox = 1.113e+05 (6.14e+04 4.99e+04)
[03/28 12:43:13     19s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 887.9M
[03/28 12:43:13     19s] Iteration 11: Total net bbox = 9.160e+04 (4.98e+04 4.18e+04)
[03/28 12:43:14     19s]               Est.  stn bbox = 1.113e+05 (6.14e+04 4.99e+04)
[03/28 12:43:14     19s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 887.9M
[03/28 12:43:14     19s] Iteration 12: Total net bbox = 9.160e+04 (4.98e+04 4.18e+04)
[03/28 12:43:14     19s]               Est.  stn bbox = 1.113e+05 (6.14e+04 4.99e+04)
[03/28 12:43:14     19s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 887.9M
[03/28 12:43:14     19s] *** cost = 9.160e+04 (4.98e+04 4.18e+04) (cpu for global=0:00:00.6) real=0:00:01.0***
[03/28 12:43:14     19s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:00.0
[03/28 12:43:14     19s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/28 12:43:14     19s] Type 'man IMPSP-9025' for more detail.
[03/28 12:43:14     19s] #spOpts: mergeVia=F 
[03/28 12:43:14     19s] Core basic site is core
[03/28 12:43:14     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:14     19s] *** Starting refinePlace (0:00:19.3 mem=887.9M) ***
[03/28 12:43:14     19s] Total net bbox length = 9.160e+04 (4.981e+04 4.179e+04) (ext = 7.600e+03)
[03/28 12:43:14     19s] Starting refinePlace ...
[03/28 12:43:14     19s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:14     19s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[03/28 12:43:14     19s] Density distribution unevenness ratio = 45.668%
[03/28 12:43:14     19s]   Spread Effort: high, pre-route mode, useDDP on.
[03/28 12:43:14     19s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=887.9MB) @(0:00:19.3 - 0:00:19.3).
[03/28 12:43:14     19s] Move report: preRPlace moves 662 insts, mean move: 7.91 um, max move: 16.45 um
[03/28 12:43:14     19s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty): (1417.51, 876.57) --> (1418.40, 861.00)
[03/28 12:43:14     19s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[03/28 12:43:14     19s] wireLenOptFixPriorityInst 0 inst fixed
[03/28 12:43:14     19s] Placement tweakage begins.
[03/28 12:43:14     19s] wire length = 1.163e+05
[03/28 12:43:14     19s] wire length = 1.108e+05
[03/28 12:43:14     19s] Placement tweakage ends.
[03/28 12:43:14     19s] Move report: tweak moves 95 insts, mean move: 38.53 um, max move: 112.80 um
[03/28 12:43:14     19s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]): (1192.80, 711.00) --> (1140.00, 651.00)
[03/28 12:43:14     19s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:14     19s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=887.9MB) @(0:00:19.4 - 0:00:19.4).
[03/28 12:43:14     19s] Move report: Detail placement moves 662 insts, mean move: 12.99 um, max move: 123.44 um
[03/28 12:43:14     19s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]): (1193.23, 721.21) --> (1140.00, 651.00)
[03/28 12:43:14     19s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 887.9MB
[03/28 12:43:14     19s] Statistics of distance of Instance movement in refine placement:
[03/28 12:43:14     19s]   maximum (X+Y) =       123.44 um
[03/28 12:43:14     19s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]) with max move: (1193.23, 721.205) -> (1140, 651)
[03/28 12:43:14     19s]   mean    (X+Y) =        12.99 um
[03/28 12:43:14     19s] Total instances flipped for WireLenOpt: 31
[03/28 12:43:14     19s] Summary Report:
[03/28 12:43:14     19s] Instances move: 662 (out of 662 movable)
[03/28 12:43:14     19s] Instances flipped: 0
[03/28 12:43:14     19s] Mean displacement: 12.99 um
[03/28 12:43:14     19s] Max displacement: 123.44 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]) (1193.23, 721.205) -> (1140, 651)
[03/28 12:43:14     19s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[03/28 12:43:14     19s] Total instances moved : 662
[03/28 12:43:14     19s] Total net bbox length = 8.771e+04 (4.564e+04 4.207e+04) (ext = 7.592e+03)
[03/28 12:43:14     19s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 887.9MB
[03/28 12:43:14     19s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=887.9MB) @(0:00:19.3 - 0:00:19.4).
[03/28 12:43:14     19s] *** Finished refinePlace (0:00:19.4 mem=887.9M) ***
[03/28 12:43:14     19s] *** End of Placement (cpu=0:00:00.8, real=0:00:01.0, mem=887.9M) ***
[03/28 12:43:14     19s] #spOpts: mergeVia=F 
[03/28 12:43:14     19s] Core basic site is core
[03/28 12:43:14     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:14     19s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[03/28 12:43:14     19s] Density distribution unevenness ratio = 45.793%
[03/28 12:43:14     19s] *** Finishing placeDesign concurrent flow ***
[03/28 12:43:14     19s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 8, mem = 849.4M **
[03/28 12:43:14     19s] Command spTest is not supported.
[03/28 12:43:14     19s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/28 12:43:14     19s] Type 'man IMPEXT-3493' for more detail.
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] *** Summary of all messages that are not suppressed in this session:
[03/28 12:43:14     19s] Severity  ID               Count  Summary                                  
[03/28 12:43:14     19s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/28 12:43:14     19s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[03/28 12:43:14     19s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/28 12:43:14     19s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[03/28 12:43:14     19s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/28 12:43:14     19s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[03/28 12:43:14     19s] *** Message Summary: 10 warning(s), 0 error(s)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] <CMD> checkPlace
[03/28 12:43:14     19s] Core basic site is core
[03/28 12:43:14     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:14     19s] Begin checking placement ... (start mem=849.4M, init mem=849.4M)
[03/28 12:43:14     19s] *info: Placed = 662           
[03/28 12:43:14     19s] *info: Unplaced = 0           
[03/28 12:43:14     19s] Placement Density:15.88%(319824/2013480)
[03/28 12:43:14     19s] Placement Density (including fixed std cells):15.88%(319824/2013480)
[03/28 12:43:14     19s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=849.4M)
[03/28 12:43:14     19s] <CMD> sroute
[03/28 12:43:14     19s] #- Begin sroute (date=03/28 12:43:14, mem=849.4M)
[03/28 12:43:14     19s] *** Begin SPECIAL ROUTE on Thu Mar 28 12:43:14 2024 ***
[03/28 12:43:14     19s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg154/ece337/Lab10
[03/28 12:43:14     19s] SPECIAL ROUTE ran on machine: cparch11.ecn.purdue.edu (Linux 3.10.0-1160.108.1.el7.x86_64 x86_64 2.24Ghz)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Begin option processing ...
[03/28 12:43:14     19s] srouteConnectPowerBump set to false
[03/28 12:43:14     19s] routeSpecial set to true
[03/28 12:43:14     19s] srouteConnectConverterPin set to false
[03/28 12:43:14     19s] srouteFollowCorePinEnd set to 3
[03/28 12:43:14     19s] srouteJogControl set to "preferWithChanges differentLayer"
[03/28 12:43:14     19s] sroutePadPinAllPorts set to true
[03/28 12:43:14     19s] sroutePreserveExistingRoutes set to true
[03/28 12:43:14     19s] srouteRoutePowerBarPortOnBothDir set to true
[03/28 12:43:14     19s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1705.00 megs.
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Reading DB technology information...
[03/28 12:43:14     19s] Finished reading DB technology information.
[03/28 12:43:14     19s] Reading floorplan and netlist information...
[03/28 12:43:14     19s] Finished reading floorplan and netlist information.
[03/28 12:43:14     19s] Read in 6 layers, 3 routing layers, 0 overlap layer
[03/28 12:43:14     19s] Read in 39 macros, 24 used
[03/28 12:43:14     19s] Read in 702 components
[03/28 12:43:14     19s]   662 core components: 0 unplaced, 662 placed, 0 fixed
[03/28 12:43:14     19s]   32 pad components: 0 unplaced, 32 placed, 0 fixed
[03/28 12:43:14     19s]   8 other components: 0 unplaced, 8 placed, 0 fixed
[03/28 12:43:14     19s] Read in 16 logical pins
[03/28 12:43:14     19s] Read in 16 nets
[03/28 12:43:14     19s] Read in 2 special nets, 2 routed
[03/28 12:43:14     19s] Begin power routing ...
[03/28 12:43:14     19s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[03/28 12:43:14     19s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/28 12:43:14     19s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/28 12:43:14     19s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/28 12:43:14     19s] Type 'man IMPSR-1256' for more detail.
[03/28 12:43:14     19s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/28 12:43:14     19s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[03/28 12:43:14     19s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/28 12:43:14     19s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/28 12:43:14     19s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/28 12:43:14     19s] Type 'man IMPSR-1256' for more detail.
[03/28 12:43:14     19s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/28 12:43:14     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/28 12:43:14     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/28 12:43:14     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/28 12:43:14     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/28 12:43:14     19s] CPU time for FollowPin 0 seconds
[03/28 12:43:14     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/28 12:43:14     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/28 12:43:14     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/28 12:43:14     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/28 12:43:14     19s] CPU time for FollowPin 0 seconds
[03/28 12:43:14     19s]   Number of IO ports routed: 0
[03/28 12:43:14     19s]   Number of Block ports routed: 0
[03/28 12:43:14     19s]   Number of Stripe ports routed: 0
[03/28 12:43:14     19s]   Number of Core ports routed: 96
[03/28 12:43:14     19s]   Number of Pad ports routed: 0
[03/28 12:43:14     19s]   Number of Power Bump ports routed: 0
[03/28 12:43:14     19s]   Number of Followpin connections: 48
[03/28 12:43:14     19s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1708.00 megs.
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s]  Begin updating DB with routing results ...
[03/28 12:43:14     19s]  Updating DB with 4 via definition ...
[03/28 12:43:14     19s] 
sroute post-processing starts at Thu Mar 28 12:43:14 2024
The viaGen is rebuilding shadow vias for net gnd.
[03/28 12:43:14     19s] sroute post-processing ends at Thu Mar 28 12:43:14 2024

sroute post-processing starts at Thu Mar 28 12:43:14 2024
The viaGen is rebuilding shadow vias for net vdd.
[03/28 12:43:14     19s] sroute post-processing ends at Thu Mar 28 12:43:14 2024
sroute created 144 wires.
[03/28 12:43:14     19s] ViaGen created 96 vias and deleted 0 via to avoid violation.
[03/28 12:43:14     19s] +--------+----------------+----------------+
[03/28 12:43:14     19s] |  Layer |     Created    |     Deleted    |
[03/28 12:43:14     19s] +--------+----------------+----------------+
[03/28 12:43:14     19s] | metal1 |       144      |       NA       |
[03/28 12:43:14     19s] |   via  |       96       |        0       |
[03/28 12:43:14     19s] +--------+----------------+----------------+
[03/28 12:43:14     19s] #- End sroute (date=03/28 12:43:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=851.7M, current mem=851.7M)
[03/28 12:43:14     19s] <CMD> trialRoute
[03/28 12:43:14     19s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/28 12:43:14     19s] Set wireMPool w/ noThreadCheck
[03/28 12:43:14     19s] *** Starting trialRoute (mem=849.4M) ***
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Using hname+ instead name for net compare
[03/28 12:43:14     19s] There are 0 guide points passed to trialRoute for fixed pins.
[03/28 12:43:14     19s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[03/28 12:43:14     19s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[03/28 12:43:14     19s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 849.4M)
[03/28 12:43:14     19s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Nr of prerouted/Fixed nets = 16
[03/28 12:43:14     19s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[03/28 12:43:14     19s] routingBox: (1200 1500) (2127600 2128500)
[03/28 12:43:14     19s] coreBox:    (350400 351000) (1779600 1761000)
[03/28 12:43:14     19s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=8/13
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=849.4M):
[03/28 12:43:14     19s] Est net length = 1.059e+05um = 5.394e+04H + 5.195e+04V
[03/28 12:43:14     19s] Usage: (7.7%H 10.3%V) = (6.482e+04um 1.099e+05um) = (5367 3658)
[03/28 12:43:14     19s] Obstruct: 2909 = 1422 (17.5%H) + 1487 (18.3%V)
[03/28 12:43:14     19s] Overflow: 26 = 0 (0.00% H) + 26 (0.39% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=851.4M):
[03/28 12:43:14     19s] Usage: (7.7%H 10.3%V) = (6.461e+04um 1.099e+05um) = (5350 3658)
[03/28 12:43:14     19s] Overflow: 26 = 0 (0.00% H) + 26 (0.39% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=851.4M):
[03/28 12:43:14     19s] Usage: (7.7%H 10.4%V) = (6.442e+04um 1.100e+05um) = (5334 3662)
[03/28 12:43:14     19s] Overflow: 23 = 0 (0.00% H) + 23 (0.34% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=851.4M):
[03/28 12:43:14     19s] Usage: (7.7%H 10.4%V) = (6.443e+04um 1.101e+05um) = (5335 3664)
[03/28 12:43:14     19s] Overflow: 21 = 0 (0.00% H) + 21 (0.31% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1a-1d Overflow: 0.00% H + 0.31% V (0:00:00.0 851.4M)

[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=852.4M):
[03/28 12:43:14     19s] Usage: (7.7%H 10.4%V) = (6.447e+04um 1.101e+05um) = (5338 3665)
[03/28 12:43:14     19s] Overflow: 17 = 0 (0.00% H) + 17 (0.26% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=852.4M):
[03/28 12:43:14     19s] Usage: (7.7%H 10.4%V) = (6.465e+04um 1.103e+05um) = (5353 3672)
[03/28 12:43:14     19s] Overflow: 10 = 0 (0.00% H) + 10 (0.15% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Congestion distribution:
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Remain	cntH		cntV
[03/28 12:43:14     19s] --------------------------------------
[03/28 12:43:14     19s]  -1:	0	 0.00%	10	 0.15%
[03/28 12:43:14     19s] --------------------------------------
[03/28 12:43:14     19s]   0:	0	 0.00%	182	 2.74%
[03/28 12:43:14     19s]   1:	10	 0.15%	233	 3.51%
[03/28 12:43:14     19s]   2:	12	 0.18%	354	 5.33%
[03/28 12:43:14     19s]   3:	98	 1.46%	573	 8.63%
[03/28 12:43:14     19s]   4:	56	 0.84%	618	 9.31%
[03/28 12:43:14     19s]   5:	6529	97.38%	4670	70.33%
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1e-1f Overflow: 0.00% H + 0.15% V (0:00:00.0 852.4M)

[03/28 12:43:14     19s] Global route (cpu=0.0s real=0.1s 852.4M)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] *** After '-updateRemainTrks' operation: 
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Usage: (7.7%H 10.4%V) = (6.465e+04um 1.103e+05um) = (5353 3672)
[03/28 12:43:14     19s] Overflow: 10 = 0 (0.00% H) + 10 (0.15% V)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Phase 1l Overflow: 0.00% H + 0.15% V (0:00:00.0 852.4M)

[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Congestion distribution:
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Remain	cntH		cntV
[03/28 12:43:14     19s] --------------------------------------
[03/28 12:43:14     19s]  -1:	0	 0.00%	10	 0.15%
[03/28 12:43:14     19s] --------------------------------------
[03/28 12:43:14     19s]   0:	0	 0.00%	182	 2.74%
[03/28 12:43:14     19s]   1:	10	 0.15%	233	 3.51%
[03/28 12:43:14     19s]   2:	12	 0.18%	354	 5.33%
[03/28 12:43:14     19s]   3:	98	 1.46%	573	 8.63%
[03/28 12:43:14     19s]   4:	56	 0.84%	618	 9.31%
[03/28 12:43:14     19s]   5:	6529	97.38%	4670	70.33%
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Starting trMTInitAdjWires in ST mode ...
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.1 852.4M) ***
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Using trMTFlushLazyWireDel= 1
[03/28 12:43:14     19s] Not using mpools for CRoute
[03/28 12:43:14     19s] Starting trMTDtrRoute1CleanupA in ST mode ...
[03/28 12:43:14     19s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=852.4M)
[03/28 12:43:14     19s] Not using mpools for CRoute
[03/28 12:43:14     19s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=852.4M)
[03/28 12:43:14     19s] Starting trMTDtrRoute1CleanupB in ST mode ...
[03/28 12:43:14     19s] Cleanup real= 0:00:00.0
[03/28 12:43:14     19s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=852.4M)
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Total length: 1.094e+05um, number of vias: 4400
[03/28 12:43:14     19s] M1(H) length: 0.000e+00um, number of vias: 2243
[03/28 12:43:14     19s] M2(V) length: 5.615e+04um, number of vias: 2157
[03/28 12:43:14     19s] M3(H) length: 5.325e+04um
[03/28 12:43:14     19s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 852.4M) ***
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Skipping QALenRecalc
[03/28 12:43:14     19s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[03/28 12:43:14     19s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[03/28 12:43:14     19s] *** Finished all Phases (cpu=0:00:00.1 mem=852.4M) ***
[03/28 12:43:14     19s] trMTFlushLazyWireDel was already disabled
[03/28 12:43:14     19s] Starting trMTSprFixZeroViaCodes in ST mode ...
[03/28 12:43:14     19s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[03/28 12:43:14     19s] Starting trMTRemoveAntenna in ST mode ...
[03/28 12:43:14     19s] Peak Memory Usage was 852.4M 
[03/28 12:43:14     19s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.1
[03/28 12:43:14     19s]   TrialRoute full (called once) runtime= 0:00:00.1
[03/28 12:43:14     19s]   GlbRouteEst (called once) runtime= 0:00:00.0
[03/28 12:43:14     19s] *** Finished trialRoute (cpu=0:00:00.1 mem=852.4M) ***
[03/28 12:43:14     19s] 
[03/28 12:43:14     19s] Set wireMPool w/ threadCheck
[03/28 12:43:14     19s] <CMD> timeDesign -preCTS
[03/28 12:43:14     19s] Start to check current routing status for nets...
[03/28 12:43:14     19s] Using hname+ instead name for net compare
[03/28 12:43:14     19s] All nets are already routed correctly.
[03/28 12:43:14     19s] End to check current routing status for nets (mem=849.6M)
[03/28 12:43:14     19s] Extraction called for design 'layout_lab_design' of instances=702 and nets=699 using extraction engine 'preRoute' .
[03/28 12:43:14     19s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:14     19s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:14     19s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:14     19s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:14     19s] RCMode: PreRoute
[03/28 12:43:14     19s]       RC Corner Indexes            0   
[03/28 12:43:14     19s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:14     19s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:14     19s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:14     19s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:14     19s] Shrink Factor                : 1.00000
[03/28 12:43:14     19s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:14     19s] Using capacitance table file ...
[03/28 12:43:14     19s] Updating RC grid for preRoute extraction ...
[03/28 12:43:14     19s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:14     19s] Initializing multi-corner resistance tables ...
[03/28 12:43:14     19s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 849.648M)
[03/28 12:43:14     19s] Effort level <high> specified for reg2reg path_group
[03/28 12:43:14     19s] #################################################################################
[03/28 12:43:14     19s] # Design Stage: PreRoute
[03/28 12:43:14     19s] # Design Name: layout_lab_design
[03/28 12:43:14     19s] # Design Mode: 90nm
[03/28 12:43:14     19s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:14     19s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:14     19s] # Signoff Settings: SI Off 
[03/28 12:43:14     19s] #################################################################################
[03/28 12:43:14     19s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:14     19s] Calculate delays in Single mode...
[03/28 12:43:14     19s] Topological Sorting (CPU = 0:00:00.0, MEM = 857.4M, InitMEM = 857.4M)
[03/28 12:43:14     19s] Total number of fetched objects 690
[03/28 12:43:14     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:14     19s] End delay calculation. (MEM=930.812 CPU=0:00:00.2 REAL=0:00:00.0)
[03/28 12:43:14     19s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 930.8M) ***
[03/28 12:43:14     19s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:19.9 mem=930.8M)
[03/28 12:43:15     20s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.685  |  4.685  |  5.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.884%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[03/28 12:43:15     20s] Total CPU time: 0.46 sec
[03/28 12:43:15     20s] Total Real time: 1.0 sec
[03/28 12:43:15     20s] Total Memory Usage: 873.570312 Mbytes
[03/28 12:43:15     20s] <CMD> setOptMode -yieldEffort none
[03/28 12:43:15     20s] <CMD> setOptMode -highEffort
[03/28 12:43:15     20s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[03/28 12:43:15     20s] <CMD> setOptMode -maxDensity 0.95
[03/28 12:43:15     20s] <CMD> setOptMode -drcMargin 0.0
[03/28 12:43:15     20s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[03/28 12:43:15     20s] <CMD> setOptMode -noSimplifyNetlist
[03/28 12:43:15     20s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[03/28 12:43:15     20s] <CMD> optDesign -preCTS -drv
[03/28 12:43:15     20s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/28 12:43:15     20s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[03/28 12:43:15     20s] #spOpts: mergeVia=F 
[03/28 12:43:15     20s] Core basic site is core
[03/28 12:43:15     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:15     20s] #spOpts: mergeVia=F 
[03/28 12:43:15     20s] GigaOpt running with 1 threads.
[03/28 12:43:15     20s] Info: 1 threads available for lower-level modules during optimization.
[03/28 12:43:15     20s] #spOpts: mergeVia=F 
[03/28 12:43:15     20s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/28 12:43:15     20s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/28 12:43:15     20s] 			Cell PADVDD is dont_touch but not dont_use
[03/28 12:43:15     20s] 			Cell PADNC is dont_touch but not dont_use
[03/28 12:43:15     20s] 			Cell PADGND is dont_touch but not dont_use
[03/28 12:43:15     20s] 			Cell PADFC is dont_touch but not dont_use
[03/28 12:43:15     20s] 	...
[03/28 12:43:15     20s] 	Reporting only the 20 first cells found...
[03/28 12:43:15     20s] 
[03/28 12:43:15     20s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 877.6M, totSessionCpu=0:00:20 **
[03/28 12:43:15     20s] *** optDesign -preCTS ***
[03/28 12:43:15     20s] DRC Margin: user margin 0.0; extra margin 0.2
[03/28 12:43:15     20s] Setup Target Slack: user slack 0; extra slack 0.1
[03/28 12:43:15     20s] Hold Target Slack: user slack 0
[03/28 12:43:15     20s] Multi-VT timing optimization disabled based on library information.
[03/28 12:43:15     20s] Summary for sequential cells idenfication: 
[03/28 12:43:15     20s] Identified SBFF number: 3
[03/28 12:43:15     20s] Identified MBFF number: 0
[03/28 12:43:15     20s] Not identified SBFF number: 0
[03/28 12:43:15     20s] Not identified MBFF number: 0
[03/28 12:43:15     20s] Number of sequential cells which are not FFs: 1
[03/28 12:43:15     20s] 
[03/28 12:43:15     20s] Start to check current routing status for nets...
[03/28 12:43:15     20s] Using hname+ instead name for net compare
[03/28 12:43:15     20s] All nets are already routed correctly.
[03/28 12:43:15     20s] End to check current routing status for nets (mem=877.6M)
[03/28 12:43:15     20s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.685  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.884%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 871.6M, totSessionCpu=0:00:20 **
[03/28 12:43:15     20s] PhyDesignGrid: maxLocalDensity 0.98
[03/28 12:43:15     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.2 mem=871.6M
[03/28 12:43:15     20s] #spOpts: mergeVia=F 
[03/28 12:43:15     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.2 mem=871.6M
[03/28 12:43:15     20s] *** Starting optimizing excluded clock nets MEM= 871.6M) ***
[03/28 12:43:15     20s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 871.6M) ***
[03/28 12:43:15     20s] Begin: GigaOpt high fanout net optimization
[03/28 12:43:15     20s] Info: 16 io nets excluded
[03/28 12:43:15     20s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:15     20s] Summary for sequential cells idenfication: 
[03/28 12:43:15     20s] Identified SBFF number: 3
[03/28 12:43:15     20s] Identified MBFF number: 0
[03/28 12:43:15     20s] Not identified SBFF number: 0
[03/28 12:43:15     20s] Not identified MBFF number: 0
[03/28 12:43:15     20s] Number of sequential cells which are not FFs: 1
[03/28 12:43:15     20s] 
[03/28 12:43:15     20s] PhyDesignGrid: maxLocalDensity 0.98
[03/28 12:43:15     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.2 mem=881.6M
[03/28 12:43:15     20s] #spOpts: mergeVia=F 
[03/28 12:43:15     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.2 mem=881.6M
[03/28 12:43:15     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.2 mem=881.6M
[03/28 12:43:15     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.3 mem=881.6M
[03/28 12:43:15     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.3 mem=934.7M
[03/28 12:43:15     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.3 mem=934.7M
[03/28 12:43:15     20s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:15     20s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/28 12:43:15     20s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:15     20s] |    15.88%|        -|   0.100|   0.000|   0:00:00.0| 1049.2M|
[03/28 12:43:15     20s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:15     20s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:15     20s] |    15.88%|        -|   0.100|   0.000|   0:00:00.0| 1049.2M|
[03/28 12:43:15     20s] +----------+---------+--------+--------+------------+--------+
[03/28 12:43:15     20s] 
[03/28 12:43:15     20s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1049.2M) ***
[03/28 12:43:15     20s] End: GigaOpt high fanout net optimization
[03/28 12:43:15     20s] Begin: GigaOpt DRV Optimization
[03/28 12:43:15     20s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/28 12:43:15     20s] Info: 16 io nets excluded
[03/28 12:43:15     20s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:15     20s] PhyDesignGrid: maxLocalDensity 3.00
[03/28 12:43:15     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.4 mem=1030.1M
[03/28 12:43:15     20s] #spOpts: mergeVia=F 
[03/28 12:43:15     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.5 mem=1030.1M
[03/28 12:43:15     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.5 mem=1030.1M
[03/28 12:43:15     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.5 mem=1030.1M
[03/28 12:43:15     20s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:15     20s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/28 12:43:15     20s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:15     20s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/28 12:43:15     20s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:15     20s] Info: violation cost 0.044859 (cap = 0.044859, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:15     20s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.69 |          0|          0|          0|  15.88  |            |           |
[03/28 12:43:15     20s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:15     20s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.69 |          2|          0|          0|  15.91  |   0:00:00.0|    1049.2M|
[03/28 12:43:15     20s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:15     20s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.69 |          0|          0|          0|  15.91  |   0:00:00.0|    1049.2M|
[03/28 12:43:15     20s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:15     20s] 
[03/28 12:43:15     20s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1049.2M) ***
[03/28 12:43:15     20s] 
[03/28 12:43:15     20s] *** Starting refinePlace (0:00:20.5 mem=1065.2M) ***
[03/28 12:43:15     20s] Total net bbox length = 8.771e+04 (4.563e+04 4.208e+04) (ext = 7.601e+03)
[03/28 12:43:15     20s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/28 12:43:15     20s] Type 'man IMPSP-5140' for more detail.
[03/28 12:43:15     20s] **WARN: (IMPSP-315):	Found 672 instances insts with no PG Term connections.
[03/28 12:43:15     20s] Type 'man IMPSP-315' for more detail.
[03/28 12:43:15     20s] Starting refinePlace ...
[03/28 12:43:15     20s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:15     20s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[03/28 12:43:15     20s] Density distribution unevenness ratio = 45.807%
[03/28 12:43:16     20s]   Spread Effort: high, pre-route mode, useDDP on.
[03/28 12:43:16     20s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1065.2MB) @(0:00:20.5 - 0:00:20.5).
[03/28 12:43:16     20s] Move report: preRPlace moves 4 insts, mean move: 4.80 um, max move: 7.20 um
[03/28 12:43:16     20s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271): (1468.80, 351.00) --> (1461.60, 351.00)
[03/28 12:43:16     20s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[03/28 12:43:16     20s] wireLenOptFixPriorityInst 0 inst fixed
[03/28 12:43:16     20s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:16     20s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1065.2MB) @(0:00:20.5 - 0:00:20.5).
[03/28 12:43:16     20s] Move report: Detail placement moves 4 insts, mean move: 4.80 um, max move: 7.20 um
[03/28 12:43:16     20s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271): (1468.80, 351.00) --> (1461.60, 351.00)
[03/28 12:43:16     20s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1065.2MB
[03/28 12:43:16     20s] Statistics of distance of Instance movement in refine placement:
[03/28 12:43:16     20s]   maximum (X+Y) =         7.20 um
[03/28 12:43:16     20s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271) with max move: (1468.8, 351) -> (1461.6, 351)
[03/28 12:43:16     20s]   mean    (X+Y) =         4.80 um
[03/28 12:43:16     20s] Summary Report:
[03/28 12:43:16     20s] Instances move: 4 (out of 664 movable)
[03/28 12:43:16     20s] Instances flipped: 0
[03/28 12:43:16     20s] Mean displacement: 4.80 um
[03/28 12:43:16     20s] Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271) (1468.8, 351) -> (1461.6, 351)
[03/28 12:43:16     20s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[03/28 12:43:16     20s] Total instances moved : 4
[03/28 12:43:16     20s] Total net bbox length = 8.771e+04 (4.563e+04 4.208e+04) (ext = 7.594e+03)
[03/28 12:43:16     20s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1065.2MB
[03/28 12:43:16     20s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1065.2MB) @(0:00:20.5 - 0:00:20.5).
[03/28 12:43:16     20s] *** Finished refinePlace (0:00:20.5 mem=1065.2M) ***
[03/28 12:43:16     20s] *** maximum move = 7.20 um ***
[03/28 12:43:16     20s] *** Finished re-routing un-routed nets (1065.2M) ***
[03/28 12:43:16     20s] 
[03/28 12:43:16     20s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1065.2M) ***
[03/28 12:43:16     20s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[03/28 12:43:16     20s] End: GigaOpt DRV Optimization
[03/28 12:43:16     20s] GigaOpt: Cleaning up trial route
[03/28 12:43:16     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.5 mem=1030.1M
[03/28 12:43:16     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.5 mem=1030.1M
[03/28 12:43:16     20s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[03/28 12:43:16     20s] [PSP] Started earlyGlobalRoute kernel
[03/28 12:43:16     20s] [PSP] Initial Peak syMemory usage = 1030.1 MB
[03/28 12:43:16     20s] (I)       Reading DB...
[03/28 12:43:16     20s] (I)       congestionReportName   : 
[03/28 12:43:16     20s] (I)       layerRangeFor2DCongestion : 
[03/28 12:43:16     20s] (I)       buildTerm2TermWires    : 1
[03/28 12:43:16     20s] (I)       doTrackAssignment      : 1
[03/28 12:43:16     20s] (I)       dumpBookshelfFiles     : 0
[03/28 12:43:16     20s] (I)       numThreads             : 1
[03/28 12:43:16     20s] [NR-eGR] honorMsvRouteConstraint: false
[03/28 12:43:16     20s] (I)       honorPin               : false
[03/28 12:43:16     20s] (I)       honorPinGuide          : true
[03/28 12:43:16     20s] (I)       honorPartition         : false
[03/28 12:43:16     20s] (I)       allowPartitionCrossover: false
[03/28 12:43:16     20s] (I)       honorSingleEntry       : true
[03/28 12:43:16     20s] (I)       honorSingleEntryStrong : true
[03/28 12:43:16     20s] (I)       handleViaSpacingRule   : false
[03/28 12:43:16     20s] (I)       handleEolSpacingRule   : false
[03/28 12:43:16     20s] (I)       PDConstraint           : none
[03/28 12:43:16     20s] (I)       expBetterNDRHandling   : false
[03/28 12:43:16     20s] [NR-eGR] honorClockSpecNDR      : 0
[03/28 12:43:16     20s] (I)       routingEffortLevel     : 3
[03/28 12:43:16     20s] (I)       effortLevel            : standard
[03/28 12:43:16     20s] [NR-eGR] minRouteLayer          : 2
[03/28 12:43:16     20s] [NR-eGR] maxRouteLayer          : 2147483647
[03/28 12:43:16     20s] (I)       numRowsPerGCell        : 1
[03/28 12:43:16     20s] (I)       speedUpLargeDesign     : 0
[03/28 12:43:16     20s] (I)       speedUpBlkViolationClean: 1
[03/28 12:43:16     20s] (I)       multiThreadingTA       : 1
[03/28 12:43:16     20s] (I)       blockedPinEscape       : 1
[03/28 12:43:16     20s] (I)       blkAwareLayerSwitching : 1
[03/28 12:43:16     20s] (I)       betterClockWireModeling: 1
[03/28 12:43:16     20s] (I)       congestionCleanMode    : 0
[03/28 12:43:16     20s] (I)       optimizationMode       : false
[03/28 12:43:16     20s] (I)       routeSecondPG          : false
[03/28 12:43:16     20s] (I)       punchThroughDistance   : 500.00
[03/28 12:43:16     20s] (I)       scenicBound            : 1.15
[03/28 12:43:16     20s] (I)       maxScenicToAvoidBlk    : 100.00
[03/28 12:43:16     20s] (I)       source-to-sink ratio   : 0.00
[03/28 12:43:16     20s] (I)       targetCongestionRatioH : 1.00
[03/28 12:43:16     20s] (I)       targetCongestionRatioV : 1.00
[03/28 12:43:16     20s] (I)       layerCongestionRatio   : 0.70
[03/28 12:43:16     20s] (I)       m1CongestionRatio      : 0.10
[03/28 12:43:16     20s] (I)       m2m3CongestionRatio    : 0.70
[03/28 12:43:16     20s] (I)       localRouteEffort       : 1.00
[03/28 12:43:16     20s] (I)       numSitesBlockedByOneVia: 8.00
[03/28 12:43:16     20s] (I)       supplyScaleFactorH     : 1.00
[03/28 12:43:16     20s] (I)       supplyScaleFactorV     : 1.00
[03/28 12:43:16     20s] (I)       highlight3DOverflowFactor: 0.00
[03/28 12:43:16     20s] (I)       doubleCutViaModelingRatio: 0.00
[03/28 12:43:16     20s] (I)       blockTrack             : 
[03/28 12:43:16     20s] (I)       routeVias              : 
[03/28 12:43:16     20s] (I)       readTROption           : true
[03/28 12:43:16     20s] (I)       extraSpacingFactor     : 1.00
[03/28 12:43:16     20s] [NR-eGR] numTracksPerClockWire  : 0
[03/28 12:43:16     20s] (I)       routeSelectedNetsOnly  : false
[03/28 12:43:16     20s] (I)       before initializing RouteDB syMemory usage = 1030.1 MB
[03/28 12:43:16     20s] (I)       starting read tracks
[03/28 12:43:16     20s] (I)       build grid graph
[03/28 12:43:16     20s] (I)       build grid graph start
[03/28 12:43:16     20s] [NR-eGR] Layer1 has no routable track
[03/28 12:43:16     20s] [NR-eGR] Layer2 has single uniform track structure
[03/28 12:43:16     20s] [NR-eGR] Layer3 has single uniform track structure
[03/28 12:43:16     20s] (I)       build grid graph end
[03/28 12:43:16     20s] (I)       numViaLayers=2
[03/28 12:43:16     20s] (I)       Reading via M2_M1 for layer: 0 
[03/28 12:43:16     20s] (I)       Reading via M3_M2 for layer: 1 
[03/28 12:43:16     20s] (I)       end build via table
[03/28 12:43:16     20s] [NR-eGR] numRoutingBlks=0 numInstBlks=286 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[03/28 12:43:16     20s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/28 12:43:16     20s] (I)       readDataFromPlaceDB
[03/28 12:43:16     20s] (I)       Read net information..
[03/28 12:43:16     20s] [NR-eGR] Read numTotalNets=692  numIgnoredNets=16
[03/28 12:43:16     20s] (I)       Read testcase time = 0.000 seconds
[03/28 12:43:16     20s] 
[03/28 12:43:16     20s] (I)       build grid graph start
[03/28 12:43:16     20s] (I)       build grid graph end
[03/28 12:43:16     20s] (I)       Model blockage into capacity
[03/28 12:43:16     20s] (I)       Read numBlocks=1766  numPreroutedWires=0  numCapScreens=0
[03/28 12:43:16     20s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/28 12:43:16     20s] (I)       blocked area on Layer2 : 5365279710000  (118.26%)
[03/28 12:43:16     20s] (I)       blocked area on Layer3 : 2800155510000  (61.72%)
[03/28 12:43:16     20s] (I)       Modeling time = 0.000 seconds
[03/28 12:43:16     20s] 
[03/28 12:43:16     20s] (I)       totalPins=2263  totalGlobalPin=2173 (96.02%)
[03/28 12:43:16     20s] (I)       Number of ignored nets = 16
[03/28 12:43:16     20s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/28 12:43:16     20s] (I)       Number of clock nets = 2.  Ignored: No
[03/28 12:43:16     20s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/28 12:43:16     20s] (I)       Number of special nets = 0.  Ignored: Yes
[03/28 12:43:16     20s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/28 12:43:16     20s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/28 12:43:16     20s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/28 12:43:16     20s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/28 12:43:16     20s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[03/28 12:43:16     20s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/28 12:43:16     20s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1030.1 MB
[03/28 12:43:16     20s] (I)       Layer1  viaCost=200.00
[03/28 12:43:16     20s] (I)       Layer2  viaCost=100.00
[03/28 12:43:16     20s] (I)       ---------------------Grid Graph Info--------------------
[03/28 12:43:16     20s] (I)       routing area        :  (0, 0) - (2130000, 2130000)
[03/28 12:43:16     20s] (I)       core area           :  (350400, 351000) - (1779600, 1761000)
[03/28 12:43:16     20s] (I)       Site Width          :  2400  (dbu)
[03/28 12:43:16     20s] (I)       Row Height          : 30000  (dbu)
[03/28 12:43:16     20s] (I)       GCell Width         : 30000  (dbu)
[03/28 12:43:16     20s] (I)       GCell Height        : 30000  (dbu)
[03/28 12:43:16     20s] (I)       grid                :    71    71     3
[03/28 12:43:16     20s] (I)       vertical capacity   :     0 30000     0
[03/28 12:43:16     20s] (I)       horizontal capacity :     0     0 30000
[03/28 12:43:16     20s] (I)       Default wire width  :   900   900  1500
[03/28 12:43:16     20s] (I)       Default wire space  :   900   900   900
[03/28 12:43:16     20s] (I)       Default pitch size  :  1800  2400  3000
[03/28 12:43:16     20s] (I)       First Track Coord   :     0  1200  1500
[03/28 12:43:16     20s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[03/28 12:43:16     20s] (I)       Total num of tracks :     0   887   710
[03/28 12:43:16     20s] (I)       Num of masks        :     1     1     1
[03/28 12:43:16     20s] (I)       Num of trim masks   :     0     0     0
[03/28 12:43:16     20s] (I)       --------------------------------------------------------
[03/28 12:43:16     20s] 
[03/28 12:43:16     20s] [NR-eGR] ============ Routing rule table ============
[03/28 12:43:16     20s] [NR-eGR] Rule id 0. Nets 676 
[03/28 12:43:16     20s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/28 12:43:16     20s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[03/28 12:43:16     20s] [NR-eGR] ========================================
[03/28 12:43:16     20s] [NR-eGR] 
[03/28 12:43:16     20s] (I)       After initializing earlyGlobalRoute syMemory usage = 1030.1 MB
[03/28 12:43:16     20s] (I)       Loading and dumping file time : 0.01 seconds
[03/28 12:43:16     20s] (I)       ============= Initialization =============
[03/28 12:43:16     20s] (I)       total 2D Cap : 66991 = (30720 H, 36271 V)
[03/28 12:43:16     20s] [NR-eGR] Layer group 1: route 676 net(s) in layer range [2, 3]
[03/28 12:43:16     20s] (I)       ============  Phase 1a Route ============
[03/28 12:43:16     20s] (I)       Phase 1a runs 0.00 seconds
[03/28 12:43:16     20s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[03/28 12:43:16     20s] (I)       Usage: 3539 = (1794 H, 1745 V) = (5.84% H, 4.81% V) = (5.382e+04um H, 5.235e+04um V)
[03/28 12:43:16     20s] (I)       
[03/28 12:43:16     20s] (I)       ============  Phase 1b Route ============
[03/28 12:43:16     20s] (I)       Phase 1b runs 0.00 seconds
[03/28 12:43:16     20s] (I)       Usage: 3539 = (1794 H, 1745 V) = (5.84% H, 4.81% V) = (5.382e+04um H, 5.235e+04um V)
[03/28 12:43:16     20s] (I)       
[03/28 12:43:16     20s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.061700e+05um
[03/28 12:43:16     20s] (I)       ============  Phase 1c Route ============
[03/28 12:43:16     20s] (I)       Level2 Grid: 15 x 15
[03/28 12:43:16     20s] (I)       Phase 1c runs 0.00 seconds
[03/28 12:43:16     20s] (I)       Usage: 3539 = (1794 H, 1745 V) = (5.84% H, 4.81% V) = (5.382e+04um H, 5.235e+04um V)
[03/28 12:43:16     20s] (I)       
[03/28 12:43:16     20s] (I)       ============  Phase 1d Route ============
[03/28 12:43:16     20s] (I)       Phase 1d runs 0.00 seconds
[03/28 12:43:16     20s] (I)       Usage: 3539 = (1794 H, 1745 V) = (5.84% H, 4.81% V) = (5.382e+04um H, 5.235e+04um V)
[03/28 12:43:16     20s] (I)       
[03/28 12:43:16     20s] (I)       ============  Phase 1e Route ============
[03/28 12:43:16     20s] (I)       Phase 1e runs 0.00 seconds
[03/28 12:43:16     20s] (I)       Usage: 3539 = (1794 H, 1745 V) = (5.84% H, 4.81% V) = (5.382e+04um H, 5.235e+04um V)
[03/28 12:43:16     20s] (I)       
[03/28 12:43:16     20s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.061700e+05um
[03/28 12:43:16     20s] [NR-eGR] 
[03/28 12:43:16     20s] (I)       ============  Phase 1l Route ============
[03/28 12:43:16     20s] (I)       Phase 1l runs 0.00 seconds
[03/28 12:43:16     20s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/28 12:43:16     20s] (I)       total 2D Cap : 67466 = (30882 H, 36584 V)
[03/28 12:43:16     20s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[03/28 12:43:16     20s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[03/28 12:43:16     20s] (I)       ============= track Assignment ============
[03/28 12:43:16     20s] (I)       extract Global 3D Wires
[03/28 12:43:16     20s] (I)       Extract Global WL : time=0.00
[03/28 12:43:16     20s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[03/28 12:43:16     20s] (I)       Initialization real time=0.00 seconds
[03/28 12:43:16     20s] (I)       Kernel real time=0.01 seconds
[03/28 12:43:16     20s] (I)       End Greedy Track Assignment
[03/28 12:43:16     20s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2247
[03/28 12:43:16     20s] [NR-eGR] Layer2(metal2)(V) length: 5.615115e+04um, number of vias: 3394
[03/28 12:43:16     20s] [NR-eGR] Layer3(metal3)(H) length: 5.648160e+04um, number of vias: 0
[03/28 12:43:16     20s] [NR-eGR] Total length: 1.126328e+05um, number of vias: 5641
[03/28 12:43:16     20s] [NR-eGR] End Peak syMemory usage = 887.2 MB
[03/28 12:43:16     20s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[03/28 12:43:16     20s] GigaOpt: Cleaning up extraction
[03/28 12:43:16     20s] Extraction called for design 'layout_lab_design' of instances=704 and nets=701 using extraction engine 'preRoute' .
[03/28 12:43:16     20s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:16     20s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:16     20s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:16     20s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:16     20s] RCMode: PreRoute
[03/28 12:43:16     20s]       RC Corner Indexes            0   
[03/28 12:43:16     20s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:16     20s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:16     20s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:16     20s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:16     20s] Shrink Factor                : 1.00000
[03/28 12:43:16     20s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:16     20s] Using capacitance table file ...
[03/28 12:43:16     20s] Updating RC grid for preRoute extraction ...
[03/28 12:43:16     20s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:16     20s] Initializing multi-corner resistance tables ...
[03/28 12:43:16     20s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 887.234M)
[03/28 12:43:16     20s] GigaOpt: Cleaning up delay & timing
[03/28 12:43:16     20s] #################################################################################
[03/28 12:43:16     20s] # Design Stage: PreRoute
[03/28 12:43:16     20s] # Design Name: layout_lab_design
[03/28 12:43:16     20s] # Design Mode: 90nm
[03/28 12:43:16     20s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:16     20s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:16     20s] # Signoff Settings: SI Off 
[03/28 12:43:16     20s] #################################################################################
[03/28 12:43:16     20s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:16     20s] Calculate delays in Single mode...
[03/28 12:43:16     20s] Topological Sorting (CPU = 0:00:00.0, MEM = 888.2M, InitMEM = 888.2M)
[03/28 12:43:16     21s] Total number of fetched objects 692
[03/28 12:43:16     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:16     21s] End delay calculation. (MEM=964.625 CPU=0:00:00.4 REAL=0:00:00.0)
[03/28 12:43:16     21s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 964.6M) ***
[03/28 12:43:16     21s] Begin: GigaOpt DRV Optimization (small scale fixing)
[03/28 12:43:16     21s] Info: 16 io nets excluded
[03/28 12:43:16     21s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:16     21s] PhyDesignGrid: maxLocalDensity 0.98
[03/28 12:43:16     21s] ### Creating PhyDesignMc. totSessionCpu=0:00:21.1 mem=964.6M
[03/28 12:43:16     21s] Core basic site is core
[03/28 12:43:16     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:16     21s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:21.1 mem=964.6M
[03/28 12:43:16     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.1 mem=964.6M
[03/28 12:43:16     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.1 mem=964.6M
[03/28 12:43:16     21s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:16     21s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/28 12:43:16     21s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:16     21s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/28 12:43:16     21s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:16     21s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:16     21s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.62 |          0|          0|          0|  15.91  |            |           |
[03/28 12:43:16     21s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/28 12:43:16     21s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.62 |          0|          0|          0|  15.91  |   0:00:00.0|    1040.9M|
[03/28 12:43:16     21s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/28 12:43:16     21s] 
[03/28 12:43:16     21s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1040.9M) ***
[03/28 12:43:16     21s] 
[03/28 12:43:16     21s] End: GigaOpt DRV Optimization (small scale fixing)
[03/28 12:43:16     21s] GigaOpt: Cleaning up delay & timing
[03/28 12:43:16     21s] 
------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=907.4M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.620  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.906%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 907.4M, totSessionCpu=0:00:21 **
[03/28 12:43:16     21s] Effort level <high> specified for reg2reg path_group
[03/28 12:43:16     21s] Reported timing to dir ./timingReports
[03/28 12:43:16     21s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 909.4M, totSessionCpu=0:00:21 **
[03/28 12:43:17     21s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.620  |  4.620  |  5.628  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.906%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 907.4M, totSessionCpu=0:00:21 **
[03/28 12:43:17     21s] *** Finished optDesign ***
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.3 real=0:00:01.9)
[03/28 12:43:17     21s] Info: pop threads available for lower-level modules during optimization.
[03/28 12:43:17     21s] <CMD> clockDesign
[03/28 12:43:17     21s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[03/28 12:43:17     21s] <clockDesign CMD> create_ccopt_clock_tree_spec
[03/28 12:43:17     21s] Creating clock tree spec for modes (timing configs): osu05
[03/28 12:43:17     21s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/28 12:43:17     21s] Reset timing graph...
[03/28 12:43:17     21s] Reset timing graph done.
[03/28 12:43:17     21s] Analyzing clock structure...
[03/28 12:43:17     21s] Analyzing clock structure done.
[03/28 12:43:17     21s] Reset timing graph...
[03/28 12:43:17     21s] Reset timing graph done.
[03/28 12:43:17     21s] Extracting original clock gating for clk...
[03/28 12:43:17     21s]   clock_tree clk contains 135 sinks and 0 clock gates.
[03/28 12:43:17     21s]   Extraction for clk complete.
[03/28 12:43:17     21s] Extracting original clock gating for clk done.
[03/28 12:43:17     21s] Checking clock tree convergence...
[03/28 12:43:17     21s] Checking clock tree convergence done.
[03/28 12:43:17     21s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/28 12:43:17     21s] <clockDesign CMD> ccopt_design -cts
[03/28 12:43:17     21s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/28 12:43:17     21s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/28 12:43:17     21s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[03/28 12:43:17     21s]                          [-input_stack_via_rule <rule_name>]
[03/28 12:43:17     21s]                          [-min_stack_layer <layer>] -name <string>
[03/28 12:43:17     21s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[03/28 12:43:17     21s]                          [-output_stack_via_rule <rule_name>]
[03/28 12:43:17     21s]                          [-shield_side {one_side both_side}] [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[03/28 12:43:17     21s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[03/28 12:43:17     21s]                          [-input_stack_via_rule <rule_name>]
[03/28 12:43:17     21s]                          [-min_stack_layer <layer>] -name <string>
[03/28 12:43:17     21s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[03/28 12:43:17     21s]                          [-output_stack_via_rule <rule_name>]
[03/28 12:43:17     21s]                          [-shield_side {one_side both_side}] [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[03/28 12:43:17     21s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[03/28 12:43:17     21s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[03/28 12:43:17     21s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[03/28 12:43:17     21s] For help on this property run 'set_ccopt_property -help route_type'
[03/28 12:43:17     21s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/28 12:43:17     21s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 854.8M, totSessionCpu=0:00:21 **
[03/28 12:43:17     21s] **ERROR: (IMPCK-9000):	
[03/28 12:43:17     21s] *** Summary of all messages that are not suppressed in this session:
[03/28 12:43:17     21s] Severity  ID               Count  Summary                                  
[03/28 12:43:17     21s] ERROR     IMPCK-9000           1  %s                                       
[03/28 12:43:17     21s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[03/28 12:43:17     21s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[03/28 12:43:17     21s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[03/28 12:43:17     21s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[03/28 12:43:17     21s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[03/28 12:43:17     21s] *** Message Summary: 0 warning(s), 8 error(s)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] <CMD> trialRoute
[03/28 12:43:17     21s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/28 12:43:17     21s] Set wireMPool w/ noThreadCheck
[03/28 12:43:17     21s] *** Starting trialRoute (mem=854.8M) ***
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Using hname+ instead name for net compare
[03/28 12:43:17     21s] There are 0 guide points passed to trialRoute for fixed pins.
[03/28 12:43:17     21s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[03/28 12:43:17     21s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[03/28 12:43:17     21s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 854.8M)
[03/28 12:43:17     21s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Nr of prerouted/Fixed nets = 16
[03/28 12:43:17     21s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[03/28 12:43:17     21s] routingBox: (1200 1500) (2127600 2128500)
[03/28 12:43:17     21s] coreBox:    (350400 351000) (1779600 1761000)
[03/28 12:43:17     21s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=8/13
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=854.8M):
[03/28 12:43:17     21s] Est net length = 1.059e+05um = 5.394e+04H + 5.195e+04V
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.484e+04um 1.100e+05um) = (5369 3662)
[03/28 12:43:17     21s] Obstruct: 2909 = 1422 (17.5%H) + 1487 (18.3%V)
[03/28 12:43:17     21s] Overflow: 26 = 0 (0.00% H) + 26 (0.39% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M):
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.464e+04um 1.100e+05um) = (5352 3662)
[03/28 12:43:17     21s] Overflow: 26 = 0 (0.00% H) + 26 (0.39% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M):
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.444e+04um 1.101e+05um) = (5336 3666)
[03/28 12:43:17     21s] Overflow: 23 = 0 (0.00% H) + 23 (0.34% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M):
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.446e+04um 1.102e+05um) = (5337 3668)
[03/28 12:43:17     21s] Overflow: 21 = 0 (0.00% H) + 21 (0.31% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1a-1d Overflow: 0.00% H + 0.31% V (0:00:00.0 856.8M)

[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M):
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.449e+04um 1.102e+05um) = (5340 3669)
[03/28 12:43:17     21s] Overflow: 17 = 0 (0.00% H) + 17 (0.26% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M):
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.468e+04um 1.105e+05um) = (5356 3678)
[03/28 12:43:17     21s] Overflow: 9 = 0 (0.00% H) + 9 (0.14% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Congestion distribution:
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Remain	cntH		cntV
[03/28 12:43:17     21s] --------------------------------------
[03/28 12:43:17     21s]  -1:	0	 0.00%	9	 0.14%
[03/28 12:43:17     21s] --------------------------------------
[03/28 12:43:17     21s]   0:	0	 0.00%	184	 2.77%
[03/28 12:43:17     21s]   1:	10	 0.15%	234	 3.52%
[03/28 12:43:17     21s]   2:	12	 0.18%	353	 5.32%
[03/28 12:43:17     21s]   3:	98	 1.46%	573	 8.63%
[03/28 12:43:17     21s]   4:	56	 0.84%	619	 9.32%
[03/28 12:43:17     21s]   5:	6529	97.38%	4668	70.30%
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1e-1f Overflow: 0.00% H + 0.14% V (0:00:00.0 856.8M)

[03/28 12:43:17     21s] Global route (cpu=0.0s real=0.0s 856.8M)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] *** After '-updateRemainTrks' operation: 
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Usage: (7.7%H 10.4%V) = (6.468e+04um 1.105e+05um) = (5356 3678)
[03/28 12:43:17     21s] Overflow: 9 = 0 (0.00% H) + 9 (0.14% V)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Phase 1l Overflow: 0.00% H + 0.14% V (0:00:00.0 856.8M)

[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Congestion distribution:
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Remain	cntH		cntV
[03/28 12:43:17     21s] --------------------------------------
[03/28 12:43:17     21s]  -1:	0	 0.00%	9	 0.14%
[03/28 12:43:17     21s] --------------------------------------
[03/28 12:43:17     21s]   0:	0	 0.00%	184	 2.77%
[03/28 12:43:17     21s]   1:	10	 0.15%	234	 3.52%
[03/28 12:43:17     21s]   2:	12	 0.18%	353	 5.32%
[03/28 12:43:17     21s]   3:	98	 1.46%	573	 8.63%
[03/28 12:43:17     21s]   4:	56	 0.84%	619	 9.32%
[03/28 12:43:17     21s]   5:	6529	97.38%	4668	70.30%
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Starting trMTInitAdjWires in ST mode ...
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.1 856.8M) ***
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Using trMTFlushLazyWireDel= 1
[03/28 12:43:17     21s] Not using mpools for CRoute
[03/28 12:43:17     21s] Starting trMTDtrRoute1CleanupA in ST mode ...
[03/28 12:43:17     21s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M)
[03/28 12:43:17     21s] Not using mpools for CRoute
[03/28 12:43:17     21s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M)
[03/28 12:43:17     21s] Starting trMTDtrRoute1CleanupB in ST mode ...
[03/28 12:43:17     21s] Cleanup real= 0:00:00.0
[03/28 12:43:17     21s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=856.8M)
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Total length: 1.095e+05um, number of vias: 4409
[03/28 12:43:17     21s] M1(H) length: 0.000e+00um, number of vias: 2247
[03/28 12:43:17     21s] M2(V) length: 5.624e+04um, number of vias: 2162
[03/28 12:43:17     21s] M3(H) length: 5.322e+04um
[03/28 12:43:17     21s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 856.8M) ***
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Skipping QALenRecalc
[03/28 12:43:17     21s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[03/28 12:43:17     21s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[03/28 12:43:17     21s] *** Finished all Phases (cpu=0:00:00.1 mem=856.8M) ***
[03/28 12:43:17     21s] trMTFlushLazyWireDel was already disabled
[03/28 12:43:17     21s] Starting trMTSprFixZeroViaCodes in ST mode ...
[03/28 12:43:17     21s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[03/28 12:43:17     21s] Starting trMTRemoveAntenna in ST mode ...
[03/28 12:43:17     21s] Peak Memory Usage was 856.8M 
[03/28 12:43:17     21s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.2
[03/28 12:43:17     21s]   TrialRoute full (called 2x) runtime= 0:00:00.2
[03/28 12:43:17     21s]   GlbRouteEst (called once) runtime= 0:00:00.0
[03/28 12:43:17     21s] *** Finished trialRoute (cpu=0:00:00.1 mem=856.8M) ***
[03/28 12:43:17     21s] 
[03/28 12:43:17     21s] Set wireMPool w/ threadCheck
[03/28 12:43:17     21s] <CMD> timeDesign -postCTS
[03/28 12:43:17     21s] Start to check current routing status for nets...
[03/28 12:43:17     21s] Using hname+ instead name for net compare
[03/28 12:43:17     21s] All nets are already routed correctly.
[03/28 12:43:17     21s] End to check current routing status for nets (mem=855.3M)
[03/28 12:43:17     21s] Extraction called for design 'layout_lab_design' of instances=704 and nets=701 using extraction engine 'preRoute' .
[03/28 12:43:17     21s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:17     21s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:17     21s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:17     21s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:17     21s] RCMode: PreRoute
[03/28 12:43:17     21s]       RC Corner Indexes            0   
[03/28 12:43:17     21s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:17     21s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:17     21s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:17     21s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:17     21s] Shrink Factor                : 1.00000
[03/28 12:43:17     21s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:17     21s] Using capacitance table file ...
[03/28 12:43:17     21s] Updating RC grid for preRoute extraction ...
[03/28 12:43:17     21s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:17     21s] Initializing multi-corner resistance tables ...
[03/28 12:43:17     21s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 855.273M)
[03/28 12:43:17     21s] Effort level <high> specified for reg2reg path_group
[03/28 12:43:17     21s] #################################################################################
[03/28 12:43:17     21s] # Design Stage: PreRoute
[03/28 12:43:17     21s] # Design Name: layout_lab_design
[03/28 12:43:17     21s] # Design Mode: 90nm
[03/28 12:43:17     21s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:17     21s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:17     21s] # Signoff Settings: SI Off 
[03/28 12:43:17     21s] #################################################################################
[03/28 12:43:17     21s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:17     21s] Calculate delays in Single mode...
[03/28 12:43:17     21s] Topological Sorting (CPU = 0:00:00.0, MEM = 861.6M, InitMEM = 861.6M)
[03/28 12:43:17     21s] Total number of fetched objects 692
[03/28 12:43:17     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:17     21s] End delay calculation. (MEM=934.93 CPU=0:00:00.1 REAL=0:00:00.0)
[03/28 12:43:17     21s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 934.9M) ***
[03/28 12:43:17     21s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:21.9 mem=934.9M)
[03/28 12:43:18     21s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.758  |  2.758  |  5.479  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.906%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[03/28 12:43:18     21s] Total CPU time: 0.46 sec
[03/28 12:43:18     21s] Total Real time: 1.0 sec
[03/28 12:43:18     21s] Total Memory Usage: 877.6875 Mbytes
[03/28 12:43:18     21s] <CMD> setExtractRCMode -assumeMetFill
[03/28 12:43:18     21s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/28 12:43:18     21s] Type 'man IMPEXT-3493' for more detail.
[03/28 12:43:18     21s] <CMD> extractRC -outfile encounter.cap
[03/28 12:43:18     21s] Extraction called for design 'layout_lab_design' of instances=704 and nets=701 using extraction engine 'preRoute' .
[03/28 12:43:18     21s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:18     21s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:18     21s] PreRoute RC Extraction called for design layout_lab_design.
[03/28 12:43:18     21s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:18     21s] RCMode: PreRoute, with Assume Metal Fill 1.00
[03/28 12:43:18     21s]       RC Corner Indexes            0   
[03/28 12:43:18     21s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:18     21s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:18     21s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:18     21s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:18     21s] Shrink Factor                : 1.00000
[03/28 12:43:18     21s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/28 12:43:18     21s] RC extraction is honoring NDR for assume metal fill.
[03/28 12:43:18     21s] Using capacitance table file ...
[03/28 12:43:18     21s] Updating RC grid for preRoute extraction ...
[03/28 12:43:18     21s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:18     21s] Initializing multi-corner resistance tables ...
[03/28 12:43:18     21s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 877.688M)
[03/28 12:43:18     22s] <CMD> setOptMode -yieldEffort none
[03/28 12:43:18     22s] <CMD> setOptMode -highEffort
[03/28 12:43:18     22s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[03/28 12:43:18     22s] <CMD> setOptMode -maxDensity 0.95
[03/28 12:43:18     22s] <CMD> setOptMode -drcMargin 0.0
[03/28 12:43:18     22s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[03/28 12:43:18     22s] <CMD> setOptMode -noSimplifyNetlist
[03/28 12:43:18     22s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[03/28 12:43:18     22s] <CMD> optDesign -postCTS -hold
[03/28 12:43:18     22s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/28 12:43:18     22s] GigaOpt running with 1 threads.
[03/28 12:43:18     22s] Info: 1 threads available for lower-level modules during optimization.
[03/28 12:43:18     22s] #spOpts: mergeVia=F 
[03/28 12:43:18     22s] Core basic site is core
[03/28 12:43:18     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:18     22s] #spOpts: mergeVia=F 
[03/28 12:43:18     22s] #spOpts: mergeVia=F 
[03/28 12:43:18     22s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/28 12:43:18     22s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/28 12:43:18     22s] 			Cell PADVDD is dont_touch but not dont_use
[03/28 12:43:18     22s] 			Cell PADNC is dont_touch but not dont_use
[03/28 12:43:18     22s] 			Cell PADGND is dont_touch but not dont_use
[03/28 12:43:18     22s] 			Cell PADFC is dont_touch but not dont_use
[03/28 12:43:18     22s] 	...
[03/28 12:43:18     22s] 	Reporting only the 20 first cells found...
[03/28 12:43:18     22s] 
[03/28 12:43:18     22s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 869.3M, totSessionCpu=0:00:22 **
[03/28 12:43:18     22s] *** optDesign -postCTS ***
[03/28 12:43:18     22s] DRC Margin: user margin 0.0
[03/28 12:43:18     22s] Hold Target Slack: user slack 0
[03/28 12:43:18     22s] Setup Target Slack: user slack 0;
[03/28 12:43:18     22s] setUsefulSkewMode -ecoRoute false
[03/28 12:43:18     22s] Summary for sequential cells idenfication: 
[03/28 12:43:18     22s] Identified SBFF number: 3
[03/28 12:43:18     22s] Identified MBFF number: 0
[03/28 12:43:18     22s] Not identified SBFF number: 0
[03/28 12:43:18     22s] Not identified MBFF number: 0
[03/28 12:43:18     22s] Number of sequential cells which are not FFs: 1
[03/28 12:43:18     22s] 
[03/28 12:43:18     22s] Start to check current routing status for nets...
[03/28 12:43:18     22s] Using hname+ instead name for net compare
[03/28 12:43:18     22s] All nets are already routed correctly.
[03/28 12:43:18     22s] End to check current routing status for nets (mem=869.3M)
[03/28 12:43:18     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.1 mem=936.1M
[03/28 12:43:18     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.2 mem=936.1M
[03/28 12:43:18     22s] Compute RC Scale Done ...
[03/28 12:43:18     22s] *info: All cells identified as Buffer and Delay cells:
[03/28 12:43:18     22s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[03/28 12:43:18     22s] *info: ------------------------------------------------------------------
[03/28 12:43:18     22s] *info: (dly) CLKBUF3           -  osu05_stdcells
[03/28 12:43:18     22s] *info: (dly) CLKBUF2           -  osu05_stdcells
[03/28 12:43:18     22s] *info: (buf) BUFX2             -  osu05_stdcells
[03/28 12:43:18     22s] *info: (buf) BUFX4             -  osu05_stdcells
[03/28 12:43:18     22s] *info: (buf) CLKBUF1           -  osu05_stdcells
[03/28 12:43:18     22s] PhyDesignGrid: maxLocalDensity 0.98
[03/28 12:43:18     22s] ### Creating PhyDesignMc. totSessionCpu=0:00:22.3 mem=982.8M
[03/28 12:43:18     22s] #spOpts: mergeVia=F 
[03/28 12:43:18     22s] Core basic site is core
[03/28 12:43:18     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:18     22s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:22.3 mem=982.8M
[03/28 12:43:18     22s] GigaOpt Hold Optimizer is used
[03/28 12:43:18     22s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:22.3 mem=982.8M ***
[03/28 12:43:18     22s] Effort level <high> specified for reg2reg path_group
[03/28 12:43:18     22s] **INFO: Starting Blocking QThread with 1 CPU
[03/28 12:43:18     22s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/28 12:43:18     22s] #################################################################################
[03/28 12:43:18     22s] # Design Stage: PreRoute
[03/28 12:43:18     22s] # Design Name: layout_lab_design
[03/28 12:43:18     22s] # Design Mode: 90nm
[03/28 12:43:18     22s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:18     22s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:18     22s] # Signoff Settings: SI Off 
[03/28 12:43:18     22s] #################################################################################
[03/28 12:43:18     22s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:18     22s] Calculate delays in Single mode...
[03/28 12:43:18     22s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/28 12:43:18     22s] Total number of fetched objects 692
[03/28 12:43:18     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:18     22s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/28 12:43:18     22s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[03/28 12:43:18     22s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[03/28 12:43:18     22s] 
[03/28 12:43:18     22s] Active hold views:
[03/28 12:43:18     22s]  osu05
[03/28 12:43:18     22s]   Dominating endpoints: 0
[03/28 12:43:18     22s]   Dominating TNS: -0.000
[03/28 12:43:18     22s] 
[03/28 12:43:18     22s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[03/28 12:43:18     22s] Done building hold timer [2003 node(s), 2457 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[03/28 12:43:18     22s]  
_______________________________________________________________________
[03/28 12:43:18     22s] #################################################################################
[03/28 12:43:18     22s] # Design Stage: PreRoute
[03/28 12:43:18     22s] # Design Name: layout_lab_design
[03/28 12:43:18     22s] # Design Mode: 90nm
[03/28 12:43:18     22s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:18     22s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:18     22s] # Signoff Settings: SI Off 
[03/28 12:43:18     22s] #################################################################################
[03/28 12:43:18     22s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:18     22s] Calculate delays in Single mode...
[03/28 12:43:18     22s] Topological Sorting (CPU = 0:00:00.0, MEM = 980.8M, InitMEM = 980.8M)
[03/28 12:43:18     22s] Total number of fetched objects 692
[03/28 12:43:18     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:18     22s] End delay calculation. (MEM=996.945 CPU=0:00:00.1 REAL=0:00:00.0)
[03/28 12:43:18     22s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 996.9M) ***
[03/28 12:43:18     22s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:22.5 mem=996.9M)
[03/28 12:43:18     22s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:22.5 mem=996.9M ***
[03/28 12:43:19     22s] *info: category slack lower bound [L 0.0] default
[03/28 12:43:19     22s] *info: category slack lower bound [H 0.0] reg2reg 
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s]          WNS    reg2regWNS
[03/28 12:43:19     22s]     2.208 ns      2.208 ns
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s] Restoring autoHoldViews:  osu05
[03/28 12:43:19     22s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.207  |  2.207  |  5.224  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.538  | -0.913  | -1.538  |
|           TNS (ns):|-104.079 | -5.163  |-100.714 |
|    Violating Paths:|   133   |   19    |   117   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.906%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/28 12:43:19     22s] Identified SBFF number: 3
[03/28 12:43:19     22s] Identified MBFF number: 0
[03/28 12:43:19     22s] Not identified SBFF number: 0
[03/28 12:43:19     22s] Not identified MBFF number: 0
[03/28 12:43:19     22s] Number of sequential cells which are not FFs: 1
[03/28 12:43:19     22s] 
[03/28 12:43:19     22s] Summary for sequential cells idenfication: 
[03/28 12:43:19     22s] Identified SBFF number: 3
[03/28 12:43:19     22s] Identified MBFF number: 0
[03/28 12:43:19     22s] Not identified SBFF number: 0
[03/28 12:43:19     22s] Not identified MBFF number: 0
[03/28 12:43:19     22s] Number of sequential cells which are not FFs: 1
[03/28 12:43:19     22s] 
[03/28 12:43:19     22s] 
[03/28 12:43:19     22s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[03/28 12:43:19     22s] *Info: worst delay setup view: osu05
[03/28 12:43:19     22s] Footprint list for hold buffering (delay unit: ps)
[03/28 12:43:19     22s] =================================================================
[03/28 12:43:19     22s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/28 12:43:19     22s] ------------------------------------------------------------------
[03/28 12:43:19     22s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[03/28 12:43:19     22s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[03/28 12:43:19     22s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[03/28 12:43:19     22s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[03/28 12:43:19     22s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[03/28 12:43:19     22s] =================================================================
[03/28 12:43:19     22s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 912.5M, totSessionCpu=0:00:23 **
[03/28 12:43:19     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.7 mem=912.5M
[03/28 12:43:19     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.7 mem=912.5M
[03/28 12:43:19     22s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[03/28 12:43:19     22s] *info: Run optDesign holdfix with 1 thread.
[03/28 12:43:19     22s] Info: 16 io nets excluded
[03/28 12:43:19     22s] Info: 2 clock nets excluded from IPO operation.
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s]    Hold Timing Summary  - Initial 
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s]  Target slack: 0.000 ns
[03/28 12:43:19     22s] View: osu05 
[03/28 12:43:19     22s] 	WNS: -1.405 
[03/28 12:43:19     22s] 	TNS: -25.233 
[03/28 12:43:19     22s] 	VP: 74 
[03/28 12:43:19     22s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s]    Setup Timing Summary  - Initial 
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s]  Target slack: 0.000 ns
[03/28 12:43:19     22s] View: osu05 
[03/28 12:43:19     22s] 	WNS: 2.208 
[03/28 12:43:19     22s] 	TNS: 0.000 
[03/28 12:43:19     22s] 	VP: 0 
[03/28 12:43:19     22s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D 
[03/28 12:43:19     22s] --------------------------------------------------- 
[03/28 12:43:19     22s] PhyDesignGrid: maxLocalDensity 0.98
[03/28 12:43:19     22s] ### Creating PhyDesignMc. totSessionCpu=0:00:22.7 mem=1046.0M
[03/28 12:43:19     22s] #spOpts: mergeVia=F 
[03/28 12:43:19     22s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:22.7 mem=1046.0M
[03/28 12:43:19     22s] 
[03/28 12:43:19     22s] *** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:22.7 mem=1046.0M density=15.906% ***
[03/28 12:43:19     22s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[03/28 12:43:19     22s] 
[03/28 12:43:19     22s] Phase I ......
[03/28 12:43:19     22s] *info: Multithread Hold Batch Commit is enabled
[03/28 12:43:19     22s] *info: Levelized Batch Commit is enabled
[03/28 12:43:19     22s] Executing transform: ECO Safe Resize
[03/28 12:43:19     22s] +-----------------------------------------------------------------------------------------------+
[03/28 12:43:19     22s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[03/28 12:43:19     22s] +-----------------------------------------------------------------------------------------------+
[03/28 12:43:19     22s] Worst hold path end point:
[03/28 12:43:19     22s]   I0/LD/CTRL/curr_state_reg[2]/D
[03/28 12:43:19     22s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[03/28 12:43:19     22s] |   0|  -1.405|   -25.23|      74|          0|       0(     0)|    15.91%|   0:00:01.0|  1046.0M|
[03/28 12:43:19     22s] Worst hold path end point:
[03/28 12:43:19     22s]   I0/LD/CTRL/curr_state_reg[2]/D
[03/28 12:43:19     22s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[03/28 12:43:19     22s] |   1|  -1.405|   -25.23|      74|          0|       0(     0)|    15.91%|   0:00:01.0|  1046.0M|
[03/28 12:43:19     22s] +-----------------------------------------------------------------------------------------------+
[03/28 12:43:19     22s] Executing transform: AddBuffer + LegalResize
[03/28 12:43:19     22s] +-----------------------------------------------------------------------------------------------+
[03/28 12:43:19     22s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[03/28 12:43:19     22s] +-----------------------------------------------------------------------------------------------+
[03/28 12:43:19     22s] Worst hold path end point:
[03/28 12:43:19     22s]   I0/LD/CTRL/curr_state_reg[2]/D
[03/28 12:43:19     22s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[03/28 12:43:19     22s] |   0|  -1.405|   -25.23|      74|          0|       0(     0)|    15.91%|   0:00:01.0|  1046.0M|
[03/28 12:43:19     22s] Worst hold path end point:
[03/28 12:43:19     22s]   I0/LD/CTRL/curr_state_reg[2]/D
[03/28 12:43:19     22s]     net: I0/LD/CTRL/FE_PHN45_n94 (nrTerm=2)
[03/28 12:43:19     22s] |   1|  -0.779|    -3.00|      20|         21|       0(     0)|    16.98%|   0:00:01.0|  1050.8M|
[03/28 12:43:19     23s] Worst hold path end point:
[03/28 12:43:19     23s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D
[03/28 12:43:19     23s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91 (nrTerm=2)
[03/28 12:43:19     23s] |   2|   0.008|     0.00|       0|          7|       0(     0)|    17.25%|   0:00:01.0|  1050.8M|
[03/28 12:43:19     23s] +-----------------------------------------------------------------------------------------------+
[03/28 12:43:19     23s] 
[03/28 12:43:19     23s] *info:    Total 28 cells added for Phase I
[03/28 12:43:19     23s] --------------------------------------------------- 
[03/28 12:43:19     23s]    Hold Timing Summary  - Phase I 
[03/28 12:43:19     23s] --------------------------------------------------- 
[03/28 12:43:19     23s]  Target slack: 0.000 ns
[03/28 12:43:19     23s] View: osu05 
[03/28 12:43:19     23s] 	WNS: 0.008 
[03/28 12:43:19     23s] 	TNS: 0.000 
[03/28 12:43:19     23s] 	VP: 0 
[03/28 12:43:19     23s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D 
[03/28 12:43:19     23s] --------------------------------------------------- 
[03/28 12:43:19     23s]    Setup Timing Summary  - Phase I 
[03/28 12:43:19     23s] --------------------------------------------------- 
[03/28 12:43:19     23s]  Target slack: 0.000 ns
[03/28 12:43:19     23s] View: osu05 
[03/28 12:43:19     23s] 	WNS: 2.208 
[03/28 12:43:19     23s] 	TNS: 0.000 
[03/28 12:43:19     23s] 	VP: 0 
[03/28 12:43:19     23s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D 
[03/28 12:43:19     23s] --------------------------------------------------- 
[03/28 12:43:19     23s] 
[03/28 12:43:19     23s] *** Finished Core Fixing (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:23.1 mem=1050.8M density=17.254% ***
[03/28 12:43:19     23s] *info:
[03/28 12:43:19     23s] *info: Added a total of 28 cells to fix/reduce hold violation
[03/28 12:43:19     23s] *info:          in which 22 termBuffering
[03/28 12:43:19     23s] *info:
[03/28 12:43:20     23s] *info: Summary: 
[03/28 12:43:20     23s] *info:            5 cells of type 'BUFX2' (3.0, 	9.254) used
[03/28 12:43:20     23s] *info:            1 cell  of type 'BUFX4' (4.0, 	4.642) used
[03/28 12:43:20     23s] *info:            4 cells of type 'CLKBUF2' (13.0, 	4.614) used
[03/28 12:43:20     23s] *info:           18 cells of type 'CLKBUF3' (17.0, 	4.619) used
[03/28 12:43:20     23s] *info:
[03/28 12:43:20     23s] *** Starting refinePlace (0:00:23.1 mem=1066.8M) ***
[03/28 12:43:20     23s] Total net bbox length = 8.944e+04 (4.633e+04 4.311e+04) (ext = 6.981e+03)
[03/28 12:43:20     23s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/28 12:43:20     23s] Type 'man IMPSP-5140' for more detail.
[03/28 12:43:20     23s] **WARN: (IMPSP-315):	Found 700 instances insts with no PG Term connections.
[03/28 12:43:20     23s] Type 'man IMPSP-315' for more detail.
[03/28 12:43:20     23s] Starting refinePlace ...
[03/28 12:43:20     23s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:20     23s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[03/28 12:43:20     23s] Density distribution unevenness ratio = 45.355%
[03/28 12:43:20     23s]   Spread Effort: high, pre-route mode, useDDP on.
[03/28 12:43:20     23s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1066.8MB) @(0:00:23.1 - 0:00:23.1).
[03/28 12:43:20     23s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:20     23s] wireLenOptFixPriorityInst 0 inst fixed
[03/28 12:43:20     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:20     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1066.8MB) @(0:00:23.1 - 0:00:23.1).
[03/28 12:43:20     23s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/28 12:43:20     23s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1066.8MB
[03/28 12:43:20     23s] Statistics of distance of Instance movement in refine placement:
[03/28 12:43:20     23s]   maximum (X+Y) =         0.00 um
[03/28 12:43:20     23s]   mean    (X+Y) =         0.00 um
[03/28 12:43:20     23s] Summary Report:
[03/28 12:43:20     23s] Instances move: 0 (out of 692 movable)
[03/28 12:43:20     23s] Instances flipped: 0
[03/28 12:43:20     23s] Mean displacement: 0.00 um
[03/28 12:43:20     23s] Max displacement: 0.00 um 
[03/28 12:43:20     23s] Total instances moved : 0
[03/28 12:43:20     23s] Total net bbox length = 8.944e+04 (4.633e+04 4.311e+04) (ext = 6.981e+03)
[03/28 12:43:20     23s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1066.8MB
[03/28 12:43:20     23s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1066.8MB) @(0:00:23.1 - 0:00:23.1).
[03/28 12:43:20     23s] *** Finished refinePlace (0:00:23.1 mem=1066.8M) ***
[03/28 12:43:20     23s] *** maximum move = 0.00 um ***
[03/28 12:43:20     23s] *** Finished re-routing un-routed nets (1066.8M) ***
[03/28 12:43:20     23s] 
[03/28 12:43:20     23s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1066.8M) ***
[03/28 12:43:20     23s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.8 real=0:00:02.0 totSessionCpu=0:00:23.1 mem=1066.8M density=17.254%) ***
[03/28 12:43:20     23s] *** Steiner Routed Nets: 9.306%; Threshold: 100; Threshold for Hold: 100
[03/28 12:43:20     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.1 mem=917.2M
[03/28 12:43:20     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.1 mem=917.2M
[03/28 12:43:20     23s] Re-routed 0 nets
[03/28 12:43:20     23s] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/28 12:43:20     23s] Summary for sequential cells idenfication: 
[03/28 12:43:20     23s] Identified SBFF number: 3
[03/28 12:43:20     23s] Identified MBFF number: 0
[03/28 12:43:20     23s] Not identified SBFF number: 0
[03/28 12:43:20     23s] Not identified MBFF number: 0
[03/28 12:43:20     23s] Number of sequential cells which are not FFs: 1
[03/28 12:43:20     23s] 
[03/28 12:43:20     23s] Summary for sequential cells idenfication: 
[03/28 12:43:20     23s] Identified SBFF number: 3
[03/28 12:43:20     23s] Identified MBFF number: 0
[03/28 12:43:20     23s] Not identified SBFF number: 0
[03/28 12:43:20     23s] Not identified MBFF number: 0
[03/28 12:43:20     23s] Number of sequential cells which are not FFs: 1
[03/28 12:43:20     23s] 
[03/28 12:43:20     23s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[03/28 12:43:20     23s] GigaOpt: Skipping postEco optimization
[03/28 12:43:20     23s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[03/28 12:43:20     23s] GigaOpt: Skipping nonLegal postEco optimization
[03/28 12:43:20     23s] *** Steiner Routed Nets: 9.306%; Threshold: 100; Threshold for Hold: 100
[03/28 12:43:20     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.1 mem=917.2M
[03/28 12:43:20     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.1 mem=917.2M
[03/28 12:43:20     23s] Re-routed 0 nets
[03/28 12:43:20     23s] Reported timing to dir ./timingReports
[03/28 12:43:20     23s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 911.2M, totSessionCpu=0:00:23 **
[03/28 12:43:20     23s] **INFO: Starting Blocking QThread with 1 CPU
[03/28 12:43:20     23s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/28 12:43:20     23s] #################################################################################
[03/28 12:43:20     23s] # Design Stage: PreRoute
[03/28 12:43:20     23s] # Design Name: layout_lab_design
[03/28 12:43:20     23s] # Design Mode: 90nm
[03/28 12:43:20     23s] # Analysis Mode: MMMC Non-OCV 
[03/28 12:43:20     23s] # Parasitics Mode: No SPEF/RCDB
[03/28 12:43:20     23s] # Signoff Settings: SI Off 
[03/28 12:43:20     23s] #################################################################################
[03/28 12:43:20     23s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:20     23s] Calculate delays in Single mode...
[03/28 12:43:20     23s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/28 12:43:20     23s] Total number of fetched objects 720
[03/28 12:43:20     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:20     23s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/28 12:43:20     23s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[03/28 12:43:20     23s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[03/28 12:43:20     23s]  
_______________________________________________________________________
[03/28 12:43:21     23s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.207  |  2.207  |  4.964  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.538  | -0.106  | -1.538  |
|           TNS (ns):| -79.091 | -0.245  | -78.845 |
|    Violating Paths:|   63    |    4    |   59    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.254%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.3, REAL=0:00:04.0, MEM=913.2M
[03/28 12:43:24     23s] **optDesign ... cpu = 0:00:01, real = 0:00:06, mem = 911.2M, totSessionCpu=0:00:23 **
[03/28 12:43:24     23s] *** Finished optDesign ***
[03/28 12:43:24     23s] 
[03/28 12:43:24     23s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:06.1)
[03/28 12:43:24     23s] Info: pop threads available for lower-level modules during optimization.
[03/28 12:43:24     23s] <CMD> optDesign -postCTS -drv
[03/28 12:43:24     23s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/28 12:43:24     23s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[03/28 12:43:24     23s] Core basic site is core
[03/28 12:43:24     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:24     23s] #spOpts: mergeVia=F 
[03/28 12:43:24     23s] GigaOpt running with 1 threads.
[03/28 12:43:24     23s] Info: 1 threads available for lower-level modules during optimization.
[03/28 12:43:24     23s] #spOpts: mergeVia=F 
[03/28 12:43:24     23s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/28 12:43:24     23s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/28 12:43:24     23s] 			Cell PADVDD is dont_touch but not dont_use
[03/28 12:43:24     23s] 			Cell PADNC is dont_touch but not dont_use
[03/28 12:43:24     23s] 			Cell PADGND is dont_touch but not dont_use
[03/28 12:43:24     23s] 			Cell PADFC is dont_touch but not dont_use
[03/28 12:43:24     23s] 	...
[03/28 12:43:24     23s] 	Reporting only the 20 first cells found...
[03/28 12:43:24     23s] 
[03/28 12:43:24     23s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 890.2M, totSessionCpu=0:00:24 **
[03/28 12:43:24     23s] *** optDesign -postCTS ***
[03/28 12:43:24     23s] DRC Margin: user margin 0.0; extra margin 0.2
[03/28 12:43:24     23s] Hold Target Slack: user slack 0
[03/28 12:43:24     23s] Setup Target Slack: user slack 0; extra slack 0.1
[03/28 12:43:24     23s] setUsefulSkewMode -ecoRoute false
[03/28 12:43:24     23s] Multi-VT timing optimization disabled based on library information.
[03/28 12:43:24     23s] Summary for sequential cells idenfication: 
[03/28 12:43:24     23s] Identified SBFF number: 3
[03/28 12:43:24     23s] Identified MBFF number: 0
[03/28 12:43:24     23s] Not identified SBFF number: 0
[03/28 12:43:24     23s] Not identified MBFF number: 0
[03/28 12:43:24     23s] Number of sequential cells which are not FFs: 1
[03/28 12:43:24     23s] 
[03/28 12:43:24     23s] Start to check current routing status for nets...
[03/28 12:43:24     23s] Using hname+ instead name for net compare
[03/28 12:43:24     23s] All nets are already routed correctly.
[03/28 12:43:24     23s] End to check current routing status for nets (mem=890.2M)
[03/28 12:43:24     23s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.207  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.254%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 884.2M, totSessionCpu=0:00:24 **
[03/28 12:43:25     23s] PhyDesignGrid: maxLocalDensity 0.98
[03/28 12:43:25     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.6 mem=884.2M
[03/28 12:43:25     23s] #spOpts: mergeVia=F 
[03/28 12:43:25     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.6 mem=884.2M
[03/28 12:43:25     23s] *** Starting optimizing excluded clock nets MEM= 884.2M) ***
[03/28 12:43:25     23s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 884.2M) ***
[03/28 12:43:25     23s] *** Starting optimizing excluded clock nets MEM= 884.2M) ***
[03/28 12:43:25     23s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 884.2M) ***
[03/28 12:43:25     23s] Effort level <high> specified for reg2reg path_group
[03/28 12:43:25     23s] Reported timing to dir ./timingReports
[03/28 12:43:25     23s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 886.2M, totSessionCpu=0:00:24 **
[03/28 12:43:25     23s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.207  |  2.207  |  4.964  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.254%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 884.2M, totSessionCpu=0:00:24 **
[03/28 12:43:25     23s] *** Finished optDesign ***
[03/28 12:43:25     23s] 
[03/28 12:43:25     23s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.4 real=0:00:01.4)
[03/28 12:43:25     23s] Info: pop threads available for lower-level modules during optimization.
[03/28 12:43:25     23s] <CMD> all_hold_analysis_views
[03/28 12:43:25     23s] <CMD> all_setup_analysis_views
[03/28 12:43:25     23s] <CMD> getPlaceMode -doneQuickCTS -quiet
[03/28 12:43:25     23s] Checking spec file integrity...
[03/28 12:43:25     23s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[03/28 12:43:25     23s] a) clock tree synthesis is not yet run, or
[03/28 12:43:25     23s] b) clock specification file does not contain AutoCTSRootPin statement, or
[03/28 12:43:25     23s] c) clock specification file mis-spelled clock name
[03/28 12:43:25     23s] 
[03/28 12:43:25     23s] Please correct above error(s) before running CTS.
[03/28 12:43:25     23s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=884.2M) ***
[03/28 12:43:25     23s] <CMD> addFiller -cell FILL
[03/28 12:43:25     23s] Core basic site is core
[03/28 12:43:25     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:25     23s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/28 12:43:25     24s] *INFO: Adding fillers to top-module.
[03/28 12:43:26     24s] *INFO:   Added 23140 filler insts (cell FILL / prefix FILLER).
[03/28 12:43:26     24s] *INFO: Total 23140 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[03/28 12:43:26     24s] For 23140 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[03/28 12:43:26     24s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[03/28 12:43:26     24s] <CMD> globalNetConnect vdd -type tiehi
[03/28 12:43:26     24s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[03/28 12:43:26     24s] <CMD> globalNetConnect gnd -type tielo
[03/28 12:43:26     24s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[03/28 12:43:26     24s] <CMD> sroute
[03/28 12:43:26     24s] #- Begin sroute (date=03/28 12:43:26, mem=885.2M)
[03/28 12:43:26     24s] *** Begin SPECIAL ROUTE on Thu Mar 28 12:43:26 2024 ***
[03/28 12:43:26     24s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg154/ece337/Lab10
[03/28 12:43:26     24s] SPECIAL ROUTE ran on machine: cparch11.ecn.purdue.edu (Linux 3.10.0-1160.108.1.el7.x86_64 x86_64 1.65Ghz)
[03/28 12:43:26     24s] 
[03/28 12:43:26     24s] Begin option processing ...
[03/28 12:43:26     24s] srouteConnectPowerBump set to false
[03/28 12:43:26     24s] routeSpecial set to true
[03/28 12:43:26     24s] srouteConnectConverterPin set to false
[03/28 12:43:26     24s] srouteFollowCorePinEnd set to 3
[03/28 12:43:26     24s] srouteJogControl set to "preferWithChanges differentLayer"
[03/28 12:43:26     24s] sroutePadPinAllPorts set to true
[03/28 12:43:26     24s] sroutePreserveExistingRoutes set to true
[03/28 12:43:26     24s] srouteRoutePowerBarPortOnBothDir set to true
[03/28 12:43:26     24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1741.00 megs.
[03/28 12:43:26     24s] 
[03/28 12:43:26     24s] Reading DB technology information...
[03/28 12:43:26     24s] Finished reading DB technology information.
[03/28 12:43:26     24s] Reading floorplan and netlist information...
[03/28 12:43:26     24s] Finished reading floorplan and netlist information.
[03/28 12:43:26     24s] Read in 6 layers, 3 routing layers, 0 overlap layer
[03/28 12:43:26     24s] Read in 39 macros, 27 used
[03/28 12:43:26     24s] Read in 23872 components
[03/28 12:43:26     24s]   23832 core components: 0 unplaced, 23832 placed, 0 fixed
[03/28 12:43:26     24s]   32 pad components: 0 unplaced, 32 placed, 0 fixed
[03/28 12:43:26     24s]   8 other components: 0 unplaced, 8 placed, 0 fixed
[03/28 12:43:26     24s] Read in 16 logical pins
[03/28 12:43:26     24s] Read in 16 nets
[03/28 12:43:26     24s] Read in 2 special nets, 2 routed
[03/28 12:43:26     24s] Read in 47672 terminals
[03/28 12:43:26     24s] Begin power routing ...
[03/28 12:43:26     24s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/28 12:43:26     24s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/28 12:43:26     24s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[03/28 12:43:26     24s] CPU time for FollowPin 0 seconds
[03/28 12:43:26     24s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[03/28 12:43:27     24s] CPU time for FollowPin 0 seconds
[03/28 12:43:27     24s]   Number of IO ports routed: 7  open: 1
[03/28 12:43:27     24s]   Number of Block ports routed: 0
[03/28 12:43:27     24s]   Number of Stripe ports routed: 0
[03/28 12:43:27     24s]   Number of Core ports routed: 0
[03/28 12:43:27     24s]   Number of Pad ports routed: 0
[03/28 12:43:27     24s]   Number of Power Bump ports routed: 0
[03/28 12:43:27     24s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1764.00 megs.
[03/28 12:43:27     24s] 
[03/28 12:43:27     24s] 
[03/28 12:43:27     24s] 
[03/28 12:43:27     24s]  Begin updating DB with routing results ...
[03/28 12:43:27     24s]  Updating DB with 8 via definition ...
[03/28 12:43:27     24s] 
sroute post-processing starts at Thu Mar 28 12:43:27 2024
The viaGen is rebuilding shadow vias for net gnd.
[03/28 12:43:27     24s] sroute post-processing ends at Thu Mar 28 12:43:27 2024

sroute post-processing starts at Thu Mar 28 12:43:27 2024
The viaGen is rebuilding shadow vias for net vdd.
[03/28 12:43:27     24s] sroute post-processing ends at Thu Mar 28 12:43:27 2024
sroute created 11 wires.
[03/28 12:43:27     24s] ViaGen created 7 vias and deleted 0 via to avoid violation.
[03/28 12:43:27     24s] +--------+----------------+----------------+
[03/28 12:43:27     24s] |  Layer |     Created    |     Deleted    |
[03/28 12:43:27     24s] +--------+----------------+----------------+
[03/28 12:43:27     24s] | metal1 |        9       |       NA       |
[03/28 12:43:27     24s] |   via  |        7       |        0       |
[03/28 12:43:27     24s] | metal2 |        2       |       NA       |
[03/28 12:43:27     24s] +--------+----------------+----------------+
[03/28 12:43:27     24s] #- End sroute (date=03/28 12:43:27, total cpu=0:00:00.8, real=0:00:01.0, peak res=908.1M, current mem=908.1M)
[03/28 12:43:27     24s] <CMD> globalDetailRoute
[03/28 12:43:27     24s] 
[03/28 12:43:27     24s] globalDetailRoute
[03/28 12:43:27     24s] 
[03/28 12:43:27     24s] #Start globalDetailRoute on Thu Mar 28 12:43:27 2024
[03/28 12:43:27     24s] #
[03/28 12:43:27     24s] ### Net info: total nets: 729
[03/28 12:43:27     24s] ### Net info: dirty nets: 51
[03/28 12:43:27     24s] ### Net info: marked as disconnected nets: 0
[03/28 12:43:27     24s] ### Net info: fully routed nets: 0
[03/28 12:43:27     24s] ### Net info: trivial (single pin) nets: 0
[03/28 12:43:27     24s] ### Net info: unrouted nets: 729
[03/28 12:43:27     24s] ### Net info: re-extraction nets: 0
[03/28 12:43:27     24s] ### Net info: ignored nets: 0
[03/28 12:43:27     24s] ### Net info: skip routing nets: 0
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:27     24s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[03/28 12:43:27     24s] #Start routing data preparation.
[03/28 12:43:27     24s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
[03/28 12:43:27     24s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
[03/28 12:43:27     24s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
[03/28 12:43:27     24s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
[03/28 12:43:27     24s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
[03/28 12:43:27     24s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
[03/28 12:43:27     24s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
[03/28 12:43:27     24s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
[03/28 12:43:27     24s] #Minimum voltage of a net in the design = 0.000.
[03/28 12:43:27     24s] #Maximum voltage of a net in the design = 5.000.
[03/28 12:43:27     24s] #Voltage range [0.000 - 0.000] has 1 net.
[03/28 12:43:27     24s] #Voltage range [5.000 - 5.000] has 1 net.
[03/28 12:43:27     24s] #Voltage range [0.000 - 5.000] has 727 nets.
[03/28 12:43:27     24s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[03/28 12:43:27     24s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[03/28 12:43:27     24s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[03/28 12:43:27     25s] #Regenerating Ggrids automatically.
[03/28 12:43:27     25s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[03/28 12:43:27     25s] #Using automatically generated G-grids.
[03/28 12:43:27     25s] #Done routing data preparation.
[03/28 12:43:27     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 669.46 (MB), peak = 702.36 (MB)
[03/28 12:43:27     25s] #Merging special wires...
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Connectivity extraction summary:
[03/28 12:43:27     25s] #705 (96.71%) nets are without wires.
[03/28 12:43:27     25s] #24 nets are fixed|skipped|trivial (not extracted).
[03/28 12:43:27     25s] #Total number of nets = 729.
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Number of eco nets is 0
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Start data preparation...
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Data preparation is done on Thu Mar 28 12:43:27 2024
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Analyzing routing resource...
[03/28 12:43:27     25s] #Routing resource analysis is done on Thu Mar 28 12:43:27 2024
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #  Resource Analysis:
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/28 12:43:27     25s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/28 12:43:27     25s] #  --------------------------------------------------------------
[03/28 12:43:27     25s] #  Metal 1        H         429         281        1936    46.75%
[03/28 12:43:27     25s] #  Metal 2        V         564         323        1936    32.18%
[03/28 12:43:27     25s] #  Metal 3        H         447         263        1936    34.71%
[03/28 12:43:27     25s] #  --------------------------------------------------------------
[03/28 12:43:27     25s] #  Total                   1440      37.65%        5808    37.88%
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.07 (MB), peak = 702.36 (MB)
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #start global routing iteration 1...
[03/28 12:43:27     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.96 (MB), peak = 702.36 (MB)
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #start global routing iteration 2...
[03/28 12:43:27     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 674.33 (MB), peak = 702.36 (MB)
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #start global routing iteration 3...
[03/28 12:43:27     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 675.16 (MB), peak = 702.36 (MB)
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #start global routing iteration 4...
[03/28 12:43:27     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 675.17 (MB), peak = 702.36 (MB)
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[03/28 12:43:27     25s] #Total number of routable nets = 705.
[03/28 12:43:27     25s] #Total number of nets in the design = 729.
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #705 routable nets have only global wires.
[03/28 12:43:27     25s] #
[03/28 12:43:27     25s] #Routed nets constraints summary:
[03/28 12:43:27     25s] #-----------------------------
[03/28 12:43:28     25s] #        Rules   Unconstrained  
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #      Default             705  
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #        Total             705  
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Routing constraints summary of the whole design:
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #        Rules   Unconstrained  
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #      Default             705  
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #        Total             705  
[03/28 12:43:28     25s] #-----------------------------
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #                 OverCon       OverCon          
[03/28 12:43:28     25s] #                  #Gcell        #Gcell    %Gcell
[03/28 12:43:28     25s] #     Layer           (1)           (2)   OverCon
[03/28 12:43:28     25s] #  ----------------------------------------------
[03/28 12:43:28     25s] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/28 12:43:28     25s] #   Metal 2      3(0.23%)      3(0.23%)   (0.46%)
[03/28 12:43:28     25s] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/28 12:43:28     25s] #  ----------------------------------------------
[03/28 12:43:28     25s] #     Total      3(0.08%)      3(0.08%)   (0.16%)
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/28 12:43:28     25s] #  Overflow after GR: 0.00% H + 0.46% V
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Complete Global Routing.
[03/28 12:43:28     25s] #Total wire length = 114096 um.
[03/28 12:43:28     25s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:28     25s] #Total wire length on LAYER metal1 = 384 um.
[03/28 12:43:28     25s] #Total wire length on LAYER metal2 = 58752 um.
[03/28 12:43:28     25s] #Total wire length on LAYER metal3 = 54960 um.
[03/28 12:43:28     25s] #Total number of vias = 3616
[03/28 12:43:28     25s] #Up-Via Summary (total 3616):
[03/28 12:43:28     25s] #           
[03/28 12:43:28     25s] #-----------------------
[03/28 12:43:28     25s] #  Metal 1         2294
[03/28 12:43:28     25s] #  Metal 2         1322
[03/28 12:43:28     25s] #-----------------------
[03/28 12:43:28     25s] #                  3616 
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Max overcon = 2 tracks.
[03/28 12:43:28     25s] #Total overcon = 0.16%.
[03/28 12:43:28     25s] #Worst layer Gcell overcon rate = 0.00%.
[03/28 12:43:28     25s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 675.19 (MB), peak = 702.36 (MB)
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Connectivity extraction summary:
[03/28 12:43:28     25s] #Total number of nets = 0.
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.07 (MB), peak = 702.36 (MB)
[03/28 12:43:28     25s] #Start Track Assignment.
[03/28 12:43:28     25s] #Done with 937 horizontal wires in 1 hboxes and 983 vertical wires in 1 hboxes.
[03/28 12:43:28     25s] #Done with 270 horizontal wires in 1 hboxes and 252 vertical wires in 1 hboxes.
[03/28 12:43:28     25s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Track assignment summary:
[03/28 12:43:28     25s] #layer  (wire length)   (overlap)        (long ovlp) 
[03/28 12:43:28     25s] #----------------------------------------------------
[03/28 12:43:28     25s] #M1 	    421.20 	 48.08%  	  0.00%
[03/28 12:43:28     25s] #M2 	  56565.60 	  0.42%  	  0.00%
[03/28 12:43:28     25s] #M3 	  51986.70 	  0.18%  	  0.00%
[03/28 12:43:28     25s] #----------------------------------------------------
[03/28 12:43:28     25s] #All 	 108973.51  	  0.49% 	  0.00%
[03/28 12:43:28     25s] #Complete Track Assignment.
[03/28 12:43:28     25s] #Total wire length = 122467 um.
[03/28 12:43:28     25s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:28     25s] #Total wire length on LAYER metal1 = 9010 um.
[03/28 12:43:28     25s] #Total wire length on LAYER metal2 = 56725 um.
[03/28 12:43:28     25s] #Total wire length on LAYER metal3 = 56732 um.
[03/28 12:43:28     25s] #Total number of vias = 3616
[03/28 12:43:28     25s] #Up-Via Summary (total 3616):
[03/28 12:43:28     25s] #           
[03/28 12:43:28     25s] #-----------------------
[03/28 12:43:28     25s] #  Metal 1         2294
[03/28 12:43:28     25s] #  Metal 2         1322
[03/28 12:43:28     25s] #-----------------------
[03/28 12:43:28     25s] #                  3616 
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.17 (MB), peak = 702.36 (MB)
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Cpu time = 00:00:01
[03/28 12:43:28     25s] #Elapsed time = 00:00:02
[03/28 12:43:28     25s] #Increased memory = 12.82 (MB)
[03/28 12:43:28     25s] #Total memory = 677.21 (MB)
[03/28 12:43:28     25s] #Peak memory = 702.36 (MB)
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Connectivity extraction summary:
[03/28 12:43:28     25s] #Total number of nets = 0.
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #
[03/28 12:43:28     25s] #Start Detail Routing..
[03/28 12:43:28     25s] #start initial detail routing ...
[03/28 12:43:29     26s] #    number of violations = 0
[03/28 12:43:29     26s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 708.08 (MB), peak = 708.22 (MB)
[03/28 12:43:30     26s] #start 1st optimization iteration ...
[03/28 12:43:30     26s] #    number of violations = 0
[03/28 12:43:30     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 708.22 (MB), peak = 708.23 (MB)
[03/28 12:43:30     26s] #Complete Detail Routing.
[03/28 12:43:30     26s] #Total wire length = 117538 um.
[03/28 12:43:30     26s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal2 = 59543 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal3 = 42342 um.
[03/28 12:43:30     26s] #Total number of vias = 3942
[03/28 12:43:30     26s] #Up-Via Summary (total 3942):
[03/28 12:43:30     26s] #           
[03/28 12:43:30     26s] #-----------------------
[03/28 12:43:30     26s] #  Metal 1         2402
[03/28 12:43:30     26s] #  Metal 2         1540
[03/28 12:43:30     26s] #-----------------------
[03/28 12:43:30     26s] #                  3942 
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Total number of DRC violations = 0
[03/28 12:43:30     26s] #Cpu time = 00:00:01
[03/28 12:43:30     26s] #Elapsed time = 00:00:02
[03/28 12:43:30     26s] #Increased memory = -3.01 (MB)
[03/28 12:43:30     26s] #Total memory = 674.21 (MB)
[03/28 12:43:30     26s] #Peak memory = 708.23 (MB)
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Connectivity extraction summary:
[03/28 12:43:30     26s] #Total number of nets = 0.
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Start Detail Routing..
[03/28 12:43:30     26s] #start 1st optimization iteration ...
[03/28 12:43:30     26s] #    number of violations = 0
[03/28 12:43:30     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 674.99 (MB), peak = 708.23 (MB)
[03/28 12:43:30     26s] #Complete Detail Routing.
[03/28 12:43:30     26s] #Total wire length = 117538 um.
[03/28 12:43:30     26s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal2 = 59543 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal3 = 42342 um.
[03/28 12:43:30     26s] #Total number of vias = 3942
[03/28 12:43:30     26s] #Up-Via Summary (total 3942):
[03/28 12:43:30     26s] #           
[03/28 12:43:30     26s] #-----------------------
[03/28 12:43:30     26s] #  Metal 1         2402
[03/28 12:43:30     26s] #  Metal 2         1540
[03/28 12:43:30     26s] #-----------------------
[03/28 12:43:30     26s] #                  3942 
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Total number of DRC violations = 0
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #start routing for process antenna violation fix ...
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Connectivity extraction summary:
[03/28 12:43:30     26s] #Total number of nets = 0.
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 674.22 (MB), peak = 708.23 (MB)
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Total wire length = 117538 um.
[03/28 12:43:30     26s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal2 = 59543 um.
[03/28 12:43:30     26s] #Total wire length on LAYER metal3 = 42342 um.
[03/28 12:43:30     26s] #Total number of vias = 3942
[03/28 12:43:30     26s] #Up-Via Summary (total 3942):
[03/28 12:43:30     26s] #           
[03/28 12:43:30     26s] #-----------------------
[03/28 12:43:30     26s] #  Metal 1         2402
[03/28 12:43:30     26s] #  Metal 2         1540
[03/28 12:43:30     26s] #-----------------------
[03/28 12:43:30     26s] #                  3942 
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #Total number of DRC violations = 0
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #detailRoute Statistics:
[03/28 12:43:30     26s] #Cpu time = 00:00:01
[03/28 12:43:30     26s] #Elapsed time = 00:00:02
[03/28 12:43:30     26s] #Increased memory = -2.74 (MB)
[03/28 12:43:30     26s] #Total memory = 674.48 (MB)
[03/28 12:43:30     26s] #Peak memory = 708.23 (MB)
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] #globalDetailRoute statistics:
[03/28 12:43:30     26s] #Cpu time = 00:00:02
[03/28 12:43:30     26s] #Elapsed time = 00:00:04
[03/28 12:43:30     26s] #Increased memory = -21.77 (MB)
[03/28 12:43:30     26s] #Total memory = 652.76 (MB)
[03/28 12:43:30     26s] #Peak memory = 708.23 (MB)
[03/28 12:43:30     26s] #Number of warnings = 25
[03/28 12:43:30     26s] #Total number of warnings = 25
[03/28 12:43:30     26s] #Number of fails = 0
[03/28 12:43:30     26s] #Total number of fails = 0
[03/28 12:43:30     26s] #Complete globalDetailRoute on Thu Mar 28 12:43:30 2024
[03/28 12:43:30     26s] #
[03/28 12:43:30     26s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[03/28 12:43:30     26s] <CMD> extractRC
[03/28 12:43:30     26s] Extraction called for design 'layout_lab_design' of instances=23872 and nets=729 using extraction engine 'postRoute' at effort level 'low' .
[03/28 12:43:30     26s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:30     26s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:30     26s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[03/28 12:43:30     26s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:30     26s] Process corner(s) are loaded.
[03/28 12:43:30     26s]  Corner: osu05
[03/28 12:43:30     26s] extractDetailRC Option : -outfile /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d  -extended -newAssumeMetFill
[03/28 12:43:30     26s] Assumed metal fill uses the following parameters:
[03/28 12:43:30     26s]               Active Spacing      Min. Width
[03/28 12:43:30     26s]                 [microns]         [microns]
[03/28 12:43:30     26s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[03/28 12:43:30     26s]   Layer M1        0.600             0.400 
[03/28 12:43:30     26s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[03/28 12:43:30     26s]   Layer M2        0.600             0.400 
[03/28 12:43:30     26s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[03/28 12:43:30     26s]   Layer M3        0.600             0.400 
[03/28 12:43:30     26s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[03/28 12:43:30     26s]       RC Corner Indexes            0   
[03/28 12:43:30     26s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:30     26s] Coupling Cap. Scaling Factor : 1.00000 
[03/28 12:43:30     26s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:30     26s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:30     26s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:30     26s] Shrink Factor                : 1.00000
[03/28 12:43:30     26s] RC extraction is honoring NDR for assume metal fill.
[03/28 12:43:30     26s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:30     26s] Initializing multi-corner resistance tables ...
[03/28 12:43:30     26s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 903.2M)
[03/28 12:43:30     26s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for storing RC.
[03/28 12:43:30     26s] Extracted 10.0264% (CPU Time= 0:00:00.0  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 20.0325% (CPU Time= 0:00:00.0  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 30.0386% (CPU Time= 0:00:00.0  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 40.0244% (CPU Time= 0:00:00.0  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 50.0305% (CPU Time= 0:00:00.0  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 60.0366% (CPU Time= 0:00:00.0  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 70.0224% (CPU Time= 0:00:00.1  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 80.0285% (CPU Time= 0:00:00.1  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 90.0346% (CPU Time= 0:00:00.1  MEM= 963.2M)
[03/28 12:43:30     26s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 963.2M)
[03/28 12:43:30     26s] Number of Extracted Resistors     : 8905
[03/28 12:43:30     26s] Number of Extracted Ground Cap.   : 9593
[03/28 12:43:30     26s] Number of Extracted Coupling Cap. : 9436
[03/28 12:43:30     26s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:30     26s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/28 12:43:30     26s]  Corner: osu05
[03/28 12:43:30     26s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 944.2M)
[03/28 12:43:30     26s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb_Filter.rcdb.d' for storing RC.
[03/28 12:43:30     26s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:43:30     26s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=948.156M)
[03/28 12:43:30     26s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:30     26s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=948.156M)
[03/28 12:43:30     26s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 948.156M)
[03/28 12:43:30     26s] <CMD> setAnalysisMode -analysisType onChipVariation
[03/28 12:43:30     26s] <CMD> setOptMode -yieldEffort none
[03/28 12:43:30     26s] <CMD> setOptMode -effort high
[03/28 12:43:30     26s] <CMD> setOptMode -maxDensity 0.95
[03/28 12:43:30     26s] <CMD> setOptMode -drcMargin 0.0
[03/28 12:43:30     26s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[03/28 12:43:30     26s] <CMD> setOptMode -simplifyNetlist false
[03/28 12:43:30     26s] <CMD> setOptMode -usefulSkew false
[03/28 12:43:30     26s] <CMD> optDesign -postRoute -incr
[03/28 12:43:30     26s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/28 12:43:30     26s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/28 12:43:30     26s] #spOpts: mergeVia=F 
[03/28 12:43:30     26s] Core basic site is core
[03/28 12:43:30     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:30     26s] Summary for sequential cells idenfication: 
[03/28 12:43:30     26s] Identified SBFF number: 3
[03/28 12:43:30     26s] Identified MBFF number: 0
[03/28 12:43:30     26s] Not identified SBFF number: 0
[03/28 12:43:30     26s] Not identified MBFF number: 0
[03/28 12:43:30     26s] Number of sequential cells which are not FFs: 1
[03/28 12:43:30     26s] 
[03/28 12:43:30     26s] #spOpts: mergeVia=F 
[03/28 12:43:30     26s] Switching SI Aware to true by default in postroute mode   
[03/28 12:43:30     26s] GigaOpt running with 1 threads.
[03/28 12:43:30     26s] Info: 1 threads available for lower-level modules during optimization.
[03/28 12:43:30     26s] #spOpts: mergeVia=F 
[03/28 12:43:30     26s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:30     26s] Initializing multi-corner resistance tables ...
[03/28 12:43:30     26s] Effort level <high> specified for reg2reg path_group
[03/28 12:43:30     26s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/28 12:43:30     26s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/28 12:43:30     26s] 			Cell PADVDD is dont_touch but not dont_use
[03/28 12:43:30     26s] 			Cell PADNC is dont_touch but not dont_use
[03/28 12:43:30     26s] 			Cell PADGND is dont_touch but not dont_use
[03/28 12:43:30     26s] 			Cell PADFC is dont_touch but not dont_use
[03/28 12:43:30     26s] 	...
[03/28 12:43:30     26s] 	Reporting only the 20 first cells found...
[03/28 12:43:30     26s] 
[03/28 12:43:30     26s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 938.2M, totSessionCpu=0:00:27 **
[03/28 12:43:30     26s] **INFO: DRVs not fixed with -incr option
[03/28 12:43:30     26s] #Created 41 library cell signatures
[03/28 12:43:30     26s] #Created 729 NETS and 0 SPECIALNETS signatures
[03/28 12:43:30     26s] #Created 23872 instance signatures
[03/28 12:43:30     26s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 662.96 (MB), peak = 708.23 (MB)
[03/28 12:43:30     26s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 663.05 (MB), peak = 708.23 (MB)
[03/28 12:43:30     26s] Begin checking placement ... (start mem=938.2M, init mem=938.2M)
[03/28 12:43:31     26s] *info: Placed = 23832         
[03/28 12:43:31     26s] *info: Unplaced = 0           
[03/28 12:43:31     26s] Placement Density:100.00%(2013480/2013480)
[03/28 12:43:31     26s] Placement Density (including fixed std cells):100.00%(2013480/2013480)
[03/28 12:43:31     27s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=938.2M)
[03/28 12:43:31     27s]  Initial DC engine is -> aae
[03/28 12:43:31     27s]  
[03/28 12:43:31     27s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/28 12:43:31     27s]  
[03/28 12:43:31     27s]  
[03/28 12:43:31     27s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/28 12:43:31     27s]  
[03/28 12:43:31     27s] Reset EOS DB
[03/28 12:43:31     27s] Ignoring AAE DB Resetting ...
[03/28 12:43:31     27s]  Set Options for AAE Based Opt flow 
[03/28 12:43:31     27s] *** optDesign -postRoute ***
[03/28 12:43:31     27s] DRC Margin: user margin 0.0; extra margin 0
[03/28 12:43:31     27s] Setup Target Slack: user slack 0
[03/28 12:43:31     27s] Hold Target Slack: user slack 0
[03/28 12:43:31     27s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/28 12:43:31     27s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:31     27s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 940.2M)
[03/28 12:43:31     27s] Multi-VT timing optimization disabled based on library information.
[03/28 12:43:31     27s] Summary for sequential cells idenfication: 
[03/28 12:43:31     27s] Identified SBFF number: 3
[03/28 12:43:31     27s] Identified MBFF number: 0
[03/28 12:43:31     27s] Not identified SBFF number: 0
[03/28 12:43:31     27s] Not identified MBFF number: 0
[03/28 12:43:31     27s] Number of sequential cells which are not FFs: 1
[03/28 12:43:31     27s] 
[03/28 12:43:31     27s] ** INFO : this run is activating 'postRoute' automaton
[03/28 12:43:31     27s] Extraction called for design 'layout_lab_design' of instances=23872 and nets=729 using extraction engine 'postRoute' at effort level 'low' .
[03/28 12:43:31     27s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:31     27s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:31     27s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[03/28 12:43:31     27s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:31     27s] Process corner(s) are loaded.
[03/28 12:43:31     27s]  Corner: osu05
[03/28 12:43:31     27s] extractDetailRC Option : -outfile /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[03/28 12:43:31     27s] Assumed metal fill uses the following parameters:
[03/28 12:43:31     27s]               Active Spacing      Min. Width
[03/28 12:43:31     27s]                 [microns]         [microns]
[03/28 12:43:31     27s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[03/28 12:43:31     27s]   Layer M1        0.600             0.400 
[03/28 12:43:31     27s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[03/28 12:43:31     27s]   Layer M2        0.600             0.400 
[03/28 12:43:31     27s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[03/28 12:43:31     27s]   Layer M3        0.600             0.400 
[03/28 12:43:31     27s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[03/28 12:43:31     27s]       RC Corner Indexes            0   
[03/28 12:43:31     27s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:31     27s] Coupling Cap. Scaling Factor : 1.00000 
[03/28 12:43:31     27s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:31     27s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:31     27s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:31     27s] Shrink Factor                : 1.00000
[03/28 12:43:31     27s] RC extraction is honoring NDR for assume metal fill.
[03/28 12:43:31     27s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:31     27s] Initializing multi-corner resistance tables ...
[03/28 12:43:31     27s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 932.1M)
[03/28 12:43:31     27s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for storing RC.
[03/28 12:43:31     27s] Extracted 10.0264% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 20.0325% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 30.0386% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 40.0244% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 50.0305% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 60.0366% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 70.0224% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 80.0285% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 90.0346% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 980.2M)
[03/28 12:43:31     27s] Number of Extracted Resistors     : 8905
[03/28 12:43:31     27s] Number of Extracted Ground Cap.   : 9593
[03/28 12:43:31     27s] Number of Extracted Coupling Cap. : 9436
[03/28 12:43:31     27s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:31     27s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/28 12:43:31     27s]  Corner: osu05
[03/28 12:43:31     27s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 956.1M)
[03/28 12:43:31     27s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb_Filter.rcdb.d' for storing RC.
[03/28 12:43:31     27s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:43:31     27s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=960.148M)
[03/28 12:43:31     27s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:31     27s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=960.148M)
[03/28 12:43:31     27s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 960.148M)
[03/28 12:43:31     27s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:31     27s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 960.1M)
[03/28 12:43:31     27s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:31     27s] Initializing multi-corner resistance tables ...
[03/28 12:43:31     27s] Starting SI iteration 1 using Infinite Timing Windows
[03/28 12:43:31     27s] #################################################################################
[03/28 12:43:31     27s] # Design Stage: PostRoute
[03/28 12:43:31     27s] # Design Name: layout_lab_design
[03/28 12:43:31     27s] # Design Mode: 90nm
[03/28 12:43:31     27s] # Analysis Mode: MMMC OCV 
[03/28 12:43:31     27s] # Parasitics Mode: SPEF/RCDB
[03/28 12:43:31     27s] # Signoff Settings: SI On 
[03/28 12:43:31     27s] #################################################################################
[03/28 12:43:31     27s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:31     27s] Setting infinite Tws ...
[03/28 12:43:31     27s] First Iteration Infinite Tw... 
[03/28 12:43:31     27s] Calculate early delays in OCV mode...
[03/28 12:43:31     27s] Calculate late delays in OCV mode...
[03/28 12:43:31     27s] Topological Sorting (CPU = 0:00:00.0, MEM = 958.1M, InitMEM = 958.1M)
[03/28 12:43:31     27s] Total number of fetched objects 720
[03/28 12:43:31     27s] AAE_INFO-618: Total number of nets in the design is 729,  98.6 percent of the nets selected for SI analysis
[03/28 12:43:31     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:31     27s] End delay calculation. (MEM=1031.53 CPU=0:00:00.3 REAL=0:00:00.0)
[03/28 12:43:31     27s] Save waveform /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/.AAE_ezZ2gp/.AAE_14879/waveform.data...
[03/28 12:43:31     27s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1031.5M) ***
[03/28 12:43:31     27s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1031.5M)
[03/28 12:43:31     27s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/28 12:43:31     27s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1031.5M)
[03/28 12:43:31     27s] 
[03/28 12:43:31     27s] Executing IPO callback for view pruning ..
[03/28 12:43:31     27s] Starting SI iteration 2
[03/28 12:43:31     27s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:31     27s] Calculate early delays in OCV mode...
[03/28 12:43:31     27s] Calculate late delays in OCV mode...
[03/28 12:43:31     27s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[03/28 12:43:31     27s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 720. 
[03/28 12:43:31     27s] Total number of fetched objects 720
[03/28 12:43:31     27s] AAE_INFO-618: Total number of nets in the design is 729,  0.0 percent of the nets selected for SI analysis
[03/28 12:43:31     27s] End delay calculation. (MEM=1007.57 CPU=0:00:00.0 REAL=0:00:00.0)
[03/28 12:43:31     27s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1007.6M) ***
[03/28 12:43:31     27s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:27.7 mem=1007.6M)
[03/28 12:43:31     27s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.682  |  3.682  |  5.535  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.254%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 922.3M, totSessionCpu=0:00:28 **
[03/28 12:43:32     27s] Setting latch borrow mode to budget during optimization.
[03/28 12:43:32     27s] *** Timing Is met
[03/28 12:43:32     27s] *** Check timing (0:00:00.0)
[03/28 12:43:32     27s] *** Setup timing is met (target slack 0ns)
[03/28 12:43:32     27s]   Timing/DRV Snapshot: (REF)
[03/28 12:43:32     27s]      Weighted WNS: 0.000
[03/28 12:43:32     27s]       All  PG WNS: 0.000
[03/28 12:43:32     27s]       High PG WNS: 0.000
[03/28 12:43:32     27s]       All  PG TNS: 0.000
[03/28 12:43:32     27s]       High PG TNS: 0.000
[03/28 12:43:32     27s]          Tran DRV: 0
[03/28 12:43:32     27s]           Cap DRV: 0
[03/28 12:43:32     27s]        Fanout DRV: 0
[03/28 12:43:32     27s]            Glitch: 0
[03/28 12:43:32     27s]    Category Slack: { [L, 3.682] [H, 3.682] }
[03/28 12:43:32     27s] 
[03/28 12:43:32     27s] Summary for sequential cells idenfication: 
[03/28 12:43:32     27s] Identified SBFF number: 3
[03/28 12:43:32     27s] Identified MBFF number: 0
[03/28 12:43:32     27s] Not identified SBFF number: 0
[03/28 12:43:32     27s] Not identified MBFF number: 0
[03/28 12:43:32     27s] Number of sequential cells which are not FFs: 1
[03/28 12:43:32     27s] 
[03/28 12:43:32     27s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[03/28 12:43:32     27s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[03/28 12:43:32     27s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.682  |  3.682  |  5.535  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.254%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 944.4M, totSessionCpu=0:00:28 **
[03/28 12:43:32     27s] -routeWithEco false                      # bool, default=false
[03/28 12:43:32     27s] -routeWithEco true                       # bool, default=false, user setting
[03/28 12:43:32     27s] -routeSelectedNetOnly false              # bool, default=false
[03/28 12:43:32     27s] -routeWithTimingDriven false             # bool, default=false
[03/28 12:43:32     27s] -routeWithSiDriven false                 # bool, default=false
[03/28 12:43:32     27s] 
[03/28 12:43:32     27s] globalDetailRoute
[03/28 12:43:32     27s] 
[03/28 12:43:32     27s] #setNanoRouteMode -routeWithEco true
[03/28 12:43:32     27s] #Start globalDetailRoute on Thu Mar 28 12:43:32 2024
[03/28 12:43:32     27s] #
[03/28 12:43:32     27s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:43:32     28s] ### Net info: total nets: 729
[03/28 12:43:32     28s] ### Net info: dirty nets: 0
[03/28 12:43:32     28s] ### Net info: marked as disconnected nets: 0
[03/28 12:43:32     28s] ### Net info: fully routed nets: 705
[03/28 12:43:32     28s] ### Net info: trivial (single pin) nets: 0
[03/28 12:43:32     28s] ### Net info: unrouted nets: 24
[03/28 12:43:32     28s] ### Net info: re-extraction nets: 0
[03/28 12:43:32     28s] ### Net info: ignored nets: 0
[03/28 12:43:32     28s] ### Net info: skip routing nets: 0
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:32     28s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[03/28 12:43:32     28s] #Loading the last recorded routing design signature
[03/28 12:43:32     28s] #Created 66 NETS and 0 SPECIALNETS new signatures
[03/28 12:43:32     28s] #No placement changes detected since last routing
[03/28 12:43:32     28s] #Start routing data preparation.
[03/28 12:43:32     28s] #Minimum voltage of a net in the design = 0.000.
[03/28 12:43:32     28s] #Maximum voltage of a net in the design = 5.000.
[03/28 12:43:32     28s] #Voltage range [0.000 - 0.000] has 1 net.
[03/28 12:43:32     28s] #Voltage range [5.000 - 5.000] has 1 net.
[03/28 12:43:32     28s] #Voltage range [0.000 - 5.000] has 727 nets.
[03/28 12:43:32     28s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[03/28 12:43:32     28s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[03/28 12:43:32     28s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[03/28 12:43:32     28s] #Regenerating Ggrids automatically.
[03/28 12:43:32     28s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[03/28 12:43:32     28s] #Using automatically generated G-grids.
[03/28 12:43:32     28s] #Done routing data preparation.
[03/28 12:43:32     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 688.66 (MB), peak = 708.23 (MB)
[03/28 12:43:32     28s] #Merging special wires...
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Connectivity extraction summary:
[03/28 12:43:32     28s] #66 routed nets are extracted.
[03/28 12:43:32     28s] #639 routed net(s) are imported.
[03/28 12:43:32     28s] #24 nets are fixed|skipped|trivial (not extracted).
[03/28 12:43:32     28s] #Total number of nets = 729.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Found 0 nets for post-route si or timing fixing.
[03/28 12:43:32     28s] #WARNING (NRGR-22) Design is already detail routed.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Connectivity extraction summary:
[03/28 12:43:32     28s] #Total number of nets = 0.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Cpu time = 00:00:00
[03/28 12:43:32     28s] #Elapsed time = 00:00:00
[03/28 12:43:32     28s] #Increased memory = 0.75 (MB)
[03/28 12:43:32     28s] #Total memory = 688.70 (MB)
[03/28 12:43:32     28s] #Peak memory = 708.23 (MB)
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Connectivity extraction summary:
[03/28 12:43:32     28s] #Total number of nets = 0.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Start Detail Routing..
[03/28 12:43:32     28s] #start initial detail routing ...
[03/28 12:43:32     28s] #    number of violations = 0
[03/28 12:43:32     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.48 (MB), peak = 708.23 (MB)
[03/28 12:43:32     28s] #start 1st optimization iteration ...
[03/28 12:43:32     28s] #    number of violations = 0
[03/28 12:43:32     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.50 (MB), peak = 708.23 (MB)
[03/28 12:43:32     28s] #Complete Detail Routing.
[03/28 12:43:32     28s] #Total wire length = 117538 um.
[03/28 12:43:32     28s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal2 = 59543 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal3 = 42342 um.
[03/28 12:43:32     28s] #Total number of vias = 3942
[03/28 12:43:32     28s] #Up-Via Summary (total 3942):
[03/28 12:43:32     28s] #           
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #  Metal 1         2402
[03/28 12:43:32     28s] #  Metal 2         1540
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #                  3942 
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Total number of DRC violations = 0
[03/28 12:43:32     28s] #Cpu time = 00:00:00
[03/28 12:43:32     28s] #Elapsed time = 00:00:00
[03/28 12:43:32     28s] #Increased memory = 0.04 (MB)
[03/28 12:43:32     28s] #Total memory = 688.73 (MB)
[03/28 12:43:32     28s] #Peak memory = 708.23 (MB)
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Connectivity extraction summary:
[03/28 12:43:32     28s] #Total number of nets = 0.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Start Post Route wire spreading..
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Connectivity extraction summary:
[03/28 12:43:32     28s] #Total number of nets = 0.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Start data preparation for wire spreading...
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Data preparation is done on Thu Mar 28 12:43:32 2024
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Start Post Route Wire Spread.
[03/28 12:43:32     28s] #Done with 259 horizontal wires in 1 hboxes and 412 vertical wires in 1 hboxes.
[03/28 12:43:32     28s] #Complete Post Route Wire Spread.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Total wire length = 120836 um.
[03/28 12:43:32     28s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:32     28s] #Total number of vias = 3942
[03/28 12:43:32     28s] #Up-Via Summary (total 3942):
[03/28 12:43:32     28s] #           
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #  Metal 1         2402
[03/28 12:43:32     28s] #  Metal 2         1540
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #                  3942 
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #    number of violations = 0
[03/28 12:43:32     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.68 (MB), peak = 708.23 (MB)
[03/28 12:43:32     28s] #CELL_VIEW layout_lab_design,init has no DRC violation.
[03/28 12:43:32     28s] #Total number of DRC violations = 0
[03/28 12:43:32     28s] #Post Route wire spread is done.
[03/28 12:43:32     28s] #Total wire length = 120836 um.
[03/28 12:43:32     28s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:32     28s] #Total number of vias = 3942
[03/28 12:43:32     28s] #Up-Via Summary (total 3942):
[03/28 12:43:32     28s] #           
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #  Metal 1         2402
[03/28 12:43:32     28s] #  Metal 2         1540
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #                  3942 
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Connectivity extraction summary:
[03/28 12:43:32     28s] #Total number of nets = 0.
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Start Detail Routing..
[03/28 12:43:32     28s] #start initial detail routing ...
[03/28 12:43:32     28s] #    number of violations = 0
[03/28 12:43:32     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.18 (MB), peak = 708.23 (MB)
[03/28 12:43:32     28s] #start 1st optimization iteration ...
[03/28 12:43:32     28s] #    number of violations = 0
[03/28 12:43:32     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.18 (MB), peak = 708.23 (MB)
[03/28 12:43:32     28s] #Complete Detail Routing.
[03/28 12:43:32     28s] #Total wire length = 120836 um.
[03/28 12:43:32     28s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:32     28s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:32     28s] #Total number of vias = 3942
[03/28 12:43:32     28s] #Up-Via Summary (total 3942):
[03/28 12:43:32     28s] #           
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #  Metal 1         2402
[03/28 12:43:32     28s] #  Metal 2         1540
[03/28 12:43:32     28s] #-----------------------
[03/28 12:43:32     28s] #                  3942 
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #Total number of DRC violations = 0
[03/28 12:43:32     28s] #
[03/28 12:43:32     28s] #start routing for process antenna violation fix ...
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] #Connectivity extraction summary:
[03/28 12:43:33     28s] #Total number of nets = 0.
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.41 (MB), peak = 708.23 (MB)
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] #Total wire length = 120836 um.
[03/28 12:43:33     28s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:33     28s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:33     28s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:33     28s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:33     28s] #Total number of vias = 3942
[03/28 12:43:33     28s] #Up-Via Summary (total 3942):
[03/28 12:43:33     28s] #           
[03/28 12:43:33     28s] #-----------------------
[03/28 12:43:33     28s] #  Metal 1         2402
[03/28 12:43:33     28s] #  Metal 2         1540
[03/28 12:43:33     28s] #-----------------------
[03/28 12:43:33     28s] #                  3942 
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] #Total number of DRC violations = 0
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] #detailRoute Statistics:
[03/28 12:43:33     28s] #Cpu time = 00:00:00
[03/28 12:43:33     28s] #Elapsed time = 00:00:00
[03/28 12:43:33     28s] #Increased memory = 0.97 (MB)
[03/28 12:43:33     28s] #Total memory = 689.66 (MB)
[03/28 12:43:33     28s] #Peak memory = 708.23 (MB)
[03/28 12:43:33     28s] #Updating routing design signature
[03/28 12:43:33     28s] #Created 41 library cell signatures
[03/28 12:43:33     28s] #Created 729 NETS and 0 SPECIALNETS signatures
[03/28 12:43:33     28s] #Created 23872 instance signatures
[03/28 12:43:33     28s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.83 (MB), peak = 708.23 (MB)
[03/28 12:43:33     28s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.98 (MB), peak = 708.23 (MB)
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] #globalDetailRoute statistics:
[03/28 12:43:33     28s] #Cpu time = 00:00:01
[03/28 12:43:33     28s] #Elapsed time = 00:00:01
[03/28 12:43:33     28s] #Increased memory = -20.11 (MB)
[03/28 12:43:33     28s] #Total memory = 662.66 (MB)
[03/28 12:43:33     28s] #Peak memory = 708.23 (MB)
[03/28 12:43:33     28s] #Number of warnings = 18
[03/28 12:43:33     28s] #Total number of warnings = 43
[03/28 12:43:33     28s] #Number of fails = 0
[03/28 12:43:33     28s] #Total number of fails = 0
[03/28 12:43:33     28s] #Complete globalDetailRoute on Thu Mar 28 12:43:33 2024
[03/28 12:43:33     28s] #
[03/28 12:43:33     28s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 914.1M, totSessionCpu=0:00:28 **
[03/28 12:43:33     28s] -routeWithEco false                      # bool, default=false
[03/28 12:43:33     28s] -routeSelectedNetOnly false              # bool, default=false
[03/28 12:43:33     28s] -routeWithTimingDriven false             # bool, default=false
[03/28 12:43:33     28s] -routeWithSiDriven false                 # bool, default=false
[03/28 12:43:33     28s] Extraction called for design 'layout_lab_design' of instances=23872 and nets=729 using extraction engine 'postRoute' at effort level 'low' .
[03/28 12:43:33     28s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:33     28s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:33     28s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[03/28 12:43:33     28s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:33     28s] Process corner(s) are loaded.
[03/28 12:43:33     28s]  Corner: osu05
[03/28 12:43:33     28s] extractDetailRC Option : -outfile /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[03/28 12:43:33     28s] Assumed metal fill uses the following parameters:
[03/28 12:43:33     28s]               Active Spacing      Min. Width
[03/28 12:43:33     28s]                 [microns]         [microns]
[03/28 12:43:33     28s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[03/28 12:43:33     28s]   Layer M1        0.600             0.400 
[03/28 12:43:33     28s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[03/28 12:43:33     28s]   Layer M2        0.600             0.400 
[03/28 12:43:33     28s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[03/28 12:43:33     28s]   Layer M3        0.600             0.400 
[03/28 12:43:33     28s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[03/28 12:43:33     28s]       RC Corner Indexes            0   
[03/28 12:43:33     28s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:33     28s] Coupling Cap. Scaling Factor : 1.00000 
[03/28 12:43:33     28s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:33     28s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:33     28s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:33     28s] Shrink Factor                : 1.00000
[03/28 12:43:33     28s] RC extraction is honoring NDR for assume metal fill.
[03/28 12:43:33     28s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:33     28s] Initializing multi-corner resistance tables ...
[03/28 12:43:33     28s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 914.1M)
[03/28 12:43:33     28s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for storing RC.
[03/28 12:43:33     28s] Extracted 10.0193% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 20.0248% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 30.0166% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 40.0221% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 50.0276% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 60.0193% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 70.0248% (CPU Time= 0:00:00.0  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 80.0166% (CPU Time= 0:00:00.1  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 90.0221% (CPU Time= 0:00:00.1  MEM= 979.2M)
[03/28 12:43:33     28s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 979.2M)
[03/28 12:43:33     28s] Number of Extracted Resistors     : 11215
[03/28 12:43:33     28s] Number of Extracted Ground Cap.   : 11903
[03/28 12:43:33     28s] Number of Extracted Coupling Cap. : 10068
[03/28 12:43:33     28s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:33     28s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/28 12:43:33     28s]  Corner: osu05
[03/28 12:43:33     28s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 947.1M)
[03/28 12:43:33     28s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb_Filter.rcdb.d' for storing RC.
[03/28 12:43:33     28s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:43:33     28s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=959.141M)
[03/28 12:43:33     28s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:33     28s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=959.141M)
[03/28 12:43:33     28s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 959.141M)
[03/28 12:43:33     28s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 931.1M, totSessionCpu=0:00:29 **
[03/28 12:43:33     28s] Starting SI iteration 1 using Infinite Timing Windows
[03/28 12:43:33     28s] Begin IPO call back ...
[03/28 12:43:33     28s] End IPO call back ...
[03/28 12:43:33     28s] #################################################################################
[03/28 12:43:33     28s] # Design Stage: PostRoute
[03/28 12:43:33     28s] # Design Name: layout_lab_design
[03/28 12:43:33     28s] # Design Mode: 90nm
[03/28 12:43:33     28s] # Analysis Mode: MMMC OCV 
[03/28 12:43:33     28s] # Parasitics Mode: SPEF/RCDB
[03/28 12:43:33     28s] # Signoff Settings: SI On 
[03/28 12:43:33     28s] #################################################################################
[03/28 12:43:33     28s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:33     28s] Setting infinite Tws ...
[03/28 12:43:33     28s] First Iteration Infinite Tw... 
[03/28 12:43:33     28s] Calculate early delays in OCV mode...
[03/28 12:43:33     28s] Calculate late delays in OCV mode...
[03/28 12:43:33     28s] Topological Sorting (CPU = 0:00:00.0, MEM = 933.9M, InitMEM = 933.9M)
[03/28 12:43:33     28s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:33     28s] Initializing multi-corner resistance tables ...
[03/28 12:43:33     28s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:33     28s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 952.1M)
[03/28 12:43:33     28s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:34     29s] Total number of fetched objects 720
[03/28 12:43:34     29s] AAE_INFO-618: Total number of nets in the design is 729,  98.6 percent of the nets selected for SI analysis
[03/28 12:43:34     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/28 12:43:34     29s] End delay calculation. (MEM=1018.83 CPU=0:00:00.3 REAL=0:00:01.0)
[03/28 12:43:34     29s] Save waveform /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/.AAE_ezZ2gp/.AAE_14879/waveform.data...
[03/28 12:43:34     29s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1018.8M) ***
[03/28 12:43:34     29s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1018.8M)
[03/28 12:43:34     29s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/28 12:43:34     29s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1018.8M)
[03/28 12:43:34     29s] Starting SI iteration 2
[03/28 12:43:34     29s] AAE_INFO: 1 threads acquired from CTE.
[03/28 12:43:34     29s] Calculate early delays in OCV mode...
[03/28 12:43:34     29s] Calculate late delays in OCV mode...
[03/28 12:43:34     29s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[03/28 12:43:34     29s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 720. 
[03/28 12:43:34     29s] Total number of fetched objects 720
[03/28 12:43:34     29s] AAE_INFO-618: Total number of nets in the design is 729,  0.0 percent of the nets selected for SI analysis
[03/28 12:43:34     29s] End delay calculation. (MEM=994.875 CPU=0:00:00.0 REAL=0:00:00.0)
[03/28 12:43:34     29s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 994.9M) ***
[03/28 12:43:34     29s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:29.3 mem=994.9M)
[03/28 12:43:34     29s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 930.1M, totSessionCpu=0:00:29 **
[03/28 12:43:34     29s] *** Timing Is met
[03/28 12:43:34     29s] *** Check timing (0:00:00.0)
[03/28 12:43:34     29s] Running postRoute recovery in postEcoRoute mode
[03/28 12:43:34     29s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 930.1M, totSessionCpu=0:00:29 **
[03/28 12:43:34     29s]   Timing/DRV Snapshot: (TGT)
[03/28 12:43:34     29s]      Weighted WNS: 0.000
[03/28 12:43:34     29s]       All  PG WNS: 0.000
[03/28 12:43:34     29s]       High PG WNS: 0.000
[03/28 12:43:34     29s]       All  PG TNS: 0.000
[03/28 12:43:34     29s]       High PG TNS: 0.000
[03/28 12:43:34     29s]          Tran DRV: 0
[03/28 12:43:34     29s]           Cap DRV: 0
[03/28 12:43:34     29s]        Fanout DRV: 0
[03/28 12:43:34     29s]            Glitch: 0
[03/28 12:43:34     29s]    Category Slack: { [L, 3.628] [H, 3.628] }
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] Checking setup slack degradation ...
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] Recovery Manager:
[03/28 12:43:34     29s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/28 12:43:34     29s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/28 12:43:34     29s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/28 12:43:34     29s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] Checking DRV degradation...
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] Recovery Manager:
[03/28 12:43:34     29s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/28 12:43:34     29s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/28 12:43:34     29s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/28 12:43:34     29s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/28 12:43:34     29s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=930.10M, totSessionCpu=0:00:29).
[03/28 12:43:34     29s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 930.1M, totSessionCpu=0:00:29 **
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] Latch borrow mode reset to max_borrow
[03/28 12:43:34     29s] Reported timing to dir ./timingReports
[03/28 12:43:34     29s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 930.1M, totSessionCpu=0:00:29 **
[03/28 12:43:34     29s] Begin: glitch net info
[03/28 12:43:34     29s] glitch slack range: number of glitch nets
[03/28 12:43:34     29s] glitch slack < -0.32 : 0
[03/28 12:43:34     29s] -0.32 < glitch slack < -0.28 : 0
[03/28 12:43:34     29s] -0.28 < glitch slack < -0.24 : 0
[03/28 12:43:34     29s] -0.24 < glitch slack < -0.2 : 0
[03/28 12:43:34     29s] -0.2 < glitch slack < -0.16 : 0
[03/28 12:43:34     29s] -0.16 < glitch slack < -0.12 : 0
[03/28 12:43:34     29s] -0.12 < glitch slack < -0.08 : 0
[03/28 12:43:34     29s] -0.08 < glitch slack < -0.04 : 0
[03/28 12:43:34     29s] -0.04 < glitch slack : 0
[03/28 12:43:34     29s] End: glitch net info
[03/28 12:43:34     29s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.628  |  3.628  |  5.524  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.254%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 930.1M, totSessionCpu=0:00:30 **
[03/28 12:43:34     29s]  ReSet Options after AAE Based Opt flow 
[03/28 12:43:34     29s] *** Finished optDesign ***
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.9 real=0:00:03.9)
[03/28 12:43:34     29s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/28 12:43:34     29s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.4)
[03/28 12:43:34     29s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:01.0)
[03/28 12:43:34     29s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.2)
[03/28 12:43:34     29s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.5 real=0:00:00.8)
[03/28 12:43:34     29s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[03/28 12:43:34     29s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/28 12:43:34     29s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/28 12:43:34     29s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/28 12:43:34     29s] Info: pop threads available for lower-level modules during optimization.
[03/28 12:43:34     29s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[03/28 12:43:34     29s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/28 12:43:34     29s] Type 'man IMPSP-5217' for more detail.
[03/28 12:43:34     29s] Core basic site is core
[03/28 12:43:34     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/28 12:43:34     29s]   Signal wire search tree: 11268 elements. (cpu=0:00:00.0, mem=0.0M)
[03/28 12:43:34     29s] *INFO: Adding fillers to top-module.
[03/28 12:43:34     29s] *INFO:   Added 0 filler inst of any cell-type.
[03/28 12:43:34     29s] <CMD> ecoRoute
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] globalDetailRoute
[03/28 12:43:34     29s] 
[03/28 12:43:34     29s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/28 12:43:34     29s] #setNanoRouteMode -routeWithEco true
[03/28 12:43:34     29s] #Start globalDetailRoute on Thu Mar 28 12:43:34 2024
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:43:34     29s] ### Net info: total nets: 729
[03/28 12:43:34     29s] ### Net info: dirty nets: 0
[03/28 12:43:34     29s] ### Net info: marked as disconnected nets: 0
[03/28 12:43:34     29s] ### Net info: fully routed nets: 705
[03/28 12:43:34     29s] ### Net info: trivial (single pin) nets: 0
[03/28 12:43:34     29s] ### Net info: unrouted nets: 24
[03/28 12:43:34     29s] ### Net info: re-extraction nets: 0
[03/28 12:43:34     29s] ### Net info: ignored nets: 0
[03/28 12:43:34     29s] ### Net info: skip routing nets: 0
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[03/28 12:43:34     29s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[03/28 12:43:34     29s] #Start routing data preparation.
[03/28 12:43:34     29s] #Minimum voltage of a net in the design = 0.000.
[03/28 12:43:34     29s] #Maximum voltage of a net in the design = 5.000.
[03/28 12:43:34     29s] #Voltage range [0.000 - 0.000] has 1 net.
[03/28 12:43:34     29s] #Voltage range [5.000 - 5.000] has 1 net.
[03/28 12:43:34     29s] #Voltage range [0.000 - 5.000] has 727 nets.
[03/28 12:43:34     29s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[03/28 12:43:34     29s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[03/28 12:43:34     29s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[03/28 12:43:34     29s] #Regenerating Ggrids automatically.
[03/28 12:43:34     29s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[03/28 12:43:34     29s] #Using automatically generated G-grids.
[03/28 12:43:34     29s] #Done routing data preparation.
[03/28 12:43:34     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 685.59 (MB), peak = 711.53 (MB)
[03/28 12:43:34     29s] #Merging special wires...
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Connectivity extraction summary:
[03/28 12:43:34     29s] #Total number of nets = 0.
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #WARNING (NRGR-22) Design is already detail routed.
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Connectivity extraction summary:
[03/28 12:43:34     29s] #Total number of nets = 0.
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Cpu time = 00:00:00
[03/28 12:43:34     29s] #Elapsed time = 00:00:00
[03/28 12:43:34     29s] #Increased memory = 1.62 (MB)
[03/28 12:43:34     29s] #Total memory = 685.68 (MB)
[03/28 12:43:34     29s] #Peak memory = 711.53 (MB)
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Connectivity extraction summary:
[03/28 12:43:34     29s] #Total number of nets = 0.
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Start Detail Routing..
[03/28 12:43:34     29s] #start initial detail routing ...
[03/28 12:43:34     29s] #    number of violations = 0
[03/28 12:43:34     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.64 (MB), peak = 711.53 (MB)
[03/28 12:43:34     29s] #start 1st optimization iteration ...
[03/28 12:43:34     29s] #    number of violations = 0
[03/28 12:43:34     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.66 (MB), peak = 711.53 (MB)
[03/28 12:43:34     29s] #Complete Detail Routing.
[03/28 12:43:34     29s] #Total wire length = 120836 um.
[03/28 12:43:34     29s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:34     29s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:34     29s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:34     29s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:34     29s] #Total number of vias = 3942
[03/28 12:43:34     29s] #Up-Via Summary (total 3942):
[03/28 12:43:34     29s] #           
[03/28 12:43:34     29s] #-----------------------
[03/28 12:43:34     29s] #  Metal 1         2402
[03/28 12:43:34     29s] #  Metal 2         1540
[03/28 12:43:34     29s] #-----------------------
[03/28 12:43:34     29s] #                  3942 
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Total number of DRC violations = 0
[03/28 12:43:34     29s] #Cpu time = 00:00:00
[03/28 12:43:34     29s] #Elapsed time = 00:00:00
[03/28 12:43:34     29s] #Increased memory = 0.21 (MB)
[03/28 12:43:34     29s] #Total memory = 685.89 (MB)
[03/28 12:43:34     29s] #Peak memory = 711.53 (MB)
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Connectivity extraction summary:
[03/28 12:43:34     29s] #Total number of nets = 0.
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #
[03/28 12:43:34     29s] #Start Detail Routing..
[03/28 12:43:34     29s] #start initial detail routing ...
[03/28 12:43:34     29s] #    number of violations = 0
[03/28 12:43:34     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.69 (MB), peak = 711.53 (MB)
[03/28 12:43:34     29s] #start 1st optimization iteration ...
[03/28 12:43:34     29s] #    number of violations = 0
[03/28 12:43:34     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.69 (MB), peak = 711.53 (MB)
[03/28 12:43:35     29s] #Complete Detail Routing.
[03/28 12:43:35     29s] #Total wire length = 120836 um.
[03/28 12:43:35     29s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:35     29s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:35     29s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:35     29s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:35     29s] #Total number of vias = 3942
[03/28 12:43:35     29s] #Up-Via Summary (total 3942):
[03/28 12:43:35     29s] #           
[03/28 12:43:35     29s] #-----------------------
[03/28 12:43:35     29s] #  Metal 1         2402
[03/28 12:43:35     29s] #  Metal 2         1540
[03/28 12:43:35     29s] #-----------------------
[03/28 12:43:35     29s] #                  3942 
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #Total number of DRC violations = 0
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #start routing for process antenna violation fix ...
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #Connectivity extraction summary:
[03/28 12:43:35     29s] #Total number of nets = 0.
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 685.92 (MB), peak = 711.53 (MB)
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #Total wire length = 120836 um.
[03/28 12:43:35     29s] #Total half perimeter of net bounding box = 92731 um.
[03/28 12:43:35     29s] #Total wire length on LAYER metal1 = 15652 um.
[03/28 12:43:35     29s] #Total wire length on LAYER metal2 = 61269 um.
[03/28 12:43:35     29s] #Total wire length on LAYER metal3 = 43914 um.
[03/28 12:43:35     29s] #Total number of vias = 3942
[03/28 12:43:35     29s] #Up-Via Summary (total 3942):
[03/28 12:43:35     29s] #           
[03/28 12:43:35     29s] #-----------------------
[03/28 12:43:35     29s] #  Metal 1         2402
[03/28 12:43:35     29s] #  Metal 2         1540
[03/28 12:43:35     29s] #-----------------------
[03/28 12:43:35     29s] #                  3942 
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #Total number of DRC violations = 0
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #detailRoute Statistics:
[03/28 12:43:35     29s] #Cpu time = 00:00:00
[03/28 12:43:35     29s] #Elapsed time = 00:00:00
[03/28 12:43:35     29s] #Increased memory = 0.49 (MB)
[03/28 12:43:35     29s] #Total memory = 686.17 (MB)
[03/28 12:43:35     29s] #Peak memory = 711.53 (MB)
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] #globalDetailRoute statistics:
[03/28 12:43:35     29s] #Cpu time = 00:00:00
[03/28 12:43:35     29s] #Elapsed time = 00:00:01
[03/28 12:43:35     29s] #Increased memory = -26.56 (MB)
[03/28 12:43:35     29s] #Total memory = 661.61 (MB)
[03/28 12:43:35     29s] #Peak memory = 711.53 (MB)
[03/28 12:43:35     29s] #Number of warnings = 18
[03/28 12:43:35     29s] #Total number of warnings = 61
[03/28 12:43:35     29s] #Number of fails = 0
[03/28 12:43:35     29s] #Total number of fails = 0
[03/28 12:43:35     29s] #Complete globalDetailRoute on Thu Mar 28 12:43:35 2024
[03/28 12:43:35     29s] #
[03/28 12:43:35     29s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[03/28 12:43:35     29s] VERIFY_CONNECTIVITY use new engine.
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s] ******** Start: VERIFY CONNECTIVITY ********
[03/28 12:43:35     29s] Start Time: Thu Mar 28 12:43:35 2024
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s] Design Name: layout_lab_design
[03/28 12:43:35     29s] Database Units: 1000
[03/28 12:43:35     29s] Design Boundary: (0.0000, 0.0000) (2130.0000, 2130.0000)
[03/28 12:43:35     29s] Error Limit = 1000; Warning Limit = 50
[03/28 12:43:35     29s] Check all nets
[03/28 12:43:35     29s] Net gnd: has an unconnected terminal, has special routes with opens.
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s] Begin Summary 
[03/28 12:43:35     29s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[03/28 12:43:35     29s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[03/28 12:43:35     29s]     2 total info(s) created.
[03/28 12:43:35     29s] End Summary
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s] End Time: Thu Mar 28 12:43:35 2024
[03/28 12:43:35     29s] Time Elapsed: 0:00:00.0
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s] ******** End: VERIFY CONNECTIVITY ********
[03/28 12:43:35     29s]   Verification Complete : 2 Viols.  0 Wrngs.
[03/28 12:43:35     29s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s] <CMD> verify_drc
[03/28 12:43:35     29s]  *** Starting Verify DRC (MEM: 901.9) ***
[03/28 12:43:35     29s] 
[03/28 12:43:35     29s]   VERIFY DRC ...... Starting Verification
[03/28 12:43:35     29s]   VERIFY DRC ...... Initializing
[03/28 12:43:35     29s]   VERIFY DRC ...... Deleting Existing Violations
[03/28 12:43:35     29s]   VERIFY DRC ...... Creating Sub-Areas
[03/28 12:43:35     29s]   VERIFY DRC ...... Using new threading
[03/28 12:43:35     29s]   VERIFY DRC ...... Sub-Area : 1 of 1
[03/28 12:43:35     30s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s]   Verification Complete : 0 Viols.
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 64.3M) ***
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[03/28 12:43:35     30s] Parse map file...
[03/28 12:43:35     30s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[03/28 12:43:35     30s] Type 'man IMPOGDS-399' for more detail.
[03/28 12:43:35     30s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[03/28 12:43:35     30s] Type 'man IMPOGDS-399' for more detail.
[03/28 12:43:35     30s] Writing GDSII file ...
[03/28 12:43:35     30s] 	****** db unit per micron = 1000 ******
[03/28 12:43:35     30s] 	****** output gds2 file unit per micron = 1000 ******
[03/28 12:43:35     30s] 	****** unit scaling factor = 1 ******
[03/28 12:43:35     30s] Output for instance
[03/28 12:43:35     30s] Output for bump
[03/28 12:43:35     30s] Output for physical terminals
[03/28 12:43:35     30s] Output for logical terminals
[03/28 12:43:35     30s] Output for regular nets
[03/28 12:43:35     30s] Output for special nets and metal fills
[03/28 12:43:35     30s] Output for via structure generation
[03/28 12:43:35     30s] Statistics for GDS generated (version 3)
[03/28 12:43:35     30s] ----------------------------------------
[03/28 12:43:35     30s] Stream Out Layer Mapping Information:
[03/28 12:43:35     30s] GDS Layer Number          GDS Layer Name
[03/28 12:43:35     30s] ----------------------------------------
[03/28 12:43:35     30s]     49                            metal1
[03/28 12:43:35     30s]     50                               via
[03/28 12:43:35     30s]     51                            metal2
[03/28 12:43:35     30s]     61                              via2
[03/28 12:43:35     30s]     62                            metal3
[03/28 12:43:35     30s]     49                            metal1
[03/28 12:43:35     30s]     51                            metal2
[03/28 12:43:35     30s]     62                            metal3
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Stream Out Information Processed for GDS version 3:
[03/28 12:43:35     30s] Units: 1000 DBU
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Object                             Count
[03/28 12:43:35     30s] ----------------------------------------
[03/28 12:43:35     30s] Instances                          23872
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Ports/Pins                             0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Nets                                7323
[03/28 12:43:35     30s]     metal layer metal1              1471
[03/28 12:43:35     30s]     metal layer metal2              3939
[03/28 12:43:35     30s]     metal layer metal3              1913
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s]     Via Instances                   3942
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Special Nets                         161
[03/28 12:43:35     30s]     metal layer metal1               156
[03/28 12:43:35     30s]     metal layer metal2                 5
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s]     Via Instances                    110
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Metal Fills                            0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s]     Via Instances                      0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Metal FillOPCs                         0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s]     Via Instances                      0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Text                                  16
[03/28 12:43:35     30s]     metal layer metal2                 1
[03/28 12:43:35     30s]     metal layer metal3                15
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Blockages                              0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Custom Text                            0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Custom Box                             0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Trim Metal                             0
[03/28 12:43:35     30s] 
[03/28 12:43:35     30s] Output for cells
[03/28 12:43:35     30s] **WARN: (IMPOGDS-1176):	There are 27 empty cells. Check innovus.log# for the details.
[03/28 12:43:35     30s]   It is probably because your mapping file does not contain corresponding rules.
[03/28 12:43:35     30s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[03/28 12:43:35     30s] ######Streamout is finished!
[03/28 12:43:35     30s] <CMD> saveNetlist -excludeLeafCell final.v
[03/28 12:43:35     30s] Writing Netlist "final.v" ...
[03/28 12:43:36     30s] <CMD> extractRC
[03/28 12:43:36     30s] Extraction called for design 'layout_lab_design' of instances=23872 and nets=729 using extraction engine 'postRoute' at effort level 'low' .
[03/28 12:43:36     30s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/28 12:43:36     30s] Type 'man IMPEXT-3530' for more detail.
[03/28 12:43:36     30s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[03/28 12:43:36     30s] RC Extraction called in multi-corner(1) mode.
[03/28 12:43:36     30s] Process corner(s) are loaded.
[03/28 12:43:36     30s]  Corner: osu05
[03/28 12:43:36     30s] extractDetailRC Option : -outfile /tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[03/28 12:43:36     30s] Assumed metal fill uses the following parameters:
[03/28 12:43:36     30s]               Active Spacing      Min. Width
[03/28 12:43:36     30s]                 [microns]         [microns]
[03/28 12:43:36     30s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[03/28 12:43:36     30s]   Layer M1        0.600             0.400 
[03/28 12:43:36     30s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[03/28 12:43:36     30s]   Layer M2        0.600             0.400 
[03/28 12:43:36     30s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[03/28 12:43:36     30s]   Layer M3        0.600             0.400 
[03/28 12:43:36     30s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[03/28 12:43:36     30s]       RC Corner Indexes            0   
[03/28 12:43:36     30s] Capacitance Scaling Factor   : 1.00000 
[03/28 12:43:36     30s] Coupling Cap. Scaling Factor : 1.00000 
[03/28 12:43:36     30s] Resistance Scaling Factor    : 1.00000 
[03/28 12:43:36     30s] Clock Cap. Scaling Factor    : 1.00000 
[03/28 12:43:36     30s] Clock Res. Scaling Factor    : 1.00000 
[03/28 12:43:36     30s] Shrink Factor                : 1.00000
[03/28 12:43:36     30s] RC extraction is honoring NDR for assume metal fill.
[03/28 12:43:36     30s] Initializing multi-corner capacitance tables ... 
[03/28 12:43:36     30s] Initializing multi-corner resistance tables ...
[03/28 12:43:36     30s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 961.4M)
[03/28 12:43:36     30s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for storing RC.
[03/28 12:43:36     30s] Extracted 10.0193% (CPU Time= 0:00:00.0  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 20.0248% (CPU Time= 0:00:00.0  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 30.0166% (CPU Time= 0:00:00.0  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 40.0221% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 50.0276% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 60.0193% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 70.0248% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 80.0166% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 90.0221% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1017.5M)
[03/28 12:43:36     30s] Number of Extracted Resistors     : 11215
[03/28 12:43:36     30s] Number of Extracted Ground Cap.   : 11903
[03/28 12:43:36     30s] Number of Extracted Coupling Cap. : 10068
[03/28 12:43:36     30s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:36     30s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/28 12:43:36     30s]  Corner: osu05
[03/28 12:43:36     30s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 975.9M)
[03/28 12:43:36     30s] Creating parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb_Filter.rcdb.d' for storing RC.
[03/28 12:43:36     30s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:43:36     30s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=979.867M)
[03/28 12:43:36     30s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:36     30s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=979.867M)
[03/28 12:43:36     30s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 979.867M)
[03/28 12:43:36     30s] <CMD> rcOut -spf final.dspf
[03/28 12:43:36     30s] Opening parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d' for reading.
[03/28 12:43:36     30s] RC Out has the following PVT Info:
[03/28 12:43:36     30s]    RC:osu05
[03/28 12:43:36     30s] Printing *|NET...
[03/28 12:43:36     30s] RC Out from RCDB Completed (CPU Time= 0:00:00.2  MEM= 979.9M)
[03/28 12:43:36     30s] Closing parasitic data file '/tmp/innovus_temp_14879_cparch11.ecn.purdue.edu_mg154_XgyPXT/layout_lab_design_14879_23a1K1.rcdb.d'. 720 times net's RC data read were performed.
[03/28 12:55:58    161s] 
[03/28 12:55:58    161s] *** Memory Usage v#1 (Current mem = 1081.805M, initial mem = 163.832M) ***
[03/28 12:55:58    161s] 
[03/28 12:55:58    161s] *** Summary of all messages that are not suppressed in this session:
[03/28 12:55:58    161s] Severity  ID               Count  Summary                                  
[03/28 12:55:58    161s] WARNING   IMPLF-151            5  The viaRule '%s' has been defined, the c...
[03/28 12:55:58    161s] WARNING   IMPLF-58            40  MACRO '%s' has been found in the databas...
[03/28 12:55:58    161s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/28 12:55:58    161s] ERROR     IMPLF-223            2  The LEF via '%s' has been defined and fo...
[03/28 12:55:58    161s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/28 12:55:58    161s] WARNING   IMPLF-119           10  LAYER '%s' has been found in the databas...
[03/28 12:55:58    161s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/28 12:55:58    161s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/28 12:55:58    161s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[03/28 12:55:58    161s] WARNING   IMPOGDS-1176         1  There are %d empty cells. Check innovus....
[03/28 12:55:58    161s] WARNING   IMPOGDS-399          2   Only %d layer(s) (%s) of a %s object is...
[03/28 12:55:58    161s] WARNING   IMPEXT-3087         12  Fill active spacing for layer %s is not ...
[03/28 12:55:58    161s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[03/28 12:55:58    161s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[03/28 12:55:58    161s] WARNING   IMPCK-164            1  No synthesized clock tree is found from ...
[03/28 12:55:58    161s] ERROR     IMPCK-9000           1  %s                                       
[03/28 12:55:58    161s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[03/28 12:55:58    161s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/28 12:55:58    161s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[03/28 12:55:58    161s] WARNING   IMPPP-4022          12  Option "-%s" is obsolete and has been re...
[03/28 12:55:58    161s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[03/28 12:55:58    161s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[03/28 12:55:58    161s] WARNING   IMPSR-1255           2  Cannot find any non 'CLASS CORE' pad pin...
[03/28 12:55:58    161s] WARNING   IMPSR-1254           4  Cannot find any block pin of net %s. Che...
[03/28 12:55:58    161s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/28 12:55:58    161s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[03/28 12:55:58    161s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[03/28 12:55:58    161s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[03/28 12:55:58    161s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/28 12:55:58    161s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/28 12:55:58    161s] WARNING   IMPOPT-6118          5  The following cells have a dont_touch pr...
[03/28 12:55:58    161s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[03/28 12:55:58    161s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[03/28 12:55:58    161s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[03/28 12:55:58    161s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[03/28 12:55:58    161s] WARNING   IMPTCM-70            4  Option "%s" for command %s is obsolete a...
[03/28 12:55:58    161s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[03/28 12:55:58    161s] *** Message Summary: 207 warning(s), 10 error(s)
[03/28 12:55:58    161s] 
[03/28 12:55:58    161s] --- Ending "Innovus" (totcpu=0:02:42, real=0:13:39, mem=1081.8M) ---
