#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 28 10:15:21 2015
# Process ID: 6900
# Log file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/vivado.log
# Journal file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\WP1.xpr}
open_run impl_1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
space C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_2
endgroup
set_property location {9.5 3240 937} [get_bd_cells blk_mem_gen_2]
set_property location {10.5 3413 1054} [get_bd_cells blk_mem_gen_2]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM}] [get_bd_cells blk_mem_gen_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_2
endgroup
set_property location {9 3123 895} [get_bd_cells axi_bram_ctrl_2]
set_property location {10 3394 883} [get_bd_cells blk_mem_gen_2]
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_2]
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_2]
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_2]
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_cells axi_bram_ctrl_2]
set_property location {7 2622 1006} [get_bd_cells axi_bram_ctrl_1]
set_property location {6 2669 986} [get_bd_cells axi_bram_ctrl_1]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property location {7 3043 940} [get_bd_cells blk_mem_gen_1]
set_property location {7.5 3166 1014} [get_bd_cells blk_mem_gen_1]
set_property location {7.5 3269 769} [get_bd_cells blk_mem_gen_0]
set_property location {6.5 3018 443} [get_bd_cells util_vector_logic_0]
set_property location {7 3006 830} [get_bd_cells util_vector_logic_0]
set_property location {8 3333 782} [get_bd_cells blk_mem_gen_0]
set_property location {7 2963 836} [get_bd_cells util_vector_logic_0]
set_property location {6.5 2957 832} [get_bd_cells util_vector_logic_0]
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4} CONFIG.USE_ECC {0}] [get_bd_cells axi_bram_ctrl_1]
endgroup
set_property location {6.5 2800 1173} [get_bd_cells axi_bram_ctrl_1]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
endgroup
validate_bd_design
set_property location {5.5 2149 519} [get_bd_cells Interface_ADC_0]
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv le.infn.it:user:ADC_interface:1.0 [get_ips  WP1_system_Interface_ADC_0_2]
report_ip_status -name ip_status 
validate_bd_design
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM}] [get_bd_cells blk_mem_gen_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
set_property location {10 3438 1122} [get_bd_cells blk_mem_gen_1]
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
assign_bd_address
validate_bd_design
reset_run synth_1
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4}] [get_bd_cells axi_bram_ctrl_1]
endgroup
validate_bd_design
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
endgroup
validate_bd_design
startgroup
endgroup
set_property location {12 3983 421} [get_bd_cells util_ds_buf_0]
set_property location {5.5 2088 519} [get_bd_cells Interface_ADC_0]
set_property location {6 2297 714} [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
endgroup
set_property location {6 2274 842} [get_bd_cells axi_bram_ctrl_1]
set_property location {6.5 2677 733} [get_bd_cells util_vector_logic_0]
set_property location {7.5 2980 668} [get_bd_cells blk_mem_gen_0]
set_property location {8 3012 952} [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net -net [get_bd_nets Interface_ADC_0_myaddr] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/myaddr]
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
regenerate_bd_layout -routing
validate_bd_design
startgroup
endgroup
disconnect_bd_net /util_vector_logic_0_Res [get_bd_pins blk_mem_gen_1/clka]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_cells blk_mem_gen_1]
set_property location {8 2513 665} [get_bd_cells blk_mem_gen_0]
set_property location {8 2531 411} [get_bd_cells blk_mem_gen_0]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {7 2352 773} [get_bd_cells blk_mem_gen_1]
set_property location {7.5 2449 761} [get_bd_cells blk_mem_gen_1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
set_property location {9 2800 748} [get_bd_cells blk_mem_gen_1]
connect_bd_net -net [get_bd_nets Interface_ADC_0_myaddr] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/myaddr]
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net -net [get_bd_nets Interface_ADC_0_enable] [get_bd_pins blk_mem_gen_1/ena] [get_bd_pins Interface_ADC_0/enable]
connect_bd_net -net [get_bd_nets Interface_ADC_0_wea] [get_bd_pins blk_mem_gen_1/wea] [get_bd_pins Interface_ADC_0/wea]
set_property location {6 2102 516} [get_bd_cells util_vector_logic_0]
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
disconnect_bd_net /Interface_ADC_0_mydata [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins Interface_ADC_0/ADC0_mem] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins Interface_ADC_0/ADC1_mem] [get_bd_pins blk_mem_gen_1/dina]
delete_bd_objs [get_bd_nets Interface_ADC_0_myaddr]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Interface_ADC_0/MEM_addr]
connect_bd_net -net [get_bd_nets Interface_ADC_0_MEM_addr] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/MEM_addr]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_reset] [get_bd_pins blk_mem_gen_1/rsta] [get_bd_pins rst_processing_system7_0_100M/peripheral_reset]
save_bd_design
launch_runs synth_1
wait_on_run synth_1
set_property location {6 2111 209} [get_bd_cells axi_gpio_0]
set_property location {2 791 -68} [get_bd_cells util_ds_buf_1]
set_property location {2 815 172} [get_bd_cells util_ds_buf_3]
set_property location {8 3312 406} [get_bd_cells util_ds_buf_0]
set_property location {8 3314 423} [get_bd_cells util_ds_buf_0]
launch_sdk -workspace C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
save_bd_design
launch_runs impl_1
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
update_compile_order -fileset sim_1
current_project WP1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project ADC_interface_v1_0_project
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_project WP1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project ADC_interface_v1_0_project
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
connect_bd_net -net [get_bd_nets Interface_ADC_0_MEM_addr] [get_bd_pins Interface_ADC_0/ADDR_mem]
reset_run synth_1
save_bd_design
launch_runs impl_1
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
update_compile_order -fileset sim_1
current_project WP1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
disconnect_bd_net /Interface_ADC_0_MEM_addr [get_bd_pins blk_mem_gen_0/addra]
delete_bd_objs [get_bd_nets Interface_ADC_0_MEM_addr]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Interface_ADC_0/ADDR_mem]
connect_bd_net -net [get_bd_nets Interface_ADC_0_ADDR_mem] [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Interface_ADC_0/ADDR_mem]
delete_bd_objs [get_bd_nets Interface_ADC_0_ADC0_mem]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Interface_ADC_0/ADC0_mem]
delete_bd_objs [get_bd_nets Interface_ADC_0_mydata]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_project ADC_interface_v1_0_project
launch_runs synth_1
wait_on_run synth_1
current_project WP1
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_project ADC_interface_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
disconnect_bd_net /util_vector_logic_0_Res [get_bd_pins blk_mem_gen_0/clka]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
disconnect_bd_net /util_vector_logic_0_Res [get_bd_pins blk_mem_gen_0/clka]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net -net [get_bd_nets util_vector_logic_0_Res] [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins util_vector_logic_0/Res]
ipx::edit_ip_in_project -upgrade true -name {ADC_interface_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/ADC_interface_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/ADC_interface/component.xml}
update_compile_order -fileset sim_1
current_project WP1
save_bd_design
close_project
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Xilinx\Vivado\2014.2\progetti\ip_repo\le.infn.it_user_ADC_interface_1.0.zip} [ipx::current_core]
ipx::update_ip_instances -delete_project true
