// Seed: 4249876471
module module_0 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    output uwire void id_3,
    output uwire id_4
    , id_9,
    input supply0 id_5,
    input tri id_6,
    output tri id_7
);
  assign id_1 = 1;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wand id_7,
    input wand id_8,
    input wire id_9,
    input supply0 id_10,
    output uwire id_11,
    input wire id_12,
    output wor id_13,
    output uwire id_14,
    output supply1 id_15,
    input wand id_16
);
  wor id_18 = id_3;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_18,
      id_14,
      id_13,
      id_3,
      id_4,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
