ARM GAS  /tmp/ccaJSnx1.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccaJSnx1.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0494     		str	r4, [sp, #16]
  45 0008 0594     		str	r4, [sp, #20]
  46 000a 0694     		str	r4, [sp, #24]
  47 000c 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  48              		.loc 1 48 3 is_stmt 1 view .LVU3
  49              	.LBB2:
  50              		.loc 1 48 3 view .LVU4
  51              		.loc 1 48 3 view .LVU5
  52 000e 1F4B     		ldr	r3, .L3
  53 0010 9A69     		ldr	r2, [r3, #24]
  54 0012 42F02002 		orr	r2, r2, #32
  55 0016 9A61     		str	r2, [r3, #24]
  56              		.loc 1 48 3 view .LVU6
  57 0018 9A69     		ldr	r2, [r3, #24]
  58 001a 02F02002 		and	r2, r2, #32
  59 001e 0192     		str	r2, [sp, #4]
  60              		.loc 1 48 3 view .LVU7
  61 0020 019A     		ldr	r2, [sp, #4]
  62              	.LBE2:
  63              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 49 3 view .LVU9
  65              	.LBB3:
  66              		.loc 1 49 3 view .LVU10
ARM GAS  /tmp/ccaJSnx1.s 			page 3


  67              		.loc 1 49 3 view .LVU11
  68 0022 9A69     		ldr	r2, [r3, #24]
  69 0024 42F00402 		orr	r2, r2, #4
  70 0028 9A61     		str	r2, [r3, #24]
  71              		.loc 1 49 3 view .LVU12
  72 002a 9A69     		ldr	r2, [r3, #24]
  73 002c 02F00402 		and	r2, r2, #4
  74 0030 0292     		str	r2, [sp, #8]
  75              		.loc 1 49 3 view .LVU13
  76 0032 029A     		ldr	r2, [sp, #8]
  77              	.LBE3:
  78              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 50 3 view .LVU15
  80              	.LBB4:
  81              		.loc 1 50 3 view .LVU16
  82              		.loc 1 50 3 view .LVU17
  83 0034 9A69     		ldr	r2, [r3, #24]
  84 0036 42F00802 		orr	r2, r2, #8
  85 003a 9A61     		str	r2, [r3, #24]
  86              		.loc 1 50 3 view .LVU18
  87 003c 9B69     		ldr	r3, [r3, #24]
  88 003e 03F00803 		and	r3, r3, #8
  89 0042 0393     		str	r3, [sp, #12]
  90              		.loc 1 50 3 view .LVU19
  91 0044 039B     		ldr	r3, [sp, #12]
  92              	.LBE4:
  93              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
  94              		.loc 1 53 3 view .LVU21
  95 0046 124E     		ldr	r6, .L3+4
  96 0048 2246     		mov	r2, r4
  97 004a 1021     		movs	r1, #16
  98 004c 3046     		mov	r0, r6
  99 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SPI1_CS_Pin;
 101              		.loc 1 56 3 view .LVU22
 102              		.loc 1 56 23 is_stmt 0 view .LVU23
 103 0052 1023     		movs	r3, #16
 104 0054 0493     		str	r3, [sp, #16]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 105              		.loc 1 57 3 is_stmt 1 view .LVU24
 106              		.loc 1 57 24 is_stmt 0 view .LVU25
 107 0056 0125     		movs	r5, #1
 108 0058 0595     		str	r5, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 109              		.loc 1 58 3 is_stmt 1 view .LVU26
 110              		.loc 1 58 24 is_stmt 0 view .LVU27
 111 005a 0694     		str	r4, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112              		.loc 1 59 3 is_stmt 1 view .LVU28
 113              		.loc 1 59 25 is_stmt 0 view .LVU29
ARM GAS  /tmp/ccaJSnx1.s 			page 4


 114 005c 0223     		movs	r3, #2
 115 005e 0793     		str	r3, [sp, #28]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 116              		.loc 1 60 3 is_stmt 1 view .LVU30
 117 0060 04A9     		add	r1, sp, #16
 118 0062 3046     		mov	r0, r6
 119 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ACC_INT1_Pin;
 121              		.loc 1 63 3 view .LVU31
 122              		.loc 1 63 23 is_stmt 0 view .LVU32
 123 0068 0495     		str	r5, [sp, #16]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 124              		.loc 1 64 3 is_stmt 1 view .LVU33
 125              		.loc 1 64 24 is_stmt 0 view .LVU34
 126 006a 0A4B     		ldr	r3, .L3+8
 127 006c 0593     		str	r3, [sp, #20]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 65 3 is_stmt 1 view .LVU35
 129              		.loc 1 65 24 is_stmt 0 view .LVU36
 130 006e 0694     		str	r4, [sp, #24]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(ACC_INT1_GPIO_Port, &GPIO_InitStruct);
 131              		.loc 1 66 3 is_stmt 1 view .LVU37
 132 0070 04A9     		add	r1, sp, #16
 133 0072 0948     		ldr	r0, .L3+12
 134 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL2:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  69:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 136              		.loc 1 69 3 view .LVU38
 137 0078 2246     		mov	r2, r4
 138 007a 0521     		movs	r1, #5
 139 007c 0620     		movs	r0, #6
 140 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 141              	.LVL3:
  70:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 142              		.loc 1 70 3 view .LVU39
 143 0082 0620     		movs	r0, #6
 144 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 145              	.LVL4:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c **** }
 146              		.loc 1 72 1 is_stmt 0 view .LVU40
 147 0088 08B0     		add	sp, sp, #32
 148              	.LCFI2:
 149              		.cfi_def_cfa_offset 16
 150              		@ sp needed
 151 008a 70BD     		pop	{r4, r5, r6, pc}
 152              	.L4:
 153              		.align	2
 154              	.L3:
 155 008c 00100240 		.word	1073876992
 156 0090 00080140 		.word	1073809408
 157 0094 00001110 		.word	269549568
ARM GAS  /tmp/ccaJSnx1.s 			page 5


 158 0098 000C0140 		.word	1073810432
 159              		.cfi_endproc
 160              	.LFE65:
 162              		.text
 163              	.Letext0:
 164              		.file 2 "/home/luca/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 165              		.file 3 "/home/luca/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 166              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 167              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 168              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccaJSnx1.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccaJSnx1.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccaJSnx1.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccaJSnx1.s:155    .text.MX_GPIO_Init:000000000000008c $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
