#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 13 23:59:25 2021
# Process ID: 14920
# Current directory: C:/adi/hdl/library/xilinx/util_adxcvr
# Command line: vivado.exe -mode batch -source util_adxcvr_ip.tcl
# Log file: C:/adi/hdl/library/xilinx/util_adxcvr/vivado.log
# Journal file: C:/adi/hdl/library/xilinx/util_adxcvr\vivado.jou
#-----------------------------------------------------------
source util_adxcvr_ip.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_phdl_dir $ad_hdl_dir
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir [file normalize $::env(ADI_PHDL_DIR)]
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2018.2"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_ip_ttcl {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   set f [ipx::add_file $ip_constr_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
##   ipx::reorder_files -front $ip_constr_files $proj_filegroup
## }
## proc adi_ip_sim_ttcl {ip_name ip_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *simulation*}]
##   set f [ipx::add_file $ip_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
##   ipx::reorder_files -front $ip_files $proj_filegroup
## }
## proc adi_ip_bd {ip_name ip_bd_files} {
##   set proj_filegroup [ipx::get_file_groups xilinx_blockdiagram -of_objects [ipx::current_core]]
##   if {$proj_filegroup == {}} {
##     set proj_filegroup [ipx::add_file_group -type xilinx_blockdiagram "" [ipx::current_core]]
##   }
##   set f [ipx::add_file $ip_bd_files $proj_filegroup]
##   set_property -dict [list \
##     type tclSource \
##   ] $f
## }
## proc adi_ip_infer_streaming_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_infer_mm_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_set_ports_dependency {port_prefix dependency {driver_value {}}} {
##   foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
##     set_property ENABLEMENT_DEPENDENCY $dependency $port
##     if {$driver_value != {}} {
##       set_property DRIVER_VALUE $driver_value $port
##     }
##   }
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
##   set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interfaces $bus -of_objects [ipx::current_core]]
##   adi_set_ports_dependency $prefix $dependency 0
## }
## proc adi_add_port_map {bus phys logic} {
##   set map [ipx::add_port_map $phys $bus]
##   set_property "PHYSICAL_NAME" $phys $map
##   set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name mode abs_type bus_type port_maps} {
##   set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##   set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##   set_property "BUS_TYPE_VLNV" $bus_type $bus
##   set_property "INTERFACE_MODE" $mode $bus
## 
##   foreach port_map $port_maps {
##     adi_add_port_map $bus {*}$port_map
##   }
## }
## proc adi_add_multi_bus {num bus_name_prefix mode abs_type bus_type port_maps dependency} {
##   for {set i 0} {$i < 8} {incr i} {
##     set bus_name [format "%s%d" $bus_name_prefix $i]
##     set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##     set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##     set_property "BUS_TYPE_VLNV" $bus_type $bus
##     set_property "INTERFACE_MODE" $mode $bus
## 
##     if {$dependency ne ""} {
##       set bus_dependency [string map [list "{i}" $i] $dependency]
##       set_property ENABLEMENT_DEPENDENCY $bus_dependency $bus
##     }
## 
##     foreach port_map $port_maps {
##       lassign $port_map phys logic width
##       set map [ipx::add_port_map $phys $bus]
##       set_property "PHYSICAL_NAME" $phys $map
##       set_property "LOGICAL_NAME" $logic $map
##       set_property "PHYSICAL_RIGHT" [expr $i*$width] $map
##       set_property "PHYSICAL_LEFT" [expr ($i+1)*$width-1] $map
##     }
##   }
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""} {reset_signal_mode "slave"}} {
##   set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
##   set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
##   set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
##   set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
##   set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
##   set_property display_name $clock_inf_name $clock_inf
##   set clock_map [ipx::add_port_map "CLK" $clock_inf]
##   set_property physical_name $clock_signal_name $clock_map
## 
##   set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
##   set_property value $bus_inf_name $assoc_busif
## 
##   if { $reset_signal_name != "" } {
##     set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
##     set_property value $reset_signal_name $assoc_reset
## 
##     set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
##     set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
##     set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
##     set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
##     set_property display_name $reset_inf_name $reset_inf
##     set_property interface_mode $reset_signal_mode $reset_inf
##     set reset_map [ipx::add_port_map "RST" $reset_inf]
##     set_property physical_name $reset_signal_name $reset_map
## 
##     set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
##     if {[string match {*[Nn]} $reset_signal_name] == 1} {
##       set_property value "ACTIVE_LOW" $reset_polarity
##     } else {
##       set_property value "ACTIVE_HIGH" $reset_polarity
##     }
##   }
## }
## proc adi_ip_add_core_dependencies {vlnvs} {
##   foreach file_group [ipx::get_file_groups * -of_objects [ipx::current_core]] {
##     foreach vlnv $vlnvs {
##       ipx::add_subcore $vlnv $file_group
##     }
##   }
## }
## variable ip_constr_files
## proc adi_ip_create {ip_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global ip_constr_files
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   set VIVADO_VERSION [version -short]
##   if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##     puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##     puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##     puts -nonewline "got $VIVADO_VERSION.\n"
##   }
## 
##   create_project $ip_name . -force
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   set ip_constr_files ""
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   global ip_constr_files
## 
##   set ip_constr_files ""
##   foreach m_file $ip_files {
##     if {[file extension $m_file] eq ".xdc"} {
##       lappend ip_constr_files $m_file
##     }
##   }
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   global ip_constr_files
## 
##   ipx::package_project -root_dir . -vendor analog.com -library user -taxonomy /Analog_Devices
##   set_property name $ip_name [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {http://www.analog.com} [ipx::current_core]
## 
##   set i_families ""
##   foreach i_part [get_parts] {
##     lappend i_families [get_property FAMILY $i_part]
##   }
##   set i_families [lsort -unique $i_families]
##   set s_families [get_property supported_families [ipx::current_core]]
##   foreach i_family $i_families {
##     set s_families "$s_families $i_family Production"
##     set s_families "$s_families $i_family Beta"
##   }
##   set_property supported_families $s_families [ipx::current_core]
##   ipx::save_core
## 
##   ipx::remove_all_bus_interface [ipx::current_core]
##   set memory_maps [ipx::get_memory_maps * -of_objects [ipx::current_core]]
##   foreach map $memory_maps {
##     ipx::remove_memory_map [lindex $map 2] [ipx::current_core ]
##   }
##   ipx::save_core
## 
##   set i_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   foreach i_file $ip_constr_files {
##     set i_module [file tail $i_file]
##     regsub {_constr\.xdc} $i_module {} i_module
##     ipx::add_file $i_file $i_filegroup
##     ipx::reorder_files -front $i_file $i_filegroup
##     set_property SCOPED_TO_REF $i_module [ipx::get_files $i_file -of_objects $i_filegroup]
##   }
##   ipx::save_core
## }
## proc adi_ip_properties {ip_name} {
## 
##   adi_ip_properties_lite $ip_name
## 
##   ipx::infer_bus_interface {\
##     s_axi_awvalid \
##     s_axi_awaddr \
##     s_axi_awprot \
##     s_axi_awready \
##     s_axi_wvalid \
##     s_axi_wdata \
##     s_axi_wstrb \
##     s_axi_wready \
##     s_axi_bvalid \
##     s_axi_bresp \
##     s_axi_bready \
##     s_axi_arvalid \
##     s_axi_araddr \
##     s_axi_arprot \
##     s_axi_arready \
##     s_axi_rvalid \
##     s_axi_rdata \
##     s_axi_rresp \
##     s_axi_rready} \
##   xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
##   ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
##   ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
## 
##   set raddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_araddr -of_objects [ipx::current_core]]] + 1]
##   set waddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_awaddr -of_objects [ipx::current_core]]] + 1]
## 
##   if {$raddr_width != $waddr_width} {
##     puts [format "WARNING: AXI address width mismatch for %s (r=%d, w=%d)" $ip_name $raddr_width, $waddr_width]
##     set range 65536
##   } else {
##     if {$raddr_width >= 16} {
##       set range 65536
##     } else {
##       set range [expr 1 << $raddr_width]
##     }
##   }
## 
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
##   ipx::add_address_block {axi_lite} [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]
##   set_property range $range [ipx::get_address_blocks axi_lite \
##     -of_objects [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]]
##   ipx::associate_bus_interfaces -clock s_axi_aclk -reset s_axi_aresetn [ipx::current_core]
##   ipx::save_core
## }
## proc adi_if_define {name} {
## 
##   ipx::create_abstraction_definition analog.com interface ${name}_rtl 1.0
##   ipx::create_bus_definition analog.com interface $name 1.0
## 
##   set_property xml_file_name ${name}_rtl.xml [ipx::current_busabs]
##   set_property xml_file_name ${name}.xml [ipx::current_busdef]
##   set_property bus_type_vlnv analog.com:interface:${name}:1.0 [ipx::current_busabs]
## 
##   ipx::save_abstraction_definition [ipx::current_busabs]
##   ipx::save_bus_definition [ipx::current_busdef]
## }
## proc adi_if_ports {dir width name {type none}} {
## 
##   ipx::add_bus_abstraction_port $name [ipx::current_busabs]
##   set m_intf [ipx::get_bus_abstraction_ports $name -of_objects [ipx::current_busabs]]
##   set_property master_presence required $m_intf
##   set_property slave_presence  required $m_intf
##   set_property master_width $width $m_intf
##   set_property slave_width  $width $m_intf
## 
##   set m_dir "in"
##   set s_dir "out"
##   if {$dir eq "output"} {
##     set m_dir "out"
##     set s_dir "in"
##   }
## 
##   set_property master_direction $m_dir $m_intf
##   set_property slave_direction  $s_dir $m_intf
## 
##   if {$type ne "none"} {
##     set_property is_${type} true $m_intf
##   }
## 
##   ipx::save_bus_definition [ipx::current_busdef]
##   ipx::save_abstraction_definition [ipx::current_busabs]
## }
## proc adi_if_infer_bus {if_name mode name maps} {
## 
##   ipx::add_bus_interface $name [ipx::current_core]
##   set m_bus_if [ipx::get_bus_interfaces $name -of_objects [ipx::current_core]]
##   set_property abstraction_type_vlnv ${if_name}_rtl:1.0 $m_bus_if
##   set_property bus_type_vlnv ${if_name}:1.0 $m_bus_if
##   set_property interface_mode $mode $m_bus_if
## 
##   foreach map $maps  {
##     set m_maps [regexp -all -inline {\S+} $map]
##     lassign $m_maps p_name p_map
##     ipx::add_port_map $p_name $m_bus_if
##     set_property physical_name $p_map [ipx::get_port_maps $p_name -of_objects $m_bus_if]
##   }
## }
# adi_ip_create util_adxcvr
CRITICAL WARNING: vivado version mismatch; expected 2018.2, got 2018.3.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 320.641 ; gain = 74.312
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/adi/hdl/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/adi/hdl/library' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/adi/hdl/library/xilinx/util_adxcvr'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 355.523 ; gain = 34.883
# adi_ip_files util_adxcvr [list \
#   "util_adxcvr_constr.xdc" \
#   "util_adxcvr_xcm.v" \
#   "util_adxcvr_xch.v" \
#   "util_adxcvr.v" ]
# adi_ip_properties_lite util_adxcvr
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_0' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_1' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_10' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_11' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_12' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_13' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_14' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_15' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_16' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_17' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_18' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_19' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_2' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_20' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_21' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_22' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_23' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_24' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_25' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_26' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_27' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_28' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_29' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_3' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_30' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_31' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_4' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_5' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_6' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_7' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_8' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_0_9' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_0' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_1' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_10' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_11' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_12' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_13' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_14' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_15' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_16' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_17' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_18' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_19' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_2' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_20' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_21' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_22' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_23' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
INFO: [Common 17-14] Message 'IP_Flow 19-5464' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_24' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_25' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_26' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_27' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_28' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_29' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_3' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_30' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_31' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_4' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_5' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_6' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_7' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_8' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_10_9' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_0' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_1' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_10' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_11' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_12' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_13' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_14' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_15' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_16' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_17' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_18' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_19' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_2' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_20' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_21' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_22' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_23' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_24' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_25' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_26' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_27' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_28' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_29' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_3' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_30' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_31' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_4' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_5' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_6' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_7' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_8' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_11_9' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_12_0' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_12_1' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_12_10' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [Common 17-14] Message 'IP_Flow 19-5462' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_12_11' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
INFO: [Common 17-14] Message 'IP_Flow 19-5107' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
INFO: [Common 17-14] Message 'IP_Flow 19-5463' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'tx_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'up_sel_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'rx_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [Common 17-14] Message 'IP_Flow 19-5151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4728] Bus Interface 'up_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'up_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rstn'.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_0_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_10_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_11_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_12_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_13_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_14_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_15_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_1_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_2_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_3_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_4_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_5_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_6_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_7_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_8_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'rx_9_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_0' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_0_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_10' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_10_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_11' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_11_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_12' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_12_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_13' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_13_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_14' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_14_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_15' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_15_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_1' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_1_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_2' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_2_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_3' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_3_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_4' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_4_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_5' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_5_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_6' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_6_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_7' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_7_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_8' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_8_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_0': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_1': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_10': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_11': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_12': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_13': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_14': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_15': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_16': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_16': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_17': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_17': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_18': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_18': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_19': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_19': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_2': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_20': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_20': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_21': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_21': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_22': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_22': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_23': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_23': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_24': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_24': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_25': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_25': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_26': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_26': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_27': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_27': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_28': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_28': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_29': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_29': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_3': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_30': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_30': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_31': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_31': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_4': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_5': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_6': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_7': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_8': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'tx_data_9' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'tx_9_9': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_0': A port map to the required logical port "qpll_ref_clk" of the bus abstraction "analog.com:interface:if_gt_qpll_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_12': A port map to the required logical port "qpll_ref_clk" of the bus abstraction "analog.com:interface:if_gt_qpll_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_4': A port map to the required logical port "qpll_ref_clk" of the bus abstraction "analog.com:interface:if_gt_qpll_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_8': A port map to the required logical port "qpll_ref_clk" of the bus abstraction "analog.com:interface:if_gt_qpll_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_10_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_11_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_13_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_14_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_15_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_1_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_2_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_3_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_5_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_6_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_7_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_rx_9_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_10_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_11_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_13_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_14_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_15_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_1_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_2_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_3_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_5_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_6_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_7_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_tx_9_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'up_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 375.324 ; gain = 15.508
INFO: [IP_Flow 19-4623] Unrecognized family  azynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  azynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qkintexu.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qkintexu.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qvirtexuplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qvirtexuplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qzynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qzynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qzynquplusRFSOC.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qzynquplusRFSOC.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  zynquplusRFSOC.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  zynquplusRFSOC.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-1971] File named "util_adxcvr_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# ipx::remove_all_bus_interface [ipx::current_core]
# ipx::infer_bus_interface up_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_0 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_1 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_2 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_3 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_4 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_5 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_6 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_7 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_8 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_9 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_10 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_11 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_12 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_13 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_14 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface cpll_ref_clk_15 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface qpll_ref_clk_0 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface qpll_ref_clk_4 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface qpll_ref_clk_8 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface qpll_ref_clk_12 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_0 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_1 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_2 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_3 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_4 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_5 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_6 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_7 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_8 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_9 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_10 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_11 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_12 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_13 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_14 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_out_clk_15 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_0 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_1 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_2 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_3 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_4 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_5 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_6 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_7 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_8 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_9 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_10 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_11 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_12 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_13 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_14 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_out_clk_15 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_0 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_1 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_2 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_3 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_4 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_5 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_6 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_7 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_8 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_9 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_10 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_11 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_12 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_13 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_14 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface rx_clk_15 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_0 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_1 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_2 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_3 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_4 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_5 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_6 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_7 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_8 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_9 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_10 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_11 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_12 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_13 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_14 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface tx_clk_15 xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_rstn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'up_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'up_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rstn'.
# ipx::infer_bus_interface up_rx_rst_0 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_0': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_0'.
# ipx::infer_bus_interface up_rx_rst_1 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_1': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_1'.
# ipx::infer_bus_interface up_rx_rst_2 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_2': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_2'.
# ipx::infer_bus_interface up_rx_rst_3 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_3': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_3'.
# ipx::infer_bus_interface up_rx_rst_4 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_4': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_4'.
# ipx::infer_bus_interface up_rx_rst_5 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_5': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_5'.
# ipx::infer_bus_interface up_rx_rst_6 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_6': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_6'.
# ipx::infer_bus_interface up_rx_rst_7 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_7': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_7'.
# ipx::infer_bus_interface up_rx_rst_8 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_8': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_8'.
# ipx::infer_bus_interface up_rx_rst_9 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_9': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_9'.
# ipx::infer_bus_interface up_rx_rst_10 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_10': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_10'.
# ipx::infer_bus_interface up_rx_rst_11 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_11': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_11'.
# ipx::infer_bus_interface up_rx_rst_12 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_12': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_12'.
# ipx::infer_bus_interface up_rx_rst_13 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_13': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_13'.
# ipx::infer_bus_interface up_rx_rst_14 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_14': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_14'.
# ipx::infer_bus_interface up_rx_rst_15 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'cpll_ref_clk_15': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rx_rst_15'.
# ipx::infer_bus_interface up_tx_rst_0 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_1 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_2 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_3 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_4 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_5 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_6 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_7 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_8 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_9 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_10 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_11 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_12 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_13 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_14 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# ipx::infer_bus_interface up_tx_rst_15 xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
# set_property driver_value 0 [ipx::get_ports -filter "direction==in" -of_objects [ipx::current_core]]
# for {set n 0} {$n < 16} {incr n} {
# 
#   if {($n%4) == 0} {
#   adi_if_infer_bus analog.com:interface:if_xcvr_cm slave up_cm_${n} [list \
#     "enb                 up_cm_enb_${n}         "\
#     "addr                up_cm_addr_${n}        "\
#     "wr                  up_cm_wr_${n}          "\
#     "wdata               up_cm_wdata_${n}       "\
#     "rdata               up_cm_rdata_${n}       "\
#     "ready               up_cm_ready_${n}       "]
#   }
# 
#   adi_if_infer_bus analog.com:interface:if_xcvr_cm slave up_es_${n} [list \
#     "enb                 up_es_enb_${n}         "\
#     "addr                up_es_addr_${n}        "\
#     "wr                  up_es_wr_${n}          "\
#     "wdata               up_es_wdata_${n}       "\
#     "rdata               up_es_rdata_${n}       "\
#     "reset               up_es_reset_${n}       "\
#     "ready               up_es_ready_${n}       "]
# 
#   adi_if_infer_bus analog.com:interface:if_xcvr_ch slave up_rx_${n} [list \
#     "pll_locked          up_rx_pll_locked_${n}  "\
#     "rst                 up_rx_rst_${n}         "\
#     "user_ready          up_rx_user_ready_${n}  "\
#     "rst_done            up_rx_rst_done_${n}    "\
#     "lpm_dfe_n           up_rx_lpm_dfe_n_${n}   "\
#     "rate                up_rx_rate_${n}        "\
#     "sys_clk_sel         up_rx_sys_clk_sel_${n} "\
#     "out_clk_sel         up_rx_out_clk_sel_${n} "\
#     "enb                 up_rx_enb_${n}         "\
#     "addr                up_rx_addr_${n}        "\
#     "wr                  up_rx_wr_${n}          "\
#     "wdata               up_rx_wdata_${n}       "\
#     "rdata               up_rx_rdata_${n}       "\
#     "ready               up_rx_ready_${n}       "]
# 
#   adi_if_infer_bus analog.com:interface:if_xcvr_ch slave up_tx_${n} [list \
#     "pll_locked          up_tx_pll_locked_${n}  "\
#     "rst                 up_tx_rst_${n}         "\
#     "user_ready          up_tx_user_ready_${n}  "\
#     "rst_done            up_tx_rst_done_${n}    "\
#     "lpm_dfe_n           up_tx_lpm_dfe_n_${n}   "\
#     "rate                up_tx_rate_${n}        "\
#     "sys_clk_sel         up_tx_sys_clk_sel_${n} "\
#     "out_clk_sel         up_tx_out_clk_sel_${n} "\
#     "tx_diffctrl         up_tx_diffctrl_${n}     "\
#     "tx_postcursor       up_tx_postcursor_${n}   "\
#     "tx_precursor        up_tx_precursor_${n}    "\
#     "enb                 up_tx_enb_${n}         "\
#     "addr                up_tx_addr_${n}        "\
#     "wr                  up_tx_wr_${n}          "\
#     "wdata               up_tx_wdata_${n}       "\
#     "rdata               up_tx_rdata_${n}       "\
#     "ready               up_tx_ready_${n}       "]
# 
#   ipx::add_bus_interface rx_${n} [ipx::current_core]
#   set_property abstraction_type_vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 \
#     [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   set_property bus_type_vlnv xilinx.com:display_jesd204:jesd204_rx_bus:1.0 \
#     [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   set_property interface_mode master [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   ipx::add_port_map rxcharisk [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   set_property physical_name rx_charisk_${n} [ipx::get_port_maps rxcharisk -of_objects \
#     [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]]
#   ipx::add_port_map rxnotintable [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   set_property physical_name rx_notintable_${n} [ipx::get_port_maps rxnotintable -of_objects \
#     [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]]
#   ipx::add_port_map rxdisperr [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   set_property physical_name rx_disperr_${n} [ipx::get_port_maps rxdisperr -of_objects \
#     [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]]
#   ipx::add_port_map rxdata [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]
#   set_property physical_name rx_data_${n} [ipx::get_port_maps rxdata -of_objects \
#     [ipx::get_bus_interfaces rx_${n} -of_objects [ipx::current_core]]]
# 
#   ipx::add_bus_interface tx_${n} [ipx::current_core]
#   set_property abstraction_type_vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 \
#     [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]
#   set_property bus_type_vlnv xilinx.com:display_jesd204:jesd204_tx_bus:1.0 \
#     [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]
#   set_property interface_mode slave [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]
#   ipx::add_port_map txcharisk [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]
#   set_property physical_name tx_charisk_${n} [ipx::get_port_maps txcharisk -of_objects \
#     [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]]
#   ipx::add_port_map txdata [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]
#   set_property physical_name tx_data_${n} [ipx::get_port_maps txdata -of_objects \
#     [ipx::get_bus_interfaces tx_${n} -of_objects [ipx::current_core]]]
# 
# }
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0} \
#   [ipx::get_bus_interfaces up_es_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0} \
#   [ipx::get_bus_interfaces up_rx_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0} \
#   [ipx::get_bus_interfaces rx_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0} \
#   [ipx::get_ports rx_*0* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0} \
#   [ipx::get_ports up_rx_rst_0 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0} \
#   [ipx::get_bus_interfaces up_tx_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0} \
#   [ipx::get_bus_interfaces tx_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0} \
#   [ipx::get_ports tx_*0* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0} \
#   [ipx::get_ports up_tx_rst_0 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0)} \
#   [ipx::get_ports cpll_ref_clk_0 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0)} \
#   [ipx::get_ports qpll_ref_clk_0 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_qpll_rst_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 0) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 0)} \
#   [ipx::get_bus_interfaces up_cm_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 1} \
#   [ipx::get_bus_interfaces up_es_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 1} \
#   [ipx::get_bus_interfaces up_rx_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 1} \
#   [ipx::get_bus_interfaces rx_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 1} \
#   [ipx::get_ports rx_*1* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 1} \
#   [ipx::get_ports up_rx_rst_1 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 1} \
#   [ipx::get_bus_interfaces up_tx_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 1} \
#   [ipx::get_bus_interfaces tx_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 1} \
#   [ipx::get_ports tx_*1* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 1} \
#   [ipx::get_ports up_tx_rst_1 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 1) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 1)} \
#   [ipx::get_ports cpll_ref_clk_1 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 2} \
#   [ipx::get_bus_interfaces up_es_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 2} \
#   [ipx::get_bus_interfaces up_rx_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 2} \
#   [ipx::get_bus_interfaces rx_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 2} \
#   [ipx::get_ports rx_*2* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 2} \
#   [ipx::get_ports up_rx_rst_2 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 2} \
#   [ipx::get_bus_interfaces up_tx_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 2} \
#   [ipx::get_bus_interfaces tx_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 2} \
#   [ipx::get_ports tx_*2* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 2} \
#   [ipx::get_ports up_tx_rst_2 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 2) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 2)} \
#   [ipx::get_ports cpll_ref_clk_2 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 3} \
#   [ipx::get_bus_interfaces up_es_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 3} \
#   [ipx::get_bus_interfaces up_rx_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 3} \
#   [ipx::get_bus_interfaces rx_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 3} \
#   [ipx::get_ports rx_*3* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 3} \
#   [ipx::get_ports up_rx_rst_3 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 3} \
#   [ipx::get_bus_interfaces up_tx_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 3} \
#   [ipx::get_bus_interfaces tx_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 3} \
#   [ipx::get_ports tx_*3* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 3} \
#   [ipx::get_ports up_tx_rst_3 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 3) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 3)} \
#   [ipx::get_ports cpll_ref_clk_3 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4} \
#   [ipx::get_bus_interfaces up_es_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4} \
#   [ipx::get_bus_interfaces up_rx_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4} \
#   [ipx::get_bus_interfaces rx_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4} \
#   [ipx::get_ports rx_*4* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4} \
#   [ipx::get_ports up_rx_rst_4 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4} \
#   [ipx::get_bus_interfaces up_tx_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4} \
#   [ipx::get_bus_interfaces tx_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4} \
#   [ipx::get_ports tx_*4* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4} \
#   [ipx::get_ports up_tx_rst_4 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4)} \
#   [ipx::get_ports cpll_ref_clk_4 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4)} \
#   [ipx::get_ports qpll_ref_clk_4 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_qpll_rst_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 4) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 4)} \
#   [ipx::get_bus_interfaces up_cm_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 5} \
#   [ipx::get_bus_interfaces up_es_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 5} \
#   [ipx::get_bus_interfaces up_rx_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 5} \
#   [ipx::get_bus_interfaces rx_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 5} \
#   [ipx::get_ports rx_*5* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 5} \
#   [ipx::get_ports up_rx_rst_5 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 5} \
#   [ipx::get_bus_interfaces up_tx_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 5} \
#   [ipx::get_bus_interfaces tx_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 5} \
#   [ipx::get_ports tx_*5* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 5} \
#   [ipx::get_ports up_tx_rst_5 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 5) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 5)} \
#   [ipx::get_ports cpll_ref_clk_5 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 6} \
#   [ipx::get_bus_interfaces up_es_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 6} \
#   [ipx::get_bus_interfaces up_rx_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 6} \
#   [ipx::get_bus_interfaces rx_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 6} \
#   [ipx::get_ports rx_*6* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 6} \
#   [ipx::get_ports up_rx_rst_6 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 6} \
#   [ipx::get_bus_interfaces up_tx_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 6} \
#   [ipx::get_bus_interfaces tx_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 6} \
#   [ipx::get_ports tx_*6* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 6} \
#   [ipx::get_ports up_tx_rst_6 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 6) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 6)} \
#   [ipx::get_ports cpll_ref_clk_6 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 7} \
#   [ipx::get_bus_interfaces up_es_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 7} \
#   [ipx::get_bus_interfaces up_rx_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 7} \
#   [ipx::get_bus_interfaces rx_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 7} \
#   [ipx::get_ports rx_*7* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 7} \
#   [ipx::get_ports up_rx_rst_7 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 7} \
#   [ipx::get_bus_interfaces up_tx_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 7} \
#   [ipx::get_bus_interfaces tx_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 7} \
#   [ipx::get_ports tx_*7* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 7} \
#   [ipx::get_ports up_tx_rst_7 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 7) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 7)} \
#   [ipx::get_ports cpll_ref_clk_7 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8} \
#   [ipx::get_bus_interfaces up_es_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8} \
#   [ipx::get_bus_interfaces up_rx_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8} \
#   [ipx::get_bus_interfaces rx_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8} \
#   [ipx::get_ports rx_*8* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8} \
#   [ipx::get_ports up_rx_rst_8 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8} \
#   [ipx::get_bus_interfaces up_tx_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8} \
#   [ipx::get_bus_interfaces tx_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8} \
#   [ipx::get_ports tx_*8* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8} \
#   [ipx::get_ports up_tx_rst_8 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8)} \
#   [ipx::get_ports cpll_ref_clk_8 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8)} \
#   [ipx::get_ports qpll_ref_clk_8 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_qpll_rst_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 8) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 8)} \
#   [ipx::get_bus_interfaces up_cm_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 9} \
#   [ipx::get_bus_interfaces up_es_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 9} \
#   [ipx::get_bus_interfaces up_rx_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 9} \
#   [ipx::get_bus_interfaces rx_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 9} \
#   [ipx::get_ports rx_*9* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 9} \
#   [ipx::get_ports up_rx_rst_9 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 9} \
#   [ipx::get_bus_interfaces up_tx_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 9} \
#   [ipx::get_bus_interfaces tx_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 9} \
#   [ipx::get_ports tx_*9* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 9} \
#   [ipx::get_ports up_tx_rst_9 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 9) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 9)} \
#   [ipx::get_ports cpll_ref_clk_9 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 10} \
#   [ipx::get_bus_interfaces up_es_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 10} \
#   [ipx::get_bus_interfaces up_rx_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 10} \
#   [ipx::get_bus_interfaces rx_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 10} \
#   [ipx::get_ports rx_*10* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 10} \
#   [ipx::get_ports up_rx_rst_10 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 10} \
#   [ipx::get_bus_interfaces up_tx_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 10} \
#   [ipx::get_bus_interfaces tx_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 10} \
#   [ipx::get_ports tx_*10* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 10} \
#   [ipx::get_ports up_tx_rst_10 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 10) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 10)} \
#   [ipx::get_ports cpll_ref_clk_10 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 11} \
#   [ipx::get_bus_interfaces up_es_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 11} \
#   [ipx::get_bus_interfaces up_rx_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 11} \
#   [ipx::get_bus_interfaces rx_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 11} \
#   [ipx::get_ports rx_*11* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 11} \
#   [ipx::get_ports up_rx_rst_11 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 11} \
#   [ipx::get_bus_interfaces up_tx_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 11} \
#   [ipx::get_bus_interfaces tx_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 11} \
#   [ipx::get_ports tx_*11* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 11} \
#   [ipx::get_ports up_tx_rst_11 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 11) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 11)} \
#   [ipx::get_ports cpll_ref_clk_11 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12} \
#   [ipx::get_bus_interfaces up_es_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12} \
#   [ipx::get_bus_interfaces up_rx_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12} \
#   [ipx::get_bus_interfaces rx_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12} \
#   [ipx::get_ports rx_*12* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12} \
#   [ipx::get_ports up_rx_rst_12 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12} \
#   [ipx::get_bus_interfaces up_tx_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12} \
#   [ipx::get_bus_interfaces tx_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12} \
#   [ipx::get_ports tx_*12* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12} \
#   [ipx::get_ports up_tx_rst_12 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12)} \
#   [ipx::get_ports cpll_ref_clk_12 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12)} \
#   [ipx::get_ports qpll_ref_clk_12 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_qpll_rst_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 12) or \
#   (spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 12)} \
#   [ipx::get_bus_interfaces up_cm_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 13} \
#   [ipx::get_bus_interfaces up_es_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 13} \
#   [ipx::get_bus_interfaces up_rx_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 13} \
#   [ipx::get_bus_interfaces rx_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 13} \
#   [ipx::get_ports rx_*13* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 13} \
#   [ipx::get_ports up_rx_rst_13 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 13} \
#   [ipx::get_bus_interfaces up_tx_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 13} \
#   [ipx::get_bus_interfaces tx_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 13} \
#   [ipx::get_ports tx_*13* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 13} \
#   [ipx::get_ports up_tx_rst_13 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 13) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 13)} \
#   [ipx::get_ports cpll_ref_clk_13 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 14} \
#   [ipx::get_bus_interfaces up_es_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 14} \
#   [ipx::get_bus_interfaces up_rx_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 14} \
#   [ipx::get_bus_interfaces rx_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 14} \
#   [ipx::get_ports rx_*14* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 14} \
#   [ipx::get_ports up_rx_rst_14 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 14} \
#   [ipx::get_bus_interfaces up_tx_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 14} \
#   [ipx::get_bus_interfaces tx_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 14} \
#   [ipx::get_ports tx_*14* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 14} \
#   [ipx::get_ports up_tx_rst_14 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 14) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 14)} \
#   [ipx::get_ports cpll_ref_clk_14 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 15} \
#   [ipx::get_bus_interfaces up_es_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 15} \
#   [ipx::get_bus_interfaces up_rx_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 15} \
#   [ipx::get_bus_interfaces rx_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 15} \
#   [ipx::get_ports rx_*15* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 15} \
#   [ipx::get_ports up_rx_rst_15 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 15} \
#   [ipx::get_bus_interfaces up_tx_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 15} \
#   [ipx::get_bus_interfaces tx_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 15} \
#   [ipx::get_ports tx_*15* -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 15} \
#   [ipx::get_ports up_tx_rst_15 -of_objects [ipx::current_core]] \
# 
# set_property enablement_dependency \
#   {(spirit:decode(id('MODELPARAM_VALUE.TX_NUM_OF_LANES')) > 15) or \
#   (spirit:decode(id('MODELPARAM_VALUE.RX_NUM_OF_LANES')) > 15)} \
#   [ipx::get_ports cpll_ref_clk_15 -of_objects [ipx::current_core]] \
#   [ipx::get_ports up_cpll_rst_15 -of_objects [ipx::current_core]]
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Sun Jun 13 23:59:53 2021...
