// Seed: 2139965311
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input wor  id_2
);
  logic id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input tri id_4,
    input tri0 id_5
    , id_9,
    output tri1 id_6,
    input tri0 id_7
);
  logic id_10, id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_12;
  wire [1 : -1] id_13;
  wire id_14;
  parameter id_15 = 1;
  wire id_16;
  id_17(
      "", id_5, id_17, -1 - "", id_9, id_14
  );
endmodule
