[Day 1: Introduction to Verilog RTL Design & Synthesis](#day-1-introduction-to-verilog-rtl-design--synthesis)

[Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding Styles](#day-2-timing-libraries-synthesis-approaches-and-efficient-flip-flop-coding-styles)

[Day 3: Combinational and Sequential Optimization](#day-3-combinational-and-sequential-optimization)

[Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch](#day-4-gate-level-simulation-gls-blocking-vs-non-blocking-in-verilog-and-synthesis-simulation-mismatch)

[Day 5: Optimization in Synthesis](#day-5-optimization-in-synthesis)
