Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 16 14:05:45 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.658      -85.453                    465                 5245        0.049        0.000                      0                 5245        4.500        0.000                       0                  2068  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.658      -85.453                    465                 5245        0.049        0.000                      0                 5245        4.500        0.000                       0                  2068  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          465  Failing Endpoints,  Worst Slack       -0.658ns,  Total Violation      -85.453ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 1.634ns (15.466%)  route 8.931ns (84.534%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.549     6.553    inst_LogicUnit/p_0_in__0[15]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.677 r  inst_LogicUnit/a_add[17]_i_8/O
                         net (fo=2, routed)           0.648     7.325    inst_LogicUnit/a_add[17]_i_8_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.449 r  inst_LogicUnit/a_add[17]_i_3/O
                         net (fo=3, routed)           0.630     8.079    inst_LogicUnit/a_add[17]_i_3_n_0
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124     8.203 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=31, routed)          0.972     9.175    inst_LogicUnit/registers[0]_29[17]
    SLICE_X25Y88         LUT4 (Prop_lut4_I0_O)        0.124     9.299 r  inst_LogicUnit/registers[1][17]_i_37/O
                         net (fo=8, routed)           1.067    10.367    inst_LogicUnit/registers[1][17]_i_37_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  inst_LogicUnit/registers[1][13]_i_23/O
                         net (fo=2, routed)           1.192    11.683    inst_LogicUnit/registers[1][13]_i_23_n_0
    SLICE_X16Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.807 r  inst_LogicUnit/registers[1][12]_i_12/O
                         net (fo=1, routed)           0.479    12.285    inst_LogicUnit/registers[1][12]_i_12_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.409 r  inst_LogicUnit/registers[1][12]_i_5/O
                         net (fo=2, routed)           0.618    13.027    inst_LogicUnit/registers[1][12]_i_5_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.151 r  inst_LogicUnit/registers[1][12]_i_2/O
                         net (fo=1, routed)           0.564    13.715    inst_LogicUnit/registers[1][12]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    13.839 r  inst_LogicUnit/registers[1][12]_i_1/O
                         net (fo=31, routed)          1.212    15.051    inst_LogicUnit/registers[1][12]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  inst_LogicUnit/registers_reg[28][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.498    14.287    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  inst_LogicUnit/registers_reg[28][12]/C
                         clock pessimism              0.155    14.442    
                         clock uncertainty           -0.035    14.407    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)       -0.013    14.394    inst_LogicUnit/registers_reg[28][12]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -15.051    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.633ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[13][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 1.634ns (15.682%)  route 8.785ns (84.317%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.549     6.553    inst_LogicUnit/p_0_in__0[15]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.677 r  inst_LogicUnit/a_add[17]_i_8/O
                         net (fo=2, routed)           0.648     7.325    inst_LogicUnit/a_add[17]_i_8_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.449 r  inst_LogicUnit/a_add[17]_i_3/O
                         net (fo=3, routed)           0.630     8.079    inst_LogicUnit/a_add[17]_i_3_n_0
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124     8.203 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=31, routed)          0.972     9.175    inst_LogicUnit/registers[0]_29[17]
    SLICE_X25Y88         LUT4 (Prop_lut4_I0_O)        0.124     9.299 r  inst_LogicUnit/registers[1][17]_i_37/O
                         net (fo=8, routed)           1.067    10.367    inst_LogicUnit/registers[1][17]_i_37_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  inst_LogicUnit/registers[1][13]_i_23/O
                         net (fo=2, routed)           1.192    11.683    inst_LogicUnit/registers[1][13]_i_23_n_0
    SLICE_X16Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.807 r  inst_LogicUnit/registers[1][12]_i_12/O
                         net (fo=1, routed)           0.479    12.285    inst_LogicUnit/registers[1][12]_i_12_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.409 r  inst_LogicUnit/registers[1][12]_i_5/O
                         net (fo=2, routed)           0.618    13.027    inst_LogicUnit/registers[1][12]_i_5_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.151 r  inst_LogicUnit/registers[1][12]_i_2/O
                         net (fo=1, routed)           0.564    13.715    inst_LogicUnit/registers[1][12]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    13.839 r  inst_LogicUnit/registers[1][12]_i_1/O
                         net (fo=31, routed)          1.066    14.905    inst_LogicUnit/registers[1][12]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  inst_LogicUnit/registers_reg[13][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  inst_LogicUnit/registers_reg[13][12]/C
                         clock pessimism              0.155    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)       -0.067    14.273    inst_LogicUnit/registers_reg[13][12]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 1.634ns (15.611%)  route 8.833ns (84.389%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.756     6.760    inst_LogicUnit/p_0_in__0[15]
    SLICE_X26Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  inst_LogicUnit/a_add[7]_i_10/O
                         net (fo=1, routed)           0.667     7.552    inst_LogicUnit/a_add[7]_i_10_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.676 r  inst_LogicUnit/a_add[7]_i_3/O
                         net (fo=3, routed)           0.604     8.279    inst_LogicUnit/a_add[7]_i_3_n_0
    SLICE_X17Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  inst_LogicUnit/a_add[7]_i_1/O
                         net (fo=32, routed)          1.214     9.617    inst_LogicUnit/registers[0]_29[7]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124     9.741 r  inst_LogicUnit/registers[1][31]_i_48/O
                         net (fo=3, routed)           0.887    10.628    inst_LogicUnit/registers[1][31]_i_48_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  inst_LogicUnit/registers[1][26]_i_34/O
                         net (fo=3, routed)           1.071    11.823    inst_LogicUnit/registers[1][26]_i_34_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  inst_LogicUnit/registers[1][24]_i_12/O
                         net (fo=1, routed)           0.565    12.512    inst_LogicUnit/registers[1][24]_i_12_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.636 f  inst_LogicUnit/registers[1][24]_i_5/O
                         net (fo=2, routed)           0.596    13.232    inst_LogicUnit/registers[1][24]_i_5_n_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.356 r  inst_LogicUnit/registers[1][24]_i_4/O
                         net (fo=1, routed)           0.551    13.907    inst_LogicUnit/registers[1][24]_i_4_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.031 r  inst_LogicUnit/registers[1][24]_i_1/O
                         net (fo=31, routed)          0.922    14.953    inst_LogicUnit/registers[1][24]_i_1_n_0
    SLICE_X16Y98         FDRE                                         r  inst_LogicUnit/registers_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.432    14.221    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y98         FDRE                                         r  inst_LogicUnit/registers_reg[3][24]/C
                         clock pessimism              0.226    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X16Y98         FDRE (Setup_fdre_C_D)       -0.081    14.331    inst_LogicUnit/registers_reg[3][24]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.602ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[21][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 1.634ns (15.614%)  route 8.831ns (84.386%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.756     6.760    inst_LogicUnit/p_0_in__0[15]
    SLICE_X26Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  inst_LogicUnit/a_add[7]_i_10/O
                         net (fo=1, routed)           0.667     7.552    inst_LogicUnit/a_add[7]_i_10_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.676 r  inst_LogicUnit/a_add[7]_i_3/O
                         net (fo=3, routed)           0.604     8.279    inst_LogicUnit/a_add[7]_i_3_n_0
    SLICE_X17Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  inst_LogicUnit/a_add[7]_i_1/O
                         net (fo=32, routed)          1.214     9.617    inst_LogicUnit/registers[0]_29[7]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124     9.741 r  inst_LogicUnit/registers[1][31]_i_48/O
                         net (fo=3, routed)           0.887    10.628    inst_LogicUnit/registers[1][31]_i_48_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  inst_LogicUnit/registers[1][26]_i_34/O
                         net (fo=3, routed)           1.071    11.823    inst_LogicUnit/registers[1][26]_i_34_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  inst_LogicUnit/registers[1][24]_i_12/O
                         net (fo=1, routed)           0.565    12.512    inst_LogicUnit/registers[1][24]_i_12_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.636 f  inst_LogicUnit/registers[1][24]_i_5/O
                         net (fo=2, routed)           0.596    13.232    inst_LogicUnit/registers[1][24]_i_5_n_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.356 r  inst_LogicUnit/registers[1][24]_i_4/O
                         net (fo=1, routed)           0.551    13.907    inst_LogicUnit/registers[1][24]_i_4_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.031 r  inst_LogicUnit/registers[1][24]_i_1/O
                         net (fo=31, routed)          0.921    14.951    inst_LogicUnit/registers[1][24]_i_1_n_0
    SLICE_X19Y97         FDRE                                         r  inst_LogicUnit/registers_reg[21][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.432    14.221    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X19Y97         FDRE                                         r  inst_LogicUnit/registers_reg[21][24]/C
                         clock pessimism              0.226    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X19Y97         FDRE (Setup_fdre_C_D)       -0.062    14.350    inst_LogicUnit/registers_reg[21][24]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                 -0.602    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[5][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 1.634ns (15.611%)  route 8.833ns (84.389%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.756     6.760    inst_LogicUnit/p_0_in__0[15]
    SLICE_X26Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  inst_LogicUnit/a_add[7]_i_10/O
                         net (fo=1, routed)           0.667     7.552    inst_LogicUnit/a_add[7]_i_10_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.676 r  inst_LogicUnit/a_add[7]_i_3/O
                         net (fo=3, routed)           0.604     8.279    inst_LogicUnit/a_add[7]_i_3_n_0
    SLICE_X17Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  inst_LogicUnit/a_add[7]_i_1/O
                         net (fo=32, routed)          1.214     9.617    inst_LogicUnit/registers[0]_29[7]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124     9.741 r  inst_LogicUnit/registers[1][31]_i_48/O
                         net (fo=3, routed)           0.887    10.628    inst_LogicUnit/registers[1][31]_i_48_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  inst_LogicUnit/registers[1][26]_i_34/O
                         net (fo=3, routed)           1.071    11.823    inst_LogicUnit/registers[1][26]_i_34_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  inst_LogicUnit/registers[1][24]_i_12/O
                         net (fo=1, routed)           0.565    12.512    inst_LogicUnit/registers[1][24]_i_12_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.636 f  inst_LogicUnit/registers[1][24]_i_5/O
                         net (fo=2, routed)           0.596    13.232    inst_LogicUnit/registers[1][24]_i_5_n_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.356 r  inst_LogicUnit/registers[1][24]_i_4/O
                         net (fo=1, routed)           0.551    13.907    inst_LogicUnit/registers[1][24]_i_4_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.031 r  inst_LogicUnit/registers[1][24]_i_1/O
                         net (fo=31, routed)          0.922    14.953    inst_LogicUnit/registers[1][24]_i_1_n_0
    SLICE_X24Y96         FDRE                                         r  inst_LogicUnit/registers_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y96         FDRE                                         r  inst_LogicUnit/registers_reg[5][24]/C
                         clock pessimism              0.226    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X24Y96         FDRE (Setup_fdre_C_D)       -0.061    14.352    inst_LogicUnit/registers_reg[5][24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.597ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[30][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 1.634ns (15.682%)  route 8.785ns (84.317%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.549     6.553    inst_LogicUnit/p_0_in__0[15]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.677 r  inst_LogicUnit/a_add[17]_i_8/O
                         net (fo=2, routed)           0.648     7.325    inst_LogicUnit/a_add[17]_i_8_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.449 r  inst_LogicUnit/a_add[17]_i_3/O
                         net (fo=3, routed)           0.630     8.079    inst_LogicUnit/a_add[17]_i_3_n_0
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124     8.203 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=31, routed)          0.972     9.175    inst_LogicUnit/registers[0]_29[17]
    SLICE_X25Y88         LUT4 (Prop_lut4_I0_O)        0.124     9.299 r  inst_LogicUnit/registers[1][17]_i_37/O
                         net (fo=8, routed)           1.067    10.367    inst_LogicUnit/registers[1][17]_i_37_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  inst_LogicUnit/registers[1][13]_i_23/O
                         net (fo=2, routed)           1.192    11.683    inst_LogicUnit/registers[1][13]_i_23_n_0
    SLICE_X16Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.807 r  inst_LogicUnit/registers[1][12]_i_12/O
                         net (fo=1, routed)           0.479    12.285    inst_LogicUnit/registers[1][12]_i_12_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.409 r  inst_LogicUnit/registers[1][12]_i_5/O
                         net (fo=2, routed)           0.618    13.027    inst_LogicUnit/registers[1][12]_i_5_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.151 r  inst_LogicUnit/registers[1][12]_i_2/O
                         net (fo=1, routed)           0.564    13.715    inst_LogicUnit/registers[1][12]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    13.839 r  inst_LogicUnit/registers[1][12]_i_1/O
                         net (fo=31, routed)          1.066    14.905    inst_LogicUnit/registers[1][12]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  inst_LogicUnit/registers_reg[30][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  inst_LogicUnit/registers_reg[30][12]/C
                         clock pessimism              0.155    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)       -0.031    14.309    inst_LogicUnit/registers_reg[30][12]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 -0.597    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[10][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.434ns  (logic 2.660ns (25.494%)  route 7.774ns (74.506%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.756     6.760    inst_LogicUnit/p_0_in__0[15]
    SLICE_X26Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  inst_LogicUnit/a_add[7]_i_10/O
                         net (fo=1, routed)           0.667     7.552    inst_LogicUnit/a_add[7]_i_10_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.676 r  inst_LogicUnit/a_add[7]_i_3/O
                         net (fo=3, routed)           0.604     8.279    inst_LogicUnit/a_add[7]_i_3_n_0
    SLICE_X17Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  inst_LogicUnit/a_add[7]_i_1/O
                         net (fo=32, routed)          0.797     9.201    inst_LogicUnit/registers[0]_29[7]
    SLICE_X16Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.325 r  inst_LogicUnit/dm_addr[7]_i_10/O
                         net (fo=1, routed)           0.000     9.325    inst_LogicUnit/dm_addr[7]_i_10_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.726 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.726    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.840    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  inst_LogicUnit/dm_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.954    inst_LogicUnit/dm_addr_reg[15]_i_3_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.176 r  inst_LogicUnit/registers_reg[1][19]_i_47/O[0]
                         net (fo=1, routed)           0.650    10.826    inst_LogicUnit/registers[1]0[16]
    SLICE_X16Y83         LUT4 (Prop_lut4_I3_O)        0.299    11.125 r  inst_LogicUnit/registers[1][16]_i_25/O
                         net (fo=1, routed)           0.457    11.582    inst_LogicUnit/registers[1][16]_i_25_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.706 f  inst_LogicUnit/registers[1][16]_i_17/O
                         net (fo=1, routed)           0.658    12.364    inst_LogicUnit/registers[1][16]_i_17_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.488 f  inst_LogicUnit/registers[1][16]_i_6/O
                         net (fo=2, routed)           0.313    12.802    inst_LogicUnit/registers[1][16]_i_6_n_0
    SLICE_X21Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.926 f  inst_LogicUnit/registers[1][16]_i_2/O
                         net (fo=1, routed)           0.866    13.791    inst_LogicUnit/registers[1][16]_i_2_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.915 r  inst_LogicUnit/registers[1][16]_i_1/O
                         net (fo=31, routed)          1.005    14.920    inst_LogicUnit/registers[1][16]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  inst_LogicUnit/registers_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.429    14.218    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  inst_LogicUnit/registers_reg[10][16]/C
                         clock pessimism              0.226    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X28Y86         FDRE (Setup_fdre_C_D)       -0.031    14.378    inst_LogicUnit/registers_reg[10][16]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[20][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 1.634ns (15.695%)  route 8.777ns (84.305%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.756     6.760    inst_LogicUnit/p_0_in__0[15]
    SLICE_X26Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  inst_LogicUnit/a_add[7]_i_10/O
                         net (fo=1, routed)           0.667     7.552    inst_LogicUnit/a_add[7]_i_10_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.676 r  inst_LogicUnit/a_add[7]_i_3/O
                         net (fo=3, routed)           0.604     8.279    inst_LogicUnit/a_add[7]_i_3_n_0
    SLICE_X17Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  inst_LogicUnit/a_add[7]_i_1/O
                         net (fo=32, routed)          1.214     9.617    inst_LogicUnit/registers[0]_29[7]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124     9.741 r  inst_LogicUnit/registers[1][31]_i_48/O
                         net (fo=3, routed)           0.887    10.628    inst_LogicUnit/registers[1][31]_i_48_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  inst_LogicUnit/registers[1][26]_i_34/O
                         net (fo=3, routed)           1.071    11.823    inst_LogicUnit/registers[1][26]_i_34_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.947 r  inst_LogicUnit/registers[1][24]_i_12/O
                         net (fo=1, routed)           0.565    12.512    inst_LogicUnit/registers[1][24]_i_12_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.636 f  inst_LogicUnit/registers[1][24]_i_5/O
                         net (fo=2, routed)           0.596    13.232    inst_LogicUnit/registers[1][24]_i_5_n_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.356 r  inst_LogicUnit/registers[1][24]_i_4/O
                         net (fo=1, routed)           0.551    13.907    inst_LogicUnit/registers[1][24]_i_4_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.031 r  inst_LogicUnit/registers[1][24]_i_1/O
                         net (fo=31, routed)          0.867    14.897    inst_LogicUnit/registers[1][24]_i_1_n_0
    SLICE_X18Y96         FDRE                                         r  inst_LogicUnit/registers_reg[20][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y96         FDRE                                         r  inst_LogicUnit/registers_reg[20][24]/C
                         clock pessimism              0.226    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X18Y96         FDRE (Setup_fdre_C_D)       -0.045    14.366    inst_LogicUnit/registers_reg[20][24]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.314ns  (logic 1.634ns (15.843%)  route 8.680ns (84.157%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.549     6.553    inst_LogicUnit/p_0_in__0[15]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.677 r  inst_LogicUnit/a_add[17]_i_8/O
                         net (fo=2, routed)           0.648     7.325    inst_LogicUnit/a_add[17]_i_8_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.449 r  inst_LogicUnit/a_add[17]_i_3/O
                         net (fo=3, routed)           0.630     8.079    inst_LogicUnit/a_add[17]_i_3_n_0
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124     8.203 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=31, routed)          0.972     9.175    inst_LogicUnit/registers[0]_29[17]
    SLICE_X25Y88         LUT4 (Prop_lut4_I0_O)        0.124     9.299 r  inst_LogicUnit/registers[1][17]_i_37/O
                         net (fo=8, routed)           1.067    10.367    inst_LogicUnit/registers[1][17]_i_37_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  inst_LogicUnit/registers[1][13]_i_23/O
                         net (fo=2, routed)           1.192    11.683    inst_LogicUnit/registers[1][13]_i_23_n_0
    SLICE_X16Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.807 r  inst_LogicUnit/registers[1][12]_i_12/O
                         net (fo=1, routed)           0.479    12.285    inst_LogicUnit/registers[1][12]_i_12_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.409 r  inst_LogicUnit/registers[1][12]_i_5/O
                         net (fo=2, routed)           0.618    13.027    inst_LogicUnit/registers[1][12]_i_5_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.151 r  inst_LogicUnit/registers[1][12]_i_2/O
                         net (fo=1, routed)           0.564    13.715    inst_LogicUnit/registers[1][12]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    13.839 r  inst_LogicUnit/registers[1][12]_i_1/O
                         net (fo=31, routed)          0.961    14.800    inst_LogicUnit/registers[1][12]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  inst_LogicUnit/registers_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.431    14.220    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  inst_LogicUnit/registers_reg[4][12]/C
                         clock pessimism              0.155    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)       -0.067    14.273    inst_LogicUnit/registers_reg[4][12]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.314ns  (logic 1.634ns (15.843%)  route 8.680ns (84.157%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 14.219 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.549     4.486    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y93         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_fdre_C_Q)         0.518     5.004 r  inst_LogicUnit/current_instruction_reg[15]/Q
                         net (fo=88, routed)          1.549     6.553    inst_LogicUnit/p_0_in__0[15]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.677 r  inst_LogicUnit/a_add[17]_i_8/O
                         net (fo=2, routed)           0.648     7.325    inst_LogicUnit/a_add[17]_i_8_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.449 r  inst_LogicUnit/a_add[17]_i_3/O
                         net (fo=3, routed)           0.630     8.079    inst_LogicUnit/a_add[17]_i_3_n_0
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124     8.203 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=31, routed)          0.972     9.175    inst_LogicUnit/registers[0]_29[17]
    SLICE_X25Y88         LUT4 (Prop_lut4_I0_O)        0.124     9.299 r  inst_LogicUnit/registers[1][17]_i_37/O
                         net (fo=8, routed)           1.067    10.367    inst_LogicUnit/registers[1][17]_i_37_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  inst_LogicUnit/registers[1][13]_i_23/O
                         net (fo=2, routed)           1.192    11.683    inst_LogicUnit/registers[1][13]_i_23_n_0
    SLICE_X16Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.807 r  inst_LogicUnit/registers[1][12]_i_12/O
                         net (fo=1, routed)           0.479    12.285    inst_LogicUnit/registers[1][12]_i_12_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.409 r  inst_LogicUnit/registers[1][12]_i_5/O
                         net (fo=2, routed)           0.618    13.027    inst_LogicUnit/registers[1][12]_i_5_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.151 r  inst_LogicUnit/registers[1][12]_i_2/O
                         net (fo=1, routed)           0.564    13.715    inst_LogicUnit/registers[1][12]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    13.839 r  inst_LogicUnit/registers[1][12]_i_1/O
                         net (fo=31, routed)          0.961    14.800    inst_LogicUnit/registers[1][12]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  inst_LogicUnit/registers_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.430    14.219    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  inst_LogicUnit/registers_reg[5][12]/C
                         clock pessimism              0.155    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)       -0.058    14.281    inst_LogicUnit/registers_reg[5][12]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                 -0.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/current_instruction_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.906%)  route 0.219ns (54.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.545     1.545    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y75         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  inst_LogicUnit/instruction_fetch_reg[0][20]/Q
                         net (fo=3, routed)           0.219     1.906    inst_LogicUnit/instruction_fetch_reg[0]_21[20]
    SLICE_X15Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.951 r  inst_LogicUnit/current_instruction[20]_i_1/O
                         net (fo=1, routed)           0.000     1.951    inst_LogicUnit/current_instruction[20]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.814     1.902    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]/C
                         clock pessimism             -0.091     1.810    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.091     1.901    inst_LogicUnit/current_instruction_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.102%)  route 0.240ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.557     1.557    CLK_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  progRam_Data_In_Bytes_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.148     1.705 r  progRam_Data_In_Bytes_reg[4][7]/Q
                         net (fo=4, routed)           0.240     1.946    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.867     1.954    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.615    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     1.858    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.548     1.548    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y75         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  inst_LogicUnit/o_DM_Data_reg[23]/Q
                         net (fo=4, routed)           0.312     2.001    <hidden>
    RAMB36_X1Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.863     1.950    <hidden>
    RAMB36_X1Y16         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.611    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.907    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 inst_LogicUnit/dm_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.824%)  route 0.425ns (72.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.549     1.549    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y79         FDRE                                         r  inst_LogicUnit/dm_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y79         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  inst_LogicUnit/dm_addr_reg[11]/Q
                         net (fo=16, routed)          0.425     2.139    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.863     1.950    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.091     1.859    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 progRam_Addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.502%)  route 0.189ns (53.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.551     1.551    CLK_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  progRam_Addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  progRam_Addr_reg[9]/Q
                         net (fo=16, routed)          0.189     1.904    <hidden>
    RAMB36_X0Y14         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.857     1.944    <hidden>
    RAMB36_X0Y14         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.624    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.807    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.456%)  route 0.338ns (70.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X17Y49         FDRE                                         r  progRam_Data_In_Bytes_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[5][1]/Q
                         net (fo=4, routed)           0.338     2.040    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.877     1.964    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.644    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.940    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.548     1.548    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  inst_LogicUnit/instruction_fetch_reg[3][7]/Q
                         net (fo=1, routed)           0.054     1.743    inst_LogicUnit/instruction_fetch_reg[3]_18[7]
    SLICE_X14Y74         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  inst_LogicUnit/instruction_fetch[1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.788    inst_LogicUnit/instruction_fetch[1]_33[7]
    SLICE_X14Y74         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.813     1.901    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][7]/C
                         clock pessimism             -0.339     1.561    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121     1.682    inst_LogicUnit/instruction_fetch_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.556     1.556    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  inst_LogicUnit/instruction_fetch_reg[2][28]/Q
                         net (fo=1, routed)           0.054     1.751    inst_LogicUnit/instruction_fetch_reg[2]_20[28]
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.796 r  inst_LogicUnit/instruction_fetch[0][28]_i_1/O
                         net (fo=1, routed)           0.000     1.796    inst_LogicUnit/instruction_fetch[0]_32[28]
    SLICE_X12Y66         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.822     1.910    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][28]/C
                         clock pessimism             -0.340     1.569    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.121     1.690    inst_LogicUnit/instruction_fetch_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.554     1.554    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  inst_LogicUnit/instruction_fetch_reg[3][0]/Q
                         net (fo=1, routed)           0.054     1.749    inst_LogicUnit/instruction_fetch_reg[3]_18[0]
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  inst_LogicUnit/instruction_fetch[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    inst_LogicUnit/instruction_fetch[1]_33[0]
    SLICE_X10Y68         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.820     1.908    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[1][0]/C
                         clock pessimism             -0.340     1.567    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.121     1.688    inst_LogicUnit/instruction_fetch_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saved_leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.283%)  route 0.310ns (68.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.549     1.549    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y70         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  inst_LogicUnit/o_DM_Data_reg[1]/Q
                         net (fo=6, routed)           0.310     2.000    o_DM_Data[1]
    SLICE_X10Y65         FDRE                                         r  saved_leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.823     1.911    CLK_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  saved_leds_reg[1]/C
                         clock pessimism             -0.091     1.819    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.059     1.878    saved_leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y36  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y36  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y68   FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y68   FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y78  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67   FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y68   FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y68   FSM_sequential_progRam_Uart_State_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 4.068ns (45.860%)  route 4.802ns (54.140%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.606     4.543    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     4.999 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=8, routed)           0.800     5.799    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.124     5.923 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.002     9.925    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    13.413 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.413    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 3.959ns (65.859%)  route 2.052ns (34.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           2.052     7.059    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.562 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.562    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 3.989ns (66.455%)  route 2.013ns (33.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           2.013     7.021    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.554 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.554    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 3.960ns (67.479%)  route 1.909ns (32.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.909     6.916    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.420 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.420    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.965ns (67.711%)  route 1.891ns (32.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.617     4.554    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.891     6.901    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.410 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.410    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 4.040ns (68.915%)  route 1.823ns (31.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.606     4.543    CLK_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518     5.061 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.823     6.884    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.406 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.406    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 3.985ns (68.104%)  route 1.866ns (31.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.866     6.873    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.402 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.402    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.976ns (68.306%)  route 1.845ns (31.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.610     4.547    CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.845     6.848    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.368 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.368    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.976ns (68.440%)  route 1.833ns (31.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.610     4.547    CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.003 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.833     6.836    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.356 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.356    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.708ns  (logic 3.981ns (69.744%)  route 1.727ns (30.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           1.727     6.734    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.525    10.259 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.259    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.360ns (80.976%)  route 0.319ns (19.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.585     1.585    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.319     2.046    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.264 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.264    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.367ns (78.833%)  route 0.367ns (21.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.367     2.094    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.321 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.321    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.362ns (78.392%)  route 0.375ns (21.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.584     1.584    CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.375     2.101    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.321 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.321    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.362ns (77.303%)  route 0.400ns (22.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.584     1.584    CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.400     2.125    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.347 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.347    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.387ns (78.433%)  route 0.382ns (21.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.581     1.581    CLK_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.382     2.127    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.350 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.350    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.351ns (76.250%)  route 0.421ns (23.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.588     1.588    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.421     2.150    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.361 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.346ns (75.344%)  route 0.441ns (24.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.441     2.168    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.373 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.373    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.371ns (76.706%)  route 0.416ns (23.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.416     2.144    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.373 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.373    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.345ns (73.088%)  route 0.495ns (26.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.495     2.223    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.427 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.427    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.375ns (74.181%)  route 0.478ns (25.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.478     2.206    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.440 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.440    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 1.709ns (27.714%)  route 4.457ns (72.286%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.546     6.166    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X4Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.709ns (27.734%)  route 4.453ns (72.266%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.541     6.162    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.709ns (27.734%)  route 4.453ns (72.266%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.541     6.162    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.709ns (27.734%)  route 4.453ns (72.266%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.541     6.162    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X5Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.709ns (27.745%)  route 4.450ns (72.255%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.539     6.159    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X6Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.709ns (27.745%)  route 4.450ns (72.255%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.539     6.159    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X6Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.709ns (27.745%)  route 4.450ns (72.255%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.662     5.497    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.621 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.539     6.159    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X6Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.494     4.283    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.966ns (34.616%)  route 3.713ns (65.384%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.261     4.722    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.150     4.872 f  Inst_UART_RX_CTRL/r_SM_Main[0]_i_4/O
                         net (fo=1, routed)           0.452     5.324    Inst_UART_RX_CTRL/r_SM_Main[0]_i_4_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.355     5.679 r  Inst_UART_RX_CTRL/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.679    Inst_UART_RX_CTRL/r_SM_Main[0]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.426     4.215    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.638ns  (logic 1.709ns (30.310%)  route 3.929ns (69.690%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.679     5.514    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     5.638 r  Inst_UART_RX_CTRL/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.638    Inst_UART_RX_CTRL/r_Clk_Count[1]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.426     4.215    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.709ns (30.380%)  route 3.916ns (69.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          3.250     4.711    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.835 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.666     5.501    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124     5.625 r  Inst_UART_RX_CTRL/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.625    Inst_UART_RX_CTRL/r_Clk_Count[0]_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        1.427     4.216    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.273ns (30.140%)  route 0.633ns (69.860%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.496     0.725    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.137     0.907    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.846     1.934    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.273ns (30.140%)  route 0.633ns (69.860%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.496     0.725    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.137     0.907    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.846     1.934    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][2]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.273ns (30.140%)  route 0.633ns (69.860%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.496     0.725    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.137     0.907    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.846     1.934    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][3]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.273ns (30.140%)  route 0.633ns (69.860%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.496     0.725    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.137     0.907    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.846     1.934    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.273ns (29.996%)  route 0.638ns (70.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.496     0.725    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.141     0.911    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.846     1.934    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.273ns (27.143%)  route 0.732ns (72.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.592     0.819    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.864 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.140     1.005    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.273ns (27.143%)  route 0.732ns (72.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.592     0.819    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.864 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.140     1.005    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.273ns (27.143%)  route 0.732ns (72.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.592     0.819    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.864 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.140     1.005    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.273ns (27.143%)  route 0.732ns (72.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.592     0.819    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.864 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.140     1.005    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.270ns (26.398%)  route 0.754ns (73.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.404     0.629    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045     0.674 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.351     1.024    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2067, routed)        0.852     1.940    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C





