{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438743233126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438743233126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 10:53:52 2015 " "Processing started: Wed Aug 05 10:53:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438743233126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438743233126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438743233126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1438743233453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HVISIBLE_END hvisible_end vga_timing_generator.sv(49) " "Verilog HDL Declaration information at vga_timing_generator.sv(49): object \"HVISIBLE_END\" differs only in case from object \"hvisible_end\" in the same scope" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438743233510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VVISIBLE_END vvisible_end vga_timing_generator.sv(53) " "Verilog HDL Declaration information at vga_timing_generator.sv(53): object \"VVISIBLE_END\" differs only in case from object \"vvisible_end\" in the same scope" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438743233510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_timing_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_timing_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing_generator " "Found entity 1: vga_timing_generator" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/sdram_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_interface " "Found entity 1: axi4_interface" {  } { { "defines.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233523 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_controller " "Found entity 2: sdram_controller" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/spi_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/spi_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "../spi_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/spi_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom " "Found entity 1: axi_rom" {  } { { "../axi_rom.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_rom.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect " "Found entity 1: axi_interconnect" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../uart.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "../uart_transmit.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_transmit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../uart_receive.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233558 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "fpga_top.sv(148) " "Verilog HDL syntax warning at fpga_top.sv(148): extra block comment delimiter characters /* within block comment" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 148 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1438743233562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/gpio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/gpio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_controller " "Found entity 1: gpio_controller" {  } { { "../gpio_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/gpio_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "../ps2_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/io_request_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/io_request_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_request_queue " "Found entity 1: io_request_queue" {  } { { "../../core/io_request_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/idx_to_oh.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/idx_to_oh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 idx_to_oh " "Found entity 1: idx_to_oh" {  } { { "../../core/idx_to_oh.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/idx_to_oh.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/oh_to_idx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/oh_to_idx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oh_to_idx " "Found entity 1: oh_to_idx" {  } { { "../../core/oh_to_idx.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/oh_to_idx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/writeback_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/writeback_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/thread_select_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/thread_select_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thread_select_stage " "Found entity 1: thread_select_stage" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/sram_2r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sram_2r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_2r1w " "Found entity 1: sram_2r1w" {  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/sram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1r1w " "Found entity 1: sram_1r1w" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/int_execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/int_execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_execute_stage " "Found entity 1: int_execute_stage" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/reciprocal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/reciprocal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal_rom " "Found entity 1: reciprocal_rom" {  } { { "../../core/reciprocal_rom.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/performance_counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/performance_counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 performance_counters " "Found entity 1: performance_counters" {  } { { "../../core/performance_counters.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/performance_counters.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/operand_fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/operand_fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_fetch_stage " "Found entity 1: operand_fetch_stage" {  } { { "../../core/operand_fetch_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage5 " "Found entity 1: fp_execute_stage5" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage4 " "Found entity 1: fp_execute_stage4" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage3 " "Found entity 1: fp_execute_stage3" {  } { { "../../core/fp_execute_stage3.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage2 " "Found entity 1: fp_execute_stage2" {  } { { "../../core/fp_execute_stage2.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage1 " "Found entity 1: fp_execute_stage1" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_update.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_update.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_update " "Found entity 1: l2_cache_update" {  } { { "../../core/l2_cache_update.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_tag.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_tag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_tag " "Found entity 1: l2_cache_tag" {  } { { "../../core/l2_cache_tag.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_read " "Found entity 1: l2_cache_read" {  } { { "../../core/l2_cache_read.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_pending_miss_cam " "Found entity 1: l2_cache_pending_miss_cam" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_interface " "Found entity 1: l2_cache_interface" {  } { { "../../core/l2_cache_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_axi_bus_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_axi_bus_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_axi_bus_interface " "Found entity 1: l2_axi_bus_interface" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_arb " "Found entity 1: l2_cache_arb" {  } { { "../../core/l2_cache_arb.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l1_store_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l1_store_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_store_queue " "Found entity 1: l1_store_queue" {  } { { "../../core/l1_store_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_store_queue.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l1_load_miss_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l1_load_miss_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_load_miss_queue " "Found entity 1: l1_load_miss_queue" {  } { { "../../core/l1_load_miss_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/instruction_decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/instruction_decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode_stage " "Found entity 1: instruction_decode_stage" {  } { { "../../core/instruction_decode_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_tag_stage " "Found entity 1: ifetch_tag_stage" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_data_stage " "Found entity 1: ifetch_data_stage" {  } { { "../../core/ifetch_data_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/nyuzi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/nyuzi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nyuzi " "Found entity 1: nyuzi" {  } { { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_tag_stage " "Found entity 1: dcache_tag_stage" {  } { { "../../core/dcache_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_data_stage " "Found entity 1: dcache_data_stage" {  } { { "../../core/dcache_data_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../core/core.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/control_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/control_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "../../core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "../../core/cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cam.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/cache_lru.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/cache_lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_lru " "Found entity 1: cache_lru" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../../core/arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/arbiter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/io_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/io_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_arbiter " "Found entity 1: io_arbiter" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743233754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743233754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "defines.sv(250) " "Verilog HDL or VHDL warning at defines.sv(250): conditional expression evaluates to a constant" {  } { { "defines.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438743233756 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache_arb.sv(63) " "Verilog HDL or VHDL warning at l2_cache_arb.sv(63): conditional expression evaluates to a constant" {  } { { "../../core/l2_cache_arb.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv" 63 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438743233784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "io_arbiter.sv(56) " "Verilog HDL or VHDL warning at io_arbiter.sv(56): conditional expression evaluates to a constant" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 56 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438743233787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438743234047 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fpga_top.sv(263) " "Verilog HDL Case Statement warning at fpga_top.sv(263): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 263 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743234054 "|fpga_top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fpga_top.sv(277) " "Verilog HDL Case Statement warning at fpga_top.sv(277): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 277 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743234054 "|fpga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4_interface axi4_interface:axi_bus_m0 " "Elaborating entity \"axi4_interface\" for hierarchy \"axi4_interface:axi_bus_m0\"" {  } { { "../fpga_top.sv" "axi_bus_m0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234068 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "axi4_interface " "Entity \"axi4_interface\" contains only dangling pins" {  } { { "../fpga_top.sv" "axi_bus_m0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 88 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1438743234072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nyuzi nyuzi:nyuzi " "Elaborating entity \"nyuzi\" for hierarchy \"nyuzi:nyuzi\"" {  } { { "../fpga_top.sv" "nyuzi" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core nyuzi:nyuzi\|core:core_gen\[0\].core " "Elaborating entity \"core\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\"" {  } { { "../../core/nyuzi.sv" "core_gen\[0\].core" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_tag_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage " "Elaborating entity \"ifetch_tag_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\"" {  } { { "../../core/core.sv" "ifetch_tag_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234152 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ifetch_tag_stage.sv(215) " "Verilog HDL warning at ifetch_tag_stage.sv(215): ignoring unsupported system task" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 215 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1438743234157 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select " "Elaborating entity \"arbiter\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select\"" {  } { { "../../core/ifetch_tag_stage.sv" "arbiter_thread_select" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread\"" {  } { { "../../core/ifetch_tag_stage.sv" "oh_to_idx_selected_thread" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "../../core/ifetch_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743234241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234242 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743234242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6s " "Found entity 1: altsyncram_u6s" {  } { { "db/altsyncram_u6s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_u6s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743234311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743234311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u6s nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_u6s:auto_generated " "Elaborating entity \"altsyncram_u6s\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_u6s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\"" {  } { { "../../core/ifetch_tag_stage.sv" "cache_lru" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743234355 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "../../core/cache_lru.sv" "lru_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234369 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743234369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04s " "Found entity 1: altsyncram_04s" {  } { { "db/altsyncram_04s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_04s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743234439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743234439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04s nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_04s:auto_generated " "Elaborating entity \"altsyncram_04s\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_04s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread " "Elaborating entity \"idx_to_oh\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread\"" {  } { { "../../core/ifetch_tag_stage.sv" "idx_to_oh_miss_thread" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_data_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage " "Elaborating entity \"ifetch_data_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\"" {  } { { "../../core/core.sv" "ifetch_data_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\"" {  } { { "../../core/ifetch_data_stage.sv" "sram_l1i_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234482 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743234482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eas.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eas.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eas " "Found entity 1: altsyncram_eas" {  } { { "db/altsyncram_eas.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_eas.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743234652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743234652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eas nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\|altsyncram_eas:auto_generated " "Elaborating entity \"altsyncram_eas\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\|altsyncram_eas:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage " "Elaborating entity \"instruction_decode_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage\"" {  } { { "../../core/core.sv" "instruction_decode_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instruction_decode_stage.sv(312) " "Verilog HDL assignment warning at instruction_decode_stage.sv(312): truncated value with size 32 to match size of target (4)" {  } { { "../../core/instruction_decode_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743234672 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thread_select_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage " "Elaborating entity \"thread_select_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\"" {  } { { "../../core/core.sv" "thread_select_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 thread_select_stage.sv(310) " "Verilog HDL assignment warning at thread_select_stage.sv(310): truncated value with size 32 to match size of target (4)" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743234697 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thread_select_stage.sv(346) " "Verilog HDL Case Statement warning at thread_select_stage.sv(346): incomplete case statement has no default case item" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 346 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1438743234697 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\"" {  } { { "../../core/thread_select_stage.sv" "thread_logic_gen\[0\].instruction_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743234770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 135 " "Parameter \"lpm_width\" = \"135\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234771 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743234771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qhu " "Found entity 1: scfifo_qhu" {  } { { "db/scfifo_qhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_qhu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743234834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743234834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qhu nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated " "Elaborating entity \"scfifo_qhu\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_art.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_art.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_art " "Found entity 1: a_dpfifo_art" {  } { { "db/a_dpfifo_art.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743234852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743234852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_art nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo " "Elaborating entity \"a_dpfifo_art\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\"" {  } { { "db/scfifo_qhu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_qhu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7e81 " "Found entity 1: altsyncram_7e81" {  } { { "db/altsyncram_7e81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_7e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743234943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743234943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7e81 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|altsyncram_7e81:FIFOram " "Elaborating entity \"altsyncram_7e81\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|altsyncram_7e81:FIFOram\"" {  } { { "db/a_dpfifo_art.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743234945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743235012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743235012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_art.tdf" "almost_full_comparer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_art.tdf" "three_comparison" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743235085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743235085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_art.tdf" "rd_ptr_msb" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743235149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743235149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_art.tdf" "usedw_counter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743235216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743235216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_art.tdf" "wr_ptr" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_fetch_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage " "Elaborating entity \"operand_fetch_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\"" {  } { { "../../core/core.sv" "operand_fetch_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers " "Elaborating entity \"sram_2r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\"" {  } { { "../../core/operand_fetch_stage.sv" "scalar_registers" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_2r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743235435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235436 ""}  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743235436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67s " "Found entity 1: altsyncram_67s" {  } { { "db/altsyncram_67s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_67s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743235507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743235507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_67s nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\|altsyncram_67s:auto_generated " "Elaborating entity \"altsyncram_67s\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\|altsyncram_67s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_data_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage " "Elaborating entity \"dcache_data_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\"" {  } { { "../../core/core.sv" "dcache_data_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle " "Elaborating entity \"idx_to_oh\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle\"" {  } { { "../../core/dcache_data_stage.sv" "idx_to_oh_subcycle" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_tag_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage " "Elaborating entity \"dcache_tag_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\"" {  } { { "../../core/core.sv" "dcache_tag_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_2r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "../../core/dcache_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743235935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_execute_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage " "Elaborating entity \"int_execute_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\"" {  } { { "../../core/core.sv" "int_execute_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236040 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(93) " "Verilog HDL Case Statement warning at int_execute_stage.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743236076 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(134) " "Verilog HDL Case Statement warning at int_execute_stage.sv(134): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 134 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743236076 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 int_execute_stage.sv(174) " "Verilog HDL assignment warning at int_execute_stage.sv(174): truncated value with size 64 to match size of target (32)" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236076 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal_rom nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom " "Elaborating entity \"reciprocal_rom\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\"" {  } { { "../../core/int_execute_stage.sv" "lane_alu_gen\[0\].rom" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage1 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1 " "Elaborating entity \"fp_execute_stage1\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\"" {  } { { "../../core/core.sv" "fp_execute_stage1" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(139) " "Verilog HDL assignment warning at fp_execute_stage1.sv(139): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236151 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(227) " "Verilog HDL assignment warning at fp_execute_stage1.sv(227): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236152 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(234) " "Verilog HDL assignment warning at fp_execute_stage1.sv(234): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236152 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage2 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2 " "Elaborating entity \"fp_execute_stage2\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\"" {  } { { "../../core/core.sv" "fp_execute_stage2" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage3 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3 " "Elaborating entity \"fp_execute_stage3\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\"" {  } { { "../../core/core.sv" "fp_execute_stage3" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ignore fp_execute_stage3.sv(96) " "Verilog HDL or VHDL warning at fp_execute_stage3.sv(96): object \"_ignore\" assigned a value but never read" {  } { { "../../core/fp_execute_stage3.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743236209 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage4 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4 " "Elaborating entity \"fp_execute_stage4\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4\"" {  } { { "../../core/core.sv" "fp_execute_stage4" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236213 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fp_execute_stage4.sv(93) " "Verilog HDL Case Statement warning at fp_execute_stage4.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743236238 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_execute_stage4.sv(134) " "Verilog HDL assignment warning at fp_execute_stage4.sv(134): truncated value with size 32 to match size of target (6)" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236238 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage5 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5 " "Elaborating entity \"fp_execute_stage5\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5\"" {  } { { "../../core/core.sv" "fp_execute_stage5" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(100) " "Verilog HDL assignment warning at fp_execute_stage5.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236267 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(110) " "Verilog HDL assignment warning at fp_execute_stage5.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236267 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(167) " "Verilog HDL assignment warning at fp_execute_stage5.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236268 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|writeback_stage:writeback_stage " "Elaborating entity \"writeback_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|writeback_stage:writeback_stage\"" {  } { { "../../core/core.sv" "writeback_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pc writeback_stage.sv(133) " "Verilog HDL or VHDL warning at writeback_stage.sv(133): object \"__debug_wb_pc\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743236299 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pipeline writeback_stage.sv(134) " "Verilog HDL or VHDL warning at writeback_stage.sv(134): object \"__debug_wb_pipeline\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743236299 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_is_sync_store writeback_stage.sv(135) " "Verilog HDL or VHDL warning at writeback_stage.sv(135): object \"__debug_is_sync_store\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743236299 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 writeback_stage.sv(272) " "Verilog HDL assignment warning at writeback_stage.sv(272): truncated value with size 32 to match size of target (4)" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236299 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers " "Elaborating entity \"control_registers\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\"" {  } { { "../../core/core.sv" "control_registers" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_registers.sv(110) " "Verilog HDL assignment warning at control_registers.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "../../core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236311 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_interface nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface " "Elaborating entity \"l2_cache_interface\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\"" {  } { { "../../core/core.sv" "l2_cache_interface" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_interface.sv(376) " "Verilog HDL assignment warning at l2_cache_interface.sv(376): truncated value with size 32 to match size of target (1)" {  } { { "../../core/l2_cache_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236335 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_store_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue " "Elaborating entity \"l1_store_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue\"" {  } { { "../../core/l2_cache_interface.sv" "l1_store_queue" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_load_miss_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache " "Elaborating entity \"l1_load_miss_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache\"" {  } { { "../../core/l2_cache_interface.sv" "l1_load_miss_queue_dcache" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(85) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l1_load_miss_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236380 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_request_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|io_request_queue:io_request_queue " "Elaborating entity \"io_request_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|io_request_queue:io_request_queue\"" {  } { { "../../core/core.sv" "io_request_queue" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_request_queue.sv(124) " "Verilog HDL assignment warning at io_request_queue.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "../../core/io_request_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743236416 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache nyuzi:nyuzi\|l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\"" {  } { { "../../core/nyuzi.sv" "l2_cache" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_arb nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb " "Elaborating entity \"l2_cache_arb\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb\"" {  } { { "../../core/l2_cache.sv" "l2_cache_arb" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_tag nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag " "Elaborating entity \"l2_cache_tag\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\"" {  } { { "../../core/l2_cache.sv" "l2_cache_tag" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\"" {  } { { "../../core/l2_cache_tag.sv" "cache_lru" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743236503 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "../../core/cache_lru.sv" "lru_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743236520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236521 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743236521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4s " "Found entity 1: altsyncram_c4s" {  } { { "db/altsyncram_c4s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_c4s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743236586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743236586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4s nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_c4s:auto_generated " "Elaborating entity \"altsyncram_c4s\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_c4s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\"" {  } { { "../../core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236611 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743236611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7s " "Found entity 1: altsyncram_g7s" {  } { { "db/altsyncram_g7s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_g7s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743236681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743236681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g7s nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_g7s:auto_generated " "Elaborating entity \"altsyncram_g7s\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_g7s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\"" {  } { { "../../core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_dirty_flags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236706 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743236706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14s " "Found entity 1: altsyncram_14s" {  } { { "db/altsyncram_14s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_14s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743236770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743236770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14s nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\|altsyncram_14s:auto_generated " "Elaborating entity \"altsyncram_14s\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\|altsyncram_14s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_read nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read " "Elaborating entity \"l2_cache_read\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\"" {  } { { "../../core/l2_cache.sv" "l2_cache_read" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way\"" {  } { { "../../core/l2_cache_read.sv" "oh_to_idx_hit_way" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\"" {  } { { "../../core/l2_cache_read.sv" "sram_l2_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743236989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743237001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237002 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743237002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ds " "Found entity 1: altsyncram_2ds" {  } { { "db/altsyncram_2ds.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_2ds.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ds nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\|altsyncram_2ds:auto_generated " "Elaborating entity \"altsyncram_2ds\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\|altsyncram_2ds:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_update nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update " "Elaborating entity \"l2_cache_update\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\"" {  } { { "../../core/l2_cache.sv" "l2_cache_update" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_update.sv(111) " "Verilog HDL assignment warning at l2_cache_update.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "../../core/l2_cache_update.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237196 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_axi_bus_interface nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface " "Elaborating entity \"l2_axi_bus_interface\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\"" {  } { { "../../core/l2_cache.sv" "l2_axi_bus_interface" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(161) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(161): truncated value with size 32 to match size of target (8)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237216 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(162) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(162): truncated value with size 32 to match size of target (8)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237216 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 l2_axi_bus_interface.sv(166) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(166): truncated value with size 32 to match size of target (3)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237217 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(256) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237217 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(274) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(274): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237217 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_pending_miss_cam nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam " "Elaborating entity \"l2_cache_pending_miss_cam\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\"" {  } { { "../../core/l2_axi_bus_interface.sv" "l2_cache_pending_miss_cam" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 l2_cache_pending_miss_cam.sv(53) " "Verilog HDL assignment warning at l2_cache_pending_miss_cam.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237222 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty\"" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "oh_to_idx_next_empty" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss " "Elaborating entity \"cam\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss\"" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "cam_pending_miss" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\"" {  } { { "../../core/l2_axi_bus_interface.sv" "sync_fifo_pending_writeback" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743237279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 538 " "Parameter \"lpm_width\" = \"538\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237279 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743237279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0iu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0iu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0iu " "Found entity 1: scfifo_0iu" {  } { { "db/scfifo_0iu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_0iu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0iu nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated " "Elaborating entity \"scfifo_0iu\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hrt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hrt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hrt " "Found entity 1: a_dpfifo_hrt" {  } { { "db/a_dpfifo_hrt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hrt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hrt nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo " "Elaborating entity \"a_dpfifo_hrt\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo\"" {  } { { "db/scfifo_0iu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_0iu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le81 " "Found entity 1: altsyncram_le81" {  } { { "db/altsyncram_le81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_le81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_le81 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo\|altsyncram_le81:FIFOram " "Elaborating entity \"altsyncram_le81\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo\|altsyncram_le81:FIFOram\"" {  } { { "db/a_dpfifo_hrt.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hrt.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\"" {  } { { "../../core/l2_axi_bus_interface.sv" "sync_fifo_pending_load" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743237609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 617 " "Parameter \"lpm_width\" = \"617\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237609 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743237609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uhu " "Found entity 1: scfifo_uhu" {  } { { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uhu nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated " "Elaborating entity \"scfifo_uhu\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_frt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_frt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_frt " "Found entity 1: a_dpfifo_frt" {  } { { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_frt nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo " "Elaborating entity \"a_dpfifo_frt\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\"" {  } { { "db/scfifo_uhu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_he81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_he81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_he81 " "Found entity 1: altsyncram_he81" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743237875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743237875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_he81 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram " "Elaborating entity \"altsyncram_he81\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\"" {  } { { "db/a_dpfifo_frt.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_arbiter nyuzi:nyuzi\|io_arbiter:io_arbiter " "Elaborating entity \"io_arbiter\" for hierarchy \"nyuzi:nyuzi\|io_arbiter:io_arbiter\"" {  } { { "../../core/nyuzi.sv" "io_arbiter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "performance_counters nyuzi:nyuzi\|performance_counters:performance_counters " "Elaborating entity \"performance_counters\" for hierarchy \"nyuzi:nyuzi\|performance_counters:performance_counters\"" {  } { { "../../core/nyuzi.sv" "performance_counters" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_interconnect axi_interconnect:axi_interconnect " "Elaborating entity \"axi_interconnect\" for hierarchy \"axi_interconnect:axi_interconnect\"" {  } { { "../fpga_top.sv" "axi_interconnect" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(297) " "Verilog HDL assignment warning at axi_interconnect.sv(297): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237933 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(307) " "Verilog HDL assignment warning at axi_interconnect.sv(307): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237933 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(317) " "Verilog HDL assignment warning at axi_interconnect.sv(317): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237933 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "axi_interconnect.sv(396) " "Verilog HDL Case Statement warning at axi_interconnect.sv(396): case item expression never matches the case expression" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 396 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1438743237937 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m0.m_awcache axi_interconnect.sv(32) " "Output port \"axi_bus_m0.m_awcache\" at axi_interconnect.sv(32) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m0.m_arcache axi_interconnect.sv(32) " "Output port \"axi_bus_m0.m_arcache\" at axi_interconnect.sv(32) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m1.m_awcache axi_interconnect.sv(35) " "Output port \"axi_bus_m1.m_awcache\" at axi_interconnect.sv(35) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m1.m_arcache axi_interconnect.sv(35) " "Output port \"axi_bus_m1.m_arcache\" at axi_interconnect.sv(35) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_awready axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_awready\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_wready axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_wready\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_bvalid axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_bvalid\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743237940 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:reset_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:reset_synchronizer\"" {  } { { "../fpga_top.sv" "reset_synchronizer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(39) " "Verilog HDL assignment warning at synchronizer.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237982 "|fpga_top|synchronizer:reset_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(40) " "Verilog HDL assignment warning at synchronizer.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237982 "|fpga_top|synchronizer:reset_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237982 "|fpga_top|synchronizer:reset_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_controller\"" {  } { { "../fpga_top.sv" "sdram_controller" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdram_controller.sv(165) " "Verilog HDL assignment warning at sdram_controller.sv(165): truncated value with size 32 to match size of target (25)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237990 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdram_controller.sv(166) " "Verilog HDL assignment warning at sdram_controller.sv(166): truncated value with size 32 to match size of target (25)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(191) " "Verilog HDL assignment warning at sdram_controller.sv(191): truncated value with size 32 to match size of target (12)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(196) " "Verilog HDL assignment warning at sdram_controller.sv(196): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(203) " "Verilog HDL assignment warning at sdram_controller.sv(203): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(212) " "Verilog HDL assignment warning at sdram_controller.sv(212): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(221) " "Verilog HDL assignment warning at sdram_controller.sv(221): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(229) " "Verilog HDL assignment warning at sdram_controller.sv(229): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(315) " "Verilog HDL assignment warning at sdram_controller.sv(315): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(335) " "Verilog HDL assignment warning at sdram_controller.sv(335): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(343) " "Verilog HDL assignment warning at sdram_controller.sv(343): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_controller.sv(350) " "Verilog HDL assignment warning at sdram_controller.sv(350): truncated value with size 32 to match size of target (3)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_controller.sv(366) " "Verilog HDL assignment warning at sdram_controller.sv(366): truncated value with size 32 to match size of target (3)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(376) " "Verilog HDL assignment warning at sdram_controller.sv(376): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.sv(383) " "Verilog HDL assignment warning at sdram_controller.sv(383): truncated value with size 32 to match size of target (15)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(384) " "Verilog HDL assignment warning at sdram_controller.sv(384): truncated value with size 32 to match size of target (12)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(402) " "Verilog HDL assignment warning at sdram_controller.sv(402): truncated value with size 32 to match size of target (12)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 sdram_controller.sv(407) " "Verilog HDL assignment warning at sdram_controller.sv(407): truncated value with size 4 to match size of target (3)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_controller.sv(451) " "Verilog HDL assignment warning at sdram_controller.sv(451): truncated value with size 32 to match size of target (8)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237991 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "sdram_controller.sv(466) " "Verilog HDL warning at sdram_controller.sv(466): ignoring unsupported system task" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 466 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1438743237992 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_controller.sv(478) " "Verilog HDL assignment warning at sdram_controller.sv(478): truncated value with size 32 to match size of target (8)" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743237992 "|fpga_top|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "sdram_controller.sv(493) " "Verilog HDL warning at sdram_controller.sv(493): ignoring unsupported system task" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 493 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1438743237992 "|fpga_top|sdram_controller:sdram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo sdram_controller:sdram_controller\|sync_fifo:load_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\"" {  } { { "../sdram_controller.sv" "load_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743237994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743238030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 8 " "Parameter \"almost_full_value\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238030 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743238030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9gu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9gu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9gu " "Found entity 1: scfifo_9gu" {  } { { "db/scfifo_9gu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_9gu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9gu sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\|scfifo_9gu:auto_generated " "Elaborating entity \"scfifo_9gu\" for hierarchy \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\|scfifo_9gu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mpt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mpt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mpt " "Found entity 1: a_dpfifo_mpt" {  } { { "db/a_dpfifo_mpt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_mpt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mpt sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\|scfifo_9gu:auto_generated\|a_dpfifo_mpt:dpfifo " "Elaborating entity \"a_dpfifo_mpt\" for hierarchy \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\|scfifo_9gu:auto_generated\|a_dpfifo_mpt:dpfifo\"" {  } { { "db/scfifo_9gu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_9gu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_va81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_va81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_va81 " "Found entity 1: altsyncram_va81" {  } { { "db/altsyncram_va81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_va81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_va81 sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\|scfifo_9gu:auto_generated\|a_dpfifo_mpt:dpfifo\|altsyncram_va81:FIFOram " "Elaborating entity \"altsyncram_va81\" for hierarchy \"sdram_controller:sdram_controller\|sync_fifo:load_fifo\|SCFIFO:scfifo\|scfifo_9gu:auto_generated\|a_dpfifo_mpt:dpfifo\|altsyncram_va81:FIFOram\"" {  } { { "db/a_dpfifo_mpt.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_mpt.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller\"" {  } { { "../fpga_top.sv" "vga_controller" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.sv(167) " "Verilog HDL assignment warning at vga_controller.sv(167): truncated value with size 32 to match size of target (19)" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238262 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.sv(171) " "Verilog HDL assignment warning at vga_controller.sv(171): truncated value with size 32 to match size of target (8)" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238262 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.sv(181) " "Verilog HDL assignment warning at vga_controller.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awaddr vga_controller.sv(44) " "Output port \"axi_bus.m_awaddr\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awlen vga_controller.sv(44) " "Output port \"axi_bus.m_awlen\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wdata vga_controller.sv(44) " "Output port \"axi_bus.m_wdata\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awvalid vga_controller.sv(44) " "Output port \"axi_bus.m_awvalid\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wlast vga_controller.sv(44) " "Output port \"axi_bus.m_wlast\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wvalid vga_controller.sv(44) " "Output port \"axi_bus.m_wvalid\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_bready vga_controller.sv(44) " "Output port \"axi_bus.m_bready\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awsize vga_controller.sv(44) " "Output port \"axi_bus.m_awsize\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awburst vga_controller.sv(44) " "Output port \"axi_bus.m_awburst\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wstrb vga_controller.sv(44) " "Output port \"axi_bus.m_wstrb\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_arsize vga_controller.sv(44) " "Output port \"axi_bus.m_arsize\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_arburst vga_controller.sv(44) " "Output port \"axi_bus.m_arburst\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awcache vga_controller.sv(44) " "Output port \"axi_bus.m_awcache\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_arcache vga_controller.sv(44) " "Output port \"axi_bus.m_arcache\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743238263 "|fpga_top|vga_controller:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo vga_controller:vga_controller\|sync_fifo:pixel_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\"" {  } { { "../vga_controller.sv" "pixel_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743238300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 64 " "Parameter \"almost_empty_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 128 " "Parameter \"almost_full_value\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238300 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743238300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bou " "Found entity 1: scfifo_bou" {  } { { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bou vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated " "Elaborating entity \"scfifo_bou\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tst " "Found entity 1: a_dpfifo_tst" {  } { { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tst vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo " "Elaborating entity \"a_dpfifo_tst\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\"" {  } { { "db/scfifo_bou.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh81 " "Found entity 1: altsyncram_dh81" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh81 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram " "Elaborating entity \"altsyncram_dh81\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\"" {  } { { "db/a_dpfifo_tst.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tst.tdf" "almost_full_comparer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tst.tdf" "three_comparison" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cntr_1ob:rd_ptr_msb " "Elaborating entity \"cntr_1ob\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cntr_1ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tst.tdf" "rd_ptr_msb" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_eo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cntr_eo7:usedw_counter " "Elaborating entity \"cntr_eo7\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cntr_eo7:usedw_counter\"" {  } { { "db/a_dpfifo_tst.tdf" "usedw_counter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cntr_2ob:wr_ptr " "Elaborating entity \"cntr_2ob\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|cntr_2ob:wr_ptr\"" {  } { { "db/a_dpfifo_tst.tdf" "wr_ptr" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing_generator vga_controller:vga_controller\|vga_timing_generator:timing_generator " "Elaborating entity \"vga_timing_generator\" for hierarchy \"vga_controller:vga_controller\|vga_timing_generator:timing_generator\"" {  } { { "../vga_controller.sv" "timing_generator" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing_generator.sv(99) " "Verilog HDL assignment warning at vga_timing_generator.sv(99): truncated value with size 32 to match size of target (11)" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238729 "|fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing_generator.sv(102) " "Verilog HDL assignment warning at vga_timing_generator.sv(102): truncated value with size 32 to match size of target (11)" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238729 "|fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart " "Elaborating entity \"uart\" for hierarchy \"uart:uart\"" {  } { { "../fpga_top.sv" "uart" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238732 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart.sv(60) " "Verilog HDL Case Statement warning at uart.sv(60): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../uart.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv" 60 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743238734 "|fpga_top|uart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmit uart:uart\|uart_transmit:uart_transmit " "Elaborating entity \"uart_transmit\" for hierarchy \"uart:uart\|uart_transmit:uart_transmit\"" {  } { { "../uart.sv" "uart_transmit" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmit.sv(61) " "Verilog HDL assignment warning at uart_transmit.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "../uart_transmit.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_transmit.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238737 "|fpga_top|uart:uart|uart_transmit:uart_transmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart:uart\|uart_receive:uart_receive " "Elaborating entity \"uart_receive\" for hierarchy \"uart:uart\|uart_receive:uart_receive\"" {  } { { "../uart.sv" "uart_receive" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.sv(90) " "Verilog HDL assignment warning at uart_receive.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238741 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.sv(94) " "Verilog HDL assignment warning at uart_receive.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238741 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_receive.sv(121) " "Verilog HDL assignment warning at uart_receive.sv(121): truncated value with size 32 to match size of target (11)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238741 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_receive.sv(123) " "Verilog HDL assignment warning at uart_receive.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238742 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer uart:uart\|uart_receive:uart_receive\|synchronizer:rx_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"uart:uart\|uart_receive:uart_receive\|synchronizer:rx_synchronizer\"" {  } { { "../uart_receive.sv" "rx_synchronizer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(39) " "Verilog HDL assignment warning at synchronizer.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238745 "|fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(40) " "Verilog HDL assignment warning at synchronizer.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238745 "|fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238745 "|fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo uart:uart\|sync_fifo:rx_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\"" {  } { { "../uart.sv" "rx_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743238783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 8 " "Parameter \"almost_full_value\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238783 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743238783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_seu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_seu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_seu " "Found entity 1: scfifo_seu" {  } { { "db/scfifo_seu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_seu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_seu uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_seu:auto_generated " "Elaborating entity \"scfifo_seu\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_seu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9ot.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9ot.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9ot " "Found entity 1: a_dpfifo_9ot" {  } { { "db/a_dpfifo_9ot.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9ot.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9ot uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_seu:auto_generated\|a_dpfifo_9ot:dpfifo " "Elaborating entity \"a_dpfifo_9ot\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_seu:auto_generated\|a_dpfifo_9ot:dpfifo\"" {  } { { "db/scfifo_seu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_seu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5881 " "Found entity 1: altsyncram_5881" {  } { { "db/altsyncram_5881.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743238931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743238931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5881 uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_seu:auto_generated\|a_dpfifo_9ot:dpfifo\|altsyncram_5881:FIFOram " "Elaborating entity \"altsyncram_5881\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_seu:auto_generated\|a_dpfifo_9ot:dpfifo\|altsyncram_5881:FIFOram\"" {  } { { "db/a_dpfifo_9ot.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9ot.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_controller gpio_controller:gpio_controller " "Elaborating entity \"gpio_controller\" for hierarchy \"gpio_controller:gpio_controller\"" {  } { { "../fpga_top.sv" "gpio_controller" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller ps2_controller:ps2_controller " "Elaborating entity \"ps2_controller\" for hierarchy \"ps2_controller:ps2_controller\"" {  } { { "../fpga_top.sv" "ps2_controller" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_controller.sv(118) " "Verilog HDL assignment warning at ps2_controller.sv(118): truncated value with size 32 to match size of target (3)" {  } { { "../ps2_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743238955 "|fpga_top|ps2_controller:ps2_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer ps2_controller:ps2_controller\|synchronizer:input_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"ps2_controller:ps2_controller\|synchronizer:input_synchronizer\"" {  } { { "../ps2_controller.sv" "input_synchronizer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo ps2_controller:ps2_controller\|sync_fifo:input_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\"" {  } { { "../ps2_controller.sv" "input_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743238998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743238998 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743238998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rhu " "Found entity 1: scfifo_rhu" {  } { { "db/scfifo_rhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_rhu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743239062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743239062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rhu ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated " "Elaborating entity \"scfifo_rhu\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ppt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ppt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ppt " "Found entity 1: a_dpfifo_ppt" {  } { { "db/a_dpfifo_ppt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743239080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743239080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ppt ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo " "Elaborating entity \"a_dpfifo_ppt\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\"" {  } { { "db/scfifo_rhu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_rhu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b81 " "Found entity 1: altsyncram_5b81" {  } { { "db/altsyncram_5b81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743239150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743239150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5b81 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|altsyncram_5b81:FIFOram " "Elaborating entity \"altsyncram_5b81\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|altsyncram_5b81:FIFOram\"" {  } { { "db/a_dpfifo_ppt.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743239216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743239216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ppt.tdf" "almost_full_comparer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_ppt.tdf" "three_comparison" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743239289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743239289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_ppt.tdf" "usedw_counter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743239357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743239357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_rhu:auto_generated\|a_dpfifo_ppt:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_ppt.tdf" "wr_ptr" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743239359 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_wready " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_wready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_wready" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246768 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rvalid " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rvalid" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[9\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[9\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[8\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[8\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[7\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[7\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[6\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[6\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[5\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[5\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[4\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[4\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[3\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[3\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[31\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[31\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[30\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[30\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[2\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[2\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246769 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[29\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[29\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[28\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[28\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[27\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[27\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[26\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[26\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[25\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[25\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[24\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[24\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[23\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[23\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[22\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[22\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[21\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[21\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[20\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[20\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[1\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[1\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[19\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[19\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[18\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[18\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[17\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[17\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[16\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[16\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[15\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[15\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[14\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[14\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246770 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[13\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[13\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[12\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[12\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[11\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[11\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[10\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[10\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[0\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_rdata\[0\]" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_bvalid " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_bvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_bvalid" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_awready " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_awready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_awready" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_arready " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_arready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "defines.sv" "axi4_interface.s_arready" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438743246771 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[576\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[576\]\"" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 16165 2 0 } } { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } } { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247292 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[577\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[577\]\"" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 16193 2 0 } } { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } } { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247292 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[578\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[578\]\"" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 16221 2 0 } } { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } } { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247292 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[579\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[579\]\"" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 16249 2 0 } } { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } } { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247292 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[580\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[580\]\"" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 16277 2 0 } } { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } } { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247292 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[581\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\|q_b\[581\]\"" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 16305 2 0 } } { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } } { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247292 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ram_block1a581"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438743247292 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1438743247292 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 37 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 67 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[2\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 97 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[3\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 127 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[4\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 157 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[5\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 187 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[6\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 217 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[7\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_bou:auto_generated\|a_dpfifo_tst:dpfifo\|altsyncram_dh81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf" 247 2 0 } } { "db/a_dpfifo_tst.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf" 46 2 0 } } { "db/scfifo_bou.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743247294 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438743247294 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1438743247294 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "17 " "Found 17 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr\" is uninferred due to inappropriate RAM size" {  } { { "../../core/control_registers.sv" "fault_access_addr" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 58 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[1\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[1\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[2\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[2\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[3\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[3\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[4\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[4\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[5\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[5\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[6\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[6\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[7\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[7\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[8\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[8\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[9\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[9\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[10\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[10\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[11\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[11\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[12\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[12\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[13\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[13\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[14\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[14\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[15\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[15\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438743277554 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1438743277554 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|fx1_result_is_inf_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|fx1_result_is_inf_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 192 " "Parameter WIDTH set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|fx3_instruction.has_dest_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|fx3_instruction.has_dest_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 549 " "Parameter WIDTH set to 549" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|fx2_mul_exponent_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|fx2_mul_exponent_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 224 " "Parameter WIDTH set to 224" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438743374458 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374458 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438743374458 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult0\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult1\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult1" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult2\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult2" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult3\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult3" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult4\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult4" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult5\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult5" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult6\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult6" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult7\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult7" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult8\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult8" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult9\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult9" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult10\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult10" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult11\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult11" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult12\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult12" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult13\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult13" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult14\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult14" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult15\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult15" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374484 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438743374484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_result_is_inf_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_result_is_inf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_result_is_inf_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_result_is_inf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743374608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743374608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 192 " "Parameter \"WIDTH\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743374608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743374608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_28m " "Found entity 1: shift_taps_28m" {  } { { "db/shift_taps_28m.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_28m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743374682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743374682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8h81 " "Found entity 1: altsyncram_8h81" {  } { { "db/altsyncram_8h81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_8h81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743374801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743374801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743374894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743374894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|altshift_taps:fx3_instruction.has_dest_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|altshift_taps:fx3_instruction.has_dest_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743374936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|altshift_taps:fx3_instruction.has_dest_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|altshift_taps:fx3_instruction.has_dest_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743374937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743374937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 549 " "Parameter \"WIDTH\" = \"549\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743374937 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743374937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9mm " "Found entity 1: shift_taps_9mm" {  } { { "db/shift_taps_9mm.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_9mm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nc61 " "Found entity 1: altsyncram_nc61" {  } { { "db/altsyncram_nc61.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_nc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743375580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 224 " "Parameter \"WIDTH\" = \"224\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375580 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743375580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t7m " "Found entity 1: shift_taps_t7m" {  } { { "db/shift_taps_t7m.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_t7m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o31 " "Found entity 1: altsyncram_5o31" {  } { { "db/altsyncram_5o31.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5o31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0\"" {  } { { "../../core/fp_execute_stage2.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743375860 ""}  } { { "../../core/fp_execute_stage2.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743375860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/mult_86t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743375939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743375939 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1438743389659 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3264 " "Ignored 3264 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3264 " "Ignored 3264 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1438743390396 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1438743390396 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_clk " "Bidir \"ps2_clk\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438743391257 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_data " "Bidir \"ps2_data\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 68 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438743391257 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1438743391257 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio_controller:gpio_controller\|gpio_value\[5\] io_read_data\[5\] " "Converted the fan-out from the tri-state buffer \"gpio_controller:gpio_controller\|gpio_value\[5\]\" to the node \"io_read_data\[5\]\" into an OR gate" {  } { { "../gpio_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/gpio_controller.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1438743392749 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1438743392749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 261 -1 0 } } { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 26 -1 0 } } { "../../core/arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/arbiter.sv" 71 -1 0 } } { "../../core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 82 -1 0 } } { "../ps2_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 52 -1 0 } } { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 45 -1 0 } } { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 80 -1 0 } } { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 119 -1 0 } } { "db/shift_taps_9mm.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_9mm.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1438743395054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1438743395054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438743463926 "|fpga_top|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[0\] GND " "Pin \"dram_dqm\[0\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438743463926 "|fpga_top|dram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[1\] GND " "Pin \"dram_dqm\[1\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438743463926 "|fpga_top|dram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[2\] GND " "Pin \"dram_dqm\[2\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438743463926 "|fpga_top|dram_dqm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[3\] GND " "Pin \"dram_dqm\[3\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438743463926 "|fpga_top|dram_dqm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438743463926 "|fpga_top|vga_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1438743463926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1438743471674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "322 " "322 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1438743590860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1438743594193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1438743600520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743600520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83631 " "Implemented 83631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1438743608140 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1438743608140 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1438743608140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77563 " "Implemented 77563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1438743608140 ""} { "Info" "ICUT_CUT_TM_RAMS" "5787 " "Implemented 5787 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1438743608140 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "128 " "Implemented 128 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1438743608140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1438743608140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1146 " "Peak virtual memory: 1146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438743608296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 11:00:08 2015 " "Processing ended: Wed Aug 05 11:00:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438743608296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:16 " "Elapsed time: 00:06:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438743608296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:14 " "Total CPU time (on all processors): 00:06:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438743608296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438743608296 ""}
