# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do 7SEG_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying c:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {7SEG_8_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity \7SEG\
# -- Compiling architecture structure of \7SEG\
# 
vsim work.\\7SEG\\
# vsim work.\\7SEG\\ 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.\7SEG\(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 100ps -step 1 -repeat 1 -range 3 0 -starttime 0ps -endtime 1700ps {sim:/\7SEG\/D}
add wave -position end  sim:/\7SEG\/A
add wave -position end  sim:/\7SEG\/B
add wave -position end  sim:/\7SEG\/C
add wave -position end  sim:/\7SEG\/SEG_D
add wave -position end  sim:/\7SEG\/SEG_E
add wave -position end  sim:/\7SEG\/SEG_F
add wave -position end  sim:/\7SEG\/SEG_G
run -all
