[{"DBLP title": "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0.", "DBLP authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "year": 2007, "MAG papers": [{"PaperId": 2160428323, "PaperTitle": "optimizing nuca organizations and wiring alternatives for large caches with cacti 6 0", "Year": 2007, "CitationCount": 470, "EstimatedCitation": 552, "Affiliations": ["hewlett packard", "university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Process Variation Tolerant 3T1D-Based Cache Architectures.", "DBLP authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2105102111, "PaperTitle": "process variation tolerant 3t1d based cache architectures", "Year": 2007, "CitationCount": 279, "EstimatedCitation": 290, "Affiliations": ["harvard university", "harvard university", "harvard university", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing.", "DBLP authors": ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "year": 2007, "MAG papers": [{"PaperId": 2098736822, "PaperTitle": "mitigating parameter variation with dynamic fine grain body biasing", "Year": 2007, "CitationCount": 99, "EstimatedCitation": 124, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Optimal versus Heuristic Global Code Scheduling.", "DBLP authors": ["Sebastian Winkel"], "year": 2007, "MAG papers": [{"PaperId": 2124709594, "PaperTitle": "optimal versus heuristic global code scheduling", "Year": 2007, "CitationCount": 157, "EstimatedCitation": 242, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "Global Multi-Threaded Instruction Scheduling.", "DBLP authors": ["Guilherme Ottoni", "David I. August"], "year": 2007, "MAG papers": [{"PaperId": 2150181997, "PaperTitle": "global multi threaded instruction scheduling", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 54, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Revisiting the Sequential Programming Model for Multi-Core.", "DBLP authors": ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "year": 2007, "MAG papers": [{"PaperId": 2121319784, "PaperTitle": "revisiting the sequential programming model for multi core", "Year": 2007, "CitationCount": 126, "EstimatedCitation": 196, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Penelope: The NBTI-Aware Processor.", "DBLP authors": ["Jaume Abella", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2007, "MAG papers": [{"PaperId": 2136066624, "PaperTitle": "penelope the nbti aware processor", "Year": 2007, "CitationCount": 124, "EstimatedCitation": 210, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation.", "DBLP authors": ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "year": 2007, "MAG papers": [{"PaperId": 2163890539, "PaperTitle": "software based online detection of hardware defects mechanisms architectural support and evaluation", "Year": 2007, "CitationCount": 102, "EstimatedCitation": 117, "Affiliations": ["microsoft", "university of michigan", null, null]}], "source": "ES"}, {"DBLP title": "Self-calibrating Online Wearout Detection.", "DBLP authors": ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2167678606, "PaperTitle": "self calibrating online wearout detection", "Year": 2007, "CitationCount": 80, "EstimatedCitation": 128, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Implementing Signatures for Transactional Memory.", "DBLP authors": ["Daniel S\u00e1nchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "year": 2007, "MAG papers": [{"PaperId": 2141463837, "PaperTitle": "implementing signatures for transactional memory", "Year": 2007, "CitationCount": 115, "EstimatedCitation": 150, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs.", "DBLP authors": ["Mrinmoy Ghosh", "Hsien-Hsin S. Lee"], "year": 2007, "MAG papers": [{"PaperId": 2171148960, "PaperTitle": "smart refresh an enhanced memory controller design for reducing energy in conventional and 3d die stacked drams", "Year": 2007, "CitationCount": 192, "EstimatedCitation": 213, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2007, "MAG papers": [{"PaperId": 2098040113, "PaperTitle": "stall time fair memory access scheduling for chip multiprocessors", "Year": 2007, "CitationCount": 385, "EstimatedCitation": 512, "Affiliations": ["microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "Impact of Cache Coherence Protocols on the Processing of Network Traffic.", "DBLP authors": ["Amit Kumar", "Ram Huggahalli"], "year": 2007, "MAG papers": [{"PaperId": 2150452703, "PaperTitle": "impact of cache coherence protocols on the processing of network traffic", "Year": 2007, "CitationCount": 130, "EstimatedCitation": 208, "Affiliations": ["intel", "intel"]}], "source": "ES"}, {"DBLP title": "Flattened Butterfly Topology for On-Chip Networks.", "DBLP authors": ["John Kim", "James D. Balfour", "William J. Dally"], "year": 2007, "MAG papers": [{"PaperId": 2066162922, "PaperTitle": "flattened butterfly topology for on chip networks", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 80, "Affiliations": ["stanford university", "stanford university", "stanford university"]}, {"PaperId": 2122337686, "PaperTitle": "flattened butterfly topology for on chip networks", "Year": 2007, "CitationCount": 232, "EstimatedCitation": 443, "Affiliations": ["stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly.", "DBLP authors": ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "year": 2007, "MAG papers": [{"PaperId": 2131284883, "PaperTitle": "using address independent seed encryption and bonsai merkle trees to make secure processors os and performance friendly", "Year": 2007, "CitationCount": 84, "EstimatedCitation": 142, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding.", "DBLP authors": ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "year": 2007, "MAG papers": [{"PaperId": 2157447136, "PaperTitle": "multi bit error tolerant caches using two dimensional error coding", "Year": 2007, "CitationCount": 250, "EstimatedCitation": 282, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores.", "DBLP authors": ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "year": 2007, "MAG papers": [{"PaperId": 2128941141, "PaperTitle": "argus low cost comprehensive error detection in simple cores", "Year": 2007, "CitationCount": 197, "EstimatedCitation": 283, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Leveraging 3D Technology for Improved Reliability.", "DBLP authors": ["Niti Madan", "Rajeev Balasubramonian"], "year": 2007, "MAG papers": [{"PaperId": 2097161612, "PaperTitle": "leveraging 3d technology for improved reliability", "Year": 2007, "CitationCount": 69, "EstimatedCitation": 128, "Affiliations": ["university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.", "DBLP authors": ["Francisco J. Mesa-Martinez", "Jose Renau"], "year": 2007, "MAG papers": [{"PaperId": 2144005128, "PaperTitle": "effective optimistic checker tandem core design through architectural pruning", "Year": 2007, "CitationCount": 84, "EstimatedCitation": 86, "Affiliations": ["university of california santa cruz", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators.", "DBLP authors": ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "year": 2007, "MAG papers": [{"PaperId": 2125328729, "PaperTitle": "fpga accelerated simulation technologies fast fast full system cycle accurate simulators", "Year": 2007, "CitationCount": 172, "EstimatedCitation": 185, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. O'Boyle"], "year": 2007, "MAG papers": [{"PaperId": 2161381500, "PaperTitle": "microarchitectural design space exploration using an architecture centric approach", "Year": 2007, "CitationCount": 73, "EstimatedCitation": 89, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Informed Microarchitecture Design Space Exploration Using Workload Dynamics.", "DBLP authors": ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"], "year": 2007, "MAG papers": [{"PaperId": 2132269953, "PaperTitle": "informed microarchitecture design space exploration using workload dynamics", "Year": 2007, "CitationCount": 205, "EstimatedCitation": 328, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Time Interpolation: So Many Metrics, So Few Registers.", "DBLP authors": ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "year": 2007, "MAG papers": [{"PaperId": 2122429238, "PaperTitle": "time interpolation so many metrics so few registers", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of colorado boulder", null, null, null]}], "source": "ES"}, {"DBLP title": "Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications.", "DBLP authors": ["Yuan Chou"], "year": 2007, "MAG papers": [{"PaperId": 2134953908, "PaperTitle": "low cost epoch based correlation prefetching for commercial applications", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy.", "DBLP authors": ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"], "year": 2007, "MAG papers": [{"PaperId": 2110683663, "PaperTitle": "a framework for coarse grain optimizations in the on chip memory hierarchy", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 68, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors.", "DBLP authors": ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "year": 2007, "MAG papers": [{"PaperId": 2146743175, "PaperTitle": "uncorq unconstrained snoop request delivery in embedded ring multiprocessors", "Year": 2007, "CitationCount": 71, "EstimatedCitation": 110, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "A Framework for Providing Quality of Service in Chip Multi-Processors.", "DBLP authors": ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "year": 2007, "MAG papers": [{"PaperId": 2107223062, "PaperTitle": "a framework for providing quality of service in chip multi processors", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 134, "Affiliations": ["north carolina state university", null, "north carolina state university", null]}], "source": "ES"}, {"DBLP title": "A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs.", "DBLP authors": ["William Thies", "Vikram Chandrasekhar", "Saman P. Amarasinghe"], "year": 2007, "MAG papers": [{"PaperId": 2151307463, "PaperTitle": "a practical approach to exploiting coarse grained pipeline parallelism in c programs", "Year": 2007, "CitationCount": 144, "EstimatedCitation": 230, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures.", "DBLP authors": ["Michael L. Chu", "Rajiv A. Ravindran", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2099746875, "PaperTitle": "data access partitioning for fine grain parallelism on multicore architectures", "Year": 2007, "CitationCount": 138, "EstimatedCitation": 140, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Composable Lightweight Processors.", "DBLP authors": ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration.", "DBLP authors": ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "year": 2007, "MAG papers": [{"PaperId": 2059385825, "PaperTitle": "the art of deception adaptive precision reduction for area efficient physics acceleration", "Year": 2007, "CitationCount": 83, "EstimatedCitation": 128, "Affiliations": [null, "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow.", "DBLP authors": ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "year": 2007, "MAG papers": [{"PaperId": 2169880332, "PaperTitle": "dynamic warp formation and scheduling for efficient gpu control flow", "Year": 2007, "CitationCount": 309, "EstimatedCitation": 441, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Scavenger: A New Last Level Cache Architecture with Global Block Priority.", "DBLP authors": ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jos\u00e9 F. Mart\u00ednez"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache.", "DBLP authors": ["Stephen Hines", "David B. Whalley", "Gary S. Tyson"], "year": 2007, "MAG papers": [{"PaperId": 2147435261, "PaperTitle": "guaranteeing hits to improve the efficiency of a small instruction cache", "Year": 2007, "CitationCount": 98, "EstimatedCitation": 151, "Affiliations": ["florida state university", "florida state university", "florida state university"]}], "source": "ES"}, {"DBLP title": "Emulating Optimal Replacement with a Shepherd Cache.", "DBLP authors": ["Kaushik Rajan", "Ramaswamy Govindarajan"], "year": 2007, "MAG papers": [{"PaperId": 2143443573, "PaperTitle": "emulating optimal replacement with a shepherd cache", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 67, "Affiliations": ["indian institute of science", "indian institute of science"]}], "source": "ES"}]