// Seed: 1362211698
module module_0;
  assign id_1 = 1;
  wire id_2;
  class id_3;
  endclass : id_4
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    output wand id_2,
    output tri  id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input wor id_3
);
  wor id_5 = 1'b0;
  initial begin
    #(1) id_5 = 1;
  end
  module_0();
  assign id_5 = id_2;
  wire id_6;
endmodule
