# RISCâ€‘V Reference SoC Tapeout Program

## This repository contains all my submissions for the RISCâ€‘V Reference SoC Tapeout Program

## ðŸ“Œ Submissions

| Day   | Topic                                   |
|-------|----------------------------------------|
| [Week 0](week0/) |
| Day 0 | [Tools installation](week0/)             |
| [Week 1](week1/) | 
| Day 1 | [Introduction to Verilog RTL design and Synthesis](week1/day1/) |
| Day 2 | [Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](week1/day2/) |
| Day 3 | [Combinational and Sequential Optimizations](week1/day3/) |
| Day 4 | [GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch](week1/day4/) |
| Day 5 | [Optimization in synthesis](week1/day5/) |
| [Week 2](week2/) | 
| Day 1 | [BabySoC - Conceptual understanding](week2/theory/) |
| Day 2 | [BabySoC - Hands-on Functional Modelling](week2/lab/) |
| [Week 3](week3/) | 
| Day 1 | [Post-Synthesis GLS](week3/task1/) |
| Day 2 | [Fundamentals of STA (Static Timing Analysis)](week3/task2/) |
| Day 3 | [Generate Timing Graphs with OpenSTA](week3/task3/) |
| [Week 4](week4/) |
| Week 4 | [CMOS Circuit Design (sky130-style)](week4/README.md) |
| [Week 5](week5/) |
| Week 5 | [OpenROAD Flow Setup and Floorplan + Placement](week5/README.md) |
| [Week 6](week6/) |
| Day 1 | [Inception of open-source EDA, OpenLANE and Sky130 PDK](week6/day1/) |
| Day 2 | [Good floorplan vs bad floorplan and introduction to library cells](week6/day2/) |
| Day 3 | [Design library cell using Magic Layout and ngspice characterization](week6/day3/) |
| Day 4 | [Pre-layout timing analysis and importance of good clock tree](week6/day4/) |
| Day 5 | [Final steps for RTL2GDS using tritonRoute and openSTA](week6/day5/) |
| [Week 7](week7/) |
| Week 7 | [BabySoC Physical Design & Post-Route SPEF Generation](week7/README.md) |
| [Week 8](week8/) |
| Week 8 | [Layout STA and Timing Analysis Across PVT Corners for Routed VSDBabySoC](week8/README.md) |

