//
//Written by GowinSynthesis
//Tool Version "V1.9.9.01 (64-bit)"
//Sun Mar 30 18:36:04 2025

//Source file index table:
//file0 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/ADC_module.v"
//file1 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/fifo_adc.v"
//file2 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll/gowin_rpll_27_to_60.v"
//file3 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll_27_to_84.v"
//file4 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Neo_PSRAM.v"
//file5 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Neo_TOP.v"
//file6 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/ping_pong_buffer.v"
//file7 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Sync_Debouncer.v"
//file8 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/UART.v"
`timescale 100 ps/100 ps
module gowin_rpll_27_to_84 (
  sys_clk_d,
  clk_PSRAM
)
;
input sys_clk_d;
output clk_PSRAM;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=27;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll_27_to_84 */
module memory_driver (
  next_step_7,
  qpi_on_Z,
  quad_start_mcu,
  spi_start,
  burst_mode,
  wake_up,
  fifo_empty,
  clk_PSRAM,
  address,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_14,
  data_in_15,
  mem_sio_in,
  read_write,
  step,
  fifo_rd_Z,
  endcommand_reg_Z,
  prev_ended,
  ended,
  mem_ce_d,
  n26_5,
  n25_5,
  n24_5,
  n23_5,
  mem_sio_0_12,
  endcommand_4,
  data_out_Z
)
;
input next_step_7;
input qpi_on_Z;
input quad_start_mcu;
input spi_start;
input burst_mode;
input wake_up;
input fifo_empty;
input clk_PSRAM;
input [22:1] address;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_14;
input data_in_15;
input [3:0] mem_sio_in;
input [1:0] read_write;
input [2:0] step;
output fifo_rd_Z;
output endcommand_reg_Z;
output prev_ended;
output ended;
output mem_ce_d;
output n26_5;
output n25_5;
output n24_5;
output n23_5;
output mem_sio_0_12;
output endcommand_4;
output [15:0] data_out_Z;
wire n526_4;
wire n527_4;
wire n528_4;
wire n529_4;
wire n530_4;
wire n531_4;
wire n916_3;
wire n491_3;
wire n586_3;
wire n594_3;
wire n42_6;
wire n45_6;
wire data_write_15_9;
wire burst_counter_5_8;
wire n421_14;
wire n422_14;
wire n423_14;
wire n275_14;
wire n277_12;
wire n279_12;
wire n281_12;
wire n283_12;
wire n285_12;
wire n426_10;
wire n525_7;
wire n525_9;
wire n526_5;
wire n916_4;
wire n491_4;
wire n491_5;
wire n491_6;
wire n586_4;
wire n594_4;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire data_write_15_10;
wire data_write_15_11;
wire burst_counter_5_9;
wire burst_counter_5_10;
wire n421_15;
wire n421_16;
wire n421_17;
wire n421_18;
wire n422_15;
wire n422_16;
wire n422_17;
wire n423_15;
wire n423_16;
wire n275_15;
wire n279_13;
wire n525_10;
wire n526_6;
wire n529_8;
wire n491_7;
wire n491_8;
wire n491_9;
wire n491_10;
wire n491_11;
wire mem_sio_0_9;
wire burst_counter_5_11;
wire burst_counter_5_12;
wire n421_19;
wire n421_20;
wire n421_21;
wire n422_18;
wire n422_19;
wire n422_20;
wire n422_21;
wire n423_17;
wire n423_18;
wire n423_19;
wire n426_12;
wire n491_12;
wire n491_13;
wire n491_14;
wire n491_15;
wire mem_sio_0_10;
wire n421_22;
wire n422_22;
wire n423_20;
wire n423_21;
wire n491_16;
wire n491_17;
wire n491_18;
wire n594_7;
wire n529_10;
wire mem_sio_0_14;
wire n426_14;
wire n529_12;
wire n529_14;
wire n528_7;
wire n492_6;
wire n530_7;
wire writing;
wire reading;
wire n573_3;
wire n574_3;
wire n575_3;
wire n595_3;
wire n38_6;
wire [22:1] address_reg;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [15:0] data_write;
wire [5:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n526_s1 (
    .F(n526_4),
    .I0(counter[4]),
    .I1(n526_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n526_s1.INIT=16'h7800;
  LUT3 n527_s1 (
    .F(n527_4),
    .I0(n525_9),
    .I1(counter[4]),
    .I2(n526_5) 
);
defparam n527_s1.INIT=8'h14;
  LUT3 n528_s1 (
    .F(n528_4),
    .I0(n525_9),
    .I1(n528_7),
    .I2(counter[3]) 
);
defparam n528_s1.INIT=8'h14;
  LUT4 n529_s1 (
    .F(n529_4),
    .I0(n529_14),
    .I1(n529_10),
    .I2(n525_9),
    .I3(n529_12) 
);
defparam n529_s1.INIT=16'h0700;
  LUT4 n530_s1 (
    .F(n530_4),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n530_7),
    .I3(counter[1]) 
);
defparam n530_s1.INIT=16'h0B04;
  LUT3 n531_s1 (
    .F(n531_4),
    .I0(n525_9),
    .I1(mem_ce_d),
    .I2(counter[0]) 
);
defparam n531_s1.INIT=8'h41;
  LUT4 n916_s0 (
    .F(n916_3),
    .I0(n916_4),
    .I1(counter[5]),
    .I2(n492_6),
    .I3(reading) 
);
defparam n916_s0.INIT=16'h0100;
  LUT4 n491_s0 (
    .F(n491_3),
    .I0(n491_4),
    .I1(n491_5),
    .I2(n492_6),
    .I3(n491_6) 
);
defparam n491_s0.INIT=16'h0EFF;
  LUT4 n586_s0 (
    .F(n586_3),
    .I0(mem_ce_d),
    .I1(qpi_on_Z),
    .I2(n586_4),
    .I3(n594_3) 
);
defparam n586_s0.INIT=16'hFF10;
  LUT4 n594_s0 (
    .F(n594_3),
    .I0(n594_4),
    .I1(n586_4),
    .I2(n594_7),
    .I3(n492_6) 
);
defparam n594_s0.INIT=16'h00F4;
  LUT3 mem_ce_d_s (
    .F(mem_ce_d),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam mem_ce_d_s.INIT=8'h10;
  LUT2 n42_s2 (
    .F(n42_6),
    .I0(read_write[1]),
    .I1(read_write[0]) 
);
defparam n42_s2.INIT=4'h4;
  LUT2 n45_s2 (
    .F(n45_6),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n45_s2.INIT=4'h4;
  LUT4 data_write_15_s5 (
    .F(data_write_15_9),
    .I0(data_write_15_10),
    .I1(n529_14),
    .I2(n492_6),
    .I3(data_write_15_11) 
);
defparam data_write_15_s5.INIT=16'h0E00;
  LUT4 burst_counter_5_s4 (
    .F(burst_counter_5_8),
    .I0(n492_6),
    .I1(burst_counter_5_9),
    .I2(burst_counter_5_10),
    .I3(counter[1]) 
);
defparam burst_counter_5_s4.INIT=16'h1000;
  LUT4 n421_s10 (
    .F(n421_14),
    .I0(n421_15),
    .I1(n421_16),
    .I2(n421_17),
    .I3(n421_18) 
);
defparam n421_s10.INIT=16'hFFF8;
  LUT4 n422_s10 (
    .F(n422_14),
    .I0(n421_17),
    .I1(n422_15),
    .I2(n422_16),
    .I3(n422_17) 
);
defparam n422_s10.INIT=16'hFFFE;
  LUT4 n423_s10 (
    .F(n423_14),
    .I0(n423_15),
    .I1(counter[2]),
    .I2(n423_16),
    .I3(mem_sio_0_7) 
);
defparam n423_s10.INIT=16'h3800;
  LUT4 n275_s10 (
    .F(n275_14),
    .I0(burst_counter[4]),
    .I1(n275_15),
    .I2(burst_counter[5]),
    .I3(n529_14) 
);
defparam n275_s10.INIT=16'h7800;
  LUT3 n277_s8 (
    .F(n277_12),
    .I0(burst_counter[4]),
    .I1(n275_15),
    .I2(n529_14) 
);
defparam n277_s8.INIT=8'h60;
  LUT3 n279_s8 (
    .F(n279_12),
    .I0(n279_13),
    .I1(burst_counter[3]),
    .I2(n529_14) 
);
defparam n279_s8.INIT=8'h60;
  LUT4 n281_s8 (
    .F(n281_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(n529_14) 
);
defparam n281_s8.INIT=16'h7800;
  LUT3 n283_s8 (
    .F(n283_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(n529_14) 
);
defparam n283_s8.INIT=8'h60;
  LUT2 n285_s8 (
    .F(n285_12),
    .I0(burst_counter[0]),
    .I1(n529_14) 
);
defparam n285_s8.INIT=4'h4;
  LUT4 n426_s5 (
    .F(n426_10),
    .I0(n426_14),
    .I1(burst_mode),
    .I2(burst_counter_5_9),
    .I3(data_write_15_11) 
);
defparam n426_s5.INIT=16'hF800;
  LUT3 n525_s3 (
    .F(n525_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n525_9) 
);
defparam n525_s3.INIT=8'hFE;
  LUT2 n26_s1 (
    .F(n26_5),
    .I0(wake_up),
    .I1(mem_sio_reg[0]) 
);
defparam n26_s1.INIT=4'h8;
  LUT3 n25_s1 (
    .F(n25_5),
    .I0(wake_up),
    .I1(n595_3),
    .I2(n575_3) 
);
defparam n25_s1.INIT=8'h80;
  LUT3 n24_s1 (
    .F(n24_5),
    .I0(wake_up),
    .I1(n595_3),
    .I2(n574_3) 
);
defparam n24_s1.INIT=8'h80;
  LUT3 n23_s1 (
    .F(n23_5),
    .I0(wake_up),
    .I1(n595_3),
    .I2(n573_3) 
);
defparam n23_s1.INIT=8'h80;
  LUT4 n525_s4 (
    .F(n525_9),
    .I0(n525_10),
    .I1(n529_10),
    .I2(qpi_on_Z),
    .I3(n586_4) 
);
defparam n525_s4.INIT=16'h004F;
  LUT4 n526_s2 (
    .F(n526_5),
    .I0(mem_ce_d),
    .I1(counter[2]),
    .I2(counter[3]),
    .I3(n526_6) 
);
defparam n526_s2.INIT=16'h4000;
  LUT4 n916_s1 (
    .F(n916_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n526_6) 
);
defparam n916_s1.INIT=16'hBFFD;
  LUT4 n491_s1 (
    .F(n491_4),
    .I0(writing),
    .I1(mem_sio_reg[0]),
    .I2(reading),
    .I3(n491_7) 
);
defparam n491_s1.INIT=16'h00FE;
  LUT3 n491_s2 (
    .F(n491_5),
    .I0(n491_8),
    .I1(n586_4),
    .I2(n491_9) 
);
defparam n491_s2.INIT=8'h2E;
  LUT4 n491_s3 (
    .F(n491_6),
    .I0(qpi_on_Z),
    .I1(n491_10),
    .I2(mem_sio_reg[0]),
    .I3(n491_11) 
);
defparam n491_s3.INIT=16'hBB0F;
  LUT3 n586_s1 (
    .F(n586_4),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n586_s1.INIT=8'h01;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(reading),
    .I1(writing),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n594_s1.INIT=16'h0001;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(mem_ce_d),
    .I1(mem_sio_0_14),
    .I2(writing),
    .I3(mem_sio_0_9) 
);
defparam mem_sio_0_s3.INIT=16'h00EF;
  LUT2 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s4.INIT=4'h1;
  LUT4 data_write_15_s6 (
    .F(data_write_15_10),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n586_4) 
);
defparam data_write_15_s6.INIT=16'h1000;
  LUT2 data_write_15_s7 (
    .F(data_write_15_11),
    .I0(reading),
    .I1(writing) 
);
defparam data_write_15_s7.INIT=4'h4;
  LUT4 burst_counter_5_s5 (
    .F(burst_counter_5_9),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_5_11),
    .I3(burst_counter_5_12) 
);
defparam burst_counter_5_s5.INIT=16'hBF00;
  LUT3 burst_counter_5_s6 (
    .F(burst_counter_5_10),
    .I0(counter[0]),
    .I1(fifo_rd_Z),
    .I2(n594_7) 
);
defparam burst_counter_5_s6.INIT=8'hD0;
  LUT4 n421_s11 (
    .F(n421_15),
    .I0(data_write[11]),
    .I1(data_write[3]),
    .I2(counter[0]),
    .I3(n421_19) 
);
defparam n421_s11.INIT=16'hAFC0;
  LUT4 n421_s12 (
    .F(n421_16),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n421_s12.INIT=16'h0100;
  LUT2 n421_s13 (
    .F(n421_17),
    .I0(reading),
    .I1(n426_14) 
);
defparam n421_s13.INIT=4'h8;
  LUT4 n421_s14 (
    .F(n421_18),
    .I0(n421_20),
    .I1(n421_21),
    .I2(counter[2]),
    .I3(n586_4) 
);
defparam n421_s14.INIT=16'hAC00;
  LUT4 n422_s11 (
    .F(n422_15),
    .I0(n422_18),
    .I1(counter[2]),
    .I2(n422_19),
    .I3(n586_4) 
);
defparam n422_s11.INIT=16'hF400;
  LUT4 n422_s12 (
    .F(n422_16),
    .I0(n422_20),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(mem_sio_0_7) 
);
defparam n422_s12.INIT=16'h1000;
  LUT4 n422_s13 (
    .F(n422_17),
    .I0(data_write[14]),
    .I1(counter[1]),
    .I2(n422_21),
    .I3(n421_16) 
);
defparam n422_s13.INIT=16'hC200;
  LUT4 n423_s11 (
    .F(n423_15),
    .I0(address_reg[9]),
    .I1(address_reg[1]),
    .I2(counter[0]),
    .I3(n423_17) 
);
defparam n423_s11.INIT=16'hAFC0;
  LUT4 n423_s12 (
    .F(n423_16),
    .I0(n423_18),
    .I1(n423_19),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n423_s12.INIT=16'hFA0C;
  LUT4 n275_s11 (
    .F(n275_15),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter[3]) 
);
defparam n275_s11.INIT=16'h8000;
  LUT3 n279_s9 (
    .F(n279_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n279_s9.INIT=8'h80;
  LUT4 n525_s5 (
    .F(n525_10),
    .I0(counter[2]),
    .I1(mem_sio_0_7),
    .I2(n426_12),
    .I3(reading) 
);
defparam n525_s5.INIT=16'h007F;
  LUT2 n526_s3 (
    .F(n526_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n526_s3.INIT=4'h8;
  LUT4 n529_s5 (
    .F(n529_8),
    .I0(counter[5]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n426_12) 
);
defparam n529_s5.INIT=16'h1000;
  LUT4 n491_s4 (
    .F(n491_7),
    .I0(writing),
    .I1(data_write_15_10),
    .I2(reading),
    .I3(n426_14) 
);
defparam n491_s4.INIT=16'h303B;
  LUT3 n491_s5 (
    .F(n491_8),
    .I0(mem_sio_reg[0]),
    .I1(n491_12),
    .I2(n594_7) 
);
defparam n491_s5.INIT=8'hCA;
  LUT4 n491_s6 (
    .F(n491_9),
    .I0(n491_13),
    .I1(counter[1]),
    .I2(n491_14),
    .I3(counter[2]) 
);
defparam n491_s6.INIT=16'hF077;
  LUT2 n491_s7 (
    .F(n491_10),
    .I0(step[2]),
    .I1(n491_15) 
);
defparam n491_s7.INIT=4'h4;
  LUT3 n491_s8 (
    .F(n491_11),
    .I0(n586_4),
    .I1(qpi_on_Z),
    .I2(mem_ce_d) 
);
defparam n491_s8.INIT=8'h0E;
  LUT4 mem_sio_0_s6 (
    .F(mem_sio_0_9),
    .I0(counter[2]),
    .I1(n426_12),
    .I2(counter[3]),
    .I3(mem_sio_0_10) 
);
defparam mem_sio_0_s6.INIT=16'h004F;
  LUT4 burst_counter_5_s7 (
    .F(burst_counter_5_11),
    .I0(burst_counter[3]),
    .I1(burst_counter[2]),
    .I2(burst_counter[4]),
    .I3(burst_counter[5]) 
);
defparam burst_counter_5_s7.INIT=16'h4000;
  LUT4 burst_counter_5_s8 (
    .F(burst_counter_5_12),
    .I0(fifo_empty),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(n421_16) 
);
defparam burst_counter_5_s8.INIT=16'h1000;
  LUT4 n421_s15 (
    .F(n421_19),
    .I0(data_write[15]),
    .I1(data_write[7]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n421_s15.INIT=16'h0CFA;
  LUT4 n421_s16 (
    .F(n421_20),
    .I0(address_reg[11]),
    .I1(address_reg[3]),
    .I2(counter[0]),
    .I3(n421_22) 
);
defparam n421_s16.INIT=16'hAFC0;
  LUT3 n421_s17 (
    .F(n421_21),
    .I0(address_reg[19]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n421_s17.INIT=8'hB0;
  LUT4 n422_s14 (
    .F(n422_18),
    .I0(address_reg[14]),
    .I1(address_reg[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n422_s14.INIT=16'h3FF5;
  LUT4 n422_s15 (
    .F(n422_19),
    .I0(address_reg[18]),
    .I1(counter[0]),
    .I2(n422_22),
    .I3(counter[1]) 
);
defparam n422_s15.INIT=16'hB000;
  LUT4 n422_s16 (
    .F(n422_20),
    .I0(address_reg[10]),
    .I1(data_write[10]),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam n422_s16.INIT=16'hF53F;
  LUT4 n422_s17 (
    .F(n422_21),
    .I0(data_write[2]),
    .I1(data_write[6]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n422_s17.INIT=16'hAFC0;
  LUT4 n423_s13 (
    .F(n423_17),
    .I0(address_reg[13]),
    .I1(address_reg[5]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n423_s13.INIT=16'h0CFA;
  LUT4 n423_s14 (
    .F(n423_18),
    .I0(data_write[9]),
    .I1(data_write[1]),
    .I2(counter[0]),
    .I3(n423_20) 
);
defparam n423_s14.INIT=16'hAFC0;
  LUT4 n423_s15 (
    .F(n423_19),
    .I0(address_reg[21]),
    .I1(counter[1]),
    .I2(n423_21),
    .I3(counter[0]) 
);
defparam n423_s15.INIT=16'hF0BB;
  LUT2 n426_s7 (
    .F(n426_12),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n426_s7.INIT=4'h1;
  LUT4 n491_s9 (
    .F(n491_12),
    .I0(data_write[8]),
    .I1(data_write[0]),
    .I2(counter[0]),
    .I3(n491_16) 
);
defparam n491_s9.INIT=16'hC0AF;
  LUT3 n491_s10 (
    .F(n491_13),
    .I0(address_reg[20]),
    .I1(address_reg[16]),
    .I2(counter[0]) 
);
defparam n491_s10.INIT=8'hCA;
  LUT4 n491_s11 (
    .F(n491_14),
    .I0(address_reg[8]),
    .I1(n491_17),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n491_s11.INIT=16'hF5C3;
  LUT4 n491_s12 (
    .F(n491_15),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(step[0]),
    .I3(n491_18) 
);
defparam n491_s12.INIT=16'hE900;
  LUT2 mem_sio_0_s7 (
    .F(mem_sio_0_10),
    .I0(reading),
    .I1(qpi_on_Z) 
);
defparam mem_sio_0_s7.INIT=4'h4;
  LUT4 n421_s18 (
    .F(n421_22),
    .I0(address_reg[15]),
    .I1(address_reg[7]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n421_s18.INIT=16'h0CFA;
  LUT4 n422_s18 (
    .F(n422_22),
    .I0(address_reg[22]),
    .I1(address_reg[6]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n422_s18.INIT=16'h0CFA;
  LUT4 n423_s16 (
    .F(n423_20),
    .I0(data_write[15]),
    .I1(data_write[5]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n423_s16.INIT=16'h0CFA;
  LUT3 n423_s17 (
    .F(n423_21),
    .I0(reading),
    .I1(address_reg[17]),
    .I2(counter[1]) 
);
defparam n423_s17.INIT=8'hCA;
  LUT4 n491_s13 (
    .F(n491_16),
    .I0(data_write[4]),
    .I1(data_write[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n491_s13.INIT=16'hF503;
  LUT3 n491_s14 (
    .F(n491_17),
    .I0(address_reg[12]),
    .I1(address_reg[4]),
    .I2(counter[1]) 
);
defparam n491_s14.INIT=8'h3A;
  LUT4 n491_s15 (
    .F(n491_18),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n491_s15.INIT=16'hE73C;
  LUT3 n594_s3 (
    .F(n594_7),
    .I0(reading),
    .I1(writing),
    .I2(n421_16) 
);
defparam n594_s3.INIT=8'h40;
  LUT4 n529_s6 (
    .F(n529_10),
    .I0(reading),
    .I1(writing),
    .I2(n529_8),
    .I3(n492_6) 
);
defparam n529_s6.INIT=16'h00F4;
  LUT4 mem_sio_0_s8 (
    .F(mem_sio_0_12),
    .I0(mem_sio_0_6),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(wake_up) 
);
defparam mem_sio_0_s8.INIT=16'hFE00;
  LUT4 mem_sio_0_s9 (
    .F(mem_sio_0_14),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam mem_sio_0_s9.INIT=16'hE000;
  LUT4 n426_s8 (
    .F(n426_14),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n586_4) 
);
defparam n426_s8.INIT=16'h0100;
  LUT4 n529_s7 (
    .F(n529_12),
    .I0(mem_ce_d),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n529_s7.INIT=16'hBF40;
  LUT4 n529_s8 (
    .F(n529_14),
    .I0(fifo_rd_Z),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n421_16) 
);
defparam n529_s8.INIT=16'h8000;
  LUT4 n528_s3 (
    .F(n528_7),
    .I0(mem_ce_d),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n528_s3.INIT=16'h4000;
  LUT4 n492_s2 (
    .F(n492_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n492_s2.INIT=16'h10FF;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n530_s3.INIT=16'h5554;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n38_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n38_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n38_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n38_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n38_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n38_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n38_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n38_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n38_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n38_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n38_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n38_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n38_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n38_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n38_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n38_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n38_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n38_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n38_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n38_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n38_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n38_6) 
);
  DFFR fifo_rd_s0 (
    .Q(fifo_rd_Z),
    .D(n426_10),
    .CLK(n38_6),
    .RESET(n492_6) 
);
  DFF writing_s0 (
    .Q(writing),
    .D(n42_6),
    .CLK(n38_6) 
);
  DFF reading_s0 (
    .Q(reading),
    .D(n45_6),
    .CLK(n38_6) 
);
  DFFR endcommand_reg_s0 (
    .Q(endcommand_reg_Z),
    .D(endcommand_4),
    .CLK(n38_6),
    .RESET(next_step_7) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n526_4),
    .CLK(n38_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n527_4),
    .CLK(n38_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n528_4),
    .CLK(n38_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n529_4),
    .CLK(n38_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n530_4),
    .CLK(n38_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n531_4),
    .CLK(n38_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n573_s0 (
    .Q(n573_3),
    .D(n421_14),
    .CLK(n38_6),
    .CE(n586_3) 
);
  DFFE n574_s0 (
    .Q(n574_3),
    .D(n422_14),
    .CLK(n38_6),
    .CE(n586_3) 
);
  DFFE n575_s0 (
    .Q(n575_3),
    .D(n423_14),
    .CLK(n38_6),
    .CE(n586_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n491_3),
    .CLK(n38_6) 
);
  DFFE n595_s0 (
    .Q(n595_3),
    .D(n594_3),
    .CLK(n38_6),
    .CE(n586_3) 
);
  DFFE data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_15),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_14),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_11),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_10),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_9),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_8),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_7),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_6),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_5),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_4),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_3),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_2),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_1),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_0),
    .CLK(n38_6),
    .CE(data_write_15_9) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_Z[15]),
    .D(data_out_Z[11]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_Z[14]),
    .D(data_out_Z[10]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_Z[13]),
    .D(data_out_Z[9]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_Z[12]),
    .D(data_out_Z[8]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_Z[11]),
    .D(data_out_Z[7]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_Z[10]),
    .D(data_out_Z[6]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_Z[9]),
    .D(data_out_Z[5]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_Z[8]),
    .D(data_out_Z[4]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_Z[7]),
    .D(data_out_Z[3]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_Z[6]),
    .D(data_out_Z[2]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_Z[5]),
    .D(data_out_Z[1]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_Z[4]),
    .D(data_out_Z[0]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_Z[3]),
    .D(mem_sio_in[3]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_Z[2]),
    .D(mem_sio_in[2]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_Z[1]),
    .D(mem_sio_in[1]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_Z[0]),
    .D(mem_sio_in[0]),
    .CLK(n38_6),
    .CE(n916_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n275_14),
    .CLK(n38_6),
    .CE(burst_counter_5_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n277_12),
    .CLK(n38_6),
    .CE(burst_counter_5_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n279_12),
    .CLK(n38_6),
    .CE(burst_counter_5_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n281_12),
    .CLK(n38_6),
    .CE(burst_counter_5_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n283_12),
    .CLK(n38_6),
    .CE(burst_counter_5_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n285_12),
    .CLK(n38_6),
    .CE(burst_counter_5_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n38_6) 
);
  DFFSE ended_s2 (
    .Q(ended),
    .D(n525_9),
    .CLK(n38_6),
    .CE(n525_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  INV n38_s2 (
    .O(n38_6),
    .I(clk_PSRAM) 
);
  INV endcommand_s2 (
    .O(endcommand_4),
    .I(prev_ended) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module psram (
  clk_PSRAM,
  next_step_7,
  quad_start_mcu,
  burst_mode,
  fifo_empty,
  address,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_14,
  data_in_15,
  mem_sio_in,
  read_write,
  qpi_on_Z,
  mem_clk_enabled_d,
  fifo_rd_Z,
  prev_ended,
  ended,
  mem_ce_d,
  n26_5,
  n25_5,
  n24_5,
  n23_5,
  mem_sio_0_12,
  endcommand_4,
  data_out_Z
)
;
input clk_PSRAM;
input next_step_7;
input quad_start_mcu;
input burst_mode;
input fifo_empty;
input [22:1] address;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_14;
input data_in_15;
input [3:0] mem_sio_in;
input [1:0] read_write;
output qpi_on_Z;
output mem_clk_enabled_d;
output fifo_rd_Z;
output prev_ended;
output ended;
output mem_ce_d;
output n26_5;
output n25_5;
output n24_5;
output n23_5;
output mem_sio_0_12;
output endcommand_4;
output [15:0] data_out_Z;
wire n224_3;
wire step_0_8;
wire n160_18;
wire n163_16;
wire n166_20;
wire n112_4;
wire n224_4;
wire n166_21;
wire n224_5;
wire n171_14;
wire n171_16;
wire n121_5;
wire n112_8;
wire n72_12;
wire d_com_start;
wire spi_start;
wire wake_up;
wire com_start;
wire n71_1;
wire n71_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire n55_5;
wire spi_start_7;
wire endcommand_reg_Z;
wire [15:0] timer;
wire [2:0] step;
wire VCC;
wire GND;
  LUT4 n224_s0 (
    .F(n224_3),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(n224_4),
    .I3(n112_8) 
);
defparam n224_s0.INIT=16'h1000;
  LUT4 step_2_s4 (
    .F(step_0_8),
    .I0(n112_4),
    .I1(step[2]),
    .I2(endcommand_reg_Z),
    .I3(n224_3) 
);
defparam step_2_s4.INIT=16'hFF10;
  LUT4 n160_s14 (
    .F(n160_18),
    .I0(step[2]),
    .I1(step[1]),
    .I2(step[0]),
    .I3(endcommand_reg_Z) 
);
defparam n160_s14.INIT=16'h4000;
  LUT4 n163_s12 (
    .F(n163_16),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(endcommand_reg_Z) 
);
defparam n163_s12.INIT=16'h1400;
  LUT2 n166_s15 (
    .F(n166_20),
    .I0(n166_21),
    .I1(n224_3) 
);
defparam n166_s15.INIT=4'hE;
  LUT2 n112_s1 (
    .F(n112_4),
    .I0(step[0]),
    .I1(step[1]) 
);
defparam n112_s1.INIT=4'h1;
  LUT3 n224_s1 (
    .F(n224_4),
    .I0(timer[10]),
    .I1(timer[11]),
    .I2(n224_5) 
);
defparam n224_s1.INIT=8'h10;
  LUT4 n166_s16 (
    .F(n166_21),
    .I0(step[0]),
    .I1(step[2]),
    .I2(step[1]),
    .I3(endcommand_reg_Z) 
);
defparam n166_s16.INIT=16'h1000;
  LUT4 n224_s2 (
    .F(n224_5),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]),
    .I3(timer[12]) 
);
defparam n224_s2.INIT=16'h1000;
  LUT4 n171_s8 (
    .F(n171_14),
    .I0(step[2]),
    .I1(endcommand_reg_Z),
    .I2(step[0]),
    .I3(step[1]) 
);
defparam n171_s8.INIT=16'h1110;
  LUT3 n171_s9 (
    .F(n171_16),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]) 
);
defparam n171_s9.INIT=8'h56;
  LUT3 n121_s1 (
    .F(n121_5),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]) 
);
defparam n121_s1.INIT=8'h02;
  LUT3 n112_s3 (
    .F(n112_8),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]) 
);
defparam n112_s3.INIT=8'h01;
  LUT4 n72_s5 (
    .F(n72_12),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(timer[0]) 
);
defparam n72_s5.INIT=16'hFE01;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n57_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n58_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n59_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n60_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n61_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n62_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n63_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n64_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n65_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n66_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n67_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n68_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n69_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n70_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n71_1),
    .CLK(clk_PSRAM),
    .CE(n112_8),
    .RESET(n224_3) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFR spi_start_s0 (
    .Q(spi_start),
    .D(n55_5),
    .CLK(clk_PSRAM),
    .RESET(spi_start_7) 
);
defparam spi_start_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n121_5) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE wake_up_s4 (
    .Q(wake_up),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n224_3) 
);
defparam wake_up_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n160_18),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE step_1_s2 (
    .Q(step[1]),
    .D(n163_16),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_1_s2.INIT=1'b0;
  DFFE step_0_s2 (
    .Q(step[0]),
    .D(n166_20),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_0_s2.INIT=1'b0;
  DFFE com_start_s1 (
    .Q(com_start),
    .D(n171_14),
    .CLK(clk_PSRAM),
    .CE(n171_16) 
);
defparam com_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n72_12),
    .CLK(clk_PSRAM),
    .RESET(n224_3) 
);
defparam timer_0_s1.INIT=1'b0;
  ALU n71_s (
    .SUM(n71_1),
    .COUT(n71_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n71_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n71_2) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  INV n55_s2 (
    .O(n55_5),
    .I(d_com_start) 
);
  INV spi_start_s3 (
    .O(spi_start_7),
    .I(com_start) 
);
  memory_driver PSRAM_com (
    .next_step_7(next_step_7),
    .qpi_on_Z(qpi_on_Z),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .burst_mode(burst_mode),
    .wake_up(wake_up),
    .fifo_empty(fifo_empty),
    .clk_PSRAM(clk_PSRAM),
    .address(address[22:1]),
    .data_in_0(data_in_0),
    .data_in_1(data_in_1),
    .data_in_2(data_in_2),
    .data_in_3(data_in_3),
    .data_in_4(data_in_4),
    .data_in_5(data_in_5),
    .data_in_6(data_in_6),
    .data_in_7(data_in_7),
    .data_in_8(data_in_8),
    .data_in_9(data_in_9),
    .data_in_10(data_in_10),
    .data_in_11(data_in_11),
    .data_in_14(data_in_14),
    .data_in_15(data_in_15),
    .mem_sio_in(mem_sio_in[3:0]),
    .read_write(read_write[1:0]),
    .step(step[2:0]),
    .fifo_rd_Z(fifo_rd_Z),
    .endcommand_reg_Z(endcommand_reg_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .n26_5(n26_5),
    .n25_5(n25_5),
    .n24_5(n24_5),
    .n23_5(n23_5),
    .mem_sio_0_12(mem_sio_0_12),
    .endcommand_4(endcommand_4),
    .data_out_Z(data_out_Z[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_debug_Z,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [15:0] read;
output flag_debug_Z;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [21:0] samples_after_Z;
output [21:0] samples_before_Z;
wire n746_6;
wire n746_7;
wire n747_6;
wire n747_7;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n792_20;
wire n792_21;
wire n792_22;
wire n792_23;
wire n172_5;
wire n175_4;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n330_3;
wire n1599_3;
wire n1607_3;
wire n1615_3;
wire n1623_3;
wire n1631_3;
wire n1647_3;
wire n938_5;
wire n940_5;
wire n942_5;
wire n944_5;
wire n946_5;
wire n948_5;
wire n950_5;
wire n952_5;
wire n1735_4;
wire n470_4;
wire n544_4;
wire \buffer[1]_7_8 ;
wire n179_19;
wire n197_18;
wire flag_end_tx_6;
wire txBitNumber_2_9;
wire n181_19;
wire n182_19;
wire n183_16;
wire n184_16;
wire n185_16;
wire n186_16;
wire n187_16;
wire n188_16;
wire n189_16;
wire n190_16;
wire n191_16;
wire n192_16;
wire n193_16;
wire n194_16;
wire n195_17;
wire n197_20;
wire n199_18;
wire n920_18;
wire n956_26;
wire n982_16;
wire n984_13;
wire n972_17;
wire n180_19;
wire n957_24;
wire n961_24;
wire n963_24;
wire n964_24;
wire n966_24;
wire n201_13;
wire n967_18;
wire \buffer[0]_7_8 ;
wire byteReady_9;
wire n330_4;
wire n330_5;
wire n1599_4;
wire n1599_5;
wire n1623_4;
wire n1655_4;
wire n1735_5;
wire n544_5;
wire flag_end_tx_7;
wire txBitNumber_2_10;
wire txBitNumber_2_11;
wire n181_20;
wire n181_21;
wire n182_20;
wire n182_21;
wire n183_17;
wire n183_18;
wire n183_19;
wire n184_17;
wire n184_18;
wire n185_17;
wire n186_18;
wire n186_19;
wire n186_20;
wire n187_17;
wire n187_18;
wire n188_17;
wire n188_18;
wire n189_17;
wire n189_18;
wire n190_17;
wire n190_18;
wire n191_17;
wire n191_18;
wire n192_17;
wire n192_18;
wire n193_17;
wire n193_18;
wire n194_17;
wire n194_18;
wire n195_18;
wire n956_27;
wire n972_18;
wire n180_20;
wire n957_25;
wire n957_26;
wire n959_25;
wire n960_25;
wire n961_25;
wire n964_25;
wire n334_29;
wire \buffer[0]_7_9 ;
wire n1735_6;
wire n544_6;
wire n544_7;
wire n181_22;
wire n185_18;
wire n189_19;
wire n180_21;
wire n180_22;
wire n1735_7;
wire n1735_8;
wire n181_23;
wire n180_23;
wire n958_26;
wire n186_22;
wire rxBitNumber_1_9;
wire n963_27;
wire n965_26;
wire n971_15;
wire n955_24;
wire n986_15;
wire n1607_6;
wire n334_31;
wire txState_1_14;
wire n615_6;
wire txCounter_1_10;
wire n962_26;
wire n960_27;
wire n959_27;
wire n969_17;
wire n969_19;
wire txByteCounter_1_13;
wire n940_8;
wire n1655_6;
wire txState_0_10;
wire byteReady;
wire n217_1;
wire n217_2;
wire n216_1;
wire n216_2;
wire n215_1;
wire n215_2;
wire n214_1;
wire n214_2;
wire n213_1;
wire n213_0_COUT;
wire n746_9;
wire n747_9;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n792_25;
wire n792_27;
wire n792_29;
wire n632_5;
wire n218_6;
wire [7:0] dataIn;
wire [5:0] rxByteCounter;
wire [7:0] \buffer[6] ;
wire [5:0] \buffer[5] ;
wire [7:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [7:0] \buffer[1] ;
wire [2:0] rxState;
wire [12:0] rxCounter;
wire [2:0] rxBitNumber;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n746_s6 (
    .F(n746_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n746_s6.INIT=8'hCA;
  LUT3 n746_s7 (
    .F(n746_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n746_s7.INIT=8'hCA;
  LUT3 n747_s6 (
    .F(n747_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n747_s6.INIT=8'hCA;
  LUT3 n747_s7 (
    .F(n747_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n747_s7.INIT=8'hCA;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n792_s24 (
    .F(n792_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n792_s24.INIT=8'hCA;
  LUT3 n792_s25 (
    .F(n792_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n792_s25.INIT=8'hCA;
  LUT3 n792_s26 (
    .F(n792_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n792_s26.INIT=8'hCA;
  LUT3 n792_s27 (
    .F(n792_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n792_s27.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n172_5),
    .I0(rxState[2]),
    .I1(rxState[1]),
    .I2(rxState[0]) 
);
defparam n172_s2.INIT=8'h40;
  LUT3 n175_s1 (
    .F(n175_4),
    .I0(rxState[1]),
    .I1(rxState[0]),
    .I2(rxState[2]) 
);
defparam n175_s1.INIT=8'h40;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(dataIn[7]),
    .I1(read[7]),
    .I2(n615_6) 
);
defparam n615_s0.INIT=8'hCA;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(dataIn[6]),
    .I1(read[6]),
    .I2(n615_6) 
);
defparam n616_s0.INIT=8'hCA;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(dataIn[5]),
    .I1(read[5]),
    .I2(n615_6) 
);
defparam n617_s0.INIT=8'hCA;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(dataIn[4]),
    .I1(read[4]),
    .I2(n615_6) 
);
defparam n618_s0.INIT=8'hCA;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(dataIn[3]),
    .I1(read[3]),
    .I2(n615_6) 
);
defparam n619_s0.INIT=8'hCA;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(dataIn[2]),
    .I1(read[2]),
    .I2(n615_6) 
);
defparam n620_s0.INIT=8'hCA;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(dataIn[1]),
    .I1(read[1]),
    .I2(n615_6) 
);
defparam n621_s0.INIT=8'hCA;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(dataIn[0]),
    .I1(read[0]),
    .I2(n615_6) 
);
defparam n622_s0.INIT=8'hCA;
  LUT4 n330_s0 (
    .F(n330_3),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(n330_4),
    .I3(n330_5) 
);
defparam n330_s0.INIT=16'h1000;
  LUT4 n1599_s0 (
    .F(n1599_3),
    .I0(byteReady),
    .I1(rxByteCounter[1]),
    .I2(n1599_4),
    .I3(n1599_5) 
);
defparam n1599_s0.INIT=16'h8000;
  LUT4 n1607_s0 (
    .F(n1607_3),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(byteReady),
    .I3(n1607_6) 
);
defparam n1607_s0.INIT=16'h4000;
  LUT4 n1615_s0 (
    .F(n1615_3),
    .I0(rxByteCounter[1]),
    .I1(byteReady),
    .I2(n1599_4),
    .I3(n1599_5) 
);
defparam n1615_s0.INIT=16'h4000;
  LUT4 n1623_s0 (
    .F(n1623_3),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1599_4),
    .I3(n1623_4) 
);
defparam n1623_s0.INIT=16'h8000;
  LUT4 n1631_s0 (
    .F(n1631_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1599_4),
    .I3(n1623_4) 
);
defparam n1631_s0.INIT=16'h4000;
  LUT2 n1647_s0 (
    .F(n1647_3),
    .I0(byteReady),
    .I1(n330_3) 
);
defparam n1647_s0.INIT=4'h8;
  LUT4 n938_s2 (
    .F(n938_5),
    .I0(n1655_4),
    .I1(dataIn[7]),
    .I2(read[15]),
    .I3(n615_6) 
);
defparam n938_s2.INIT=16'hF044;
  LUT4 n940_s2 (
    .F(n940_5),
    .I0(dataIn[6]),
    .I1(n940_8),
    .I2(read[14]),
    .I3(n615_6) 
);
defparam n940_s2.INIT=16'hF088;
  LUT4 n942_s2 (
    .F(n942_5),
    .I0(n1655_4),
    .I1(dataIn[5]),
    .I2(read[13]),
    .I3(n615_6) 
);
defparam n942_s2.INIT=16'hF044;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(dataIn[4]),
    .I1(n940_8),
    .I2(read[12]),
    .I3(n615_6) 
);
defparam n944_s2.INIT=16'hF088;
  LUT4 n946_s2 (
    .F(n946_5),
    .I0(n1655_4),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n615_6) 
);
defparam n946_s2.INIT=16'hF044;
  LUT4 n948_s2 (
    .F(n948_5),
    .I0(n1655_4),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n615_6) 
);
defparam n948_s2.INIT=16'hF044;
  LUT4 n950_s2 (
    .F(n950_5),
    .I0(dataIn[1]),
    .I1(n940_8),
    .I2(read[9]),
    .I3(n615_6) 
);
defparam n950_s2.INIT=16'hF088;
  LUT4 n952_s2 (
    .F(n952_5),
    .I0(dataIn[0]),
    .I1(n940_8),
    .I2(read[8]),
    .I3(n615_6) 
);
defparam n952_s2.INIT=16'hF088;
  LUT3 n1735_s1 (
    .F(n1735_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1735_5) 
);
defparam n1735_s1.INIT=8'h40;
  LUT2 n470_s1 (
    .F(n470_4),
    .I0(n940_8),
    .I1(byteReady) 
);
defparam n470_s1.INIT=4'h4;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n330_3),
    .I2(byteReady) 
);
defparam n544_s1.INIT=8'hD0;
  LUT3 \buffer[1]_7_s3  (
    .F(\buffer[1]_7_8 ),
    .I0(n1607_6),
    .I1(n1623_4),
    .I2(n615_6) 
);
defparam \buffer[1]_7_s3 .INIT=8'hF8;
  LUT3 n179_s15 (
    .F(n179_19),
    .I0(rxState[1]),
    .I1(rxState[0]),
    .I2(rxState[2]) 
);
defparam n179_s15.INIT=8'h4F;
  LUT3 n197_s12 (
    .F(n197_18),
    .I0(rxState[2]),
    .I1(rxState[1]),
    .I2(rxState[0]) 
);
defparam n197_s12.INIT=8'h41;
  LUT4 flag_end_tx_s4 (
    .F(flag_end_tx_6),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n615_6) 
);
defparam flag_end_tx_s4.INIT=16'hFF40;
  LUT3 txBitNumber_2_s4 (
    .F(txBitNumber_2_9),
    .I0(txBitNumber_2_10),
    .I1(txBitNumber_2_11),
    .I2(n1735_4) 
);
defparam txBitNumber_2_s4.INIT=8'hF4;
  LUT4 n181_s15 (
    .F(n181_19),
    .I0(rxState[2]),
    .I1(n181_20),
    .I2(rxState[1]),
    .I3(n181_21) 
);
defparam n181_s15.INIT=16'hFF10;
  LUT4 n182_s15 (
    .F(n182_19),
    .I0(n182_20),
    .I1(n182_21),
    .I2(rxState[2]),
    .I3(n180_19) 
);
defparam n182_s15.INIT=16'hFF0E;
  LUT4 n183_s12 (
    .F(n183_16),
    .I0(n183_17),
    .I1(n183_18),
    .I2(n183_19),
    .I3(rxCounter[12]) 
);
defparam n183_s12.INIT=16'hAB30;
  LUT4 n184_s12 (
    .F(n184_16),
    .I0(n183_17),
    .I1(n184_17),
    .I2(n184_18),
    .I3(rxCounter[11]) 
);
defparam n184_s12.INIT=16'hAB30;
  LUT4 n185_s12 (
    .F(n185_16),
    .I0(n183_17),
    .I1(n184_17),
    .I2(n185_17),
    .I3(rxCounter[10]) 
);
defparam n185_s12.INIT=16'hAB30;
  LUT4 n186_s12 (
    .F(n186_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n186_19),
    .I3(n186_20) 
);
defparam n186_s12.INIT=16'hFF0E;
  LUT4 n187_s12 (
    .F(n187_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n187_17),
    .I3(n187_18) 
);
defparam n187_s12.INIT=16'hFF0E;
  LUT4 n188_s12 (
    .F(n188_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n188_17),
    .I3(n188_18) 
);
defparam n188_s12.INIT=16'hFF0E;
  LUT4 n189_s12 (
    .F(n189_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n189_17),
    .I3(n189_18) 
);
defparam n189_s12.INIT=16'hFF0E;
  LUT4 n190_s12 (
    .F(n190_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n190_17),
    .I3(n190_18) 
);
defparam n190_s12.INIT=16'hFF0E;
  LUT4 n191_s12 (
    .F(n191_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n191_17),
    .I3(n191_18) 
);
defparam n191_s12.INIT=16'hFFE0;
  LUT4 n192_s12 (
    .F(n192_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n192_17),
    .I3(n192_18) 
);
defparam n192_s12.INIT=16'hFF0E;
  LUT4 n193_s12 (
    .F(n193_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n193_17),
    .I3(n193_18) 
);
defparam n193_s12.INIT=16'hFF0E;
  LUT4 n194_s12 (
    .F(n194_16),
    .I0(n186_22),
    .I1(n186_18),
    .I2(n194_17),
    .I3(n194_18) 
);
defparam n194_s12.INIT=16'hFFE0;
  LUT4 n195_s13 (
    .F(n195_17),
    .I0(n195_18),
    .I1(n197_18),
    .I2(n183_18),
    .I3(n181_21) 
);
defparam n195_s13.INIT=16'hFF8E;
  LUT4 n197_s13 (
    .F(n197_20),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(n172_5) 
);
defparam n197_s13.INIT=16'h7800;
  LUT3 n199_s12 (
    .F(n199_18),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(n172_5) 
);
defparam n199_s12.INIT=8'h60;
  LUT3 n920_s14 (
    .F(n920_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n920_s14.INIT=8'h40;
  LUT4 n956_s22 (
    .F(n956_26),
    .I0(txState[1]),
    .I1(n956_27),
    .I2(n1735_5),
    .I3(n615_6) 
);
defparam n956_s22.INIT=16'hFF80;
  LUT4 n982_s12 (
    .F(n982_16),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]),
    .I3(txBitNumber_2_11) 
);
defparam n982_s12.INIT=16'h7800;
  LUT3 n984_s9 (
    .F(n984_13),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber_2_11) 
);
defparam n984_s9.INIT=8'h60;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n792_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n972_s13.INIT=16'hFC05;
  LUT3 n180_s15 (
    .F(n180_19),
    .I0(n180_20),
    .I1(n175_4),
    .I2(n181_20) 
);
defparam n180_s15.INIT=8'hF4;
  LUT4 n957_s18 (
    .F(n957_24),
    .I0(txCounter[9]),
    .I1(n957_25),
    .I2(n957_26),
    .I3(txCounter[10]) 
);
defparam n957_s18.INIT=16'h0708;
  LUT4 n961_s18 (
    .F(n961_24),
    .I0(txCounter[5]),
    .I1(n961_25),
    .I2(txCounter[6]),
    .I3(txState_1_14) 
);
defparam n961_s18.INIT=16'h7800;
  LUT3 n963_s18 (
    .F(n963_24),
    .I0(n963_27),
    .I1(txCounter[4]),
    .I2(txState_1_14) 
);
defparam n963_s18.INIT=8'h60;
  LUT4 n964_s18 (
    .F(n964_24),
    .I0(txCounter[2]),
    .I1(n964_25),
    .I2(txCounter[3]),
    .I3(txState_1_14) 
);
defparam n964_s18.INIT=16'h7800;
  LUT3 n966_s18 (
    .F(n966_24),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txState_1_14) 
);
defparam n966_s18.INIT=8'h60;
  LUT3 n201_s8 (
    .F(n201_13),
    .I0(n172_5),
    .I1(n183_17),
    .I2(rxBitNumber[0]) 
);
defparam n201_s8.INIT=8'hCA;
  LUT3 n967_s13 (
    .F(n967_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n967_s13.INIT=8'h3A;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(n940_8),
    .I1(byteReady),
    .I2(n615_6),
    .I3(\buffer[0]_7_9 ) 
);
defparam \buffer[0]_7_s3 .INIT=16'hFFF4;
  LUT4 byteReady_s4 (
    .F(byteReady_9),
    .I0(n180_20),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam byteReady_s4.INIT=16'h2003;
  LUT2 n330_s1 (
    .F(n330_4),
    .I0(dataIn[1]),
    .I1(dataIn[0]) 
);
defparam n330_s1.INIT=4'h8;
  LUT4 n330_s2 (
    .F(n330_5),
    .I0(dataIn[7]),
    .I1(dataIn[5]),
    .I2(dataIn[6]),
    .I3(dataIn[4]) 
);
defparam n330_s2.INIT=16'h1000;
  LUT2 n1599_s1 (
    .F(n1599_4),
    .I0(rxByteCounter[4]),
    .I1(rxByteCounter[5]) 
);
defparam n1599_s1.INIT=4'h1;
  LUT3 n1599_s2 (
    .F(n1599_5),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[3]),
    .I2(rxByteCounter[2]) 
);
defparam n1599_s2.INIT=8'h10;
  LUT3 n1623_s1 (
    .F(n1623_4),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(byteReady) 
);
defparam n1623_s1.INIT=8'h10;
  LUT2 n1655_s1 (
    .F(n1655_4),
    .I0(n544_5),
    .I1(n334_31) 
);
defparam n1655_s1.INIT=4'h8;
  LUT4 n1735_s2 (
    .F(n1735_5),
    .I0(txCounter[5]),
    .I1(txCounter[4]),
    .I2(txCounter[6]),
    .I3(n1735_6) 
);
defparam n1735_s2.INIT=16'h4000;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(n544_6),
    .I3(n544_7) 
);
defparam n544_s2.INIT=16'h1000;
  LUT3 flag_end_tx_s5 (
    .F(flag_end_tx_7),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1735_5) 
);
defparam flag_end_tx_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]) 
);
defparam txBitNumber_2_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s6 (
    .F(txBitNumber_2_11),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1735_5) 
);
defparam txBitNumber_2_s6.INIT=8'h40;
  LUT4 n181_s16 (
    .F(n181_20),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(n172_5) 
);
defparam n181_s16.INIT=16'h8000;
  LUT4 n181_s17 (
    .F(n181_21),
    .I0(rxState[1]),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(n181_22) 
);
defparam n181_s17.INIT=16'h1000;
  LUT3 n182_s16 (
    .F(n182_20),
    .I0(rxState[1]),
    .I1(n181_22),
    .I2(rxState[0]) 
);
defparam n182_s16.INIT=8'h10;
  LUT4 n182_s17 (
    .F(n182_21),
    .I0(uart_rx_d),
    .I1(n180_20),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam n182_s17.INIT=16'h0C05;
  LUT4 n183_s13 (
    .F(n183_17),
    .I0(rxState[0]),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(uart_rx_d) 
);
defparam n183_s13.INIT=16'h0100;
  LUT4 n183_s14 (
    .F(n183_18),
    .I0(n180_20),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam n183_s14.INIT=16'hFC8F;
  LUT3 n183_s15 (
    .F(n183_19),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]),
    .I2(n185_17) 
);
defparam n183_s15.INIT=8'h80;
  LUT3 n184_s13 (
    .F(n184_17),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n184_s13.INIT=8'hE3;
  LUT2 n184_s14 (
    .F(n184_18),
    .I0(rxCounter[10]),
    .I1(n185_17) 
);
defparam n184_s14.INIT=4'h8;
  LUT4 n185_s13 (
    .F(n185_17),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(rxCounter[9]),
    .I3(n185_18) 
);
defparam n185_s13.INIT=16'h8000;
  LUT4 n186_s14 (
    .F(n186_18),
    .I0(n181_22),
    .I1(rxState[2]),
    .I2(rxState[1]),
    .I3(rxState[0]) 
);
defparam n186_s14.INIT=16'h0130;
  LUT4 n186_s15 (
    .F(n186_19),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(n185_18),
    .I3(rxCounter[9]) 
);
defparam n186_s15.INIT=16'h807F;
  LUT2 n186_s16 (
    .F(n186_20),
    .I0(rxCounter[9]),
    .I1(n183_17) 
);
defparam n186_s16.INIT=4'h8;
  LUT3 n187_s13 (
    .F(n187_17),
    .I0(rxCounter[7]),
    .I1(n185_18),
    .I2(rxCounter[8]) 
);
defparam n187_s13.INIT=8'h87;
  LUT2 n187_s14 (
    .F(n187_18),
    .I0(rxCounter[8]),
    .I1(n183_17) 
);
defparam n187_s14.INIT=4'h8;
  LUT2 n188_s13 (
    .F(n188_17),
    .I0(rxCounter[7]),
    .I1(n185_18) 
);
defparam n188_s13.INIT=4'h9;
  LUT2 n188_s14 (
    .F(n188_18),
    .I0(rxCounter[7]),
    .I1(n183_17) 
);
defparam n188_s14.INIT=4'h8;
  LUT4 n189_s13 (
    .F(n189_17),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(n189_19),
    .I3(rxCounter[6]) 
);
defparam n189_s13.INIT=16'h807F;
  LUT2 n189_s14 (
    .F(n189_18),
    .I0(rxCounter[6]),
    .I1(n183_17) 
);
defparam n189_s14.INIT=4'h8;
  LUT3 n190_s13 (
    .F(n190_17),
    .I0(rxCounter[4]),
    .I1(n189_19),
    .I2(rxCounter[5]) 
);
defparam n190_s13.INIT=8'h87;
  LUT2 n190_s14 (
    .F(n190_18),
    .I0(rxCounter[5]),
    .I1(n183_17) 
);
defparam n190_s14.INIT=4'h8;
  LUT2 n191_s13 (
    .F(n191_17),
    .I0(rxCounter[4]),
    .I1(n189_19) 
);
defparam n191_s13.INIT=4'h6;
  LUT2 n191_s14 (
    .F(n191_18),
    .I0(rxCounter[4]),
    .I1(n183_17) 
);
defparam n191_s14.INIT=4'h8;
  LUT4 n192_s13 (
    .F(n192_17),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n192_s13.INIT=16'h807F;
  LUT2 n192_s14 (
    .F(n192_18),
    .I0(rxCounter[3]),
    .I1(n183_17) 
);
defparam n192_s14.INIT=4'h8;
  LUT3 n193_s13 (
    .F(n193_17),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]) 
);
defparam n193_s13.INIT=8'h87;
  LUT2 n193_s14 (
    .F(n193_18),
    .I0(rxCounter[2]),
    .I1(n183_17) 
);
defparam n193_s14.INIT=4'h8;
  LUT2 n194_s13 (
    .F(n194_17),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]) 
);
defparam n194_s13.INIT=4'h6;
  LUT2 n194_s14 (
    .F(n194_18),
    .I0(rxCounter[1]),
    .I1(n183_17) 
);
defparam n194_s14.INIT=4'h8;
  LUT4 n195_s14 (
    .F(n195_18),
    .I0(n172_5),
    .I1(uart_rx_d),
    .I2(rxCounter[0]),
    .I3(n197_18) 
);
defparam n195_s14.INIT=16'hFB0F;
  LUT4 n956_s23 (
    .F(n956_27),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txBitNumber_2_10),
    .I3(txState[0]) 
);
defparam n956_s23.INIT=16'hBBF0;
  LUT2 n972_s14 (
    .F(n972_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n972_s14.INIT=4'h4;
  LUT4 n180_s16 (
    .F(n180_20),
    .I0(rxCounter[0]),
    .I1(n180_21),
    .I2(n180_22),
    .I3(n189_17) 
);
defparam n180_s16.INIT=16'h0040;
  LUT2 n957_s19 (
    .F(n957_25),
    .I0(txCounter[8]),
    .I1(n959_25) 
);
defparam n957_s19.INIT=4'h8;
  LUT2 n957_s20 (
    .F(n957_26),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n957_s20.INIT=4'h1;
  LUT4 n959_s19 (
    .F(n959_25),
    .I0(txCounter[5]),
    .I1(txCounter[6]),
    .I2(txCounter[7]),
    .I3(n961_25) 
);
defparam n959_s19.INIT=16'h8000;
  LUT3 n960_s19 (
    .F(n960_25),
    .I0(txCounter[5]),
    .I1(txCounter[6]),
    .I2(n961_25) 
);
defparam n960_s19.INIT=8'h80;
  LUT4 n961_s19 (
    .F(n961_25),
    .I0(txCounter[2]),
    .I1(txCounter[3]),
    .I2(txCounter[4]),
    .I3(n964_25) 
);
defparam n961_s19.INIT=16'h8000;
  LUT2 n964_s19 (
    .F(n964_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]) 
);
defparam n964_s19.INIT=4'h8;
  LUT3 n334_s19 (
    .F(n334_29),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[2]) 
);
defparam n334_s19.INIT=8'h80;
  LUT4 \buffer[0]_7_s4  (
    .F(\buffer[0]_7_9 ),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1599_4),
    .I3(n1623_4) 
);
defparam \buffer[0]_7_s4 .INIT=16'h1000;
  LUT4 n1735_s3 (
    .F(n1735_6),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(n1735_7),
    .I3(n1735_8) 
);
defparam n1735_s3.INIT=16'h1000;
  LUT2 n544_s3 (
    .F(n544_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[0] [6]) 
);
defparam n544_s3.INIT=4'h4;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [2]),
    .I2(\buffer[0] [3]),
    .I3(\buffer[0] [0]) 
);
defparam n544_s4.INIT=16'h0100;
  LUT4 n181_s18 (
    .F(n181_22),
    .I0(rxCounter[1]),
    .I1(rxCounter[0]),
    .I2(n181_23),
    .I3(n180_22) 
);
defparam n181_s18.INIT=16'h4000;
  LUT4 n185_s14 (
    .F(n185_18),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(rxCounter[6]),
    .I3(n189_19) 
);
defparam n185_s14.INIT=16'h8000;
  LUT4 n189_s15 (
    .F(n189_19),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n189_s15.INIT=16'h8000;
  LUT4 n180_s17 (
    .F(n180_21),
    .I0(rxCounter[2]),
    .I1(rxCounter[5]),
    .I2(rxCounter[4]),
    .I3(rxCounter[1]) 
);
defparam n180_s17.INIT=16'h1000;
  LUT4 n180_s18 (
    .F(n180_22),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(n180_23),
    .I3(rxCounter[3]) 
);
defparam n180_s18.INIT=16'h1000;
  LUT2 n1735_s4 (
    .F(n1735_7),
    .I0(txCounter[9]),
    .I1(txCounter[10]) 
);
defparam n1735_s4.INIT=4'h1;
  LUT4 n1735_s5 (
    .F(n1735_8),
    .I0(txCounter[0]),
    .I1(txCounter[2]),
    .I2(txCounter[1]),
    .I3(txCounter[3]) 
);
defparam n1735_s5.INIT=16'h1000;
  LUT4 n181_s19 (
    .F(n181_23),
    .I0(rxCounter[4]),
    .I1(rxCounter[6]),
    .I2(rxCounter[5]),
    .I3(rxCounter[2]) 
);
defparam n181_s19.INIT=16'h1000;
  LUT4 n180_s19 (
    .F(n180_23),
    .I0(rxCounter[9]),
    .I1(rxCounter[10]),
    .I2(rxCounter[11]),
    .I3(rxCounter[12]) 
);
defparam n180_s19.INIT=16'h0001;
  LUT4 n958_s19 (
    .F(n958_26),
    .I0(n957_26),
    .I1(txCounter[9]),
    .I2(txCounter[8]),
    .I3(n959_25) 
);
defparam n958_s19.INIT=16'h1444;
  LUT4 n186_s17 (
    .F(n186_22),
    .I0(n180_20),
    .I1(rxState[1]),
    .I2(rxState[0]),
    .I3(rxState[2]) 
);
defparam n186_s17.INIT=16'h1000;
  LUT4 rxBitNumber_1_s3 (
    .F(rxBitNumber_1_9),
    .I0(n183_17),
    .I1(rxState[2]),
    .I2(rxState[1]),
    .I3(rxState[0]) 
);
defparam rxBitNumber_1_s3.INIT=16'h1001;
  LUT4 n963_s20 (
    .F(n963_27),
    .I0(txCounter[2]),
    .I1(txCounter[3]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n963_s20.INIT=16'h8000;
  LUT4 n965_s19 (
    .F(n965_26),
    .I0(n957_26),
    .I1(txCounter[2]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n965_s19.INIT=16'h1444;
  LUT4 n971_s10 (
    .F(n971_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1735_5) 
);
defparam n971_s10.INIT=16'h4000;
  LUT4 n955_s19 (
    .F(n955_24),
    .I0(n1735_4),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1735_5) 
);
defparam n955_s19.INIT=16'hBAAA;
  LUT4 n986_s10 (
    .F(n986_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1735_5) 
);
defparam n986_s10.INIT=16'h1000;
  LUT4 n1607_s2 (
    .F(n1607_6),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[4]),
    .I3(rxByteCounter[5]) 
);
defparam n1607_s2.INIT=16'h0004;
  LUT4 n334_s20 (
    .F(n334_31),
    .I0(n334_29),
    .I1(rxByteCounter[3]),
    .I2(rxByteCounter[4]),
    .I3(rxByteCounter[5]) 
);
defparam n334_s20.INIT=16'hFFFE;
  LUT3 txState_1_s8 (
    .F(txState_1_14),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1735_5) 
);
defparam txState_1_s8.INIT=8'h0E;
  LUT3 n615_s2 (
    .F(n615_6),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n615_s2.INIT=8'h02;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n962_s19 (
    .F(n962_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[5]),
    .I3(n961_25) 
);
defparam n962_s19.INIT=16'h0EE0;
  LUT4 n960_s20 (
    .F(n960_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n960_25),
    .I3(txCounter[7]) 
);
defparam n960_s20.INIT=16'h0EE0;
  LUT4 n959_s20 (
    .F(n959_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[8]),
    .I3(n959_25) 
);
defparam n959_s20.INIT=16'h0EE0;
  LUT3 n969_s12 (
    .F(n969_17),
    .I0(txByteCounter_1_13),
    .I1(n969_19),
    .I2(txByteCounter[1]) 
);
defparam n969_s12.INIT=8'hDC;
  LUT3 n969_s13 (
    .F(n969_19),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n969_s13.INIT=8'h20;
  LUT4 txByteCounter_1_s6 (
    .F(txByteCounter_1_13),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n615_6) 
);
defparam txByteCounter_1_s6.INIT=16'hFFB0;
  LUT3 n940_s4 (
    .F(n940_8),
    .I0(n330_3),
    .I1(n544_5),
    .I2(n334_31) 
);
defparam n940_s4.INIT=8'h15;
  LUT4 n1655_s2 (
    .F(n1655_6),
    .I0(n330_3),
    .I1(byteReady),
    .I2(n544_5),
    .I3(n334_31) 
);
defparam n1655_s2.INIT=16'h4000;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1735_5),
    .I3(txCounter_1_10) 
);
defparam txState_0_s4.INIT=16'hF100;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n172_5),
    .RESET(n1647_3) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFR flag_debug_s0 (
    .Q(flag_debug_Z),
    .D(n330_3),
    .CLK(clk_PSRAM),
    .RESET(n632_5) 
);
  DFFRE rxByteCounter_5_s0 (
    .Q(rxByteCounter[5]),
    .D(n213_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n470_4) 
);
defparam rxByteCounter_5_s0.INIT=1'b0;
  DFFRE rxByteCounter_4_s0 (
    .Q(rxByteCounter[4]),
    .D(n214_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n470_4) 
);
defparam rxByteCounter_4_s0.INIT=1'b0;
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n215_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n470_4) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n216_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n470_4) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n217_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n470_4) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n218_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n470_4) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1599_3) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1607_3) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1607_3) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1607_3) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1607_3) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1607_3) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1607_3) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_7_s0  (
    .Q(\buffer[4] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_7_s0 .INIT=1'b0;
  DFFE \buffer[4]_6_s0  (
    .Q(\buffer[4] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_6_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1615_3) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1623_3) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1631_3) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n334_31),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n544_4) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[2] [5]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[2] [4]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[2] [3]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[2] [2]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[2] [1]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[2] [0]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[3] [7]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[3] [6]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[3] [5]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[3] [4]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[3] [3]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[3] [2]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[3] [1]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[3] [0]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[4] [7]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[4] [6]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_1_s0 (
    .Q(samples_before_Z[1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE samples_before_0_s0 (
    .Q(samples_before_Z[0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1655_6) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n746_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n747_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n748_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n749_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n750_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n751_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n752_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n753_9),
    .CLK(clk_PSRAM),
    .CE(n1735_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n615_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n616_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n617_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n618_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n619_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n620_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n621_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n622_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE rxState_2_s4 (
    .Q(rxState[2]),
    .D(n180_19),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxState_2_s4.INIT=1'b0;
  DFFE rxState_1_s2 (
    .Q(rxState[1]),
    .D(n181_19),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxState_1_s2.INIT=1'b0;
  DFFE rxState_0_s2 (
    .Q(rxState[0]),
    .D(n182_19),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxState_0_s2.INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n183_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n184_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n185_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n186_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n187_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n188_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n189_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n190_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n191_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n192_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n193_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n194_16),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n195_17),
    .CLK(clk_PSRAM),
    .CE(n179_19) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxBitNumber_2_s1 (
    .Q(rxBitNumber[2]),
    .D(n197_20),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_1_9) 
);
defparam rxBitNumber_2_s1.INIT=1'b0;
  DFFE rxBitNumber_1_s1 (
    .Q(rxBitNumber[1]),
    .D(n199_18),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_1_9) 
);
defparam rxBitNumber_1_s1.INIT=1'b0;
  DFFE rxBitNumber_0_s1 (
    .Q(rxBitNumber[0]),
    .D(n201_13),
    .CLK(clk_PSRAM),
    .CE(n197_18) 
);
defparam rxBitNumber_0_s1.INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n920_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_6) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n955_24),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n956_26),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n957_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n958_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n959_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n960_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n961_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n962_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n963_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n964_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n965_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n966_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n971_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_13) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n982_16),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n984_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n986_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE byteReady_s2 (
    .Q(byteReady),
    .D(n175_4),
    .CLK(clk_PSRAM),
    .CE(byteReady_9) 
);
defparam byteReady_s2.INIT=1'b0;
  DFFE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n938_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n940_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n942_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n944_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n946_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n948_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n950_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n952_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFF txByteCounter_1_s5 (
    .Q(txByteCounter[1]),
    .D(n969_17),
    .CLK(clk_PSRAM) 
);
defparam txByteCounter_1_s5.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n967_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n972_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  ALU n217_s (
    .SUM(n217_1),
    .COUT(n217_2),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n217_s.ALU_MODE=0;
  ALU n216_s (
    .SUM(n216_1),
    .COUT(n216_2),
    .I0(rxByteCounter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n217_2) 
);
defparam n216_s.ALU_MODE=0;
  ALU n215_s (
    .SUM(n215_1),
    .COUT(n215_2),
    .I0(rxByteCounter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n216_2) 
);
defparam n215_s.ALU_MODE=0;
  ALU n214_s (
    .SUM(n214_1),
    .COUT(n214_2),
    .I0(rxByteCounter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n215_2) 
);
defparam n214_s.ALU_MODE=0;
  ALU n213_s (
    .SUM(n213_1),
    .COUT(n213_0_COUT),
    .I0(rxByteCounter[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n214_2) 
);
defparam n213_s.ALU_MODE=0;
  MUX2_LUT5 n746_s5 (
    .O(n746_9),
    .I0(n746_6),
    .I1(n746_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n747_s5 (
    .O(n747_9),
    .I0(n747_6),
    .I1(n747_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n792_s22 (
    .O(n792_25),
    .I0(n792_20),
    .I1(n792_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n792_s23 (
    .O(n792_27),
    .I0(n792_22),
    .I1(n792_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n792_s21 (
    .O(n792_29),
    .I0(n792_25),
    .I1(n792_27),
    .S0(txBitNumber[2]) 
);
  INV n632_s2 (
    .O(n632_5),
    .I(byteReady) 
);
  INV n218_s2 (
    .O(n218_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module ping_pong_buffer (
  write_clk_PP,
  clk_PSRAM,
  rst_PP,
  read_clk_PP,
  en_read_PP,
  en_write_PP,
  data_out_Z,
  stop_PP_Z,
  read_cmp_Z,
  read_PP_0_4,
  read_PP_1_3,
  read_PP_2_3,
  read_PP_3_3,
  read_PP_4_3,
  read_PP_5_3,
  read_PP_6_3,
  read_PP_7_3,
  read_PP_8_3,
  read_PP_9_3,
  read_PP_10_3,
  read_PP_11_3,
  read_PP_12_3,
  read_PP_13_3,
  read_PP_14_3,
  read_PP_15_3,
  read_PP_0_12,
  n128_3,
  n129_3,
  n130_3,
  n131_3,
  n132_3,
  n133_3,
  n134_3,
  n135_3,
  n136_3,
  n137_3,
  n138_3,
  n139_3,
  n140_3,
  n141_3,
  n142_3,
  n143_3,
  n521_4,
  read_pointer_7_11
)
;
input write_clk_PP;
input clk_PSRAM;
input rst_PP;
input read_clk_PP;
input en_read_PP;
input en_write_PP;
input [15:0] data_out_Z;
output stop_PP_Z;
output read_cmp_Z;
output read_PP_0_4;
output read_PP_1_3;
output read_PP_2_3;
output read_PP_3_3;
output read_PP_4_3;
output read_PP_5_3;
output read_PP_6_3;
output read_PP_7_3;
output read_PP_8_3;
output read_PP_9_3;
output read_PP_10_3;
output read_PP_11_3;
output read_PP_12_3;
output read_PP_13_3;
output read_PP_14_3;
output read_PP_15_3;
output read_PP_0_12;
output n128_3;
output n129_3;
output n130_3;
output n131_3;
output n132_3;
output n133_3;
output n134_3;
output n135_3;
output n136_3;
output n137_3;
output n138_3;
output n139_3;
output n140_3;
output n141_3;
output n142_3;
output n143_3;
output n521_4;
output read_pointer_7_11;
wire n464_3;
wire n225_3;
wire n521_3;
wire buffer_b_6;
wire buffer_a_6;
wire read_PP_0_14;
wire n84_7;
wire n220_6;
wire n219_6;
wire n218_6;
wire n217_6;
wire n216_6;
wire n215_6;
wire n90_7;
wire n89_7;
wire n88_7;
wire n87_7;
wire n86_7;
wire n85_7;
wire write_pointer_6_13;
wire n84_8;
wire n217_7;
wire n214_7;
wire n88_8;
wire n87_8;
wire n521_5;
wire n521_6;
wire read_pointer_7_12;
wire read_pointer_7_13;
wire read_pointer_7_15;
wire n91_10;
wire write_pointer_6_15;
wire n214_10;
wire n214_12;
wire read_pointer_7_20;
wire n259_14;
wire n221_13;
wire n259_16;
wire d_flag_write;
wire d_flag_read;
wire last_switch;
wire d_first_pong;
wire n127_1;
wire buffer_select;
wire read_PP_15_7;
wire read_PP_14_7;
wire read_PP_13_7;
wire read_PP_12_7;
wire read_PP_11_7;
wire read_PP_10_7;
wire read_PP_9_7;
wire read_PP_8_7;
wire read_PP_7_7;
wire read_PP_6_7;
wire read_PP_5_7;
wire read_PP_4_7;
wire read_PP_3_7;
wire read_PP_2_7;
wire read_PP_1_7;
wire read_PP_0_8;
wire read_PP_15_8;
wire read_PP_14_8;
wire read_PP_13_8;
wire read_PP_12_8;
wire read_PP_11_8;
wire read_PP_10_8;
wire read_PP_9_8;
wire read_PP_8_8;
wire read_PP_7_8;
wire read_PP_6_8;
wire read_PP_5_8;
wire read_PP_4_8;
wire read_PP_3_8;
wire read_PP_2_8;
wire read_PP_1_8;
wire read_PP_0_9;
wire n162_1_SUM;
wire n162_3;
wire n163_1_SUM;
wire n163_3;
wire n164_1_SUM;
wire n164_3;
wire n165_1_SUM;
wire n165_3;
wire n166_1_SUM;
wire n166_3;
wire n167_1_SUM;
wire n167_3;
wire n168_1_SUM;
wire n168_3;
wire n169_1_SUM;
wire n169_3;
wire d_first_pong_7;
wire [7:0] write_pointer;
wire [7:0] read_pointer;
wire [31:16] DO;
wire [31:16] DO_0;
wire VCC;
wire GND;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(read_PP_15_7),
    .I1(read_PP_15_8),
    .I2(n127_1) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n129_s0 (
    .F(n129_3),
    .I0(read_PP_14_8),
    .I1(read_PP_14_7),
    .I2(n127_1) 
);
defparam n129_s0.INIT=8'hCA;
  LUT3 n130_s0 (
    .F(n130_3),
    .I0(read_PP_13_8),
    .I1(read_PP_13_7),
    .I2(n127_1) 
);
defparam n130_s0.INIT=8'hCA;
  LUT3 n131_s0 (
    .F(n131_3),
    .I0(read_PP_12_8),
    .I1(read_PP_12_7),
    .I2(n127_1) 
);
defparam n131_s0.INIT=8'hCA;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(read_PP_11_8),
    .I1(read_PP_11_7),
    .I2(n127_1) 
);
defparam n132_s0.INIT=8'hCA;
  LUT3 n133_s0 (
    .F(n133_3),
    .I0(read_PP_10_8),
    .I1(read_PP_10_7),
    .I2(n127_1) 
);
defparam n133_s0.INIT=8'hCA;
  LUT3 n134_s0 (
    .F(n134_3),
    .I0(read_PP_9_8),
    .I1(read_PP_9_7),
    .I2(n127_1) 
);
defparam n134_s0.INIT=8'hCA;
  LUT3 n135_s0 (
    .F(n135_3),
    .I0(read_PP_8_8),
    .I1(read_PP_8_7),
    .I2(n127_1) 
);
defparam n135_s0.INIT=8'hCA;
  LUT3 n136_s0 (
    .F(n136_3),
    .I0(read_PP_7_8),
    .I1(read_PP_7_7),
    .I2(n127_1) 
);
defparam n136_s0.INIT=8'hCA;
  LUT3 n137_s0 (
    .F(n137_3),
    .I0(read_PP_6_8),
    .I1(read_PP_6_7),
    .I2(n127_1) 
);
defparam n137_s0.INIT=8'hCA;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(read_PP_5_8),
    .I1(read_PP_5_7),
    .I2(n127_1) 
);
defparam n138_s0.INIT=8'hCA;
  LUT3 n139_s0 (
    .F(n139_3),
    .I0(read_PP_4_8),
    .I1(read_PP_4_7),
    .I2(n127_1) 
);
defparam n139_s0.INIT=8'hCA;
  LUT3 n140_s0 (
    .F(n140_3),
    .I0(read_PP_3_8),
    .I1(read_PP_3_7),
    .I2(n127_1) 
);
defparam n140_s0.INIT=8'hCA;
  LUT3 n141_s0 (
    .F(n141_3),
    .I0(read_PP_2_8),
    .I1(read_PP_2_7),
    .I2(n127_1) 
);
defparam n141_s0.INIT=8'hCA;
  LUT3 n142_s0 (
    .F(n142_3),
    .I0(read_PP_1_8),
    .I1(read_PP_1_7),
    .I2(n127_1) 
);
defparam n142_s0.INIT=8'hCA;
  LUT3 n143_s0 (
    .F(n143_3),
    .I0(read_PP_0_9),
    .I1(read_PP_0_8),
    .I2(n127_1) 
);
defparam n143_s0.INIT=8'hCA;
  LUT3 n464_s0 (
    .F(n464_3),
    .I0(n169_3),
    .I1(read_PP_0_14),
    .I2(last_switch) 
);
defparam n464_s0.INIT=8'h10;
  LUT2 n225_s0 (
    .F(n225_3),
    .I0(read_clk_PP),
    .I1(d_flag_read) 
);
defparam n225_s0.INIT=4'h4;
  LUT4 n521_s0 (
    .F(n521_3),
    .I0(n521_4),
    .I1(d_first_pong),
    .I2(en_write_PP),
    .I3(en_read_PP) 
);
defparam n521_s0.INIT=16'h0B00;
  LUT3 buffer_b_s4 (
    .F(buffer_b_6),
    .I0(rst_PP),
    .I1(buffer_select),
    .I2(write_pointer_6_13) 
);
defparam buffer_b_s4.INIT=8'h10;
  LUT3 buffer_a_s4 (
    .F(buffer_a_6),
    .I0(rst_PP),
    .I1(buffer_select),
    .I2(write_pointer_6_13) 
);
defparam buffer_a_s4.INIT=8'h40;
  LUT4 read_PP_0_s7 (
    .F(read_PP_0_14),
    .I0(d_flag_read),
    .I1(n521_4),
    .I2(en_read_PP),
    .I3(read_clk_PP) 
);
defparam read_PP_0_s7.INIT=16'hEFFF;
  LUT3 n84_s3 (
    .F(n84_7),
    .I0(write_pointer[6]),
    .I1(write_pointer_6_13),
    .I2(n84_8) 
);
defparam n84_s3.INIT=8'h80;
  LUT2 n220_s2 (
    .F(n220_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]) 
);
defparam n220_s2.INIT=4'h6;
  LUT3 n219_s2 (
    .F(n219_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]) 
);
defparam n219_s2.INIT=8'h78;
  LUT4 n218_s2 (
    .F(n218_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n218_s2.INIT=16'h7F80;
  LUT2 n217_s2 (
    .F(n217_6),
    .I0(read_pointer[4]),
    .I1(n217_7) 
);
defparam n217_s2.INIT=4'h6;
  LUT3 n216_s2 (
    .F(n216_6),
    .I0(read_pointer[4]),
    .I1(n217_7),
    .I2(read_pointer[5]) 
);
defparam n216_s2.INIT=8'h78;
  LUT4 n215_s2 (
    .F(n215_6),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(n217_7),
    .I3(read_pointer[6]) 
);
defparam n215_s2.INIT=16'h7F80;
  LUT3 n90_s3 (
    .F(n90_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer_6_13) 
);
defparam n90_s3.INIT=8'h60;
  LUT4 n89_s3 (
    .F(n89_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer_6_13) 
);
defparam n89_s3.INIT=16'h7800;
  LUT3 n88_s3 (
    .F(n88_7),
    .I0(n88_8),
    .I1(write_pointer[3]),
    .I2(write_pointer_6_13) 
);
defparam n88_s3.INIT=8'h60;
  LUT3 n87_s3 (
    .F(n87_7),
    .I0(write_pointer[4]),
    .I1(n87_8),
    .I2(write_pointer_6_13) 
);
defparam n87_s3.INIT=8'h60;
  LUT4 n86_s3 (
    .F(n86_7),
    .I0(write_pointer[4]),
    .I1(n87_8),
    .I2(write_pointer[5]),
    .I3(write_pointer_6_13) 
);
defparam n86_s3.INIT=16'h7800;
  LUT3 n85_s3 (
    .F(n85_7),
    .I0(write_pointer[6]),
    .I1(n84_8),
    .I2(write_pointer_6_13) 
);
defparam n85_s3.INIT=8'h60;
  LUT4 n521_s1 (
    .F(n521_4),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(n521_5),
    .I3(n521_6) 
);
defparam n521_s1.INIT=16'h1000;
  LUT4 write_pointer_6_s8 (
    .F(write_pointer_6_13),
    .I0(write_pointer[7]),
    .I1(d_flag_write),
    .I2(write_clk_PP),
    .I3(en_write_PP) 
);
defparam write_pointer_6_s8.INIT=16'h1000;
  LUT3 n84_s4 (
    .F(n84_8),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(n87_8) 
);
defparam n84_s4.INIT=8'h80;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n217_s3.INIT=16'h8000;
  LUT4 n214_s3 (
    .F(n214_7),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(read_pointer[6]),
    .I3(n217_7) 
);
defparam n214_s3.INIT=16'h8000;
  LUT3 n88_s4 (
    .F(n88_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]) 
);
defparam n88_s4.INIT=8'h80;
  LUT4 n87_s4 (
    .F(n87_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam n87_s4.INIT=16'h8000;
  LUT2 n521_s2 (
    .F(n521_5),
    .I0(read_pointer[6]),
    .I1(read_pointer[7]) 
);
defparam n521_s2.INIT=4'h4;
  LUT4 n521_s3 (
    .F(n521_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n521_s3.INIT=16'h0001;
  LUT4 read_pointer_7_s6 (
    .F(read_pointer_7_11),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(read_pointer_7_12),
    .I3(read_pointer_7_13) 
);
defparam read_pointer_7_s6.INIT=16'h1000;
  LUT2 read_pointer_7_s7 (
    .F(read_pointer_7_12),
    .I0(write_pointer[6]),
    .I1(write_pointer[7]) 
);
defparam read_pointer_7_s7.INIT=4'h4;
  LUT4 read_pointer_7_s8 (
    .F(read_pointer_7_13),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam read_pointer_7_s8.INIT=16'h0001;
  LUT4 read_pointer_7_s9 (
    .F(read_pointer_7_15),
    .I0(read_pointer_7_11),
    .I1(en_write_PP),
    .I2(n521_4),
    .I3(en_read_PP) 
);
defparam read_pointer_7_s9.INIT=16'hB000;
  LUT4 n91_s5 (
    .F(n91_10),
    .I0(n259_14),
    .I1(write_pointer[0]),
    .I2(write_pointer_6_13),
    .I3(en_write_PP) 
);
defparam n91_s5.INIT=16'h343C;
  LUT3 write_pointer_6_s9 (
    .F(write_pointer_6_15),
    .I0(n259_14),
    .I1(write_pointer_6_13),
    .I2(en_write_PP) 
);
defparam write_pointer_6_s9.INIT=8'hEC;
  LUT3 n214_s5 (
    .F(n214_10),
    .I0(read_pointer_7_20),
    .I1(n214_12),
    .I2(read_pointer[7]) 
);
defparam n214_s5.INIT=8'hD8;
  LUT3 n214_s6 (
    .F(n214_12),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_15),
    .I2(n214_7) 
);
defparam n214_s6.INIT=8'h12;
  LUT3 read_pointer_7_s11 (
    .F(read_pointer_7_20),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_15),
    .I2(read_PP_0_14) 
);
defparam read_pointer_7_s11.INIT=8'hCD;
  LUT3 n259_s7 (
    .F(n259_14),
    .I0(en_read_PP),
    .I1(read_pointer_7_15),
    .I2(d_first_pong) 
);
defparam n259_s7.INIT=8'hCE;
  LUT4 n221_s6 (
    .F(n221_13),
    .I0(read_pointer_7_20),
    .I1(read_pointer_7_15),
    .I2(read_pointer[0]),
    .I3(read_pointer[0]) 
);
defparam n221_s6.INIT=16'h5702;
  LUT4 n259_s8 (
    .F(n259_16),
    .I0(en_read_PP),
    .I1(read_pointer_7_15),
    .I2(d_first_pong),
    .I3(buffer_select) 
);
defparam n259_s8.INIT=16'h31CE;
  DFFC d_flag_write_s0 (
    .Q(d_flag_write),
    .D(write_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_write_s0.INIT=1'b0;
  DFFC d_flag_read_s0 (
    .Q(d_flag_read),
    .D(read_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_read_s0.INIT=1'b0;
  DFFCE stop_PP_s0 (
    .Q(stop_PP_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n464_3),
    .CLEAR(rst_PP) 
);
defparam stop_PP_s0.INIT=1'b0;
  DFFCE last_switch_s0 (
    .Q(last_switch),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n521_3),
    .CLEAR(rst_PP) 
);
defparam last_switch_s0.INIT=1'b0;
  DFFC read_cmp_s0 (
    .Q(read_cmp_Z),
    .D(n225_3),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_cmp_s0.INIT=1'b0;
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(d_first_pong_7) 
);
  DFFCE write_pointer_6_s1 (
    .Q(write_pointer[6]),
    .D(n85_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_6_s1.INIT=1'b0;
  DFFCE write_pointer_5_s1 (
    .Q(write_pointer[5]),
    .D(n86_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_5_s1.INIT=1'b0;
  DFFCE write_pointer_4_s1 (
    .Q(write_pointer[4]),
    .D(n87_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_4_s1.INIT=1'b0;
  DFFCE write_pointer_3_s1 (
    .Q(write_pointer[3]),
    .D(n88_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_3_s1.INIT=1'b0;
  DFFCE write_pointer_2_s1 (
    .Q(write_pointer[2]),
    .D(n89_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_2_s1.INIT=1'b0;
  DFFCE write_pointer_1_s1 (
    .Q(write_pointer[1]),
    .D(n90_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_1_s1.INIT=1'b0;
  DFFCE read_pointer_6_s1 (
    .Q(read_pointer[6]),
    .D(n215_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_6_s1.INIT=1'b0;
  DFFCE read_pointer_5_s1 (
    .Q(read_pointer[5]),
    .D(n216_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_5_s1.INIT=1'b0;
  DFFCE read_pointer_4_s1 (
    .Q(read_pointer[4]),
    .D(n217_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_4_s1.INIT=1'b0;
  DFFCE read_pointer_3_s1 (
    .Q(read_pointer[3]),
    .D(n218_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_3_s1.INIT=1'b0;
  DFFCE read_pointer_2_s1 (
    .Q(read_pointer[2]),
    .D(n219_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_2_s1.INIT=1'b0;
  DFFCE read_pointer_1_s1 (
    .Q(read_pointer[1]),
    .D(n220_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_1_s1.INIT=1'b0;
  DFFCE write_pointer_7_s1 (
    .Q(write_pointer[7]),
    .D(n84_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_7_s1.INIT=1'b0;
  DFFE read_PP_0_s1 (
    .Q(read_PP_0_4),
    .D(n143_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFF n127_s (
    .Q(n127_1),
    .D(buffer_select),
    .CLK(clk_PSRAM) 
);
  DFFE read_PP_1_s0 (
    .Q(read_PP_1_3),
    .D(n142_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_2_s0 (
    .Q(read_PP_2_3),
    .D(n141_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_3_s0 (
    .Q(read_PP_3_3),
    .D(n140_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_4_s0 (
    .Q(read_PP_4_3),
    .D(n139_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_5_s0 (
    .Q(read_PP_5_3),
    .D(n138_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_6_s0 (
    .Q(read_PP_6_3),
    .D(n137_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_7_s0 (
    .Q(read_PP_7_3),
    .D(n136_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_8_s0 (
    .Q(read_PP_8_3),
    .D(n135_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_9_s0 (
    .Q(read_PP_9_3),
    .D(n134_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_10_s0 (
    .Q(read_PP_10_3),
    .D(n133_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_11_s0 (
    .Q(read_PP_11_3),
    .D(n132_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_12_s0 (
    .Q(read_PP_12_3),
    .D(n131_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_13_s0 (
    .Q(read_PP_13_3),
    .D(n130_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_14_s0 (
    .Q(read_PP_14_3),
    .D(n129_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_15_s0 (
    .Q(read_PP_15_3),
    .D(n128_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFR read_PP_0_s5 (
    .Q(read_PP_0_12),
    .D(d_first_pong_7),
    .CLK(clk_PSRAM),
    .RESET(read_PP_0_14) 
);
  DFFC write_pointer_0_s7 (
    .Q(write_pointer[0]),
    .D(n91_10),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam write_pointer_0_s7.INIT=1'b0;
  DFFC read_pointer_7_s10 (
    .Q(read_pointer[7]),
    .D(n214_10),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_7_s10.INIT=1'b0;
  DFFC read_pointer_0_s7 (
    .Q(read_pointer[0]),
    .D(n221_13),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_0_s7.INIT=1'b0;
  DFFC buffer_select_s2 (
    .Q(buffer_select),
    .D(n259_16),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam buffer_select_s2.INIT=1'b0;
  SDPB buffer_b_buffer_b_0_0_s (
    .DO({DO[31:16],read_PP_15_7,read_PP_14_7,read_PP_13_7,read_PP_12_7,read_PP_11_7,read_PP_10_7,read_PP_9_7,read_PP_8_7,read_PP_7_7,read_PP_6_7,read_PP_5_7,read_PP_4_7,read_PP_3_7,read_PP_2_7,read_PP_1_7,read_PP_0_8}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_out_Z[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,write_pointer[6:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,read_pointer[6:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(buffer_b_6),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam buffer_b_buffer_b_0_0_s.BIT_WIDTH_0=16;
defparam buffer_b_buffer_b_0_0_s.BIT_WIDTH_1=16;
defparam buffer_b_buffer_b_0_0_s.READ_MODE=1'b0;
defparam buffer_b_buffer_b_0_0_s.RESET_MODE="SYNC";
defparam buffer_b_buffer_b_0_0_s.BLK_SEL_0=3'b000;
defparam buffer_b_buffer_b_0_0_s.BLK_SEL_1=3'b000;
  SDPB buffer_a_buffer_a_0_0_s (
    .DO({DO_0[31:16],read_PP_15_8,read_PP_14_8,read_PP_13_8,read_PP_12_8,read_PP_11_8,read_PP_10_8,read_PP_9_8,read_PP_8_8,read_PP_7_8,read_PP_6_8,read_PP_5_8,read_PP_4_8,read_PP_3_8,read_PP_2_8,read_PP_1_8,read_PP_0_9}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_out_Z[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,write_pointer[6:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,read_pointer[6:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(buffer_a_6),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam buffer_a_buffer_a_0_0_s.BIT_WIDTH_0=16;
defparam buffer_a_buffer_a_0_0_s.BIT_WIDTH_1=16;
defparam buffer_a_buffer_a_0_0_s.READ_MODE=1'b0;
defparam buffer_a_buffer_a_0_0_s.RESET_MODE="SYNC";
defparam buffer_a_buffer_a_0_0_s.BLK_SEL_0=3'b000;
defparam buffer_a_buffer_a_0_0_s.BLK_SEL_1=3'b000;
  ALU n162_s0 (
    .SUM(n162_1_SUM),
    .COUT(n162_3),
    .I0(read_pointer[0]),
    .I1(write_pointer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n162_s0.ALU_MODE=3;
  ALU n163_s0 (
    .SUM(n163_1_SUM),
    .COUT(n163_3),
    .I0(read_pointer[1]),
    .I1(write_pointer[1]),
    .I3(GND),
    .CIN(n162_3) 
);
defparam n163_s0.ALU_MODE=3;
  ALU n164_s0 (
    .SUM(n164_1_SUM),
    .COUT(n164_3),
    .I0(read_pointer[2]),
    .I1(write_pointer[2]),
    .I3(GND),
    .CIN(n163_3) 
);
defparam n164_s0.ALU_MODE=3;
  ALU n165_s0 (
    .SUM(n165_1_SUM),
    .COUT(n165_3),
    .I0(read_pointer[3]),
    .I1(write_pointer[3]),
    .I3(GND),
    .CIN(n164_3) 
);
defparam n165_s0.ALU_MODE=3;
  ALU n166_s0 (
    .SUM(n166_1_SUM),
    .COUT(n166_3),
    .I0(read_pointer[4]),
    .I1(write_pointer[4]),
    .I3(GND),
    .CIN(n165_3) 
);
defparam n166_s0.ALU_MODE=3;
  ALU n167_s0 (
    .SUM(n167_1_SUM),
    .COUT(n167_3),
    .I0(read_pointer[5]),
    .I1(write_pointer[5]),
    .I3(GND),
    .CIN(n166_3) 
);
defparam n167_s0.ALU_MODE=3;
  ALU n168_s0 (
    .SUM(n168_1_SUM),
    .COUT(n168_3),
    .I0(read_pointer[6]),
    .I1(write_pointer[6]),
    .I3(GND),
    .CIN(n167_3) 
);
defparam n168_s0.ALU_MODE=3;
  ALU n169_s0 (
    .SUM(n169_1_SUM),
    .COUT(n169_3),
    .I0(read_pointer[7]),
    .I1(write_pointer[7]),
    .I3(GND),
    .CIN(n168_3) 
);
defparam n169_s0.ALU_MODE=3;
  INV d_first_pong_s3 (
    .O(d_first_pong_7),
    .I(rst_PP) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ping_pong_buffer */
module adc_module (
  clk_PSRAM,
  stop_acquisition,
  adc_out_d,
  process,
  fifo_wr_d,
  adc_clk_d,
  adc_data_Z
)
;
input clk_PSRAM;
input stop_acquisition;
input [11:0] adc_out_d;
input [2:0] process;
output fifo_wr_d;
output adc_clk_d;
output [11:0] adc_data_Z;
wire n130_3;
wire n7_3;
wire n144_3;
wire n40_3;
wire n41_3;
wire n25_7;
wire n24_7;
wire n23_5;
wire n31_6;
wire n40_4;
wire n147_5;
wire delay_counter_4_8;
wire n15_12;
wire n66_6;
wire data_available;
wire delay_end;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_0_COUT;
wire n27_5;
wire [3:0] clock_counter;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT2 n130_s0 (
    .F(n130_3),
    .I0(delay_counter[4]),
    .I1(n7_3) 
);
defparam n130_s0.INIT=4'h8;
  LUT4 n7_s0 (
    .F(n7_3),
    .I0(clock_counter[0]),
    .I1(clock_counter[3]),
    .I2(clock_counter[2]),
    .I3(clock_counter[1]) 
);
defparam n7_s0.INIT=16'h1000;
  LUT2 n144_s0 (
    .F(n144_3),
    .I0(n7_3),
    .I1(n66_6) 
);
defparam n144_s0.INIT=4'hE;
  LUT4 n40_s0 (
    .F(n40_3),
    .I0(clock_counter[0]),
    .I1(clock_counter[1]),
    .I2(clock_counter[2]),
    .I3(n40_4) 
);
defparam n40_s0.INIT=16'h0100;
  LUT2 n41_s0 (
    .F(n41_3),
    .I0(data_available),
    .I1(delay_end) 
);
defparam n41_s0.INIT=4'h8;
  LUT2 n25_s3 (
    .F(n25_7),
    .I0(clock_counter[0]),
    .I1(clock_counter[1]) 
);
defparam n25_s3.INIT=4'h6;
  LUT3 n24_s3 (
    .F(n24_7),
    .I0(clock_counter[0]),
    .I1(clock_counter[1]),
    .I2(clock_counter[2]) 
);
defparam n24_s3.INIT=8'h78;
  LUT4 n23_s2 (
    .F(n23_5),
    .I0(clock_counter[0]),
    .I1(clock_counter[1]),
    .I2(clock_counter[2]),
    .I3(clock_counter[3]) 
);
defparam n23_s2.INIT=16'h7F80;
  LUT2 n31_s2 (
    .F(n31_6),
    .I0(clock_counter[0]),
    .I1(n7_3) 
);
defparam n31_s2.INIT=4'h1;
  LUT2 n40_s1 (
    .F(n40_4),
    .I0(clock_counter[3]),
    .I1(adc_clk_d) 
);
defparam n40_s1.INIT=4'h4;
  LUT3 n147_s1 (
    .F(n147_5),
    .I0(n66_6),
    .I1(data_available),
    .I2(delay_end) 
);
defparam n147_s1.INIT=8'h40;
  LUT2 delay_counter_4_s3 (
    .F(delay_counter_4_8),
    .I0(delay_counter[4]),
    .I1(n7_3) 
);
defparam delay_counter_4_s3.INIT=4'h4;
  LUT3 n15_s5 (
    .F(n15_12),
    .I0(delay_counter[4]),
    .I1(n7_3),
    .I2(delay_counter[0]) 
);
defparam n15_s5.INIT=8'hB4;
  LUT4 n66_s2 (
    .F(n66_6),
    .I0(stop_acquisition),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n66_s2.INIT=16'hFEFF;
  DFFR data_available_s0 (
    .Q(data_available),
    .D(n40_3),
    .CLK(clk_PSRAM),
    .RESET(n66_6) 
);
defparam data_available_s0.INIT=1'b0;
  DFFR clock_counter_3_s0 (
    .Q(clock_counter[3]),
    .D(n23_5),
    .CLK(clk_PSRAM),
    .RESET(n144_3) 
);
defparam clock_counter_3_s0.INIT=1'b0;
  DFFR clock_counter_2_s0 (
    .Q(clock_counter[2]),
    .D(n24_7),
    .CLK(clk_PSRAM),
    .RESET(n144_3) 
);
defparam clock_counter_2_s0.INIT=1'b0;
  DFFR clock_counter_1_s0 (
    .Q(clock_counter[1]),
    .D(n25_7),
    .CLK(clk_PSRAM),
    .RESET(n144_3) 
);
defparam clock_counter_1_s0.INIT=1'b0;
  DFFS clock_counter_0_s0 (
    .Q(clock_counter[0]),
    .D(n31_6),
    .CLK(clk_PSRAM),
    .SET(n66_6) 
);
defparam clock_counter_0_s0.INIT=1'b1;
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n130_3),
    .RESET(n66_6) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n11_1),
    .CLK(clk_PSRAM),
    .CE(delay_counter_4_8),
    .RESET(n66_6) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n12_1),
    .CLK(clk_PSRAM),
    .CE(delay_counter_4_8),
    .RESET(n66_6) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n13_1),
    .CLK(clk_PSRAM),
    .CE(delay_counter_4_8),
    .RESET(n66_6) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n14_1),
    .CLK(clk_PSRAM),
    .CE(delay_counter_4_8),
    .RESET(n66_6) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFE adc_data_11_s0 (
    .Q(adc_data_Z[11]),
    .D(adc_out_d[11]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_10_s0 (
    .Q(adc_data_Z[10]),
    .D(adc_out_d[10]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_9_s0 (
    .Q(adc_data_Z[9]),
    .D(adc_out_d[9]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_8_s0 (
    .Q(adc_data_Z[8]),
    .D(adc_out_d[8]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_7_s0 (
    .Q(adc_data_Z[7]),
    .D(adc_out_d[7]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_6_s0 (
    .Q(adc_data_Z[6]),
    .D(adc_out_d[6]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_5_s0 (
    .Q(adc_data_Z[5]),
    .D(adc_out_d[5]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_4_s0 (
    .Q(adc_data_Z[4]),
    .D(adc_out_d[4]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_3_s0 (
    .Q(adc_data_Z[3]),
    .D(adc_out_d[3]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_2_s0 (
    .Q(adc_data_Z[2]),
    .D(adc_out_d[2]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_1_s0 (
    .Q(adc_data_Z[1]),
    .D(adc_out_d[1]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFE adc_data_0_s0 (
    .Q(adc_data_Z[0]),
    .D(adc_out_d[0]),
    .CLK(clk_PSRAM),
    .CE(n147_5) 
);
  DFFR adc_ready_s0 (
    .Q(fifo_wr_d),
    .D(n41_3),
    .CLK(clk_PSRAM),
    .RESET(n66_6) 
);
  DFFRE adc_clk_s1 (
    .Q(adc_clk_d),
    .D(n27_5),
    .CLK(clk_PSRAM),
    .CE(n7_3),
    .RESET(n66_6) 
);
defparam adc_clk_s1.INIT=1'b0;
  DFFR delay_counter_0_s2 (
    .Q(delay_counter[0]),
    .D(n15_12),
    .CLK(clk_PSRAM),
    .RESET(n66_6) 
);
defparam delay_counter_0_s2.INIT=1'b0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  INV n27_s2 (
    .O(n27_5),
    .I(adc_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module fifo_adc (
  clk_PSRAM,
  fifo_wr_d,
  fifo_rd_Z,
  adc_data_Z,
  fifo_empty,
  fifo_out
)
;
input clk_PSRAM;
input fifo_wr_d;
input fifo_rd_Z;
input [11:0] adc_data_Z;
output fifo_empty;
output [11:0] fifo_out;
wire n147_3;
wire n149_3;
wire \fifo_mem_DOL_0_G[0]_2 ;
wire \fifo_mem_DOL_1_G[0]_2 ;
wire \fifo_mem_DOL_2_G[0]_2 ;
wire \fifo_mem_DOL_3_G[0]_2 ;
wire \fifo_mem_DOL_4_G[0]_2 ;
wire \fifo_mem_DOL_5_G[0]_2 ;
wire \fifo_mem_DOL_6_G[0]_2 ;
wire \fifo_mem_DOL_7_G[0]_2 ;
wire \fifo_mem_DOL_8_G[0]_2 ;
wire \fifo_mem_DOL_9_G[0]_2 ;
wire \fifo_mem_DOL_10_G[0]_2 ;
wire \fifo_mem_DOL_11_G[0]_2 ;
wire n147_4;
wire n147_5;
wire fifo_mem_61;
wire fifo_mem_63;
wire n86_7;
wire count_5_12;
wire n6_5;
wire n27_6;
wire n13_12;
wire n86_1_4;
wire n45_12;
wire fifo_full;
wire fifo_mem_35;
wire fifo_mem_34;
wire fifo_mem_33;
wire fifo_mem_32;
wire fifo_mem_39;
wire fifo_mem_38;
wire fifo_mem_37;
wire fifo_mem_36;
wire fifo_mem_43;
wire fifo_mem_42;
wire fifo_mem_41;
wire fifo_mem_40;
wire fifo_mem_47;
wire fifo_mem_46;
wire fifo_mem_45;
wire fifo_mem_44;
wire fifo_mem_51;
wire fifo_mem_50;
wire fifo_mem_49;
wire fifo_mem_48;
wire fifo_mem_55;
wire fifo_mem_54;
wire fifo_mem_53;
wire fifo_mem_52;
wire n138_2;
wire n138_1_1;
wire n137_2;
wire n137_1_1;
wire n136_2;
wire n136_1_1;
wire n135_2;
wire n135_1_1;
wire n134_2;
wire n134_1_1;
wire n133_2;
wire n133_1_0_COUT;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_0_COUT;
wire [4:0] wr_ptr;
wire [4:0] rd_ptr;
wire [5:0] count;
wire VCC;
wire GND;
  LUT2 n147_s0 (
    .F(n147_3),
    .I0(count[5]),
    .I1(n147_4) 
);
defparam n147_s0.INIT=4'h8;
  LUT2 n149_s0 (
    .F(n149_3),
    .I0(count[5]),
    .I1(n147_4) 
);
defparam n149_s0.INIT=4'h4;
  LUT3 \fifo_mem_DOL_0_G[0]_s0  (
    .F(\fifo_mem_DOL_0_G[0]_2 ),
    .I0(fifo_mem_44),
    .I1(fifo_mem_32),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \fifo_mem_DOL_1_G[0]_s0  (
    .F(\fifo_mem_DOL_1_G[0]_2 ),
    .I0(fifo_mem_33),
    .I1(fifo_mem_45),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_2_G[0]_s0  (
    .F(\fifo_mem_DOL_2_G[0]_2 ),
    .I0(fifo_mem_34),
    .I1(fifo_mem_46),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_3_G[0]_s0  (
    .F(\fifo_mem_DOL_3_G[0]_2 ),
    .I0(fifo_mem_35),
    .I1(fifo_mem_47),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_4_G[0]_s0  (
    .F(\fifo_mem_DOL_4_G[0]_2 ),
    .I0(fifo_mem_36),
    .I1(fifo_mem_48),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_5_G[0]_s0  (
    .F(\fifo_mem_DOL_5_G[0]_2 ),
    .I0(fifo_mem_37),
    .I1(fifo_mem_49),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_6_G[0]_s0  (
    .F(\fifo_mem_DOL_6_G[0]_2 ),
    .I0(fifo_mem_38),
    .I1(fifo_mem_50),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_7_G[0]_s0  (
    .F(\fifo_mem_DOL_7_G[0]_2 ),
    .I0(fifo_mem_39),
    .I1(fifo_mem_51),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_8_G[0]_s0  (
    .F(\fifo_mem_DOL_8_G[0]_2 ),
    .I0(fifo_mem_40),
    .I1(fifo_mem_52),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_8_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_9_G[0]_s0  (
    .F(\fifo_mem_DOL_9_G[0]_2 ),
    .I0(fifo_mem_41),
    .I1(fifo_mem_53),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_9_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_10_G[0]_s0  (
    .F(\fifo_mem_DOL_10_G[0]_2 ),
    .I0(fifo_mem_42),
    .I1(fifo_mem_54),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_10_G[0]_s0 .INIT=8'hCA;
  LUT3 \fifo_mem_DOL_11_G[0]_s0  (
    .F(\fifo_mem_DOL_11_G[0]_2 ),
    .I0(fifo_mem_43),
    .I1(fifo_mem_55),
    .I2(rd_ptr[4]) 
);
defparam \fifo_mem_DOL_11_G[0]_s0 .INIT=8'hCA;
  LUT4 n147_s1 (
    .F(n147_4),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(n147_5) 
);
defparam n147_s1.INIT=16'h0100;
  LUT2 n147_s2 (
    .F(n147_5),
    .I0(count[3]),
    .I1(count[4]) 
);
defparam n147_s2.INIT=4'h1;
  LUT3 fifo_mem_s33 (
    .F(fifo_mem_61),
    .I0(wr_ptr[4]),
    .I1(fifo_full),
    .I2(fifo_wr_d) 
);
defparam fifo_mem_s33.INIT=8'h20;
  LUT3 fifo_mem_s34 (
    .F(fifo_mem_63),
    .I0(wr_ptr[4]),
    .I1(fifo_full),
    .I2(fifo_wr_d) 
);
defparam fifo_mem_s34.INIT=8'h10;
  LUT4 n86_s2 (
    .F(n86_7),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_full),
    .I3(fifo_wr_d) 
);
defparam n86_s2.INIT=16'h0B00;
  LUT4 count_5_s5 (
    .F(count_5_12),
    .I0(fifo_full),
    .I1(fifo_wr_d),
    .I2(fifo_empty),
    .I3(fifo_rd_Z) 
);
defparam count_5_s5.INIT=16'h4B44;
  LUT2 n6_s1 (
    .F(n6_5),
    .I0(fifo_full),
    .I1(fifo_wr_d) 
);
defparam n6_s1.INIT=4'h4;
  LUT2 n27_s2 (
    .F(n27_6),
    .I0(fifo_empty),
    .I1(fifo_rd_Z) 
);
defparam n27_s2.INIT=4'h4;
  LUT3 n13_s5 (
    .F(n13_12),
    .I0(fifo_full),
    .I1(fifo_wr_d),
    .I2(wr_ptr[0]) 
);
defparam n13_s5.INIT=8'hB4;
  LUT4 n86_1_s1 (
    .F(n86_1_4),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_full),
    .I3(fifo_wr_d) 
);
defparam n86_1_s1.INIT=16'hF4FF;
  LUT3 n45_s5 (
    .F(n45_12),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(rd_ptr[0]) 
);
defparam n45_s5.INIT=8'hB4;
  DFFE wr_ptr_3_s0 (
    .Q(wr_ptr[3]),
    .D(n10_1),
    .CLK(clk_PSRAM),
    .CE(n6_5) 
);
defparam wr_ptr_3_s0.INIT=1'b0;
  DFFE wr_ptr_2_s0 (
    .Q(wr_ptr[2]),
    .D(n11_1),
    .CLK(clk_PSRAM),
    .CE(n6_5) 
);
defparam wr_ptr_2_s0.INIT=1'b0;
  DFFE wr_ptr_1_s0 (
    .Q(wr_ptr[1]),
    .D(n12_1),
    .CLK(clk_PSRAM),
    .CE(n6_5) 
);
defparam wr_ptr_1_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(fifo_out[11]),
    .D(\fifo_mem_DOL_11_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_10_s0 (
    .Q(fifo_out[10]),
    .D(\fifo_mem_DOL_10_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_9_s0 (
    .Q(fifo_out[9]),
    .D(\fifo_mem_DOL_9_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_8_s0 (
    .Q(fifo_out[8]),
    .D(\fifo_mem_DOL_8_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_7_s0 (
    .Q(fifo_out[7]),
    .D(\fifo_mem_DOL_7_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_6_s0 (
    .Q(fifo_out[6]),
    .D(\fifo_mem_DOL_6_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_5_s0 (
    .Q(fifo_out[5]),
    .D(\fifo_mem_DOL_5_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_4_s0 (
    .Q(fifo_out[4]),
    .D(\fifo_mem_DOL_4_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_3_s0 (
    .Q(fifo_out[3]),
    .D(\fifo_mem_DOL_3_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_2_s0 (
    .Q(fifo_out[2]),
    .D(\fifo_mem_DOL_2_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_1_s0 (
    .Q(fifo_out[1]),
    .D(\fifo_mem_DOL_1_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE data_out_0_s0 (
    .Q(fifo_out[0]),
    .D(\fifo_mem_DOL_0_G[0]_2 ),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
  DFFE rd_ptr_4_s0 (
    .Q(rd_ptr[4]),
    .D(n41_1),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
defparam rd_ptr_4_s0.INIT=1'b0;
  DFFE rd_ptr_3_s0 (
    .Q(rd_ptr[3]),
    .D(n42_1),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
defparam rd_ptr_3_s0.INIT=1'b0;
  DFFE rd_ptr_2_s0 (
    .Q(rd_ptr[2]),
    .D(n43_1),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
defparam rd_ptr_2_s0.INIT=1'b0;
  DFFE rd_ptr_1_s0 (
    .Q(rd_ptr[1]),
    .D(n44_1),
    .CLK(clk_PSRAM),
    .CE(n27_6) 
);
defparam rd_ptr_1_s0.INIT=1'b0;
  DFF full_s0 (
    .Q(fifo_full),
    .D(n147_3),
    .CLK(clk_PSRAM) 
);
defparam full_s0.INIT=1'b0;
  DFFE wr_ptr_4_s0 (
    .Q(wr_ptr[4]),
    .D(n9_1),
    .CLK(clk_PSRAM),
    .CE(n6_5) 
);
defparam wr_ptr_4_s0.INIT=1'b0;
  DFFS empty_s1 (
    .Q(fifo_empty),
    .D(n149_3),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam empty_s1.INIT=1'b1;
  DFFE count_5_s1 (
    .Q(count[5]),
    .D(n133_2),
    .CLK(clk_PSRAM),
    .CE(count_5_12) 
);
defparam count_5_s1.INIT=1'b0;
  DFFE count_4_s1 (
    .Q(count[4]),
    .D(n134_2),
    .CLK(clk_PSRAM),
    .CE(count_5_12) 
);
defparam count_4_s1.INIT=1'b0;
  DFFE count_3_s1 (
    .Q(count[3]),
    .D(n135_2),
    .CLK(clk_PSRAM),
    .CE(count_5_12) 
);
defparam count_3_s1.INIT=1'b0;
  DFFE count_2_s1 (
    .Q(count[2]),
    .D(n136_2),
    .CLK(clk_PSRAM),
    .CE(count_5_12) 
);
defparam count_2_s1.INIT=1'b0;
  DFFE count_1_s1 (
    .Q(count[1]),
    .D(n137_2),
    .CLK(clk_PSRAM),
    .CE(count_5_12) 
);
defparam count_1_s1.INIT=1'b0;
  DFFE count_0_s1 (
    .Q(count[0]),
    .D(n138_2),
    .CLK(clk_PSRAM),
    .CE(count_5_12) 
);
defparam count_0_s1.INIT=1'b0;
  DFF wr_ptr_0_s2 (
    .Q(wr_ptr[0]),
    .D(n13_12),
    .CLK(clk_PSRAM) 
);
defparam wr_ptr_0_s2.INIT=1'b0;
  DFF rd_ptr_0_s4 (
    .Q(rd_ptr[0]),
    .D(n45_12),
    .CLK(clk_PSRAM) 
);
defparam rd_ptr_0_s4.INIT=1'b0;
  RAM16SDP4 fifo_mem_fifo_mem_0_0_s (
    .DO({fifo_mem_35,fifo_mem_34,fifo_mem_33,fifo_mem_32}),
    .DI(adc_data_Z[3:0]),
    .WAD(wr_ptr[3:0]),
    .RAD(rd_ptr[3:0]),
    .WRE(fifo_mem_63),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_1_s (
    .DO({fifo_mem_39,fifo_mem_38,fifo_mem_37,fifo_mem_36}),
    .DI(adc_data_Z[7:4]),
    .WAD(wr_ptr[3:0]),
    .RAD(rd_ptr[3:0]),
    .WRE(fifo_mem_63),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_0_2_s (
    .DO({fifo_mem_43,fifo_mem_42,fifo_mem_41,fifo_mem_40}),
    .DI(adc_data_Z[11:8]),
    .WAD(wr_ptr[3:0]),
    .RAD(rd_ptr[3:0]),
    .WRE(fifo_mem_63),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_1_0_s (
    .DO({fifo_mem_47,fifo_mem_46,fifo_mem_45,fifo_mem_44}),
    .DI(adc_data_Z[3:0]),
    .WAD(wr_ptr[3:0]),
    .RAD(rd_ptr[3:0]),
    .WRE(fifo_mem_61),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_1_1_s (
    .DO({fifo_mem_51,fifo_mem_50,fifo_mem_49,fifo_mem_48}),
    .DI(adc_data_Z[7:4]),
    .WAD(wr_ptr[3:0]),
    .RAD(rd_ptr[3:0]),
    .WRE(fifo_mem_61),
    .CLK(clk_PSRAM) 
);
  RAM16SDP4 fifo_mem_fifo_mem_1_2_s (
    .DO({fifo_mem_55,fifo_mem_54,fifo_mem_53,fifo_mem_52}),
    .DI(adc_data_Z[11:8]),
    .WAD(wr_ptr[3:0]),
    .RAD(rd_ptr[3:0]),
    .WRE(fifo_mem_61),
    .CLK(clk_PSRAM) 
);
  ALU n138_1_s (
    .SUM(n138_2),
    .COUT(n138_1_1),
    .I0(count[0]),
    .I1(VCC),
    .I3(n86_7),
    .CIN(n86_1_4) 
);
defparam n138_1_s.ALU_MODE=2;
  ALU n137_1_s (
    .SUM(n137_2),
    .COUT(n137_1_1),
    .I0(count[1]),
    .I1(GND),
    .I3(n86_7),
    .CIN(n138_1_1) 
);
defparam n137_1_s.ALU_MODE=2;
  ALU n136_1_s (
    .SUM(n136_2),
    .COUT(n136_1_1),
    .I0(count[2]),
    .I1(GND),
    .I3(n86_7),
    .CIN(n137_1_1) 
);
defparam n136_1_s.ALU_MODE=2;
  ALU n135_1_s (
    .SUM(n135_2),
    .COUT(n135_1_1),
    .I0(count[3]),
    .I1(GND),
    .I3(n86_7),
    .CIN(n136_1_1) 
);
defparam n135_1_s.ALU_MODE=2;
  ALU n134_1_s (
    .SUM(n134_2),
    .COUT(n134_1_1),
    .I0(count[4]),
    .I1(GND),
    .I3(n86_7),
    .CIN(n135_1_1) 
);
defparam n134_1_s.ALU_MODE=2;
  ALU n133_1_s (
    .SUM(n133_2),
    .COUT(n133_1_0_COUT),
    .I0(count[5]),
    .I1(GND),
    .I3(n86_7),
    .CIN(n134_1_1) 
);
defparam n133_1_s.ALU_MODE=2;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(wr_ptr[1]),
    .I1(wr_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wr_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wr_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(wr_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(rd_ptr[1]),
    .I1(rd_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(rd_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(rd_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_0_COUT),
    .I0(rd_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fifo_adc */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire n5_4;
wire n6_4;
wire [6:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(n5_4) 
);
defparam n5_s0.INIT=16'h0100;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(shift[0]),
    .I2(shift[1]),
    .I3(shift[2]) 
);
defparam n6_s0.INIT=16'h8000;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n5_s1.INIT=16'h0001;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n6_s1.INIT=16'h8000;
  DFF shift_5_s0 (
    .Q(shift[5]),
    .D(shift[4]),
    .CLK(clk_PSRAM) 
);
  DFF shift_4_s0 (
    .Q(shift[4]),
    .D(shift[3]),
    .CLK(clk_PSRAM) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_6_s0 (
    .Q(shift[6]),
    .D(shift[5]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  adc_clk,
  adc_out,
  adc_OTR,
  mem_sio,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  fifo_wr,
  debug,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output adc_clk;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output fifo_wr;
output debug;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire n824_3;
wire n1055_5;
wire com_start_7;
wire process_1_12;
wire led_rgb_0_10;
wire address_PP_22_8;
wire en_write_PP_8;
wire n1064_21;
wire n1068_19;
wire n1069_22;
wire n1070_22;
wire n1108_15;
wire n1106_16;
wire n1104_15;
wire n248_14;
wire n250_13;
wire n252_13;
wire n254_13;
wire n256_13;
wire n258_13;
wire n260_13;
wire n262_13;
wire n264_13;
wire n266_13;
wire n268_13;
wire n270_13;
wire n272_13;
wire n274_13;
wire n276_13;
wire n278_13;
wire n280_13;
wire n282_13;
wire n284_13;
wire n286_13;
wire n288_13;
wire n290_13;
wire n1350_15;
wire n1352_14;
wire n1354_14;
wire n1356_14;
wire n1358_14;
wire n1360_14;
wire n1362_14;
wire n1364_14;
wire n1366_14;
wire n1368_14;
wire n1370_14;
wire n1372_14;
wire n1374_14;
wire n1376_14;
wire n1378_14;
wire n1380_14;
wire n1382_14;
wire n1384_14;
wire n1386_14;
wire n1388_14;
wire n1390_14;
wire n1392_14;
wire n968_5;
wire read_0_6;
wire i_21_8;
wire buttons_pressed_1_8;
wire i_pivot_21_8;
wire stop_acquisition_8;
wire bypass_8;
wire burst_mode_8;
wire rst_PP_8;
wire n650_5;
wire n649_5;
wire n648_5;
wire n651_5;
wire n381_5;
wire n804_5;
wire n802_5;
wire n801_5;
wire n800_5;
wire n799_5;
wire n798_5;
wire n796_5;
wire n795_5;
wire n793_5;
wire n792_5;
wire n791_5;
wire n790_5;
wire n789_5;
wire n788_5;
wire n787_5;
wire n786_5;
wire n784_5;
wire n780_5;
wire n779_5;
wire n778_5;
wire n777_5;
wire n776_5;
wire n774_5;
wire n773_5;
wire n772_5;
wire n771_5;
wire n770_5;
wire n769_5;
wire n768_5;
wire n767_5;
wire n766_5;
wire n765_5;
wire n764_5;
wire n763_5;
wire n762_5;
wire n1102_18;
wire n1100_18;
wire n1098_18;
wire n1096_18;
wire n1094_18;
wire n1092_18;
wire n1090_18;
wire n1088_18;
wire n1086_18;
wire n1084_18;
wire n1082_18;
wire n1080_18;
wire n1078_18;
wire n1076_18;
wire n1074_18;
wire n1072_18;
wire n1057_6;
wire n242_4;
wire n1035_5;
wire uart_start_7;
wire address_PP_22_9;
wire address_PP_22_10;
wire en_write_PP_9;
wire en_write_PP_10;
wire en_write_PP_11;
wire en_write_PP_12;
wire n1064_22;
wire n1064_23;
wire n1064_24;
wire n1068_20;
wire n1069_23;
wire n1069_24;
wire n1070_23;
wire n1070_24;
wire n1108_16;
wire n1108_17;
wire n1106_17;
wire n1350_17;
wire n1352_15;
wire n1352_16;
wire n1354_15;
wire n1356_15;
wire n1358_15;
wire n1360_15;
wire n1362_15;
wire n1364_15;
wire n1366_15;
wire n1366_16;
wire n1368_15;
wire n1368_16;
wire n1370_15;
wire n1372_15;
wire n1372_16;
wire n1374_15;
wire n1374_16;
wire n1376_15;
wire n1378_15;
wire n1380_15;
wire n1382_15;
wire n1384_15;
wire n1388_15;
wire n1390_15;
wire i_21_9;
wire n650_6;
wire n648_6;
wire n648_7;
wire n648_8;
wire n803_6;
wire n801_6;
wire n799_6;
wire n797_6;
wire n795_6;
wire n794_6;
wire n793_6;
wire n792_6;
wire n791_6;
wire n790_6;
wire n789_6;
wire n787_6;
wire n786_6;
wire n785_6;
wire n780_6;
wire n779_6;
wire n777_6;
wire n776_6;
wire n775_6;
wire n771_6;
wire n770_6;
wire n768_6;
wire n765_6;
wire n764_6;
wire n763_6;
wire n762_6;
wire n1102_19;
wire n1100_19;
wire n1098_19;
wire n1096_19;
wire n1094_19;
wire n1092_19;
wire n1090_19;
wire n1088_19;
wire n1086_19;
wire n1084_19;
wire n1082_19;
wire n1080_19;
wire n1078_19;
wire n1076_19;
wire n1074_19;
wire n1072_19;
wire address_PP_22_12;
wire en_write_PP_13;
wire en_write_PP_14;
wire en_write_PP_15;
wire en_write_PP_16;
wire en_write_PP_17;
wire en_write_PP_18;
wire en_write_PP_19;
wire en_write_PP_20;
wire en_write_PP_21;
wire en_write_PP_22;
wire en_write_PP_23;
wire en_write_PP_24;
wire n1064_25;
wire n1064_26;
wire n1070_25;
wire n1070_26;
wire n1350_19;
wire n1352_17;
wire n1362_16;
wire n1362_17;
wire n1366_17;
wire n1366_18;
wire n1372_17;
wire n1382_16;
wire n648_9;
wire n648_10;
wire n648_11;
wire n648_12;
wire n797_7;
wire n793_7;
wire n791_7;
wire n790_7;
wire n789_7;
wire n785_7;
wire en_write_PP_25;
wire en_write_PP_26;
wire en_write_PP_27;
wire en_write_PP_28;
wire en_write_PP_29;
wire en_write_PP_30;
wire en_write_PP_31;
wire en_write_PP_32;
wire en_write_PP_33;
wire en_write_PP_34;
wire en_write_PP_35;
wire en_write_PP_36;
wire en_write_PP_37;
wire en_write_PP_38;
wire en_write_PP_39;
wire en_write_PP_40;
wire n1070_27;
wire n1070_28;
wire en_write_PP_41;
wire en_write_PP_42;
wire en_write_PP_43;
wire n1070_29;
wire n1070_30;
wire n1070_31;
wire en_read_PP_11;
wire n770_9;
wire n785_9;
wire n794_8;
wire n797_9;
wire n1350_21;
wire n766_8;
wire n767_8;
wire n1395_15;
wire n1360_18;
wire n1358_18;
wire n1386_17;
wire n803_8;
wire n773_8;
wire n775_8;
wire uart_start_9;
wire n971_6;
wire n1036_6;
wire n1035_7;
wire n326_14;
wire n322_14;
wire n320_14;
wire n314_14;
wire n312_14;
wire n310_14;
wire n308_14;
wire n304_14;
wire n242_6;
wire address_PP_22_14;
wire n1636_18;
wire n1057_11;
wire n1057_13;
wire n1637_14;
wire n1637_16;
wire n1397_15;
wire n604_8;
wire n626_7;
wire n248_20;
wire n241_15;
wire n241_17;
wire n2317_5;
wire n1350_23;
wire n805_7;
wire n382_8;
wire n435_7;
wire n436_7;
wire n437_7;
wire n438_7;
wire n439_7;
wire n440_7;
wire n441_7;
wire n442_7;
wire n443_7;
wire n444_7;
wire n445_7;
wire n446_7;
wire n447_7;
wire n448_7;
wire n449_7;
wire n450_7;
wire n451_7;
wire n452_7;
wire n453_7;
wire n454_7;
wire n455_7;
wire n456_7;
wire n605_7;
wire n606_7;
wire n607_7;
wire n608_7;
wire n609_7;
wire n610_7;
wire n611_7;
wire n612_7;
wire n613_7;
wire n614_7;
wire n615_7;
wire n616_7;
wire n617_7;
wire n618_7;
wire n619_7;
wire n620_7;
wire n621_7;
wire n622_7;
wire n623_7;
wire n624_7;
wire n625_7;
wire n627_7;
wire n628_7;
wire n629_7;
wire n630_7;
wire n631_7;
wire n632_7;
wire n633_7;
wire n634_7;
wire n635_7;
wire n636_7;
wire n637_7;
wire n638_7;
wire n639_7;
wire n640_7;
wire n641_7;
wire n642_7;
wire n643_7;
wire n644_7;
wire n645_7;
wire n646_7;
wire n647_7;
wire n324_12;
wire n318_12;
wire n316_12;
wire n306_12;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire next_step;
wire n1618_3;
wire n1619_3;
wire n1620_3;
wire n1621_3;
wire n1622_3;
wire n1623_3;
wire n1624_3;
wire n1625_3;
wire n1626_3;
wire n1627_3;
wire n1628_3;
wire n1629_3;
wire com_start;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire burst_mode;
wire en_write_PP;
wire rst_PP;
wire write_clk_PP;
wire read_clk_PP;
wire d_first_pong;
wire send_uart;
wire uart_start;
wire quad_start_mcu;
wire n1614_5;
wire n1615_5;
wire n1632_5;
wire en_read_PP;
wire n596_45_SUM;
wire n596_48;
wire n596_46_SUM;
wire n596_50;
wire n596_47_SUM;
wire n596_52;
wire n596_48_SUM;
wire n596_54;
wire n596_49_SUM;
wire n596_56;
wire n596_50_SUM;
wire n596_58;
wire n596_51_SUM;
wire n596_60;
wire n596_52_SUM;
wire n596_62;
wire n596_53_SUM;
wire n596_64;
wire n596_54_SUM;
wire n596_66;
wire n596_55_SUM;
wire n596_68;
wire n596_56_SUM;
wire n596_70;
wire n596_57_SUM;
wire n596_72;
wire n596_58_SUM;
wire n596_74;
wire n596_59_SUM;
wire n596_76;
wire n596_60_SUM;
wire n596_78;
wire n596_61_SUM;
wire n596_80;
wire n596_62_SUM;
wire n596_82;
wire n596_63_SUM;
wire n596_84;
wire n596_64_SUM;
wire n596_86;
wire n596_65_SUM;
wire n596_88;
wire n597_45_SUM;
wire n597_48;
wire n597_46_SUM;
wire n597_50;
wire n597_47_SUM;
wire n597_52;
wire n597_48_SUM;
wire n597_54;
wire n597_49_SUM;
wire n597_56;
wire n597_50_SUM;
wire n597_58;
wire n597_51_SUM;
wire n597_60;
wire n597_52_SUM;
wire n597_62;
wire n597_53_SUM;
wire n597_64;
wire n597_54_SUM;
wire n597_66;
wire n597_55_SUM;
wire n597_68;
wire n597_56_SUM;
wire n597_70;
wire n597_57_SUM;
wire n597_72;
wire n597_58_SUM;
wire n597_74;
wire n597_59_SUM;
wire n597_76;
wire n597_60_SUM;
wire n597_78;
wire n597_61_SUM;
wire n597_80;
wire n597_62_SUM;
wire n597_82;
wire n597_63_SUM;
wire n597_84;
wire n597_64_SUM;
wire n597_86;
wire n597_65_SUM;
wire n597_88;
wire n597_66_SUM;
wire n597_90;
wire n599_45_SUM;
wire n599_48;
wire n599_46_SUM;
wire n599_50;
wire n599_47_SUM;
wire n599_52;
wire n599_48_SUM;
wire n599_54;
wire n599_49_SUM;
wire n599_56;
wire n599_50_SUM;
wire n599_58;
wire n599_51_SUM;
wire n599_60;
wire n599_52_SUM;
wire n599_62;
wire n599_53_SUM;
wire n599_64;
wire n599_54_SUM;
wire n599_66;
wire n599_55_SUM;
wire n599_68;
wire n599_56_SUM;
wire n599_70;
wire n599_57_SUM;
wire n599_72;
wire n599_58_SUM;
wire n599_74;
wire n599_59_SUM;
wire n599_76;
wire n599_60_SUM;
wire n599_78;
wire n599_61_SUM;
wire n599_80;
wire n599_62_SUM;
wire n599_82;
wire n599_63_SUM;
wire n599_84;
wire n599_64_SUM;
wire n599_86;
wire n599_65_SUM;
wire n599_88;
wire n599_66_SUM;
wire n599_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n431_2;
wire n431_3;
wire n430_2;
wire n430_3;
wire n429_2;
wire n429_3;
wire n428_2;
wire n428_3;
wire n427_2;
wire n427_3;
wire n426_2;
wire n426_3;
wire n425_2;
wire n425_3;
wire n424_2;
wire n424_3;
wire n423_2;
wire n423_3;
wire n422_2;
wire n422_3;
wire n421_2;
wire n421_3;
wire n420_2;
wire n420_3;
wire n419_2;
wire n419_3;
wire n418_2;
wire n418_3;
wire n417_2;
wire n417_3;
wire n416_2;
wire n416_3;
wire n415_2;
wire n415_3;
wire n414_2;
wire n414_3;
wire n413_2;
wire n413_0_COUT;
wire n593_2;
wire n593_3;
wire n592_2;
wire n592_3;
wire n591_2;
wire n591_3;
wire n590_2;
wire n590_3;
wire n589_2;
wire n589_3;
wire n588_2;
wire n588_3;
wire n587_2;
wire n587_3;
wire n586_2;
wire n586_3;
wire n585_2;
wire n585_3;
wire n584_2;
wire n584_3;
wire n583_2;
wire n583_3;
wire n582_2;
wire n582_3;
wire n581_2;
wire n581_3;
wire n580_2;
wire n580_3;
wire n579_2;
wire n579_3;
wire n578_2;
wire n578_3;
wire n577_2;
wire n577_3;
wire n576_2;
wire n576_3;
wire n575_2;
wire n575_3;
wire n574_2;
wire n574_3;
wire n573_2;
wire n573_3;
wire n231_5;
wire start_acquisition_7;
wire next_step_7;
wire n229_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire qpi_on_Z;
wire mem_clk_enabled_d;
wire fifo_rd_Z;
wire prev_ended;
wire ended;
wire mem_ce_d;
wire n26_5;
wire n25_5;
wire n24_5;
wire n23_5;
wire mem_sio_0_12;
wire endcommand_4;
wire flag_debug_Z;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire stop_PP_Z;
wire read_cmp_Z;
wire read_PP_0_4;
wire read_PP_1_3;
wire read_PP_2_3;
wire read_PP_3_3;
wire read_PP_4_3;
wire read_PP_5_3;
wire read_PP_6_3;
wire read_PP_7_3;
wire read_PP_8_3;
wire read_PP_9_3;
wire read_PP_10_3;
wire read_PP_11_3;
wire read_PP_12_3;
wire read_PP_13_3;
wire read_PP_14_3;
wire read_PP_15_3;
wire read_PP_0_12;
wire n128_3;
wire n129_3;
wire n130_3;
wire n131_3;
wire n132_3;
wire n133_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n137_3;
wire n138_3;
wire n139_3;
wire n140_3;
wire n141_3;
wire n142_3;
wire n143_3;
wire n521_4;
wire read_pointer_7_11;
wire fifo_wr_d;
wire adc_clk_d;
wire fifo_empty;
wire buttonA_debounced;
wire [11:0] adc_out_d;
wire [3:0] mem_sio_in;
wire [15:0] data_in;
wire [2:0] process;
wire [15:0] read;
wire [21:0] i;
wire [22:4] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [22:1] address_PP;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [20:0] i_minus_i_pivot;
wire [15:0] data_out_Z;
wire [21:0] samples_after_Z;
wire [21:0] samples_before_Z;
wire [11:0] adc_data_Z;
wire [11:0] fifo_out;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IBUF adc_out_0_ibuf (
    .O(adc_out_d[0]),
    .I(adc_out[0]) 
);
  IBUF adc_out_1_ibuf (
    .O(adc_out_d[1]),
    .I(adc_out[1]) 
);
  IBUF adc_out_2_ibuf (
    .O(adc_out_d[2]),
    .I(adc_out[2]) 
);
  IBUF adc_out_3_ibuf (
    .O(adc_out_d[3]),
    .I(adc_out[3]) 
);
  IBUF adc_out_4_ibuf (
    .O(adc_out_d[4]),
    .I(adc_out[4]) 
);
  IBUF adc_out_5_ibuf (
    .O(adc_out_d[5]),
    .I(adc_out[5]) 
);
  IBUF adc_out_6_ibuf (
    .O(adc_out_d[6]),
    .I(adc_out[6]) 
);
  IBUF adc_out_7_ibuf (
    .O(adc_out_d[7]),
    .I(adc_out[7]) 
);
  IBUF adc_out_8_ibuf (
    .O(adc_out_d[8]),
    .I(adc_out[8]) 
);
  IBUF adc_out_9_ibuf (
    .O(adc_out_d[9]),
    .I(adc_out[9]) 
);
  IBUF adc_out_10_ibuf (
    .O(adc_out_d[10]),
    .I(adc_out[10]) 
);
  IBUF adc_out_11_ibuf (
    .O(adc_out_d[11]),
    .I(adc_out[11]) 
);
  IOBUF mem_sio_0_iobuf (
    .O(mem_sio_in[0]),
    .IO(mem_sio[0]),
    .I(n26_5),
    .OEN(mem_sio_0_12) 
);
  IOBUF mem_sio_1_iobuf (
    .O(mem_sio_in[1]),
    .IO(mem_sio[1]),
    .I(n25_5),
    .OEN(mem_sio_0_12) 
);
  IOBUF mem_sio_2_iobuf (
    .O(mem_sio_in[2]),
    .IO(mem_sio[2]),
    .I(n24_5),
    .OEN(mem_sio_0_12) 
);
  IOBUF mem_sio_3_iobuf (
    .O(mem_sio_in[3]),
    .IO(mem_sio[3]),
    .I(n23_5),
    .OEN(mem_sio_0_12) 
);
  OBUF adc_clk_obuf (
    .O(adc_clk),
    .I(adc_clk_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF fifo_wr_obuf (
    .O(fifo_wr),
    .I(fifo_wr_d) 
);
  TBUF debug_s0 (
    .O(debug),
    .I(GND),
    .OEN(VCC) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 n824_s0 (
    .F(n824_3),
    .I0(com_start),
    .I1(next_step) 
);
defparam n824_s0.INIT=4'h8;
  LUT3 n1055_s2 (
    .F(n1055_5),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n1055_s2.INIT=8'h40;
  LUT2 data_in_15_s1 (
    .F(data_in[15]),
    .I0(n1632_5),
    .I1(n1614_5) 
);
defparam data_in_15_s1.INIT=4'h8;
  LUT2 data_in_14_s1 (
    .F(data_in[14]),
    .I0(n1632_5),
    .I1(n1615_5) 
);
defparam data_in_14_s1.INIT=4'h8;
  LUT2 data_in_11_s1 (
    .F(data_in[11]),
    .I0(n1632_5),
    .I1(n1618_3) 
);
defparam data_in_11_s1.INIT=4'h8;
  LUT2 data_in_10_s1 (
    .F(data_in[10]),
    .I0(n1632_5),
    .I1(n1619_3) 
);
defparam data_in_10_s1.INIT=4'h8;
  LUT2 data_in_9_s1 (
    .F(data_in[9]),
    .I0(n1632_5),
    .I1(n1620_3) 
);
defparam data_in_9_s1.INIT=4'h8;
  LUT2 data_in_8_s1 (
    .F(data_in[8]),
    .I0(n1632_5),
    .I1(n1621_3) 
);
defparam data_in_8_s1.INIT=4'h8;
  LUT2 data_in_7_s1 (
    .F(data_in[7]),
    .I0(n1632_5),
    .I1(n1622_3) 
);
defparam data_in_7_s1.INIT=4'h8;
  LUT2 data_in_6_s1 (
    .F(data_in[6]),
    .I0(n1632_5),
    .I1(n1623_3) 
);
defparam data_in_6_s1.INIT=4'h8;
  LUT2 data_in_5_s1 (
    .F(data_in[5]),
    .I0(n1632_5),
    .I1(n1624_3) 
);
defparam data_in_5_s1.INIT=4'h8;
  LUT2 data_in_4_s1 (
    .F(data_in[4]),
    .I0(n1632_5),
    .I1(n1625_3) 
);
defparam data_in_4_s1.INIT=4'h8;
  LUT2 data_in_3_s1 (
    .F(data_in[3]),
    .I0(n1632_5),
    .I1(n1626_3) 
);
defparam data_in_3_s1.INIT=4'h8;
  LUT2 data_in_2_s1 (
    .F(data_in[2]),
    .I0(n1632_5),
    .I1(n1627_3) 
);
defparam data_in_2_s1.INIT=4'h8;
  LUT2 data_in_1_s1 (
    .F(data_in[1]),
    .I0(n1632_5),
    .I1(n1628_3) 
);
defparam data_in_1_s1.INIT=4'h8;
  LUT2 data_in_0_s1 (
    .F(data_in[0]),
    .I0(n1632_5),
    .I1(n1629_3) 
);
defparam data_in_0_s1.INIT=4'h8;
  LUT3 com_start_s3 (
    .F(com_start_7),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process_1_12) 
);
defparam com_start_s3.INIT=8'hB0;
  LUT3 process_3_s9 (
    .F(process_1_12),
    .I0(process[2]),
    .I1(process[0]),
    .I2(qpi_on_Z) 
);
defparam process_3_s9.INIT=8'h70;
  LUT3 led_rgb_0_s7 (
    .F(led_rgb_0_10),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process_1_12) 
);
defparam led_rgb_0_s7.INIT=8'hE0;
  LUT4 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(address_PP_22_9),
    .I1(address_PP_22_10),
    .I2(process[1]),
    .I3(address_PP_22_14) 
);
defparam address_PP_22_s4.INIT=16'hCA00;
  LUT4 en_write_PP_s4 (
    .F(en_write_PP_8),
    .I0(en_write_PP_9),
    .I1(en_write_PP_10),
    .I2(en_write_PP_11),
    .I3(en_write_PP_12) 
);
defparam en_write_PP_s4.INIT=16'hFF80;
  LUT4 n1064_s17 (
    .F(n1064_21),
    .I0(n1064_22),
    .I1(n1057_13),
    .I2(n1064_23),
    .I3(n1064_24) 
);
defparam n1064_s17.INIT=16'hFFF4;
  LUT3 n1068_s15 (
    .F(n1068_19),
    .I0(n1055_5),
    .I1(start_acquisition),
    .I2(n1068_20) 
);
defparam n1068_s15.INIT=8'hF8;
  LUT4 n1069_s18 (
    .F(n1069_22),
    .I0(n1069_23),
    .I1(n1069_24),
    .I2(process[0]),
    .I3(process[2]) 
);
defparam n1069_s18.INIT=16'h0B33;
  LUT4 n1070_s18 (
    .F(n1070_22),
    .I0(process[1]),
    .I1(process[2]),
    .I2(n1070_23),
    .I3(n1070_24) 
);
defparam n1070_s18.INIT=16'h10FF;
  LUT4 n1108_s11 (
    .F(n1108_15),
    .I0(led_rgb_d[0]),
    .I1(n1057_6),
    .I2(n1108_16),
    .I3(n1108_17) 
);
defparam n1108_s11.INIT=16'hFF80;
  LUT4 n1106_s12 (
    .F(n1106_16),
    .I0(n1068_20),
    .I1(led_rgb_d[1]),
    .I2(n1395_15),
    .I3(n1106_17) 
);
defparam n1106_s12.INIT=16'hFFF8;
  LUT4 n1104_s11 (
    .F(n1104_15),
    .I0(n1057_6),
    .I1(led_rgb_d[2]),
    .I2(n1395_15),
    .I3(n1070_24) 
);
defparam n1104_s11.INIT=16'hF8FF;
  LUT4 n248_s8 (
    .F(n248_14),
    .I0(address_acq[22]),
    .I1(address_PP[22]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n248_s8.INIT=16'hCA00;
  LUT4 n250_s8 (
    .F(n250_13),
    .I0(address_acq[21]),
    .I1(address_PP[21]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n250_s8.INIT=16'hCA00;
  LUT4 n252_s8 (
    .F(n252_13),
    .I0(address_acq[20]),
    .I1(address_PP[20]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n252_s8.INIT=16'hCA00;
  LUT4 n254_s8 (
    .F(n254_13),
    .I0(address_acq[19]),
    .I1(address_PP[19]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n254_s8.INIT=16'hCA00;
  LUT4 n256_s8 (
    .F(n256_13),
    .I0(address_acq[18]),
    .I1(address_PP[18]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n256_s8.INIT=16'hCA00;
  LUT4 n258_s8 (
    .F(n258_13),
    .I0(address_acq[17]),
    .I1(address_PP[17]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n258_s8.INIT=16'hCA00;
  LUT4 n260_s8 (
    .F(n260_13),
    .I0(address_acq[16]),
    .I1(address_PP[16]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n260_s8.INIT=16'hCA00;
  LUT4 n262_s8 (
    .F(n262_13),
    .I0(address_acq[15]),
    .I1(address_PP[15]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n262_s8.INIT=16'hCA00;
  LUT4 n264_s8 (
    .F(n264_13),
    .I0(address_acq[14]),
    .I1(address_PP[14]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n264_s8.INIT=16'hCA00;
  LUT4 n266_s8 (
    .F(n266_13),
    .I0(address_acq[13]),
    .I1(address_PP[13]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n266_s8.INIT=16'hCA00;
  LUT4 n268_s8 (
    .F(n268_13),
    .I0(address_acq[12]),
    .I1(address_PP[12]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n268_s8.INIT=16'hCA00;
  LUT4 n270_s8 (
    .F(n270_13),
    .I0(address_acq[11]),
    .I1(address_PP[11]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n270_s8.INIT=16'hCA00;
  LUT4 n272_s8 (
    .F(n272_13),
    .I0(address_acq[10]),
    .I1(address_PP[10]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n272_s8.INIT=16'hCA00;
  LUT4 n274_s8 (
    .F(n274_13),
    .I0(address_acq[9]),
    .I1(address_PP[9]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n274_s8.INIT=16'hCA00;
  LUT4 n276_s8 (
    .F(n276_13),
    .I0(address_acq[8]),
    .I1(address_PP[8]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n276_s8.INIT=16'hCA00;
  LUT4 n278_s8 (
    .F(n278_13),
    .I0(address_acq[7]),
    .I1(address_PP[7]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n278_s8.INIT=16'hCA00;
  LUT4 n280_s8 (
    .F(n280_13),
    .I0(address_acq[6]),
    .I1(address_PP[6]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n280_s8.INIT=16'hCA00;
  LUT4 n282_s8 (
    .F(n282_13),
    .I0(address_acq[5]),
    .I1(address_PP[5]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n282_s8.INIT=16'hCA00;
  LUT4 n284_s8 (
    .F(n284_13),
    .I0(address_acq[4]),
    .I1(address_PP[4]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n284_s8.INIT=16'hCA00;
  LUT4 n286_s8 (
    .F(n286_13),
    .I0(i[2]),
    .I1(address_PP[3]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n286_s8.INIT=16'hCA00;
  LUT4 n288_s8 (
    .F(n288_13),
    .I0(i[1]),
    .I1(address_PP[2]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n288_s8.INIT=16'hCA00;
  LUT4 n290_s8 (
    .F(n290_13),
    .I0(i[0]),
    .I1(address_PP[1]),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n290_s8.INIT=16'hCA00;
  LUT4 n1350_s10 (
    .F(n1350_15),
    .I0(n1350_23),
    .I1(n413_2),
    .I2(n1350_17),
    .I3(n1350_21) 
);
defparam n1350_s10.INIT=16'h8F88;
  LUT4 n1352_s9 (
    .F(n1352_14),
    .I0(n1352_15),
    .I1(address_PP[21]),
    .I2(n1352_16),
    .I3(n1350_21) 
);
defparam n1352_s9.INIT=16'hBEAA;
  LUT4 n1354_s9 (
    .F(n1354_14),
    .I0(n1350_23),
    .I1(n415_2),
    .I2(n1354_15),
    .I3(n1350_21) 
);
defparam n1354_s9.INIT=16'h8F88;
  LUT4 n1356_s9 (
    .F(n1356_14),
    .I0(n1350_23),
    .I1(n416_2),
    .I2(n1356_15),
    .I3(n1350_21) 
);
defparam n1356_s9.INIT=16'h8F88;
  LUT4 n1358_s9 (
    .F(n1358_14),
    .I0(n1350_23),
    .I1(n417_2),
    .I2(n1358_15),
    .I3(n1350_21) 
);
defparam n1358_s9.INIT=16'h8F88;
  LUT4 n1360_s9 (
    .F(n1360_14),
    .I0(n1350_23),
    .I1(n418_2),
    .I2(n1360_15),
    .I3(n1350_21) 
);
defparam n1360_s9.INIT=16'h8F88;
  LUT4 n1362_s9 (
    .F(n1362_14),
    .I0(n1350_23),
    .I1(n419_2),
    .I2(n1362_15),
    .I3(n1350_21) 
);
defparam n1362_s9.INIT=16'h8F88;
  LUT4 n1364_s9 (
    .F(n1364_14),
    .I0(n1350_23),
    .I1(n420_2),
    .I2(n1364_15),
    .I3(n1350_21) 
);
defparam n1364_s9.INIT=16'h8F88;
  LUT4 n1366_s9 (
    .F(n1366_14),
    .I0(n1366_15),
    .I1(address_PP[14]),
    .I2(n1366_16),
    .I3(n1350_21) 
);
defparam n1366_s9.INIT=16'hBEAA;
  LUT4 n1368_s9 (
    .F(n1368_14),
    .I0(n1368_15),
    .I1(address_PP[13]),
    .I2(n1368_16),
    .I3(n1350_21) 
);
defparam n1368_s9.INIT=16'hBEAA;
  LUT4 n1370_s9 (
    .F(n1370_14),
    .I0(n1350_23),
    .I1(n423_2),
    .I2(n1370_15),
    .I3(n1350_21) 
);
defparam n1370_s9.INIT=16'h8F88;
  LUT4 n1372_s9 (
    .F(n1372_14),
    .I0(n1372_15),
    .I1(address_PP[11]),
    .I2(n1372_16),
    .I3(n1350_21) 
);
defparam n1372_s9.INIT=16'hBEAA;
  LUT4 n1374_s9 (
    .F(n1374_14),
    .I0(n1374_15),
    .I1(address_PP[10]),
    .I2(n1374_16),
    .I3(n1350_21) 
);
defparam n1374_s9.INIT=16'hBEAA;
  LUT4 n1376_s9 (
    .F(n1376_14),
    .I0(n1350_23),
    .I1(n426_2),
    .I2(n1376_15),
    .I3(n1350_21) 
);
defparam n1376_s9.INIT=16'h8F88;
  LUT4 n1378_s9 (
    .F(n1378_14),
    .I0(n1350_23),
    .I1(n427_2),
    .I2(n1378_15),
    .I3(n1350_21) 
);
defparam n1378_s9.INIT=16'h8F88;
  LUT4 n1380_s9 (
    .F(n1380_14),
    .I0(n1350_23),
    .I1(n428_2),
    .I2(n1380_15),
    .I3(n1350_21) 
);
defparam n1380_s9.INIT=16'h8F88;
  LUT4 n1382_s9 (
    .F(n1382_14),
    .I0(n1350_23),
    .I1(n429_2),
    .I2(n1382_15),
    .I3(n1350_21) 
);
defparam n1382_s9.INIT=16'h8F88;
  LUT4 n1384_s9 (
    .F(n1384_14),
    .I0(n1350_23),
    .I1(n430_2),
    .I2(n1384_15),
    .I3(n1350_21) 
);
defparam n1384_s9.INIT=16'h8F88;
  LUT4 n1386_s9 (
    .F(n1386_14),
    .I0(n1350_23),
    .I1(n431_2),
    .I2(n1386_17),
    .I3(n1350_21) 
);
defparam n1386_s9.INIT=16'h8F88;
  LUT4 n1388_s9 (
    .F(n1388_14),
    .I0(n1350_23),
    .I1(n432_2),
    .I2(n1388_15),
    .I3(n1350_21) 
);
defparam n1388_s9.INIT=16'h8F88;
  LUT4 n1390_s9 (
    .F(n1390_14),
    .I0(n1350_23),
    .I1(n433_2),
    .I2(n1390_15),
    .I3(n1350_21) 
);
defparam n1390_s9.INIT=16'h8F88;
  LUT4 n1392_s9 (
    .F(n1392_14),
    .I0(n1350_23),
    .I1(n434_2),
    .I2(address_PP[1]),
    .I3(n1350_21) 
);
defparam n1392_s9.INIT=16'h8F88;
  LUT3 n968_s1 (
    .F(n968_5),
    .I0(d_first_pong),
    .I1(en_read_PP),
    .I2(uart_start_7) 
);
defparam n968_s1.INIT=8'hF4;
  LUT4 read_15_s3 (
    .F(read_0_6),
    .I0(n242_4),
    .I1(next_step),
    .I2(n1637_16),
    .I3(qpi_on_Z) 
);
defparam read_15_s3.INIT=16'h8F00;
  LUT4 i_21_s4 (
    .F(i_21_8),
    .I0(stop_acquisition),
    .I1(fifo_rd_Z),
    .I2(n1057_13),
    .I3(i_21_9) 
);
defparam i_21_s4.INIT=16'h4F00;
  LUT4 buttons_pressed_1_s4 (
    .F(buttons_pressed_1_8),
    .I0(flag_debug_Z),
    .I1(buttonA_debounced),
    .I2(n1057_13),
    .I3(i_21_9) 
);
defparam buttons_pressed_1_s4.INIT=16'hEF00;
  LUT3 i_pivot_21_s4 (
    .F(i_pivot_21_8),
    .I0(address_PP_22_9),
    .I1(n1057_13),
    .I2(i_21_9) 
);
defparam i_pivot_21_s4.INIT=8'hB0;
  LUT3 stop_acquisition_s4 (
    .F(stop_acquisition_8),
    .I0(n1057_13),
    .I1(i_pivot_valid),
    .I2(i_21_9) 
);
defparam stop_acquisition_s4.INIT=8'hD0;
  LUT3 bypass_s4 (
    .F(bypass_8),
    .I0(n1350_21),
    .I1(n1055_5),
    .I2(qpi_on_Z) 
);
defparam bypass_s4.INIT=8'hE0;
  LUT4 burst_mode_s4 (
    .F(burst_mode_8),
    .I0(start_acquisition),
    .I1(n1055_5),
    .I2(n1637_16),
    .I3(qpi_on_Z) 
);
defparam burst_mode_s4.INIT=16'h8F00;
  LUT4 rst_PP_s4 (
    .F(rst_PP_8),
    .I0(n1069_23),
    .I1(process[1]),
    .I2(n1057_6),
    .I3(qpi_on_Z) 
);
defparam rst_PP_s4.INIT=16'hE000;
  LUT3 n650_s1 (
    .F(n650_5),
    .I0(n599_90),
    .I1(n1057_13),
    .I2(n650_6) 
);
defparam n650_s1.INIT=8'h08;
  LUT3 n649_s1 (
    .F(n649_5),
    .I0(n650_6),
    .I1(n1057_13),
    .I2(n597_90) 
);
defparam n649_s1.INIT=8'h80;
  LUT4 n648_s1 (
    .F(n648_5),
    .I0(n648_6),
    .I1(n1057_13),
    .I2(n648_7),
    .I3(n648_8) 
);
defparam n648_s1.INIT=16'h8000;
  LUT4 n651_s1 (
    .F(n651_5),
    .I0(condition2_reg),
    .I1(condition3_reg),
    .I2(condition1_reg),
    .I3(n1057_13) 
);
defparam n651_s1.INIT=16'hFE00;
  LUT3 n381_s1 (
    .F(n381_5),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(n1057_13) 
);
defparam n381_s1.INIT=8'h60;
  LUT3 n804_s1 (
    .F(n804_5),
    .I0(i[1]),
    .I1(i[0]),
    .I2(n1057_13) 
);
defparam n804_s1.INIT=8'h60;
  LUT4 n802_s1 (
    .F(n802_5),
    .I0(i[2]),
    .I1(n803_6),
    .I2(address_acq[4]),
    .I3(n1057_13) 
);
defparam n802_s1.INIT=16'h7800;
  LUT3 n801_s1 (
    .F(n801_5),
    .I0(address_acq[5]),
    .I1(n801_6),
    .I2(n1057_13) 
);
defparam n801_s1.INIT=8'h60;
  LUT4 n800_s1 (
    .F(n800_5),
    .I0(address_acq[5]),
    .I1(n801_6),
    .I2(address_acq[6]),
    .I3(n1057_13) 
);
defparam n800_s1.INIT=16'h7800;
  LUT3 n799_s1 (
    .F(n799_5),
    .I0(address_acq[7]),
    .I1(n799_6),
    .I2(n1057_13) 
);
defparam n799_s1.INIT=8'h60;
  LUT4 n798_s1 (
    .F(n798_5),
    .I0(address_acq[7]),
    .I1(n799_6),
    .I2(address_acq[8]),
    .I3(n1057_13) 
);
defparam n798_s1.INIT=16'h7800;
  LUT4 n796_s1 (
    .F(n796_5),
    .I0(address_acq[9]),
    .I1(n797_6),
    .I2(address_acq[10]),
    .I3(n1057_13) 
);
defparam n796_s1.INIT=16'h7800;
  LUT3 n795_s1 (
    .F(n795_5),
    .I0(address_acq[11]),
    .I1(n795_6),
    .I2(n1057_13) 
);
defparam n795_s1.INIT=8'h60;
  LUT3 n793_s1 (
    .F(n793_5),
    .I0(address_acq[13]),
    .I1(n793_6),
    .I2(n1057_13) 
);
defparam n793_s1.INIT=8'h60;
  LUT3 n792_s1 (
    .F(n792_5),
    .I0(address_acq[14]),
    .I1(n792_6),
    .I2(n1057_13) 
);
defparam n792_s1.INIT=8'h60;
  LUT3 n791_s1 (
    .F(n791_5),
    .I0(address_acq[15]),
    .I1(n791_6),
    .I2(n1057_13) 
);
defparam n791_s1.INIT=8'h60;
  LUT3 n790_s1 (
    .F(n790_5),
    .I0(address_acq[16]),
    .I1(n790_6),
    .I2(n1057_13) 
);
defparam n790_s1.INIT=8'h60;
  LUT3 n789_s1 (
    .F(n789_5),
    .I0(address_acq[17]),
    .I1(n789_6),
    .I2(n1057_13) 
);
defparam n789_s1.INIT=8'h60;
  LUT4 n788_s1 (
    .F(n788_5),
    .I0(address_acq[17]),
    .I1(n789_6),
    .I2(address_acq[18]),
    .I3(n1057_13) 
);
defparam n788_s1.INIT=16'h7800;
  LUT3 n787_s1 (
    .F(n787_5),
    .I0(n787_6),
    .I1(address_acq[19]),
    .I2(n1057_13) 
);
defparam n787_s1.INIT=8'h60;
  LUT4 n786_s1 (
    .F(n786_5),
    .I0(n789_6),
    .I1(n786_6),
    .I2(address_acq[20]),
    .I3(n1057_13) 
);
defparam n786_s1.INIT=16'h7800;
  LUT4 n784_s1 (
    .F(n784_5),
    .I0(address_acq[21]),
    .I1(n785_6),
    .I2(address_acq[22]),
    .I3(n1057_13) 
);
defparam n784_s1.INIT=16'h7800;
  LUT3 n780_s1 (
    .F(n780_5),
    .I0(n780_6),
    .I1(i[3]),
    .I2(n1057_13) 
);
defparam n780_s1.INIT=8'h60;
  LUT3 n779_s1 (
    .F(n779_5),
    .I0(i[4]),
    .I1(n779_6),
    .I2(n1057_13) 
);
defparam n779_s1.INIT=8'h60;
  LUT4 n778_s1 (
    .F(n778_5),
    .I0(i[4]),
    .I1(n779_6),
    .I2(i[5]),
    .I3(n1057_13) 
);
defparam n778_s1.INIT=16'h7800;
  LUT3 n777_s1 (
    .F(n777_5),
    .I0(n777_6),
    .I1(i[6]),
    .I2(n1057_13) 
);
defparam n777_s1.INIT=8'h60;
  LUT3 n776_s1 (
    .F(n776_5),
    .I0(i[7]),
    .I1(n776_6),
    .I2(n1057_13) 
);
defparam n776_s1.INIT=8'h60;
  LUT4 n774_s1 (
    .F(n774_5),
    .I0(i[8]),
    .I1(n775_6),
    .I2(i[9]),
    .I3(n1057_13) 
);
defparam n774_s1.INIT=16'h7800;
  LUT3 n773_s1 (
    .F(n773_5),
    .I0(i[10]),
    .I1(n773_8),
    .I2(n1057_13) 
);
defparam n773_s1.INIT=8'h60;
  LUT4 n772_s1 (
    .F(n772_5),
    .I0(i[10]),
    .I1(n773_8),
    .I2(i[11]),
    .I3(n1057_13) 
);
defparam n772_s1.INIT=16'h7800;
  LUT4 n771_s1 (
    .F(n771_5),
    .I0(n773_8),
    .I1(n771_6),
    .I2(i[12]),
    .I3(n1057_13) 
);
defparam n771_s1.INIT=16'h7800;
  LUT3 n770_s1 (
    .F(n770_5),
    .I0(i[13]),
    .I1(n770_6),
    .I2(n1057_13) 
);
defparam n770_s1.INIT=8'h60;
  LUT4 n769_s1 (
    .F(n769_5),
    .I0(i[13]),
    .I1(n770_6),
    .I2(i[14]),
    .I3(n1057_13) 
);
defparam n769_s1.INIT=16'h7800;
  LUT4 n768_s1 (
    .F(n768_5),
    .I0(n770_6),
    .I1(n768_6),
    .I2(i[15]),
    .I3(n1057_13) 
);
defparam n768_s1.INIT=16'h7800;
  LUT4 n767_s1 (
    .F(n767_5),
    .I0(n770_6),
    .I1(n767_8),
    .I2(i[16]),
    .I3(n1057_13) 
);
defparam n767_s1.INIT=16'h7800;
  LUT4 n766_s1 (
    .F(n766_5),
    .I0(n770_6),
    .I1(n766_8),
    .I2(i[17]),
    .I3(n1057_13) 
);
defparam n766_s1.INIT=16'h7800;
  LUT4 n765_s1 (
    .F(n765_5),
    .I0(n770_6),
    .I1(n765_6),
    .I2(i[18]),
    .I3(n1057_13) 
);
defparam n765_s1.INIT=16'h7800;
  LUT4 n764_s1 (
    .F(n764_5),
    .I0(n773_8),
    .I1(n764_6),
    .I2(i[19]),
    .I3(n1057_13) 
);
defparam n764_s1.INIT=16'h7800;
  LUT4 n763_s1 (
    .F(n763_5),
    .I0(n763_6),
    .I1(i[8]),
    .I2(i[20]),
    .I3(n1057_13) 
);
defparam n763_s1.INIT=16'h7800;
  LUT4 n762_s1 (
    .F(n762_5),
    .I0(n773_8),
    .I1(n762_6),
    .I2(i[21]),
    .I3(n1057_13) 
);
defparam n762_s1.INIT=16'h7800;
  LUT4 n1102_s12 (
    .F(n1102_18),
    .I0(n242_4),
    .I1(data_out_Z[0]),
    .I2(n1637_16),
    .I3(n1102_19) 
);
defparam n1102_s12.INIT=16'h888F;
  LUT4 n1100_s12 (
    .F(n1100_18),
    .I0(n242_4),
    .I1(data_out_Z[1]),
    .I2(n1637_16),
    .I3(n1100_19) 
);
defparam n1100_s12.INIT=16'h888F;
  LUT4 n1098_s12 (
    .F(n1098_18),
    .I0(n242_4),
    .I1(data_out_Z[2]),
    .I2(n1637_16),
    .I3(n1098_19) 
);
defparam n1098_s12.INIT=16'h888F;
  LUT4 n1096_s12 (
    .F(n1096_18),
    .I0(n242_4),
    .I1(data_out_Z[3]),
    .I2(n1637_16),
    .I3(n1096_19) 
);
defparam n1096_s12.INIT=16'h888F;
  LUT4 n1094_s12 (
    .F(n1094_18),
    .I0(n242_4),
    .I1(data_out_Z[4]),
    .I2(n1637_16),
    .I3(n1094_19) 
);
defparam n1094_s12.INIT=16'h888F;
  LUT4 n1092_s12 (
    .F(n1092_18),
    .I0(n242_4),
    .I1(data_out_Z[5]),
    .I2(n1637_16),
    .I3(n1092_19) 
);
defparam n1092_s12.INIT=16'h888F;
  LUT4 n1090_s12 (
    .F(n1090_18),
    .I0(n242_4),
    .I1(data_out_Z[6]),
    .I2(n1637_16),
    .I3(n1090_19) 
);
defparam n1090_s12.INIT=16'h888F;
  LUT4 n1088_s12 (
    .F(n1088_18),
    .I0(n242_4),
    .I1(data_out_Z[7]),
    .I2(n1637_16),
    .I3(n1088_19) 
);
defparam n1088_s12.INIT=16'h888F;
  LUT4 n1086_s12 (
    .F(n1086_18),
    .I0(n242_4),
    .I1(data_out_Z[8]),
    .I2(n1637_16),
    .I3(n1086_19) 
);
defparam n1086_s12.INIT=16'h888F;
  LUT4 n1084_s12 (
    .F(n1084_18),
    .I0(n242_4),
    .I1(data_out_Z[9]),
    .I2(n1637_16),
    .I3(n1084_19) 
);
defparam n1084_s12.INIT=16'h888F;
  LUT4 n1082_s12 (
    .F(n1082_18),
    .I0(n242_4),
    .I1(data_out_Z[10]),
    .I2(n1637_16),
    .I3(n1082_19) 
);
defparam n1082_s12.INIT=16'h888F;
  LUT4 n1080_s12 (
    .F(n1080_18),
    .I0(n242_4),
    .I1(data_out_Z[11]),
    .I2(n1637_16),
    .I3(n1080_19) 
);
defparam n1080_s12.INIT=16'h888F;
  LUT4 n1078_s12 (
    .F(n1078_18),
    .I0(n242_4),
    .I1(data_out_Z[12]),
    .I2(n1637_16),
    .I3(n1078_19) 
);
defparam n1078_s12.INIT=16'h888F;
  LUT4 n1076_s12 (
    .F(n1076_18),
    .I0(n242_4),
    .I1(data_out_Z[13]),
    .I2(n1637_16),
    .I3(n1076_19) 
);
defparam n1076_s12.INIT=16'h888F;
  LUT4 n1074_s12 (
    .F(n1074_18),
    .I0(n242_4),
    .I1(data_out_Z[14]),
    .I2(n1637_16),
    .I3(n1074_19) 
);
defparam n1074_s12.INIT=16'h888F;
  LUT4 n1072_s12 (
    .F(n1072_18),
    .I0(n242_4),
    .I1(data_out_Z[15]),
    .I2(n1637_16),
    .I3(n1072_19) 
);
defparam n1072_s12.INIT=16'h888F;
  LUT2 n1057_s2 (
    .F(n1057_6),
    .I0(process[0]),
    .I1(process[2]) 
);
defparam n1057_s2.INIT=4'h4;
  LUT3 n242_s1 (
    .F(n242_4),
    .I0(process[1]),
    .I1(process[2]),
    .I2(process[0]) 
);
defparam n242_s1.INIT=8'h10;
  LUT2 n1035_s2 (
    .F(n1035_5),
    .I0(rst_PP),
    .I1(stop_PP_Z) 
);
defparam n1035_s2.INIT=4'h1;
  LUT4 uart_start_s3 (
    .F(uart_start_7),
    .I0(n521_4),
    .I1(UART_finished),
    .I2(uart_start),
    .I3(en_read_PP) 
);
defparam uart_start_s3.INIT=16'h4000;
  LUT4 address_PP_22_s5 (
    .F(address_PP_22_9),
    .I0(i_pivot_valid),
    .I1(com_start),
    .I2(buttons_pressed[1]),
    .I3(buttons_pressed[0]) 
);
defparam address_PP_22_s5.INIT=16'h0100;
  LUT2 address_PP_22_s6 (
    .F(address_PP_22_10),
    .I0(en_write_PP),
    .I1(address_PP_22_12) 
);
defparam address_PP_22_s6.INIT=4'h8;
  LUT4 en_write_PP_s5 (
    .F(en_write_PP_9),
    .I0(en_write_PP_13),
    .I1(en_write_PP_14),
    .I2(en_write_PP_15),
    .I3(en_write_PP_16) 
);
defparam en_write_PP_s5.INIT=16'h8000;
  LUT4 en_write_PP_s6 (
    .F(en_write_PP_10),
    .I0(en_write_PP_17),
    .I1(en_write_PP_18),
    .I2(en_write_PP_19),
    .I3(en_write_PP_20) 
);
defparam en_write_PP_s6.INIT=16'h0040;
  LUT4 en_write_PP_s7 (
    .F(en_write_PP_11),
    .I0(en_write_PP_21),
    .I1(en_write_PP_22),
    .I2(en_write_PP_23),
    .I3(en_write_PP_24) 
);
defparam en_write_PP_s7.INIT=16'h2000;
  LUT2 en_write_PP_s8 (
    .F(en_write_PP_12),
    .I0(qpi_on_Z),
    .I1(n1395_15) 
);
defparam en_write_PP_s8.INIT=4'h8;
  LUT4 n1064_s18 (
    .F(n1064_22),
    .I0(next_step),
    .I1(com_start),
    .I2(n1064_25),
    .I3(stop_acquisition) 
);
defparam n1064_s18.INIT=16'hBB0F;
  LUT3 n1064_s19 (
    .F(n1064_23),
    .I0(process[1]),
    .I1(process[2]),
    .I2(next_step) 
);
defparam n1064_s19.INIT=8'h01;
  LUT4 n1064_s20 (
    .F(n1064_24),
    .I0(com_start),
    .I1(n1064_26),
    .I2(n1637_16),
    .I3(address_PP_22_10) 
);
defparam n1064_s20.INIT=16'h000E;
  LUT4 n1068_s16 (
    .F(n1068_20),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(process[1]),
    .I3(n1057_6) 
);
defparam n1068_s16.INIT=16'hBF00;
  LUT3 n1069_s19 (
    .F(n1069_23),
    .I0(stop_acquisition),
    .I1(com_start),
    .I2(next_step) 
);
defparam n1069_s19.INIT=8'h80;
  LUT4 n1069_s20 (
    .F(n1069_24),
    .I0(next_step),
    .I1(start_acquisition),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n1069_s20.INIT=16'hC05F;
  LUT2 n1070_s19 (
    .F(n1070_23),
    .I0(process[0]),
    .I1(next_step) 
);
defparam n1070_s19.INIT=4'h6;
  LUT3 n1070_s20 (
    .F(n1070_24),
    .I0(n1108_17),
    .I1(n1070_25),
    .I2(n1070_26) 
);
defparam n1070_s20.INIT=8'h0D;
  LUT4 n1108_s12 (
    .F(n1108_16),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n1069_23),
    .I3(process[1]) 
);
defparam n1108_s12.INIT=16'hBB0F;
  LUT4 n1108_s13 (
    .F(n1108_17),
    .I0(start_acquisition),
    .I1(process[0]),
    .I2(process[2]),
    .I3(process[1]) 
);
defparam n1108_s13.INIT=16'h0700;
  LUT3 n1106_s13 (
    .F(n1106_17),
    .I0(process[2]),
    .I1(process[1]),
    .I2(n1070_25) 
);
defparam n1106_s13.INIT=8'h40;
  LUT3 n1350_s12 (
    .F(n1350_17),
    .I0(n1366_16),
    .I1(n1350_19),
    .I2(address_PP[22]) 
);
defparam n1350_s12.INIT=8'h87;
  LUT2 n1352_s10 (
    .F(n1352_15),
    .I0(n414_2),
    .I1(n1350_23) 
);
defparam n1352_s10.INIT=4'h8;
  LUT4 n1352_s11 (
    .F(n1352_16),
    .I0(address_PP[19]),
    .I1(address_PP[20]),
    .I2(n1366_16),
    .I3(n1352_17) 
);
defparam n1352_s11.INIT=16'h8000;
  LUT4 n1354_s10 (
    .F(n1354_15),
    .I0(address_PP[19]),
    .I1(n1366_16),
    .I2(n1352_17),
    .I3(address_PP[20]) 
);
defparam n1354_s10.INIT=16'h807F;
  LUT3 n1356_s10 (
    .F(n1356_15),
    .I0(n1366_16),
    .I1(n1352_17),
    .I2(address_PP[19]) 
);
defparam n1356_s10.INIT=8'h87;
  LUT3 n1358_s10 (
    .F(n1358_15),
    .I0(n1366_16),
    .I1(n1358_18),
    .I2(address_PP[18]) 
);
defparam n1358_s10.INIT=8'h87;
  LUT3 n1360_s10 (
    .F(n1360_15),
    .I0(n1372_16),
    .I1(n1360_18),
    .I2(address_PP[17]) 
);
defparam n1360_s10.INIT=8'h87;
  LUT4 n1362_s10 (
    .F(n1362_15),
    .I0(n1362_16),
    .I1(n1362_17),
    .I2(n1372_16),
    .I3(address_PP[16]) 
);
defparam n1362_s10.INIT=16'h807F;
  LUT3 n1364_s10 (
    .F(n1364_15),
    .I0(address_PP[14]),
    .I1(n1366_16),
    .I2(address_PP[15]) 
);
defparam n1364_s10.INIT=8'h87;
  LUT2 n1366_s10 (
    .F(n1366_15),
    .I0(n421_2),
    .I1(n1350_23) 
);
defparam n1366_s10.INIT=4'h8;
  LUT4 n1366_s11 (
    .F(n1366_16),
    .I0(n1366_17),
    .I1(address_PP[7]),
    .I2(address_PP[8]),
    .I3(n1366_18) 
);
defparam n1366_s11.INIT=16'h8000;
  LUT2 n1368_s10 (
    .F(n1368_15),
    .I0(n422_2),
    .I1(n1350_23) 
);
defparam n1368_s10.INIT=4'h8;
  LUT4 n1368_s11 (
    .F(n1368_16),
    .I0(address_PP[10]),
    .I1(address_PP[11]),
    .I2(address_PP[12]),
    .I3(n1374_16) 
);
defparam n1368_s11.INIT=16'h8000;
  LUT4 n1370_s10 (
    .F(n1370_15),
    .I0(address_PP[10]),
    .I1(address_PP[11]),
    .I2(n1374_16),
    .I3(address_PP[12]) 
);
defparam n1370_s10.INIT=16'h807F;
  LUT2 n1372_s10 (
    .F(n1372_15),
    .I0(n424_2),
    .I1(n1350_23) 
);
defparam n1372_s10.INIT=4'h8;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(n1372_17),
    .I1(address_PP[7]),
    .I2(address_PP[8]),
    .I3(n1366_18) 
);
defparam n1372_s11.INIT=16'h8000;
  LUT2 n1374_s10 (
    .F(n1374_15),
    .I0(n425_2),
    .I1(n1350_23) 
);
defparam n1374_s10.INIT=4'h8;
  LUT4 n1374_s11 (
    .F(n1374_16),
    .I0(address_PP[7]),
    .I1(address_PP[8]),
    .I2(address_PP[9]),
    .I3(n1366_18) 
);
defparam n1374_s11.INIT=16'h8000;
  LUT4 n1376_s10 (
    .F(n1376_15),
    .I0(address_PP[7]),
    .I1(address_PP[8]),
    .I2(n1366_18),
    .I3(address_PP[9]) 
);
defparam n1376_s10.INIT=16'h807F;
  LUT3 n1378_s10 (
    .F(n1378_15),
    .I0(address_PP[7]),
    .I1(n1366_18),
    .I2(address_PP[8]) 
);
defparam n1378_s10.INIT=8'h87;
  LUT2 n1380_s10 (
    .F(n1380_15),
    .I0(address_PP[7]),
    .I1(n1366_18) 
);
defparam n1380_s10.INIT=4'h9;
  LUT4 n1382_s10 (
    .F(n1382_15),
    .I0(address_PP[4]),
    .I1(address_PP[5]),
    .I2(n1382_16),
    .I3(address_PP[6]) 
);
defparam n1382_s10.INIT=16'h807F;
  LUT3 n1384_s10 (
    .F(n1384_15),
    .I0(address_PP[4]),
    .I1(n1382_16),
    .I2(address_PP[5]) 
);
defparam n1384_s10.INIT=8'h87;
  LUT3 n1388_s10 (
    .F(n1388_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]) 
);
defparam n1388_s10.INIT=8'h87;
  LUT2 n1390_s10 (
    .F(n1390_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]) 
);
defparam n1390_s10.INIT=4'h9;
  LUT3 i_21_s5 (
    .F(i_21_9),
    .I0(n1055_5),
    .I1(n1057_13),
    .I2(qpi_on_Z) 
);
defparam i_21_s5.INIT=8'hE0;
  LUT3 n650_s2 (
    .F(n650_6),
    .I0(n596_88),
    .I1(i[21]),
    .I2(i_pivot[21]) 
);
defparam n650_s2.INIT=8'h8E;
  LUT4 n648_s2 (
    .F(n648_6),
    .I0(samples_after_Z[0]),
    .I1(samples_after_Z[1]),
    .I2(samples_after_Z[18]),
    .I3(samples_after_Z[19]) 
);
defparam n648_s2.INIT=16'h0001;
  LUT4 n648_s3 (
    .F(n648_7),
    .I0(samples_after_Z[10]),
    .I1(n648_9),
    .I2(n648_10),
    .I3(n648_11) 
);
defparam n648_s3.INIT=16'h4000;
  LUT4 n648_s4 (
    .F(n648_8),
    .I0(samples_after_Z[14]),
    .I1(samples_after_Z[15]),
    .I2(samples_after_Z[16]),
    .I3(n648_12) 
);
defparam n648_s4.INIT=16'h0100;
  LUT2 n803_s2 (
    .F(n803_6),
    .I0(i[1]),
    .I1(i[0]) 
);
defparam n803_s2.INIT=4'h8;
  LUT4 n801_s2 (
    .F(n801_6),
    .I0(address_acq[4]),
    .I1(i[2]),
    .I2(i[1]),
    .I3(i[0]) 
);
defparam n801_s2.INIT=16'h8000;
  LUT3 n799_s2 (
    .F(n799_6),
    .I0(address_acq[6]),
    .I1(address_acq[5]),
    .I2(n801_6) 
);
defparam n799_s2.INIT=8'h80;
  LUT2 n797_s2 (
    .F(n797_6),
    .I0(n801_6),
    .I1(n797_7) 
);
defparam n797_s2.INIT=4'h8;
  LUT4 n795_s2 (
    .F(n795_6),
    .I0(address_acq[10]),
    .I1(address_acq[9]),
    .I2(n801_6),
    .I3(n797_7) 
);
defparam n795_s2.INIT=16'h8000;
  LUT2 n794_s2 (
    .F(n794_6),
    .I0(address_acq[11]),
    .I1(n795_6) 
);
defparam n794_s2.INIT=4'h8;
  LUT3 n793_s2 (
    .F(n793_6),
    .I0(n801_6),
    .I1(n797_7),
    .I2(n793_7) 
);
defparam n793_s2.INIT=8'h80;
  LUT4 n792_s2 (
    .F(n792_6),
    .I0(address_acq[13]),
    .I1(n801_6),
    .I2(n797_7),
    .I3(n793_7) 
);
defparam n792_s2.INIT=16'h8000;
  LUT4 n791_s2 (
    .F(n791_6),
    .I0(n791_7),
    .I1(n801_6),
    .I2(n797_7),
    .I3(n793_7) 
);
defparam n791_s2.INIT=16'h8000;
  LUT4 n790_s2 (
    .F(n790_6),
    .I0(n790_7),
    .I1(n801_6),
    .I2(n797_7),
    .I3(n793_7) 
);
defparam n790_s2.INIT=16'h8000;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(n789_7),
    .I1(n801_6),
    .I2(n797_7),
    .I3(n793_7) 
);
defparam n789_s2.INIT=16'h8000;
  LUT3 n787_s2 (
    .F(n787_6),
    .I0(address_acq[18]),
    .I1(address_acq[17]),
    .I2(n789_6) 
);
defparam n787_s2.INIT=8'h80;
  LUT3 n786_s2 (
    .F(n786_6),
    .I0(address_acq[19]),
    .I1(address_acq[18]),
    .I2(address_acq[17]) 
);
defparam n786_s2.INIT=8'h80;
  LUT2 n785_s2 (
    .F(n785_6),
    .I0(n789_6),
    .I1(n785_7) 
);
defparam n785_s2.INIT=4'h8;
  LUT3 n780_s2 (
    .F(n780_6),
    .I0(i[1]),
    .I1(i[0]),
    .I2(i[2]) 
);
defparam n780_s2.INIT=8'h80;
  LUT4 n779_s2 (
    .F(n779_6),
    .I0(i[1]),
    .I1(i[0]),
    .I2(i[2]),
    .I3(i[3]) 
);
defparam n779_s2.INIT=16'h8000;
  LUT3 n777_s2 (
    .F(n777_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(n779_6) 
);
defparam n777_s2.INIT=8'h80;
  LUT4 n776_s2 (
    .F(n776_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(i[6]),
    .I3(n779_6) 
);
defparam n776_s2.INIT=16'h8000;
  LUT2 n775_s2 (
    .F(n775_6),
    .I0(i[7]),
    .I1(n776_6) 
);
defparam n775_s2.INIT=4'h8;
  LUT2 n771_s2 (
    .F(n771_6),
    .I0(i[10]),
    .I1(i[11]) 
);
defparam n771_s2.INIT=4'h8;
  LUT4 n770_s2 (
    .F(n770_6),
    .I0(i[8]),
    .I1(i[9]),
    .I2(n775_6),
    .I3(n770_9) 
);
defparam n770_s2.INIT=16'h8000;
  LUT2 n768_s2 (
    .F(n768_6),
    .I0(i[13]),
    .I1(i[14]) 
);
defparam n768_s2.INIT=4'h8;
  LUT2 n765_s2 (
    .F(n765_6),
    .I0(i[17]),
    .I1(n766_8) 
);
defparam n765_s2.INIT=4'h8;
  LUT4 n764_s2 (
    .F(n764_6),
    .I0(i[17]),
    .I1(i[18]),
    .I2(n770_9),
    .I3(n766_8) 
);
defparam n764_s2.INIT=16'h8000;
  LUT4 n763_s2 (
    .F(n763_6),
    .I0(i[9]),
    .I1(i[19]),
    .I2(n775_6),
    .I3(n764_6) 
);
defparam n763_s2.INIT=16'h8000;
  LUT3 n762_s2 (
    .F(n762_6),
    .I0(i[19]),
    .I1(i[20]),
    .I2(n764_6) 
);
defparam n762_s2.INIT=8'h80;
  LUT3 n1102_s13 (
    .F(n1102_19),
    .I0(n143_3),
    .I1(read_PP_0_4),
    .I2(read_PP_0_12) 
);
defparam n1102_s13.INIT=8'h53;
  LUT3 n1100_s13 (
    .F(n1100_19),
    .I0(read_PP_1_3),
    .I1(n142_3),
    .I2(read_PP_0_12) 
);
defparam n1100_s13.INIT=8'h35;
  LUT3 n1098_s13 (
    .F(n1098_19),
    .I0(read_PP_2_3),
    .I1(n141_3),
    .I2(read_PP_0_12) 
);
defparam n1098_s13.INIT=8'h35;
  LUT3 n1096_s13 (
    .F(n1096_19),
    .I0(read_PP_3_3),
    .I1(n140_3),
    .I2(read_PP_0_12) 
);
defparam n1096_s13.INIT=8'h35;
  LUT3 n1094_s13 (
    .F(n1094_19),
    .I0(read_PP_4_3),
    .I1(n139_3),
    .I2(read_PP_0_12) 
);
defparam n1094_s13.INIT=8'h35;
  LUT3 n1092_s13 (
    .F(n1092_19),
    .I0(read_PP_5_3),
    .I1(n138_3),
    .I2(read_PP_0_12) 
);
defparam n1092_s13.INIT=8'h35;
  LUT3 n1090_s13 (
    .F(n1090_19),
    .I0(read_PP_6_3),
    .I1(n137_3),
    .I2(read_PP_0_12) 
);
defparam n1090_s13.INIT=8'h35;
  LUT3 n1088_s13 (
    .F(n1088_19),
    .I0(read_PP_7_3),
    .I1(n136_3),
    .I2(read_PP_0_12) 
);
defparam n1088_s13.INIT=8'h35;
  LUT3 n1086_s13 (
    .F(n1086_19),
    .I0(read_PP_8_3),
    .I1(n135_3),
    .I2(read_PP_0_12) 
);
defparam n1086_s13.INIT=8'h35;
  LUT3 n1084_s13 (
    .F(n1084_19),
    .I0(read_PP_9_3),
    .I1(n134_3),
    .I2(read_PP_0_12) 
);
defparam n1084_s13.INIT=8'h35;
  LUT3 n1082_s13 (
    .F(n1082_19),
    .I0(read_PP_10_3),
    .I1(n133_3),
    .I2(read_PP_0_12) 
);
defparam n1082_s13.INIT=8'h35;
  LUT3 n1080_s13 (
    .F(n1080_19),
    .I0(read_PP_11_3),
    .I1(n132_3),
    .I2(read_PP_0_12) 
);
defparam n1080_s13.INIT=8'h35;
  LUT3 n1078_s13 (
    .F(n1078_19),
    .I0(read_PP_12_3),
    .I1(n131_3),
    .I2(read_PP_0_12) 
);
defparam n1078_s13.INIT=8'h35;
  LUT3 n1076_s13 (
    .F(n1076_19),
    .I0(read_PP_13_3),
    .I1(n130_3),
    .I2(read_PP_0_12) 
);
defparam n1076_s13.INIT=8'h35;
  LUT3 n1074_s13 (
    .F(n1074_19),
    .I0(read_PP_14_3),
    .I1(n129_3),
    .I2(read_PP_0_12) 
);
defparam n1074_s13.INIT=8'h35;
  LUT3 n1072_s13 (
    .F(n1072_19),
    .I0(read_PP_15_3),
    .I1(n128_3),
    .I2(read_PP_0_12) 
);
defparam n1072_s13.INIT=8'h35;
  LUT4 address_PP_22_s8 (
    .F(address_PP_22_12),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(com_start),
    .I3(next_step) 
);
defparam address_PP_22_s8.INIT=16'h1000;
  LUT4 en_write_PP_s9 (
    .F(en_write_PP_13),
    .I0(n791_6),
    .I1(en_write_PP_25),
    .I2(en_write_PP_26),
    .I3(n794_6) 
);
defparam en_write_PP_s9.INIT=16'h0660;
  LUT4 en_write_PP_s10 (
    .F(en_write_PP_14),
    .I0(n789_6),
    .I1(n785_7),
    .I2(en_write_PP_27),
    .I3(en_write_PP_28) 
);
defparam en_write_PP_s10.INIT=16'h7080;
  LUT4 en_write_PP_s11 (
    .F(en_write_PP_15),
    .I0(en_write_PP_29),
    .I1(address_PP[17]),
    .I2(address_acq[17]),
    .I3(n789_6) 
);
defparam en_write_PP_s11.INIT=16'h2882;
  LUT4 en_write_PP_s12 (
    .F(en_write_PP_16),
    .I0(n789_6),
    .I1(n786_6),
    .I2(en_write_PP_30),
    .I3(en_write_PP_31) 
);
defparam en_write_PP_s12.INIT=16'h0708;
  LUT4 en_write_PP_s13 (
    .F(en_write_PP_17),
    .I0(en_write_PP_32),
    .I1(address_acq[7]),
    .I2(n799_6),
    .I3(address_PP[7]) 
);
defparam en_write_PP_s13.INIT=16'hD73D;
  LUT4 en_write_PP_s14 (
    .F(en_write_PP_18),
    .I0(n793_6),
    .I1(en_write_PP_33),
    .I2(rst_PP_8),
    .I3(en_write_PP_34) 
);
defparam en_write_PP_s14.INIT=16'h6000;
  LUT4 en_write_PP_s15 (
    .F(en_write_PP_19),
    .I0(en_write_PP_35),
    .I1(address_PP[3]),
    .I2(i[2]),
    .I3(n803_6) 
);
defparam en_write_PP_s15.INIT=16'h2882;
  LUT3 en_write_PP_s16 (
    .F(en_write_PP_20),
    .I0(address_PP[14]),
    .I1(address_acq[14]),
    .I2(n792_6) 
);
defparam en_write_PP_s16.INIT=8'h96;
  LUT4 en_write_PP_s17 (
    .F(en_write_PP_21),
    .I0(address_acq[21]),
    .I1(n789_6),
    .I2(n785_7),
    .I3(en_write_PP_36) 
);
defparam en_write_PP_s17.INIT=16'h7F80;
  LUT4 en_write_PP_s18 (
    .F(en_write_PP_22),
    .I0(address_acq[17]),
    .I1(n789_6),
    .I2(en_write_PP_37),
    .I3(en_write_PP_38) 
);
defparam en_write_PP_s18.INIT=16'hF87F;
  LUT4 en_write_PP_s19 (
    .F(en_write_PP_23),
    .I0(en_write_PP_39),
    .I1(address_PP[16]),
    .I2(address_acq[16]),
    .I3(n790_6) 
);
defparam en_write_PP_s19.INIT=16'h2882;
  LUT4 en_write_PP_s20 (
    .F(en_write_PP_24),
    .I0(en_write_PP_40),
    .I1(address_PP[11]),
    .I2(address_acq[11]),
    .I3(n795_6) 
);
defparam en_write_PP_s20.INIT=16'h2882;
  LUT4 n1064_s21 (
    .F(n1064_25),
    .I0(prev_ended),
    .I1(ended),
    .I2(fifo_empty),
    .I3(com_start) 
);
defparam n1064_s21.INIT=16'hBB0F;
  LUT4 n1064_s22 (
    .F(n1064_26),
    .I0(write_clk_PP),
    .I1(read_pointer_7_11),
    .I2(n1035_5),
    .I3(en_write_PP) 
);
defparam n1064_s22.INIT=16'h1000;
  LUT4 n1070_s21 (
    .F(n1070_25),
    .I0(n1070_27),
    .I1(read[8]),
    .I2(n1070_28),
    .I3(process[0]) 
);
defparam n1070_s21.INIT=16'h007F;
  LUT3 n1070_s22 (
    .F(n1070_26),
    .I0(rst_PP),
    .I1(n1637_16),
    .I2(stop_PP_Z) 
);
defparam n1070_s22.INIT=8'h10;
  LUT4 n1350_s14 (
    .F(n1350_19),
    .I0(address_PP[19]),
    .I1(address_PP[20]),
    .I2(address_PP[21]),
    .I3(n1352_17) 
);
defparam n1350_s14.INIT=16'h8000;
  LUT4 n1352_s12 (
    .F(n1352_17),
    .I0(address_PP[16]),
    .I1(address_PP[17]),
    .I2(address_PP[18]),
    .I3(n1362_17) 
);
defparam n1352_s12.INIT=16'h8000;
  LUT3 n1362_s11 (
    .F(n1362_16),
    .I0(address_PP[11]),
    .I1(address_PP[12]),
    .I2(address_PP[13]) 
);
defparam n1362_s11.INIT=8'h80;
  LUT2 n1362_s12 (
    .F(n1362_17),
    .I0(address_PP[14]),
    .I1(address_PP[15]) 
);
defparam n1362_s12.INIT=4'h8;
  LUT3 n1366_s12 (
    .F(n1366_17),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(n1362_16) 
);
defparam n1366_s12.INIT=8'h80;
  LUT4 n1366_s13 (
    .F(n1366_18),
    .I0(address_PP[4]),
    .I1(address_PP[5]),
    .I2(address_PP[6]),
    .I3(n1382_16) 
);
defparam n1366_s13.INIT=16'h8000;
  LUT2 n1372_s12 (
    .F(n1372_17),
    .I0(address_PP[9]),
    .I1(address_PP[10]) 
);
defparam n1372_s12.INIT=4'h8;
  LUT3 n1382_s11 (
    .F(n1382_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]) 
);
defparam n1382_s11.INIT=8'h80;
  LUT3 n648_s5 (
    .F(n648_9),
    .I0(samples_after_Z[11]),
    .I1(samples_after_Z[12]),
    .I2(samples_after_Z[13]) 
);
defparam n648_s5.INIT=8'h01;
  LUT4 n648_s6 (
    .F(n648_10),
    .I0(samples_after_Z[2]),
    .I1(samples_after_Z[3]),
    .I2(samples_after_Z[4]),
    .I3(samples_after_Z[5]) 
);
defparam n648_s6.INIT=16'h0001;
  LUT4 n648_s7 (
    .F(n648_11),
    .I0(samples_after_Z[6]),
    .I1(samples_after_Z[7]),
    .I2(samples_after_Z[8]),
    .I3(samples_after_Z[9]) 
);
defparam n648_s7.INIT=16'h0001;
  LUT3 n648_s8 (
    .F(n648_12),
    .I0(samples_after_Z[17]),
    .I1(samples_after_Z[20]),
    .I2(samples_after_Z[21]) 
);
defparam n648_s8.INIT=8'h01;
  LUT4 n797_s3 (
    .F(n797_7),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(address_acq[6]),
    .I3(address_acq[5]) 
);
defparam n797_s3.INIT=16'h8000;
  LUT4 n793_s3 (
    .F(n793_7),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(address_acq[10]),
    .I3(address_acq[9]) 
);
defparam n793_s3.INIT=16'h8000;
  LUT2 n791_s3 (
    .F(n791_7),
    .I0(address_acq[14]),
    .I1(address_acq[13]) 
);
defparam n791_s3.INIT=4'h8;
  LUT3 n790_s3 (
    .F(n790_7),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(address_acq[13]) 
);
defparam n790_s3.INIT=8'h80;
  LUT4 n789_s3 (
    .F(n789_7),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]),
    .I3(address_acq[13]) 
);
defparam n789_s3.INIT=16'h8000;
  LUT4 n785_s3 (
    .F(n785_7),
    .I0(address_acq[20]),
    .I1(address_acq[19]),
    .I2(address_acq[18]),
    .I3(address_acq[17]) 
);
defparam n785_s3.INIT=16'h8000;
  LUT2 en_write_PP_s21 (
    .F(en_write_PP_25),
    .I0(address_PP[15]),
    .I1(address_acq[15]) 
);
defparam en_write_PP_s21.INIT=4'h9;
  LUT2 en_write_PP_s22 (
    .F(en_write_PP_26),
    .I0(address_PP[12]),
    .I1(address_acq[12]) 
);
defparam en_write_PP_s22.INIT=4'h9;
  LUT4 en_write_PP_s23 (
    .F(en_write_PP_27),
    .I0(n801_6),
    .I1(n797_7),
    .I2(address_PP[9]),
    .I3(address_acq[9]) 
);
defparam en_write_PP_s23.INIT=16'h7887;
  LUT2 en_write_PP_s24 (
    .F(en_write_PP_28),
    .I0(address_PP[21]),
    .I1(address_acq[21]) 
);
defparam en_write_PP_s24.INIT=4'h9;
  LUT3 en_write_PP_s25 (
    .F(en_write_PP_29),
    .I0(address_PP[5]),
    .I1(address_acq[5]),
    .I2(n801_6) 
);
defparam en_write_PP_s25.INIT=8'h69;
  LUT4 en_write_PP_s26 (
    .F(en_write_PP_30),
    .I0(address_acq[6]),
    .I1(address_acq[5]),
    .I2(n801_6),
    .I3(en_write_PP_41) 
);
defparam en_write_PP_s26.INIT=16'h8000;
  LUT2 en_write_PP_s27 (
    .F(en_write_PP_31),
    .I0(address_PP[20]),
    .I1(address_acq[20]) 
);
defparam en_write_PP_s27.INIT=4'h9;
  LUT2 en_write_PP_s28 (
    .F(en_write_PP_32),
    .I0(address_PP[8]),
    .I1(address_acq[8]) 
);
defparam en_write_PP_s28.INIT=4'h9;
  LUT2 en_write_PP_s29 (
    .F(en_write_PP_33),
    .I0(address_PP[13]),
    .I1(address_acq[13]) 
);
defparam en_write_PP_s29.INIT=4'h9;
  LUT4 en_write_PP_s30 (
    .F(en_write_PP_34),
    .I0(bypass),
    .I1(en_write_PP_42),
    .I2(address_PP_22_12),
    .I3(en_write_PP) 
);
defparam en_write_PP_s30.INIT=16'h1000;
  LUT4 en_write_PP_s31 (
    .F(en_write_PP_35),
    .I0(address_acq[5]),
    .I1(n801_6),
    .I2(address_PP[6]),
    .I3(address_acq[6]) 
);
defparam en_write_PP_s31.INIT=16'h7887;
  LUT2 en_write_PP_s32 (
    .F(en_write_PP_36),
    .I0(address_PP[22]),
    .I1(address_acq[22]) 
);
defparam en_write_PP_s32.INIT=4'h9;
  LUT2 en_write_PP_s33 (
    .F(en_write_PP_37),
    .I0(address_PP[18]),
    .I1(address_acq[18]) 
);
defparam en_write_PP_s33.INIT=4'h6;
  LUT4 en_write_PP_s34 (
    .F(en_write_PP_38),
    .I0(address_acq[18]),
    .I1(address_PP[18]),
    .I2(address_PP[19]),
    .I3(address_acq[19]) 
);
defparam en_write_PP_s34.INIT=16'hB44B;
  LUT4 en_write_PP_s35 (
    .F(en_write_PP_39),
    .I0(address_acq[9]),
    .I1(n801_6),
    .I2(n797_7),
    .I3(en_write_PP_43) 
);
defparam en_write_PP_s35.INIT=16'h7F80;
  LUT4 en_write_PP_s36 (
    .F(en_write_PP_40),
    .I0(i[2]),
    .I1(n803_6),
    .I2(address_PP[4]),
    .I3(address_acq[4]) 
);
defparam en_write_PP_s36.INIT=16'h7887;
  LUT4 n1070_s23 (
    .F(n1070_27),
    .I0(read[10]),
    .I1(read[9]),
    .I2(read[11]),
    .I3(n1070_29) 
);
defparam n1070_s23.INIT=16'h4000;
  LUT4 n1070_s24 (
    .F(n1070_28),
    .I0(read[4]),
    .I1(read[5]),
    .I2(n1070_30),
    .I3(n1070_31) 
);
defparam n1070_s24.INIT=16'h1000;
  LUT3 en_write_PP_s37 (
    .F(en_write_PP_41),
    .I0(address_PP[8]),
    .I1(address_acq[8]),
    .I2(address_acq[7]) 
);
defparam en_write_PP_s37.INIT=8'h90;
  LUT4 en_write_PP_s38 (
    .F(en_write_PP_42),
    .I0(address_PP[2]),
    .I1(i[1]),
    .I2(i[0]),
    .I3(address_PP[1]) 
);
defparam en_write_PP_s38.INIT=16'hF69F;
  LUT2 en_write_PP_s39 (
    .F(en_write_PP_43),
    .I0(address_PP[10]),
    .I1(address_acq[10]) 
);
defparam en_write_PP_s39.INIT=4'h9;
  LUT4 n1070_s25 (
    .F(n1070_29),
    .I0(read[12]),
    .I1(read[14]),
    .I2(read[13]),
    .I3(read[15]) 
);
defparam n1070_s25.INIT=16'h1000;
  LUT2 n1070_s26 (
    .F(n1070_30),
    .I0(read[6]),
    .I1(read[7]) 
);
defparam n1070_s26.INIT=4'h8;
  LUT4 n1070_s27 (
    .F(n1070_31),
    .I0(read[1]),
    .I1(read[0]),
    .I2(read[2]),
    .I3(read[3]) 
);
defparam n1070_s27.INIT=16'h4000;
  LUT4 en_read_PP_s6 (
    .F(en_read_PP_11),
    .I0(en_read_PP),
    .I1(read_pointer_7_11),
    .I2(en_write_PP),
    .I3(n1035_5) 
);
defparam en_read_PP_s6.INIT=16'h4500;
  LUT3 n770_s4 (
    .F(n770_9),
    .I0(i[12]),
    .I1(i[10]),
    .I2(i[11]) 
);
defparam n770_s4.INIT=8'h80;
  LUT4 n785_s4 (
    .F(n785_9),
    .I0(address_acq[21]),
    .I1(n789_6),
    .I2(n785_7),
    .I3(n1057_13) 
);
defparam n785_s4.INIT=16'h6A00;
  LUT4 n794_s3 (
    .F(n794_8),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(n795_6),
    .I3(n1057_13) 
);
defparam n794_s3.INIT=16'h6A00;
  LUT4 n797_s4 (
    .F(n797_9),
    .I0(address_acq[9]),
    .I1(n801_6),
    .I2(n797_7),
    .I3(n1057_13) 
);
defparam n797_s4.INIT=16'h6A00;
  LUT3 n1350_s15 (
    .F(n1350_21),
    .I0(n1637_16),
    .I1(en_write_PP),
    .I2(address_PP_22_12) 
);
defparam n1350_s15.INIT=8'h40;
  LUT4 n766_s3 (
    .F(n766_8),
    .I0(i[15]),
    .I1(i[16]),
    .I2(i[13]),
    .I3(i[14]) 
);
defparam n766_s3.INIT=16'h8000;
  LUT3 n767_s3 (
    .F(n767_8),
    .I0(i[15]),
    .I1(i[13]),
    .I2(i[14]) 
);
defparam n767_s3.INIT=8'h80;
  LUT4 n1395_s10 (
    .F(n1395_15),
    .I0(n1057_13),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam n1395_s10.INIT=16'h8000;
  LUT4 n1360_s12 (
    .F(n1360_18),
    .I0(address_PP[16]),
    .I1(n1362_16),
    .I2(address_PP[14]),
    .I3(address_PP[15]) 
);
defparam n1360_s12.INIT=16'h8000;
  LUT4 n1358_s12 (
    .F(n1358_18),
    .I0(address_PP[16]),
    .I1(address_PP[17]),
    .I2(address_PP[14]),
    .I3(address_PP[15]) 
);
defparam n1358_s12.INIT=16'h8000;
  LUT4 n1386_s11 (
    .F(n1386_17),
    .I0(address_PP[4]),
    .I1(address_PP[2]),
    .I2(address_PP[3]),
    .I3(address_PP[1]) 
);
defparam n1386_s11.INIT=16'h9555;
  LUT4 n803_s3 (
    .F(n803_8),
    .I0(i[2]),
    .I1(i[1]),
    .I2(i[0]),
    .I3(n1057_13) 
);
defparam n803_s3.INIT=16'h6A00;
  LUT4 n773_s3 (
    .F(n773_8),
    .I0(i[8]),
    .I1(i[9]),
    .I2(i[7]),
    .I3(n776_6) 
);
defparam n773_s3.INIT=16'h8000;
  LUT4 n775_s3 (
    .F(n775_8),
    .I0(i[8]),
    .I1(i[7]),
    .I2(n776_6),
    .I3(n1057_13) 
);
defparam n775_s3.INIT=16'h6A00;
  LUT4 uart_start_s4 (
    .F(uart_start_9),
    .I0(n2317_5),
    .I1(rst_PP),
    .I2(stop_PP_Z),
    .I3(uart_start_7) 
);
defparam uart_start_s4.INIT=16'h0200;
  LUT4 n971_s2 (
    .F(n971_6),
    .I0(send_uart),
    .I1(n2317_5),
    .I2(rst_PP),
    .I3(stop_PP_Z) 
);
defparam n971_s2.INIT=16'h0008;
  LUT3 n1036_s2 (
    .F(n1036_6),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n2317_5) 
);
defparam n1036_s2.INIT=8'hE0;
  LUT4 n1035_s3 (
    .F(n1035_7),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(en_write_PP),
    .I3(n2317_5) 
);
defparam n1035_s3.INIT=16'hEF00;
  LUT4 n326_s8 (
    .F(n326_14),
    .I0(fifo_out[0]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n326_s8.INIT=16'h000B;
  LUT4 n322_s8 (
    .F(n322_14),
    .I0(fifo_out[2]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n322_s8.INIT=16'h000B;
  LUT4 n320_s8 (
    .F(n320_14),
    .I0(fifo_out[3]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n320_s8.INIT=16'h000B;
  LUT4 n314_s8 (
    .F(n314_14),
    .I0(fifo_out[6]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n314_s8.INIT=16'h000B;
  LUT4 n312_s8 (
    .F(n312_14),
    .I0(fifo_out[7]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n312_s8.INIT=16'h000B;
  LUT4 n310_s8 (
    .F(n310_14),
    .I0(fifo_out[8]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n310_s8.INIT=16'h000B;
  LUT4 n308_s8 (
    .F(n308_14),
    .I0(fifo_out[9]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n308_s8.INIT=16'h000B;
  LUT4 n304_s8 (
    .F(n304_14),
    .I0(fifo_out[11]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n304_s8.INIT=16'h000B;
  LUT4 n242_s2 (
    .F(n242_6),
    .I0(process[1]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(n1637_16) 
);
defparam n242_s2.INIT=16'h10FF;
  LUT3 address_PP_22_s9 (
    .F(address_PP_22_14),
    .I0(qpi_on_Z),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam address_PP_22_s9.INIT=8'h20;
  LUT3 n1636_s8 (
    .F(n1636_18),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n1636_s8.INIT=8'h51;
  LUT3 n1057_s5 (
    .F(n1057_11),
    .I0(n1636_18),
    .I1(n1057_13),
    .I2(n1615_5) 
);
defparam n1057_s5.INIT=8'hDC;
  LUT3 n1057_s6 (
    .F(n1057_13),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n1057_s6.INIT=8'h10;
  LUT3 n1637_s8 (
    .F(n1637_14),
    .I0(n1637_16),
    .I1(n1636_18),
    .I2(n1632_5) 
);
defparam n1637_s8.INIT=8'hA8;
  LUT3 n1637_s9 (
    .F(n1637_16),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n1637_s9.INIT=8'hBF;
  LUT4 n1397_s10 (
    .F(n1397_15),
    .I0(n1637_16),
    .I1(en_read_PP),
    .I2(en_read_PP_11),
    .I3(rst_PP_8) 
);
defparam n1397_s10.INIT=16'h54CC;
  LUT4 n604_s2 (
    .F(n604_8),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I2(i_minus_i_pivot_20_3),
    .I3(n1057_13) 
);
defparam n604_s2.INIT=16'h6900;
  LUT4 n626_s2 (
    .F(n626_7),
    .I0(i_pivot[21]),
    .I1(n1057_13),
    .I2(samples_after_Z[21]),
    .I3(n573_3) 
);
defparam n626_s2.INIT=16'h8448;
  LUT3 n248_s11 (
    .F(n248_20),
    .I0(process[0]),
    .I1(process[1]),
    .I2(n242_6) 
);
defparam n248_s11.INIT=8'hF1;
  LUT4 n241_s6 (
    .F(n241_15),
    .I0(process[0]),
    .I1(process[1]),
    .I2(read_write[0]),
    .I3(n242_6) 
);
defparam n241_s6.INIT=16'h11F1;
  LUT4 n241_s7 (
    .F(n241_17),
    .I0(process[0]),
    .I1(process[1]),
    .I2(n1637_16),
    .I3(n1614_5) 
);
defparam n241_s7.INIT=16'hF010;
  LUT4 n2317_s1 (
    .F(n2317_5),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]),
    .I3(qpi_on_Z) 
);
defparam n2317_s1.INIT=16'h4000;
  LUT4 n1350_s16 (
    .F(n1350_23),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]),
    .I3(address_PP_22_9) 
);
defparam n1350_s16.INIT=16'h1000;
  LUT4 n805_s2 (
    .F(n805_7),
    .I0(i[0]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n805_s2.INIT=16'h0100;
  LUT4 n382_s3 (
    .F(n382_8),
    .I0(buttons_pressed[0]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n382_s3.INIT=16'h0100;
  LUT4 n435_s2 (
    .F(n435_7),
    .I0(i[21]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n435_s2.INIT=16'h0200;
  LUT4 n436_s2 (
    .F(n436_7),
    .I0(i[20]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n436_s2.INIT=16'h0200;
  LUT4 n437_s2 (
    .F(n437_7),
    .I0(i[19]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n437_s2.INIT=16'h0200;
  LUT4 n438_s2 (
    .F(n438_7),
    .I0(i[18]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n438_s2.INIT=16'h0200;
  LUT4 n439_s2 (
    .F(n439_7),
    .I0(i[17]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n439_s2.INIT=16'h0200;
  LUT4 n440_s2 (
    .F(n440_7),
    .I0(i[16]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n440_s2.INIT=16'h0200;
  LUT4 n441_s2 (
    .F(n441_7),
    .I0(i[15]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n441_s2.INIT=16'h0200;
  LUT4 n442_s2 (
    .F(n442_7),
    .I0(i[14]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n442_s2.INIT=16'h0200;
  LUT4 n443_s2 (
    .F(n443_7),
    .I0(i[13]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n443_s2.INIT=16'h0200;
  LUT4 n444_s2 (
    .F(n444_7),
    .I0(i[12]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n444_s2.INIT=16'h0200;
  LUT4 n445_s2 (
    .F(n445_7),
    .I0(i[11]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n445_s2.INIT=16'h0200;
  LUT4 n446_s2 (
    .F(n446_7),
    .I0(i[10]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n446_s2.INIT=16'h0200;
  LUT4 n447_s2 (
    .F(n447_7),
    .I0(i[9]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n447_s2.INIT=16'h0200;
  LUT4 n448_s2 (
    .F(n448_7),
    .I0(i[8]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n448_s2.INIT=16'h0200;
  LUT4 n449_s2 (
    .F(n449_7),
    .I0(i[7]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n449_s2.INIT=16'h0200;
  LUT4 n450_s2 (
    .F(n450_7),
    .I0(i[6]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n450_s2.INIT=16'h0200;
  LUT4 n451_s2 (
    .F(n451_7),
    .I0(i[5]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n451_s2.INIT=16'h0200;
  LUT4 n452_s2 (
    .F(n452_7),
    .I0(i[4]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n452_s2.INIT=16'h0200;
  LUT4 n453_s2 (
    .F(n453_7),
    .I0(i[3]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n453_s2.INIT=16'h0200;
  LUT4 n454_s2 (
    .F(n454_7),
    .I0(i[2]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n454_s2.INIT=16'h0200;
  LUT4 n455_s2 (
    .F(n455_7),
    .I0(i[1]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n455_s2.INIT=16'h0200;
  LUT4 n456_s2 (
    .F(n456_7),
    .I0(i[0]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n456_s2.INIT=16'h0200;
  LUT4 n605_s2 (
    .F(n605_7),
    .I0(i_minus_i_pivot[20]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n605_s2.INIT=16'h0200;
  LUT4 n606_s2 (
    .F(n606_7),
    .I0(i_minus_i_pivot[19]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n606_s2.INIT=16'h0200;
  LUT4 n607_s2 (
    .F(n607_7),
    .I0(i_minus_i_pivot[18]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n607_s2.INIT=16'h0200;
  LUT4 n608_s2 (
    .F(n608_7),
    .I0(i_minus_i_pivot[17]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n608_s2.INIT=16'h0200;
  LUT4 n609_s2 (
    .F(n609_7),
    .I0(i_minus_i_pivot[16]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n609_s2.INIT=16'h0200;
  LUT4 n610_s2 (
    .F(n610_7),
    .I0(i_minus_i_pivot[15]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n610_s2.INIT=16'h0200;
  LUT4 n611_s2 (
    .F(n611_7),
    .I0(i_minus_i_pivot[14]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n611_s2.INIT=16'h0200;
  LUT4 n612_s2 (
    .F(n612_7),
    .I0(i_minus_i_pivot[13]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n612_s2.INIT=16'h0200;
  LUT4 n613_s2 (
    .F(n613_7),
    .I0(i_minus_i_pivot[12]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n613_s2.INIT=16'h0200;
  LUT4 n614_s2 (
    .F(n614_7),
    .I0(i_minus_i_pivot[11]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n614_s2.INIT=16'h0200;
  LUT4 n615_s2 (
    .F(n615_7),
    .I0(i_minus_i_pivot[10]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n615_s2.INIT=16'h0200;
  LUT4 n616_s2 (
    .F(n616_7),
    .I0(i_minus_i_pivot[9]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n616_s2.INIT=16'h0200;
  LUT4 n617_s2 (
    .F(n617_7),
    .I0(i_minus_i_pivot[8]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n617_s2.INIT=16'h0200;
  LUT4 n618_s2 (
    .F(n618_7),
    .I0(i_minus_i_pivot[7]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n618_s2.INIT=16'h0200;
  LUT4 n619_s2 (
    .F(n619_7),
    .I0(i_minus_i_pivot[6]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n619_s2.INIT=16'h0200;
  LUT4 n620_s2 (
    .F(n620_7),
    .I0(i_minus_i_pivot[5]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n620_s2.INIT=16'h0200;
  LUT4 n621_s2 (
    .F(n621_7),
    .I0(i_minus_i_pivot[4]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n621_s2.INIT=16'h0200;
  LUT4 n622_s2 (
    .F(n622_7),
    .I0(i_minus_i_pivot[3]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n622_s2.INIT=16'h0200;
  LUT4 n623_s2 (
    .F(n623_7),
    .I0(i_minus_i_pivot[2]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n623_s2.INIT=16'h0200;
  LUT4 n624_s2 (
    .F(n624_7),
    .I0(i_minus_i_pivot[1]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n624_s2.INIT=16'h0200;
  LUT4 n625_s2 (
    .F(n625_7),
    .I0(i_minus_i_pivot[0]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n625_s2.INIT=16'h0200;
  LUT4 n627_s2 (
    .F(n627_7),
    .I0(n573_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n627_s2.INIT=16'h0200;
  LUT4 n628_s2 (
    .F(n628_7),
    .I0(n574_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n628_s2.INIT=16'h0200;
  LUT4 n629_s2 (
    .F(n629_7),
    .I0(n575_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n629_s2.INIT=16'h0200;
  LUT4 n630_s2 (
    .F(n630_7),
    .I0(n576_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n630_s2.INIT=16'h0200;
  LUT4 n631_s2 (
    .F(n631_7),
    .I0(n577_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n631_s2.INIT=16'h0200;
  LUT4 n632_s2 (
    .F(n632_7),
    .I0(n578_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n632_s2.INIT=16'h0200;
  LUT4 n633_s2 (
    .F(n633_7),
    .I0(n579_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n633_s2.INIT=16'h0200;
  LUT4 n634_s2 (
    .F(n634_7),
    .I0(n580_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n634_s2.INIT=16'h0200;
  LUT4 n635_s2 (
    .F(n635_7),
    .I0(n581_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n635_s2.INIT=16'h0200;
  LUT4 n636_s2 (
    .F(n636_7),
    .I0(n582_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n636_s2.INIT=16'h0200;
  LUT4 n637_s2 (
    .F(n637_7),
    .I0(n583_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n637_s2.INIT=16'h0200;
  LUT4 n638_s2 (
    .F(n638_7),
    .I0(n584_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n638_s2.INIT=16'h0200;
  LUT4 n639_s2 (
    .F(n639_7),
    .I0(n585_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n639_s2.INIT=16'h0200;
  LUT4 n640_s2 (
    .F(n640_7),
    .I0(n586_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n640_s2.INIT=16'h0200;
  LUT4 n641_s2 (
    .F(n641_7),
    .I0(n587_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n641_s2.INIT=16'h0200;
  LUT4 n642_s2 (
    .F(n642_7),
    .I0(n588_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n642_s2.INIT=16'h0200;
  LUT4 n643_s2 (
    .F(n643_7),
    .I0(n589_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n643_s2.INIT=16'h0200;
  LUT4 n644_s2 (
    .F(n644_7),
    .I0(n590_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n644_s2.INIT=16'h0200;
  LUT4 n645_s2 (
    .F(n645_7),
    .I0(n591_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n645_s2.INIT=16'h0200;
  LUT4 n646_s2 (
    .F(n646_7),
    .I0(n592_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n646_s2.INIT=16'h0200;
  LUT4 n647_s2 (
    .F(n647_7),
    .I0(n593_2),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n647_s2.INIT=16'h0200;
  LUT4 n324_s7 (
    .F(n324_12),
    .I0(fifo_out[1]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n324_s7.INIT=16'h0200;
  LUT4 n318_s7 (
    .F(n318_12),
    .I0(fifo_out[4]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n318_s7.INIT=16'h0200;
  LUT4 n316_s7 (
    .F(n316_12),
    .I0(fifo_out[5]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n316_s7.INIT=16'h0200;
  LUT4 n306_s7 (
    .F(n306_12),
    .I0(fifo_out[10]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n306_s7.INIT=16'h0200;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n231_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFR next_step_s0 (
    .Q(next_step),
    .D(endcommand_4),
    .CLK(clk_PSRAM),
    .RESET(next_step_7) 
);
defparam next_step_s0.INIT=1'b0;
  DFFE n1618_s0 (
    .Q(n1618_3),
    .D(n304_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1619_s0 (
    .Q(n1619_3),
    .D(n306_12),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1620_s0 (
    .Q(n1620_3),
    .D(n308_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1621_s0 (
    .Q(n1621_3),
    .D(n310_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1622_s0 (
    .Q(n1622_3),
    .D(n312_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1623_s0 (
    .Q(n1623_3),
    .D(n314_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1624_s0 (
    .Q(n1624_3),
    .D(n316_12),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1625_s0 (
    .Q(n1625_3),
    .D(n318_12),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1626_s0 (
    .Q(n1626_3),
    .D(n320_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1627_s0 (
    .Q(n1627_3),
    .D(n322_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1628_s0 (
    .Q(n1628_3),
    .D(n324_12),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE n1629_s0 (
    .Q(n1629_3),
    .D(n326_14),
    .CLK(clk_PSRAM),
    .CE(n1636_18) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1064_21),
    .CLK(clk_PSRAM),
    .CE(com_start_7) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE process_2_s0 (
    .Q(process[2]),
    .D(n1068_19),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_2_s0.INIT=1'b0;
  DFFE process_1_s0 (
    .Q(process[1]),
    .D(n1069_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_1_s0.INIT=1'b0;
  DFFE process_0_s0 (
    .Q(process[0]),
    .D(n1070_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_0_s0.INIT=1'b0;
  DFFE read_15_s0 (
    .Q(read[15]),
    .D(n1072_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_15_s0.INIT=1'b0;
  DFFE read_14_s0 (
    .Q(read[14]),
    .D(n1074_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_14_s0.INIT=1'b0;
  DFFE read_13_s0 (
    .Q(read[13]),
    .D(n1076_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_13_s0.INIT=1'b0;
  DFFE read_12_s0 (
    .Q(read[12]),
    .D(n1078_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_12_s0.INIT=1'b0;
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(n1080_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(n1082_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(n1084_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(n1086_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(n1088_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(n1090_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(n1092_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(n1094_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(n1096_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(n1098_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(n1100_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(n1102_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_0_s0.INIT=1'b0;
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n762_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n763_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n764_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n765_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n766_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n767_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n768_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n769_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n770_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n771_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n772_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n773_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n774_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n775_8),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n776_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n777_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n778_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n779_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n780_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n803_8),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n804_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n805_7),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n784_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n785_9),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n786_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n787_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n788_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n789_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n790_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n791_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n792_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n793_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n794_8),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n795_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n796_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n797_9),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n798_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n799_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE address_acq_6_s0 (
    .Q(address_acq[6]),
    .D(n800_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_6_s0.INIT=1'b0;
  DFFE address_acq_5_s0 (
    .Q(address_acq[5]),
    .D(n801_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_5_s0.INIT=1'b0;
  DFFE address_acq_4_s0 (
    .Q(address_acq[4]),
    .D(n802_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_4_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n381_5),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n382_8),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n435_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n436_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n437_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n438_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n439_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n440_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n441_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n442_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n443_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n444_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n445_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n446_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n447_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n448_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n449_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n450_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n451_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n452_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n453_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n454_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n455_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n456_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(n1057_13),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n651_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n648_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n649_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n650_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n604_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n605_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n606_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n607_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n608_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n609_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n610_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n611_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n612_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n613_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n614_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n615_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n616_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n617_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n618_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n619_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n620_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n621_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n622_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n623_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n624_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n625_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n626_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n627_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n628_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n629_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n630_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n631_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n632_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n633_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n634_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n635_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n636_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n637_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n638_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n639_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n640_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n641_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n642_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n643_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n644_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n645_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n646_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n647_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1055_5),
    .CLK(clk_PSRAM),
    .CE(bypass_8) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(n1055_5),
    .CLK(clk_PSRAM),
    .CE(burst_mode_8) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1350_15),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1352_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1354_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1356_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1358_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1360_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1362_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1364_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1366_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1368_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1370_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1372_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1374_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1376_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1378_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1380_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1382_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1384_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1386_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1388_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1390_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1392_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE en_write_PP_s0 (
    .Q(en_write_PP),
    .D(n1395_15),
    .CLK(clk_PSRAM),
    .CE(en_write_PP_8) 
);
  DFFE rst_PP_s0 (
    .Q(rst_PP),
    .D(n1057_13),
    .CLK(clk_PSRAM),
    .CE(rst_PP_8) 
);
  DFFRE write_clk_PP_s0 (
    .Q(write_clk_PP),
    .D(n824_3),
    .CLK(clk_PSRAM),
    .CE(n2317_5),
    .RESET(n1035_7) 
);
  DFFRE read_clk_PP_s0 (
    .Q(read_clk_PP),
    .D(n968_5),
    .CLK(clk_PSRAM),
    .CE(n2317_5),
    .RESET(n1036_6) 
);
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(n2317_5) 
);
  DFFRE send_uart_s0 (
    .Q(send_uart),
    .D(read_cmp_Z),
    .CLK(clk_PSRAM),
    .CE(n2317_5),
    .RESET(n1036_6) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFSE uart_start_s0 (
    .Q(uart_start),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(uart_start_9),
    .SET(n971_6) 
);
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n229_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1108_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1106_16),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1104_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(n242_6),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n248_14),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n250_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n252_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n254_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n256_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n258_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n260_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n262_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n264_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n266_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n268_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n270_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n272_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n274_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n276_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n278_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n280_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n282_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n284_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n286_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n288_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n290_13),
    .CLK(clk_PSRAM),
    .CE(n248_20) 
);
defparam address_1_s1.INIT=1'b0;
  DFF n1614_s1 (
    .Q(n1614_5),
    .D(n241_17),
    .CLK(clk_PSRAM) 
);
defparam n1614_s1.INIT=1'b0;
  DFF n1615_s1 (
    .Q(n1615_5),
    .D(n1057_11),
    .CLK(clk_PSRAM) 
);
defparam n1615_s1.INIT=1'b0;
  DFF n1632_s1 (
    .Q(n1632_5),
    .D(n1637_14),
    .CLK(clk_PSRAM) 
);
defparam n1632_s1.INIT=1'b0;
  DFF en_read_PP_s7 (
    .Q(en_read_PP),
    .D(n1397_15),
    .CLK(clk_PSRAM) 
);
defparam en_read_PP_s7.INIT=1'b0;
  DFF read_write_0_s2 (
    .Q(read_write[0]),
    .D(n241_15),
    .CLK(clk_PSRAM) 
);
defparam read_write_0_s2.INIT=1'b0;
  ALU n596_s44 (
    .SUM(n596_45_SUM),
    .COUT(n596_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n596_s44.ALU_MODE=1;
  ALU n596_s45 (
    .SUM(n596_46_SUM),
    .COUT(n596_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n596_48) 
);
defparam n596_s45.ALU_MODE=1;
  ALU n596_s46 (
    .SUM(n596_47_SUM),
    .COUT(n596_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n596_50) 
);
defparam n596_s46.ALU_MODE=1;
  ALU n596_s47 (
    .SUM(n596_48_SUM),
    .COUT(n596_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n596_52) 
);
defparam n596_s47.ALU_MODE=1;
  ALU n596_s48 (
    .SUM(n596_49_SUM),
    .COUT(n596_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n596_54) 
);
defparam n596_s48.ALU_MODE=1;
  ALU n596_s49 (
    .SUM(n596_50_SUM),
    .COUT(n596_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n596_56) 
);
defparam n596_s49.ALU_MODE=1;
  ALU n596_s50 (
    .SUM(n596_51_SUM),
    .COUT(n596_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n596_58) 
);
defparam n596_s50.ALU_MODE=1;
  ALU n596_s51 (
    .SUM(n596_52_SUM),
    .COUT(n596_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n596_60) 
);
defparam n596_s51.ALU_MODE=1;
  ALU n596_s52 (
    .SUM(n596_53_SUM),
    .COUT(n596_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n596_62) 
);
defparam n596_s52.ALU_MODE=1;
  ALU n596_s53 (
    .SUM(n596_54_SUM),
    .COUT(n596_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n596_64) 
);
defparam n596_s53.ALU_MODE=1;
  ALU n596_s54 (
    .SUM(n596_55_SUM),
    .COUT(n596_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n596_66) 
);
defparam n596_s54.ALU_MODE=1;
  ALU n596_s55 (
    .SUM(n596_56_SUM),
    .COUT(n596_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n596_68) 
);
defparam n596_s55.ALU_MODE=1;
  ALU n596_s56 (
    .SUM(n596_57_SUM),
    .COUT(n596_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n596_70) 
);
defparam n596_s56.ALU_MODE=1;
  ALU n596_s57 (
    .SUM(n596_58_SUM),
    .COUT(n596_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n596_72) 
);
defparam n596_s57.ALU_MODE=1;
  ALU n596_s58 (
    .SUM(n596_59_SUM),
    .COUT(n596_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n596_74) 
);
defparam n596_s58.ALU_MODE=1;
  ALU n596_s59 (
    .SUM(n596_60_SUM),
    .COUT(n596_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n596_76) 
);
defparam n596_s59.ALU_MODE=1;
  ALU n596_s60 (
    .SUM(n596_61_SUM),
    .COUT(n596_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n596_78) 
);
defparam n596_s60.ALU_MODE=1;
  ALU n596_s61 (
    .SUM(n596_62_SUM),
    .COUT(n596_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n596_80) 
);
defparam n596_s61.ALU_MODE=1;
  ALU n596_s62 (
    .SUM(n596_63_SUM),
    .COUT(n596_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n596_82) 
);
defparam n596_s62.ALU_MODE=1;
  ALU n596_s63 (
    .SUM(n596_64_SUM),
    .COUT(n596_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n596_84) 
);
defparam n596_s63.ALU_MODE=1;
  ALU n596_s64 (
    .SUM(n596_65_SUM),
    .COUT(n596_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n596_86) 
);
defparam n596_s64.ALU_MODE=1;
  ALU n597_s44 (
    .SUM(n597_45_SUM),
    .COUT(n597_48),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n597_s44.ALU_MODE=1;
  ALU n597_s45 (
    .SUM(n597_46_SUM),
    .COUT(n597_50),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n597_48) 
);
defparam n597_s45.ALU_MODE=1;
  ALU n597_s46 (
    .SUM(n597_47_SUM),
    .COUT(n597_52),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n597_50) 
);
defparam n597_s46.ALU_MODE=1;
  ALU n597_s47 (
    .SUM(n597_48_SUM),
    .COUT(n597_54),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n597_52) 
);
defparam n597_s47.ALU_MODE=1;
  ALU n597_s48 (
    .SUM(n597_49_SUM),
    .COUT(n597_56),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n597_54) 
);
defparam n597_s48.ALU_MODE=1;
  ALU n597_s49 (
    .SUM(n597_50_SUM),
    .COUT(n597_58),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n597_56) 
);
defparam n597_s49.ALU_MODE=1;
  ALU n597_s50 (
    .SUM(n597_51_SUM),
    .COUT(n597_60),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n597_58) 
);
defparam n597_s50.ALU_MODE=1;
  ALU n597_s51 (
    .SUM(n597_52_SUM),
    .COUT(n597_62),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n597_60) 
);
defparam n597_s51.ALU_MODE=1;
  ALU n597_s52 (
    .SUM(n597_53_SUM),
    .COUT(n597_64),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n597_62) 
);
defparam n597_s52.ALU_MODE=1;
  ALU n597_s53 (
    .SUM(n597_54_SUM),
    .COUT(n597_66),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n597_64) 
);
defparam n597_s53.ALU_MODE=1;
  ALU n597_s54 (
    .SUM(n597_55_SUM),
    .COUT(n597_68),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n597_66) 
);
defparam n597_s54.ALU_MODE=1;
  ALU n597_s55 (
    .SUM(n597_56_SUM),
    .COUT(n597_70),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n597_68) 
);
defparam n597_s55.ALU_MODE=1;
  ALU n597_s56 (
    .SUM(n597_57_SUM),
    .COUT(n597_72),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n597_70) 
);
defparam n597_s56.ALU_MODE=1;
  ALU n597_s57 (
    .SUM(n597_58_SUM),
    .COUT(n597_74),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n597_72) 
);
defparam n597_s57.ALU_MODE=1;
  ALU n597_s58 (
    .SUM(n597_59_SUM),
    .COUT(n597_76),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n597_74) 
);
defparam n597_s58.ALU_MODE=1;
  ALU n597_s59 (
    .SUM(n597_60_SUM),
    .COUT(n597_78),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n597_76) 
);
defparam n597_s59.ALU_MODE=1;
  ALU n597_s60 (
    .SUM(n597_61_SUM),
    .COUT(n597_80),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n597_78) 
);
defparam n597_s60.ALU_MODE=1;
  ALU n597_s61 (
    .SUM(n597_62_SUM),
    .COUT(n597_82),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n597_80) 
);
defparam n597_s61.ALU_MODE=1;
  ALU n597_s62 (
    .SUM(n597_63_SUM),
    .COUT(n597_84),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n597_82) 
);
defparam n597_s62.ALU_MODE=1;
  ALU n597_s63 (
    .SUM(n597_64_SUM),
    .COUT(n597_86),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n597_84) 
);
defparam n597_s63.ALU_MODE=1;
  ALU n597_s64 (
    .SUM(n597_65_SUM),
    .COUT(n597_88),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n597_86) 
);
defparam n597_s64.ALU_MODE=1;
  ALU n597_s65 (
    .SUM(n597_66_SUM),
    .COUT(n597_90),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n597_88) 
);
defparam n597_s65.ALU_MODE=1;
  ALU n599_s44 (
    .SUM(n599_45_SUM),
    .COUT(n599_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n599_s44.ALU_MODE=1;
  ALU n599_s45 (
    .SUM(n599_46_SUM),
    .COUT(n599_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n599_48) 
);
defparam n599_s45.ALU_MODE=1;
  ALU n599_s46 (
    .SUM(n599_47_SUM),
    .COUT(n599_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n599_50) 
);
defparam n599_s46.ALU_MODE=1;
  ALU n599_s47 (
    .SUM(n599_48_SUM),
    .COUT(n599_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n599_52) 
);
defparam n599_s47.ALU_MODE=1;
  ALU n599_s48 (
    .SUM(n599_49_SUM),
    .COUT(n599_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n599_54) 
);
defparam n599_s48.ALU_MODE=1;
  ALU n599_s49 (
    .SUM(n599_50_SUM),
    .COUT(n599_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n599_56) 
);
defparam n599_s49.ALU_MODE=1;
  ALU n599_s50 (
    .SUM(n599_51_SUM),
    .COUT(n599_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n599_58) 
);
defparam n599_s50.ALU_MODE=1;
  ALU n599_s51 (
    .SUM(n599_52_SUM),
    .COUT(n599_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n599_60) 
);
defparam n599_s51.ALU_MODE=1;
  ALU n599_s52 (
    .SUM(n599_53_SUM),
    .COUT(n599_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n599_62) 
);
defparam n599_s52.ALU_MODE=1;
  ALU n599_s53 (
    .SUM(n599_54_SUM),
    .COUT(n599_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n599_64) 
);
defparam n599_s53.ALU_MODE=1;
  ALU n599_s54 (
    .SUM(n599_55_SUM),
    .COUT(n599_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n599_66) 
);
defparam n599_s54.ALU_MODE=1;
  ALU n599_s55 (
    .SUM(n599_56_SUM),
    .COUT(n599_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n599_68) 
);
defparam n599_s55.ALU_MODE=1;
  ALU n599_s56 (
    .SUM(n599_57_SUM),
    .COUT(n599_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n599_70) 
);
defparam n599_s56.ALU_MODE=1;
  ALU n599_s57 (
    .SUM(n599_58_SUM),
    .COUT(n599_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n599_72) 
);
defparam n599_s57.ALU_MODE=1;
  ALU n599_s58 (
    .SUM(n599_59_SUM),
    .COUT(n599_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n599_74) 
);
defparam n599_s58.ALU_MODE=1;
  ALU n599_s59 (
    .SUM(n599_60_SUM),
    .COUT(n599_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n599_76) 
);
defparam n599_s59.ALU_MODE=1;
  ALU n599_s60 (
    .SUM(n599_61_SUM),
    .COUT(n599_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n599_78) 
);
defparam n599_s60.ALU_MODE=1;
  ALU n599_s61 (
    .SUM(n599_62_SUM),
    .COUT(n599_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n599_80) 
);
defparam n599_s61.ALU_MODE=1;
  ALU n599_s62 (
    .SUM(n599_63_SUM),
    .COUT(n599_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n599_82) 
);
defparam n599_s62.ALU_MODE=1;
  ALU n599_s63 (
    .SUM(n599_64_SUM),
    .COUT(n599_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n599_84) 
);
defparam n599_s63.ALU_MODE=1;
  ALU n599_s64 (
    .SUM(n599_65_SUM),
    .COUT(n599_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n599_86) 
);
defparam n599_s64.ALU_MODE=1;
  ALU n599_s65 (
    .SUM(n599_66_SUM),
    .COUT(n599_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n599_88) 
);
defparam n599_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(i[0]),
    .I1(samples_before_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(i[1]),
    .I1(samples_before_Z[1]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(i[2]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n431_s (
    .SUM(n431_2),
    .COUT(n431_3),
    .I0(i[3]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n432_3) 
);
defparam n431_s.ALU_MODE=1;
  ALU n430_s (
    .SUM(n430_2),
    .COUT(n430_3),
    .I0(i[4]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n431_3) 
);
defparam n430_s.ALU_MODE=1;
  ALU n429_s (
    .SUM(n429_2),
    .COUT(n429_3),
    .I0(i[5]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n430_3) 
);
defparam n429_s.ALU_MODE=1;
  ALU n428_s (
    .SUM(n428_2),
    .COUT(n428_3),
    .I0(i[6]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n429_3) 
);
defparam n428_s.ALU_MODE=1;
  ALU n427_s (
    .SUM(n427_2),
    .COUT(n427_3),
    .I0(i[7]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n428_3) 
);
defparam n427_s.ALU_MODE=1;
  ALU n426_s (
    .SUM(n426_2),
    .COUT(n426_3),
    .I0(i[8]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n427_3) 
);
defparam n426_s.ALU_MODE=1;
  ALU n425_s (
    .SUM(n425_2),
    .COUT(n425_3),
    .I0(i[9]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n426_3) 
);
defparam n425_s.ALU_MODE=1;
  ALU n424_s (
    .SUM(n424_2),
    .COUT(n424_3),
    .I0(i[10]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n425_3) 
);
defparam n424_s.ALU_MODE=1;
  ALU n423_s (
    .SUM(n423_2),
    .COUT(n423_3),
    .I0(i[11]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n424_3) 
);
defparam n423_s.ALU_MODE=1;
  ALU n422_s (
    .SUM(n422_2),
    .COUT(n422_3),
    .I0(i[12]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n423_3) 
);
defparam n422_s.ALU_MODE=1;
  ALU n421_s (
    .SUM(n421_2),
    .COUT(n421_3),
    .I0(i[13]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n422_3) 
);
defparam n421_s.ALU_MODE=1;
  ALU n420_s (
    .SUM(n420_2),
    .COUT(n420_3),
    .I0(i[14]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n421_3) 
);
defparam n420_s.ALU_MODE=1;
  ALU n419_s (
    .SUM(n419_2),
    .COUT(n419_3),
    .I0(i[15]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n420_3) 
);
defparam n419_s.ALU_MODE=1;
  ALU n418_s (
    .SUM(n418_2),
    .COUT(n418_3),
    .I0(i[16]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n419_3) 
);
defparam n418_s.ALU_MODE=1;
  ALU n417_s (
    .SUM(n417_2),
    .COUT(n417_3),
    .I0(i[17]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n418_3) 
);
defparam n417_s.ALU_MODE=1;
  ALU n416_s (
    .SUM(n416_2),
    .COUT(n416_3),
    .I0(i[18]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n417_3) 
);
defparam n416_s.ALU_MODE=1;
  ALU n415_s (
    .SUM(n415_2),
    .COUT(n415_3),
    .I0(i[19]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n416_3) 
);
defparam n415_s.ALU_MODE=1;
  ALU n414_s (
    .SUM(n414_2),
    .COUT(n414_3),
    .I0(i[20]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n415_3) 
);
defparam n414_s.ALU_MODE=1;
  ALU n413_s (
    .SUM(n413_2),
    .COUT(n413_0_COUT),
    .I0(i[21]),
    .I1(samples_before_Z[21]),
    .I3(GND),
    .CIN(n414_3) 
);
defparam n413_s.ALU_MODE=1;
  ALU n593_s (
    .SUM(n593_2),
    .COUT(n593_3),
    .I0(samples_after_Z[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n593_s.ALU_MODE=0;
  ALU n592_s (
    .SUM(n592_2),
    .COUT(n592_3),
    .I0(samples_after_Z[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n593_3) 
);
defparam n592_s.ALU_MODE=0;
  ALU n591_s (
    .SUM(n591_2),
    .COUT(n591_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n592_3) 
);
defparam n591_s.ALU_MODE=0;
  ALU n590_s (
    .SUM(n590_2),
    .COUT(n590_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n591_3) 
);
defparam n590_s.ALU_MODE=0;
  ALU n589_s (
    .SUM(n589_2),
    .COUT(n589_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n590_3) 
);
defparam n589_s.ALU_MODE=0;
  ALU n588_s (
    .SUM(n588_2),
    .COUT(n588_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n589_3) 
);
defparam n588_s.ALU_MODE=0;
  ALU n587_s (
    .SUM(n587_2),
    .COUT(n587_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n588_3) 
);
defparam n587_s.ALU_MODE=0;
  ALU n586_s (
    .SUM(n586_2),
    .COUT(n586_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n587_3) 
);
defparam n586_s.ALU_MODE=0;
  ALU n585_s (
    .SUM(n585_2),
    .COUT(n585_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n586_3) 
);
defparam n585_s.ALU_MODE=0;
  ALU n584_s (
    .SUM(n584_2),
    .COUT(n584_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n585_3) 
);
defparam n584_s.ALU_MODE=0;
  ALU n583_s (
    .SUM(n583_2),
    .COUT(n583_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n584_3) 
);
defparam n583_s.ALU_MODE=0;
  ALU n582_s (
    .SUM(n582_2),
    .COUT(n582_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n583_3) 
);
defparam n582_s.ALU_MODE=0;
  ALU n581_s (
    .SUM(n581_2),
    .COUT(n581_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n582_3) 
);
defparam n581_s.ALU_MODE=0;
  ALU n580_s (
    .SUM(n580_2),
    .COUT(n580_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n581_3) 
);
defparam n580_s.ALU_MODE=0;
  ALU n579_s (
    .SUM(n579_2),
    .COUT(n579_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n580_3) 
);
defparam n579_s.ALU_MODE=0;
  ALU n578_s (
    .SUM(n578_2),
    .COUT(n578_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n579_3) 
);
defparam n578_s.ALU_MODE=0;
  ALU n577_s (
    .SUM(n577_2),
    .COUT(n577_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n578_3) 
);
defparam n577_s.ALU_MODE=0;
  ALU n576_s (
    .SUM(n576_2),
    .COUT(n576_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n577_3) 
);
defparam n576_s.ALU_MODE=0;
  ALU n575_s (
    .SUM(n575_2),
    .COUT(n575_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n576_3) 
);
defparam n575_s.ALU_MODE=0;
  ALU n574_s (
    .SUM(n574_2),
    .COUT(n574_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n575_3) 
);
defparam n574_s.ALU_MODE=0;
  ALU n573_s (
    .SUM(n573_2),
    .COUT(n573_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n574_3) 
);
defparam n573_s.ALU_MODE=0;
  INV n231_s2 (
    .O(n231_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV next_step_s3 (
    .O(next_step_7),
    .I(ended) 
);
  INV n229_s2 (
    .O(n229_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll_27_to_84 clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .next_step_7(next_step_7),
    .quad_start_mcu(quad_start_mcu),
    .burst_mode(burst_mode),
    .fifo_empty(fifo_empty),
    .address(address[22:1]),
    .data_in_0(data_in[0]),
    .data_in_1(data_in[1]),
    .data_in_2(data_in[2]),
    .data_in_3(data_in[3]),
    .data_in_4(data_in[4]),
    .data_in_5(data_in[5]),
    .data_in_6(data_in[6]),
    .data_in_7(data_in[7]),
    .data_in_8(data_in[8]),
    .data_in_9(data_in[9]),
    .data_in_10(data_in[10]),
    .data_in_11(data_in[11]),
    .data_in_14(data_in[14]),
    .data_in_15(data_in[15]),
    .mem_sio_in(mem_sio_in[3:0]),
    .read_write(read_write[1:0]),
    .qpi_on_Z(qpi_on_Z),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .fifo_rd_Z(fifo_rd_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .n26_5(n26_5),
    .n25_5(n25_5),
    .n24_5(n24_5),
    .n23_5(n23_5),
    .mem_sio_0_12(mem_sio_0_12),
    .endcommand_4(endcommand_4),
    .data_out_Z(data_out_Z[15:0])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[15:0]),
    .flag_debug_Z(flag_debug_Z),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .samples_after_Z(samples_after_Z[21:0]),
    .samples_before_Z(samples_before_Z[21:0])
);
  ping_pong_buffer PP_post_process (
    .write_clk_PP(write_clk_PP),
    .clk_PSRAM(clk_PSRAM),
    .rst_PP(rst_PP),
    .read_clk_PP(read_clk_PP),
    .en_read_PP(en_read_PP),
    .en_write_PP(en_write_PP),
    .data_out_Z(data_out_Z[15:0]),
    .stop_PP_Z(stop_PP_Z),
    .read_cmp_Z(read_cmp_Z),
    .read_PP_0_4(read_PP_0_4),
    .read_PP_1_3(read_PP_1_3),
    .read_PP_2_3(read_PP_2_3),
    .read_PP_3_3(read_PP_3_3),
    .read_PP_4_3(read_PP_4_3),
    .read_PP_5_3(read_PP_5_3),
    .read_PP_6_3(read_PP_6_3),
    .read_PP_7_3(read_PP_7_3),
    .read_PP_8_3(read_PP_8_3),
    .read_PP_9_3(read_PP_9_3),
    .read_PP_10_3(read_PP_10_3),
    .read_PP_11_3(read_PP_11_3),
    .read_PP_12_3(read_PP_12_3),
    .read_PP_13_3(read_PP_13_3),
    .read_PP_14_3(read_PP_14_3),
    .read_PP_15_3(read_PP_15_3),
    .read_PP_0_12(read_PP_0_12),
    .n128_3(n128_3),
    .n129_3(n129_3),
    .n130_3(n130_3),
    .n131_3(n131_3),
    .n132_3(n132_3),
    .n133_3(n133_3),
    .n134_3(n134_3),
    .n135_3(n135_3),
    .n136_3(n136_3),
    .n137_3(n137_3),
    .n138_3(n138_3),
    .n139_3(n139_3),
    .n140_3(n140_3),
    .n141_3(n141_3),
    .n142_3(n142_3),
    .n143_3(n143_3),
    .n521_4(n521_4),
    .read_pointer_7_11(read_pointer_7_11)
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .stop_acquisition(stop_acquisition),
    .adc_out_d(adc_out_d[11:0]),
    .process(process[2:0]),
    .fifo_wr_d(fifo_wr_d),
    .adc_clk_d(adc_clk_d),
    .adc_data_Z(adc_data_Z[11:0])
);
  fifo_adc fifo_inst (
    .clk_PSRAM(clk_PSRAM),
    .fifo_wr_d(fifo_wr_d),
    .fifo_rd_Z(fifo_rd_Z),
    .adc_data_Z(adc_data_Z[11:0]),
    .fifo_empty(fifo_empty),
    .fifo_out(fifo_out[11:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
