============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 01:26:19 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(94)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 16 trigger nets, 16 data nets.
KIT-1004 : Chipwatcher code = 0001001001010100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1629/13 useful/useless nets, 922/4 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1442/4 useful/useless nets, 1223/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1426/16 useful/useless nets, 1211/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 274 better
SYN-1014 : Optimize round 2
SYN-1032 : 1260/15 useful/useless nets, 1045/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1272/84 useful/useless nets, 1071/21 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 114 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 14 instances.
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1608/10 useful/useless nets, 1407/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5806, tnet num: 1608, tinst num: 1406, tnode num: 7385, tedge num: 8854.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1608 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 149 (3.77), #lev = 7 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.80), #lev = 7 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 147 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 243 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 101 adder to BLE ...
SYN-4008 : Packed 101 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.204082s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (94.7%)

RUN-1004 : used memory is 142 MB, reserved memory is 110 MB, peak memory is 156 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (151 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 943 instances
RUN-0007 : 364 luts, 415 seqs, 79 mslices, 46 lslices, 19 pads, 15 brams, 0 dsps
RUN-1001 : There are total 1157 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 662 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     218     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     188     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 941 instances, 364 luts, 415 seqs, 125 slices, 18 macros(125 instances: 79 mslices 46 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4809, tnet num: 1155, tinst num: 941, tnode num: 6391, tedge num: 8009.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.189658s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (65.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 287278
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 941.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 164317, overlap = 33.75
PHY-3002 : Step(2): len = 98070.6, overlap = 33.75
PHY-3002 : Step(3): len = 70255.5, overlap = 33.75
PHY-3002 : Step(4): len = 50088, overlap = 33.75
PHY-3002 : Step(5): len = 40334.6, overlap = 33.75
PHY-3002 : Step(6): len = 36225.5, overlap = 33.75
PHY-3002 : Step(7): len = 29585.4, overlap = 33.75
PHY-3002 : Step(8): len = 26913.4, overlap = 33.75
PHY-3002 : Step(9): len = 25409.5, overlap = 33.75
PHY-3002 : Step(10): len = 23557.1, overlap = 33.75
PHY-3002 : Step(11): len = 21430.7, overlap = 34.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.89775e-06
PHY-3002 : Step(12): len = 22748.6, overlap = 24.8125
PHY-3002 : Step(13): len = 22998.3, overlap = 22.5625
PHY-3002 : Step(14): len = 21770.3, overlap = 20.6875
PHY-3002 : Step(15): len = 21367.3, overlap = 29.6875
PHY-3002 : Step(16): len = 20996.5, overlap = 30.0312
PHY-3002 : Step(17): len = 20957.5, overlap = 30.0312
PHY-3002 : Step(18): len = 20930.4, overlap = 30.0312
PHY-3002 : Step(19): len = 20796.3, overlap = 30.0312
PHY-3002 : Step(20): len = 20695.8, overlap = 30.0312
PHY-3002 : Step(21): len = 20336, overlap = 30.1562
PHY-3002 : Step(22): len = 20336, overlap = 30.1562
PHY-3002 : Step(23): len = 20077.2, overlap = 30.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.79551e-06
PHY-3002 : Step(24): len = 20175.7, overlap = 21.1562
PHY-3002 : Step(25): len = 20168.4, overlap = 21.1562
PHY-3002 : Step(26): len = 20244.5, overlap = 21.1562
PHY-3002 : Step(27): len = 20270.6, overlap = 23.4062
PHY-3002 : Step(28): len = 20106, overlap = 23.4062
PHY-3002 : Step(29): len = 20073.3, overlap = 23.5
PHY-3002 : Step(30): len = 20048.6, overlap = 23.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.9591e-05
PHY-3002 : Step(31): len = 20183.2, overlap = 23.5
PHY-3002 : Step(32): len = 20199.6, overlap = 23.5
PHY-3002 : Step(33): len = 20199.6, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025316s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(34): len = 22556.2, overlap = 12.625
PHY-3002 : Step(35): len = 22556.2, overlap = 12.625
PHY-3002 : Step(36): len = 20935.1, overlap = 11.375
PHY-3002 : Step(37): len = 20692.6, overlap = 12.0938
PHY-3002 : Step(38): len = 20692.6, overlap = 12.0938
PHY-3002 : Step(39): len = 20556.9, overlap = 14.4375
PHY-3002 : Step(40): len = 20556.9, overlap = 14.4375
PHY-3002 : Step(41): len = 20366.8, overlap = 14.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00256233
PHY-3002 : Step(42): len = 20258.5, overlap = 11.625
PHY-3002 : Step(43): len = 20258.5, overlap = 11.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.94498e-05
PHY-3002 : Step(44): len = 21569.6, overlap = 30.6562
PHY-3002 : Step(45): len = 21569.6, overlap = 30.6562
PHY-3002 : Step(46): len = 20931, overlap = 32.5
PHY-3002 : Step(47): len = 20931, overlap = 32.5
PHY-3002 : Step(48): len = 21167.2, overlap = 30.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.88996e-05
PHY-3002 : Step(49): len = 21662.1, overlap = 30.3125
PHY-3002 : Step(50): len = 21760.6, overlap = 30.2812
PHY-3002 : Step(51): len = 21786.9, overlap = 28.5312
PHY-3002 : Step(52): len = 21879.4, overlap = 27.5938
PHY-3002 : Step(53): len = 21885.3, overlap = 31.9688
PHY-3002 : Step(54): len = 21885.3, overlap = 31.9688
PHY-3002 : Step(55): len = 21437.1, overlap = 29.5312
PHY-3002 : Step(56): len = 21437.1, overlap = 29.5312
PHY-3002 : Step(57): len = 21131.9, overlap = 30.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.77992e-05
PHY-3002 : Step(58): len = 21294.9, overlap = 30.5
PHY-3002 : Step(59): len = 21294.9, overlap = 30.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000155598
PHY-3002 : Step(60): len = 21416.4, overlap = 26.7812
PHY-3002 : Step(61): len = 21416.4, overlap = 26.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4809, tnet num: 1155, tinst num: 941, tnode num: 6391, tedge num: 8009.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 53.59 peak overflow 3.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1157.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26584, over cnt = 112(0%), over = 398, worst = 16
PHY-1001 : End global iterations;  0.075679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.6%)

PHY-1001 : Congestion index: top1 = 28.38, top5 = 14.26, top10 = 8.52, top15 = 5.92.
PHY-1001 : End incremental global routing;  0.152752s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031369s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.203018s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (61.6%)

OPT-1001 : Current memory(MB): used = 194, reserve = 159, peak = 194.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 724/1157.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26584, over cnt = 112(0%), over = 398, worst = 16
PHY-1002 : len = 30120, over cnt = 68(0%), over = 113, worst = 7
PHY-1002 : len = 31192, over cnt = 16(0%), over = 24, worst = 5
PHY-1002 : len = 31552, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 31744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114336s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.3%)

PHY-1001 : Congestion index: top1 = 28.34, top5 = 15.68, top10 = 9.67, top15 = 6.77.
OPT-1001 : End congestion update;  0.173943s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024877s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.198963s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (55.0%)

OPT-1001 : Current memory(MB): used = 195, reserve = 161, peak = 195.
OPT-1001 : End physical optimization;  0.591627s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (63.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 364 LUT to BLE ...
SYN-4008 : Packed 364 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 232 remaining SEQ's ...
SYN-4005 : Packed 112 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 120 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 484/778 primitive instances ...
PHY-3001 : End packing;  0.038838s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 434 instances
RUN-1001 : 198 mslices, 197 lslices, 19 pads, 15 brams, 0 dsps
RUN-1001 : There are total 975 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 475 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 432 instances, 395 slices, 18 macros(125 instances: 79 mslices 46 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 21756.8, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4063, tnet num: 973, tinst num: 432, tnode num: 5212, tedge num: 7057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.211329s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63321e-05
PHY-3002 : Step(62): len = 21190.2, overlap = 38
PHY-3002 : Step(63): len = 21292.8, overlap = 37.75
PHY-3002 : Step(64): len = 21306.8, overlap = 37.75
PHY-3002 : Step(65): len = 21067.8, overlap = 36.5
PHY-3002 : Step(66): len = 21087.7, overlap = 37.5
PHY-3002 : Step(67): len = 20972.9, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.26642e-05
PHY-3002 : Step(68): len = 21095.7, overlap = 37.75
PHY-3002 : Step(69): len = 21095.7, overlap = 37.75
PHY-3002 : Step(70): len = 21078.9, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.53284e-05
PHY-3002 : Step(71): len = 21757.8, overlap = 33.25
PHY-3002 : Step(72): len = 21757.8, overlap = 33.25
PHY-3002 : Step(73): len = 21684.8, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.137946s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (11.3%)

PHY-3001 : Trial Legalized: Len = 31316
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000550779
PHY-3002 : Step(74): len = 26808.4, overlap = 8.5
PHY-3002 : Step(75): len = 25602.2, overlap = 11.25
PHY-3002 : Step(76): len = 24467.9, overlap = 14.75
PHY-3002 : Step(77): len = 23953.9, overlap = 16.5
PHY-3002 : Step(78): len = 23224.7, overlap = 18.5
PHY-3002 : Step(79): len = 23206, overlap = 18.5
PHY-3002 : Step(80): len = 23269.5, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00110156
PHY-3002 : Step(81): len = 23320.8, overlap = 18.5
PHY-3002 : Step(82): len = 23295.3, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00220311
PHY-3002 : Step(83): len = 23233.4, overlap = 18.5
PHY-3002 : Step(84): len = 23233.4, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005674s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27733.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 27783.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4063, tnet num: 973, tinst num: 432, tnode num: 5212, tedge num: 7057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 46/975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35096, over cnt = 85(0%), over = 133, worst = 5
PHY-1002 : len = 35624, over cnt = 43(0%), over = 59, worst = 5
PHY-1002 : len = 36304, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 36352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.167698s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (46.6%)

PHY-1001 : Congestion index: top1 = 24.98, top5 = 17.07, top10 = 11.36, top15 = 8.06.
PHY-1001 : End incremental global routing;  0.237591s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (46.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030350s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.286652s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (54.5%)

OPT-1001 : Current memory(MB): used = 198, reserve = 164, peak = 198.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 830/975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013958s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.9%)

PHY-1001 : Congestion index: top1 = 24.98, top5 = 17.07, top10 = 11.36, top15 = 8.06.
OPT-1001 : End congestion update;  0.073111s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019642s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.092867s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.0%)

OPT-1001 : Current memory(MB): used = 199, reserve = 165, peak = 199.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021420s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 830/975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013891s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.5%)

PHY-1001 : Congestion index: top1 = 24.98, top5 = 17.07, top10 = 11.36, top15 = 8.06.
PHY-1001 : End incremental global routing;  0.074362s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 830/975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014941s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (209.2%)

PHY-1001 : Congestion index: top1 = 24.98, top5 = 17.07, top10 = 11.36, top15 = 8.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021471s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.810610s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (79.0%)

RUN-1003 : finish command "place" in  4.990421s wall, 1.906250s user + 0.453125s system = 2.359375s CPU (47.3%)

RUN-1004 : used memory is 186 MB, reserved memory is 152 MB, peak memory is 199 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 434 instances
RUN-1001 : 198 mslices, 197 lslices, 19 pads, 15 brams, 0 dsps
RUN-1001 : There are total 975 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 475 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4063, tnet num: 973, tinst num: 432, tnode num: 5212, tedge num: 7057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 198 mslices, 197 lslices, 19 pads, 15 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34632, over cnt = 91(0%), over = 144, worst = 5
PHY-1002 : len = 35256, over cnt = 49(0%), over = 67, worst = 5
PHY-1002 : len = 35984, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 36040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151970s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.6%)

PHY-1001 : Congestion index: top1 = 24.98, top5 = 17.04, top10 = 11.26, top15 = 7.96.
PHY-1001 : End global routing;  0.215468s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 221, reserve = 187, peak = 237.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 485, reserve = 456, peak = 485.
PHY-1001 : End build detailed router design. 4.130661s wall, 3.765625s user + 0.046875s system = 3.812500s CPU (92.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 15600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.616956s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (95.7%)

PHY-1001 : Current memory(MB): used = 517, reserve = 489, peak = 517.
PHY-1001 : End phase 1; 1.629303s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (94.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Patch 572 net; 1.244259s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (95.4%)

PHY-1022 : len = 69968, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 518, reserve = 490, peak = 518.
PHY-1001 : End initial routed; 1.528077s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (90.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/838(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.243520s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.7%)

PHY-1001 : Current memory(MB): used = 522, reserve = 493, peak = 522.
PHY-1001 : End phase 2; 1.771759s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 69968, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010338s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 70016, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.068323s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 70056, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.036055s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (43.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 70072, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.022614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/838(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.242032s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.105432s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

PHY-1001 : Current memory(MB): used = 531, reserve = 503, peak = 531.
PHY-1001 : End phase 3; 0.628967s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (77.0%)

PHY-1003 : Routed, final wirelength = 70072
PHY-1001 : Current memory(MB): used = 532, reserve = 503, peak = 532.
PHY-1001 : End export database. 0.014315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.433446s wall, 7.656250s user + 0.078125s system = 7.734375s CPU (91.7%)

RUN-1003 : finish command "route" in  8.939020s wall, 7.984375s user + 0.125000s system = 8.109375s CPU (90.7%)

RUN-1004 : used memory is 485 MB, reserved memory is 455 MB, peak memory is 532 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      627   out of  19600    3.20%
#reg                      443   out of  19600    2.26%
#le                       747
  #lut only               304   out of    747   40.70%
  #reg only               120   out of    747   16.06%
  #lut&reg                323   out of    747   43.24%
#dsp                        0   out of     29    0.00%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 179
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             83
#3        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |747    |502     |125     |443     |15      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |17      |0       |0       |
|  fifo_list                         |fifo_ctrl      |49     |23      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |46     |20      |16      |30      |0       |0       |
|  rx                                |uart_rx        |60     |54      |6       |37      |0       |0       |
|  tx                                |uart_tx        |58     |37      |8       |39      |0       |0       |
|  type                              |type_choice    |142    |134     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |411    |233     |81      |243     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |411    |233     |81      |243     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |150    |68      |0       |149     |0       |0       |
|        reg_inst                    |register       |147    |65      |0       |146     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |261    |165     |81      |94      |0       |0       |
|        bus_inst                    |bus_top        |47     |27      |16      |16      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |44     |24      |16      |13      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       456   
    #2          2       220   
    #3          3       126   
    #4          4        40   
    #5        5-10       63   
    #6        11-50      34   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.94            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 432
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 975, pip num: 8114
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 666 valid insts, and 23386 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100101110001001001010100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.642716s wall, 5.531250s user + 0.078125s system = 5.609375s CPU (341.5%)

RUN-1004 : used memory is 491 MB, reserved memory is 464 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_012619.log"
