      
BLOG_GitHub_Verilog_RISC-V_20230903.txt      
      
Verilog RISC-V  
  
  
----------------------------------------  
  
updated  
last : 2023-09-03_18:14(UTC+8)  
prev : 2023-09-03_18:14(UTC+8)  
  
----------------------------------------  
  
用Verilog搭出RISC-V架构单周期CPU  
  https://blog.csdn.net/paticita/article/details/119508499  
  
优秀的 Verilog/FPGA开源项目介绍（三十六）-RISC-V（新增一）  
  https://cloud.tencent.com/developer/article/2216854  
  
計算機組織與結構 & RISCV 資源整理  
  https://hackmd.io/@accomdemy/BJprQ8Xjc/https%3A%2F%2Fhackmd.io%2F%40accomdemy%2Fr1pNfeBdq  
  
  
  
  
  
----------------------------------------  
  
  
----------------------------------------  
  
  
----------------------------------------  
  
  
----------------------------------------  
  
  
----------------------------------------  
End of File.  
