

================================================================
== Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_77_3'
================================================================
* Date:           Mon Dec  5 17:17:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.449 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_3  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.6>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_V_0 = alloca i32 1"   --->   Operation 7 'alloca' 'v_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln77_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln77"   --->   Operation 8 'read' 'select_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%read_in_real_V_2_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %read_in_real_V_2"   --->   Operation 9 'read' 'read_in_real_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%op2_assign_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %op2_assign"   --->   Operation 10 'read' 'op2_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln1827_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln1827_1"   --->   Operation 11 'read' 'or_ln1827_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln70_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln70_cast"   --->   Operation 12 'read' 'select_ln70_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln77_cast = sext i3 %select_ln77_read"   --->   Operation 13 'sext' 'select_ln77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln70_cast_cast = sext i2 %select_ln70_cast_read"   --->   Operation 14 'sext' 'select_ln70_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %select_ln70_cast_cast, i4 %v_V_0"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 2, i4 %i_V"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_V_3 = load i4 %i_V"   --->   Operation 18 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln592 = zext i4 %i_V_3"   --->   Operation 19 'zext' 'zext_ln592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (10.6ns)   --->   "%conv_i_i = uitodp i32 %zext_ln592"   --->   Operation 20 'uitodp' 'conv_i_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 21 [1/2] (10.6ns)   --->   "%conv_i_i = uitodp i32 %zext_ln592"   --->   Operation 21 'uitodp' 'conv_i_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.4>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln1827 = bitcast i64 %conv_i_i"   --->   Operation 23 'bitcast' 'bitcast_ln1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1827, i32 52, i32 62"   --->   Operation 24 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1827 = trunc i64 %bitcast_ln1827"   --->   Operation 25 'trunc' 'trunc_ln1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.94ns)   --->   "%icmp_ln1827 = icmp_ne  i11 %tmp_7, i11 2047"   --->   Operation 26 'icmp' 'icmp_ln1827' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%icmp_ln1827_1 = icmp_eq  i52 %trunc_ln1827, i52 0"   --->   Operation 27 'icmp' 'icmp_ln1827_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln1827_1)   --->   "%or_ln1827 = or i1 %icmp_ln1827_1, i1 %icmp_ln1827"   --->   Operation 28 'or' 'or_ln1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (11.7ns)   --->   "%tmp_s = fcmp_olt  i64 %conv_i_i, i64 %op2_assign_read"   --->   Operation 29 'dcmp' 'tmp_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln1827_1)   --->   "%and_ln1827 = and i1 %tmp_s, i1 %or_ln1827_1_read"   --->   Operation 30 'and' 'and_ln1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln1827_1 = and i1 %and_ln1827, i1 %or_ln1827"   --->   Operation 31 'and' 'and_ln1827_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln1827_1, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.exitStub, void %_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333" [../deQAM.cpp:77]   --->   Operation 32 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v_V_0_load = load i4 %v_V_0"   --->   Operation 33 'load' 'v_V_0_load' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln702 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 34 'specloopname' 'specloopname_ln702' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %i_V_3, i15 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1549 = zext i19 %shl_ln"   --->   Operation 36 'zext' 'zext_ln1549' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.06ns)   --->   "%icmp_ln1549 = icmp_slt  i22 %read_in_real_V_2_read, i22 %zext_ln1549"   --->   Operation 37 'icmp' 'icmp_ln1549' <Predicate = (and_ln1827_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 38 'xor' 'xor_ln1549' <Predicate = (and_ln1827_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln70 = add i4 %v_V_0_load, i4 %select_ln77_cast"   --->   Operation 39 'add' 'add_ln70' <Predicate = (and_ln1827_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %xor_ln1549, i4 %add_ln70, i4 %v_V_0_load" [../deQAM.cpp:78]   --->   Operation 40 'select' 'select_ln78' <Predicate = (and_ln1827_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%i_V_4 = add i4 %i_V_3, i4 2"   --->   Operation 41 'add' 'i_V_4' <Predicate = (and_ln1827_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 %select_ln78, i4 %v_V_0" [../deQAM.cpp:77]   --->   Operation 42 'store' 'store_ln77' <Predicate = (and_ln1827_1)> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 %i_V_4, i4 %i_V" [../deQAM.cpp:77]   --->   Operation 43 'store' 'store_ln77' <Predicate = (and_ln1827_1)> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln77 = br void" [../deQAM.cpp:77]   --->   Operation 44 'br' 'br_ln77' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v_V_0_load_1 = load i4 %v_V_0"   --->   Operation 45 'load' 'v_V_0_load_1' <Predicate = (!and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %v_V_0_out, i4 %v_V_0_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (!and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!and_ln1827_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln70_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ or_ln1827_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ read_in_real_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_V_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                   (alloca        ) [ 0111]
v_V_0                 (alloca        ) [ 0111]
select_ln77_read      (read          ) [ 0000]
read_in_real_V_2_read (read          ) [ 0011]
op2_assign_read       (read          ) [ 0011]
or_ln1827_1_read      (read          ) [ 0011]
select_ln70_cast_read (read          ) [ 0000]
select_ln77_cast      (sext          ) [ 0011]
select_ln70_cast_cast (sext          ) [ 0000]
store_ln0             (store         ) [ 0000]
store_ln0             (store         ) [ 0000]
br_ln0                (br            ) [ 0000]
i_V_3                 (load          ) [ 0011]
zext_ln592            (zext          ) [ 0010]
conv_i_i              (uitodp        ) [ 0001]
specpipeline_ln0      (specpipeline  ) [ 0000]
bitcast_ln1827        (bitcast       ) [ 0000]
tmp_7                 (partselect    ) [ 0000]
trunc_ln1827          (trunc         ) [ 0000]
icmp_ln1827           (icmp          ) [ 0000]
icmp_ln1827_1         (icmp          ) [ 0000]
or_ln1827             (or            ) [ 0000]
tmp_s                 (dcmp          ) [ 0000]
and_ln1827            (and           ) [ 0000]
and_ln1827_1          (and           ) [ 0001]
br_ln77               (br            ) [ 0000]
v_V_0_load            (load          ) [ 0000]
specloopname_ln702    (specloopname  ) [ 0000]
shl_ln                (bitconcatenate) [ 0000]
zext_ln1549           (zext          ) [ 0000]
icmp_ln1549           (icmp          ) [ 0000]
xor_ln1549            (xor           ) [ 0000]
add_ln70              (add           ) [ 0000]
select_ln78           (select        ) [ 0000]
i_V_4                 (add           ) [ 0000]
store_ln77            (store         ) [ 0000]
store_ln77            (store         ) [ 0000]
br_ln77               (br            ) [ 0000]
v_V_0_load_1          (load          ) [ 0000]
write_ln0             (write         ) [ 0000]
ret_ln0               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln70_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln70_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="or_ln1827_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln1827_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op2_assign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_assign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="read_in_real_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_in_real_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln77">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln77"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_V_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_V_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i4.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="v_V_0_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="select_ln77_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln77_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="read_in_real_V_2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="22" slack="0"/>
<pin id="72" dir="0" index="1" bw="22" slack="0"/>
<pin id="73" dir="1" index="2" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_in_real_V_2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="op2_assign_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_assign_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="or_ln1827_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln1827_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="select_ln70_cast_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln70_cast_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_s_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="0" index="1" bw="64" slack="2"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv_i_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="select_ln77_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln77_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="select_ln70_cast_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln70_cast_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_V_3_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln592_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln592/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bitcast_ln1827_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1827/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_7_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="0" index="3" bw="7" slack="0"/>
<pin id="142" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln1827_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1827/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln1827_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1827/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln1827_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="52" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1827_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln1827_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1827/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln1827_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="2"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1827/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="and_ln1827_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1827_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v_V_0_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="2"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_0_load/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="shl_ln_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="2"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln1549_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="19" slack="0"/>
<pin id="192" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1549/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln1549_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="2"/>
<pin id="196" dir="0" index="1" bw="19" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln1549_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln70_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="2"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln78_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_V_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="2"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln77_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="2"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln77_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="2"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="v_V_0_load_1_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="2"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_0_load_1/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="v_V_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v_V_0 "/>
</bind>
</comp>

<comp id="252" class="1005" name="read_in_real_V_2_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="2"/>
<pin id="254" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="read_in_real_V_2_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="op2_assign_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="2"/>
<pin id="259" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="or_ln1827_1_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln1827_1_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="select_ln77_cast_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="2"/>
<pin id="269" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln77_cast "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_V_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="2"/>
<pin id="274" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="zext_ln592_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln592 "/>
</bind>
</comp>

<comp id="283" class="1005" name="conv_i_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="88" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="134" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="137" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="147" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="151" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="101" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="163" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="180" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="199" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="180" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="210" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="218" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="240"><net_src comp="56" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="60" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="255"><net_src comp="70" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="260"><net_src comp="76" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="265"><net_src comp="82" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="270"><net_src comp="108" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="275"><net_src comp="126" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="281"><net_src comp="129" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="286"><net_src comp="105" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_V_0_out | {3 }
 - Input state : 
	Port: deQAM_Pipeline_VITIS_LOOP_77_3 : select_ln70_cast | {1 }
	Port: deQAM_Pipeline_VITIS_LOOP_77_3 : or_ln1827_1 | {1 }
	Port: deQAM_Pipeline_VITIS_LOOP_77_3 : op2_assign | {1 }
	Port: deQAM_Pipeline_VITIS_LOOP_77_3 : read_in_real_V_2 | {1 }
	Port: deQAM_Pipeline_VITIS_LOOP_77_3 : select_ln77 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_3 : 1
		zext_ln592 : 2
		conv_i_i : 3
	State 2
	State 3
		tmp_7 : 1
		trunc_ln1827 : 1
		icmp_ln1827 : 2
		icmp_ln1827_1 : 2
		or_ln1827 : 3
		and_ln1827 : 1
		and_ln1827_1 : 3
		br_ln77 : 3
		zext_ln1549 : 1
		icmp_ln1549 : 2
		xor_ln1549 : 3
		add_ln70 : 1
		select_ln78 : 3
		store_ln77 : 4
		store_ln77 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        icmp_ln1827_fu_151        |    0    |    11   |
|   icmp   |       icmp_ln1827_1_fu_157       |    0    |    24   |
|          |        icmp_ln1549_fu_194        |    0    |    15   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln70_fu_205         |    0    |    12   |
|          |           i_V_4_fu_218           |    0    |    12   |
|----------|----------------------------------|---------|---------|
|    and   |         and_ln1827_fu_169        |    0    |    2    |
|          |        and_ln1827_1_fu_174       |    0    |    2    |
|----------|----------------------------------|---------|---------|
|  select  |        select_ln78_fu_210        |    0    |    4    |
|----------|----------------------------------|---------|---------|
|    or    |         or_ln1827_fu_163         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln1549_fu_199        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |    select_ln77_read_read_fu_64   |    0    |    0    |
|          | read_in_real_V_2_read_read_fu_70 |    0    |    0    |
|   read   |    op2_assign_read_read_fu_76    |    0    |    0    |
|          |    or_ln1827_1_read_read_fu_82   |    0    |    0    |
|          | select_ln70_cast_read_read_fu_88 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |       write_ln0_write_fu_94      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   dcmp   |           tmp_s_fu_101           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  uitodp  |            grp_fu_105            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |      select_ln77_cast_fu_108     |    0    |    0    |
|          |   select_ln70_cast_cast_fu_112   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln592_fu_129        |    0    |    0    |
|          |        zext_ln1549_fu_190        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|           tmp_7_fu_137           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln1827_fu_147       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_183          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    86   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       conv_i_i_reg_283      |   64   |
|        i_V_3_reg_272        |    4   |
|         i_V_reg_237         |    4   |
|   op2_assign_read_reg_257   |   64   |
|   or_ln1827_1_read_reg_262  |    1   |
|read_in_real_V_2_read_reg_252|   22   |
|   select_ln77_cast_reg_267  |    4   |
|        v_V_0_reg_244        |    4   |
|      zext_ln592_reg_278     |   32   |
+-----------------------------+--------+
|            Total            |   199  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |    8   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   86   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   199  |   95   |
+-----------+--------+--------+--------+
