Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 20 23:54:44 2023
| Host         : DESKTOP-3HOO1AQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             154 |           53 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | d4/out_i_1__2_n_0 | d4/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d1/out_i_1_n_0    | d4/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d2/out_i_1__0_n_0 | d4/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d3/out_i_1__1_n_0 | d4/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d2/b_btn_reg[0]   | d4/reset_n       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | d4/E[0]           | d4/reset_n       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                   | d4/reset_n       |               53 |            154 |         2.91 |
+----------------+-------------------+------------------+------------------+----------------+--------------+


