

================================================================
== Vivado HLS Report for 'linear_regression'
================================================================
* Date:           Tue Jan  9 23:44:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Linear-regression-on-SOC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3245494|  3245494|  3245494|  3245494|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.x_input.input     |      195|      195|         3|          1|          1|   194|    yes   |
        |- memset_theta             |        1|        1|         1|          -|          -|     2|    no    |
        |- memset_data              |      290|      290|         3|          -|          -|    97|    no    |
        | + memset_data             |        1|        1|         1|          -|          -|     2|    no    |
        |- memset_data1             |      195|      195|        98|          -|          -|     2|    no    |
        | + memset_data1            |       96|       96|         1|          -|          -|    97|    no    |
        |- memset_y                 |       96|       96|         1|          -|          -|    97|    no    |
        |- Loop 6                   |      194|      194|         2|          -|          -|    97|    no    |
        |- Loop 7                   |  3244500|  3244500|      2163|          -|          -|  1500|    no    |
        | + Loop 7.1                |     1067|     1067|        11|          -|          -|    97|    no    |
        | + Loop 7.2                |     1067|     1067|        11|          -|          -|    97|    no    |
        |- memcpy.output.theta.gep  |        2|        2|         2|          1|          1|     2|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    438|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     20|    2016|   3592|    -|
|Memory           |        7|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1112|    -|
|Register         |        -|      -|    1193|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|     20|    3209|   5142|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      9|       3|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+
    |linear_regression_AXILiteS_s_axi_U  |linear_regression_AXILiteS_s_axi  |        0|      0|  112|  168|    0|
    |linear_regression_gmem_m_axi_U      |linear_regression_gmem_m_axi      |        2|      0|  512|  580|    0|
    |linear_regressioneOg_U1             |linear_regressioneOg              |        0|      2|  205|  390|    0|
    |linear_regressioneOg_U2             |linear_regressioneOg              |        0|      2|  205|  390|    0|
    |linear_regressionfYi_U3             |linear_regressionfYi              |        0|      2|  205|  390|    0|
    |linear_regressionfYi_U4             |linear_regressionfYi              |        0|      2|  205|  390|    0|
    |linear_regressiong8j_U5             |linear_regressiong8j              |        0|      3|  143|  321|    0|
    |linear_regressiong8j_U6             |linear_regressiong8j              |        0|      3|  143|  321|    0|
    |linear_regressiong8j_U7             |linear_regressiong8j              |        0|      3|  143|  321|    0|
    |linear_regressiong8j_U8             |linear_regressiong8j              |        0|      3|  143|  321|    0|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+
    |Total                               |                                  |        2|     20| 2016| 3592|    0|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |y_U        |linear_regression_y   |        1|  0|   0|    0|    97|   32|     1|         3104|
    |x_input_U  |linear_regressionbkb  |        2|  0|   0|    0|   194|   32|     1|         6208|
    |data_U     |linear_regressioncud  |        2|  0|   0|    0|   194|   32|     1|         6208|
    |data1_U    |linear_regressioncud  |        2|  0|   0|    0|   194|   32|     1|         6208|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        7|  0|   0|    0|   679|  128|     4|        21728|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_838_p2                 |     +    |      0|  0|  15|           7|           1|
    |add_ln13_1_fu_885_p2               |     +    |      0|  0|  15|           7|           1|
    |add_ln13_2_fu_895_p2               |     +    |      0|  0|  15|           8|           8|
    |add_ln13_3_fu_873_p2               |     +    |      0|  0|  15|           7|           6|
    |add_ln14_fu_911_p2                 |     +    |      0|  0|  15|           7|           1|
    |add_ln21_fu_949_p2                 |     +    |      0|  0|  15|           8|           7|
    |add_ln38_fu_1022_p2                |     +    |      0|  0|  15|           8|           7|
    |add_ln45_fu_1082_p2                |     +    |      0|  0|  15|           8|           7|
    |add_ln65_fu_1099_p2                |     +    |      0|  0|  10|           2|           1|
    |add_ln8_fu_789_p2                  |     +    |      0|  0|  15|           8|           1|
    |i_1_fu_1006_p2                     |     +    |      0|  0|  15|           7|           1|
    |i_2_fu_994_p2                      |     +    |      0|  0|  13|          11|           1|
    |i_3_fu_1039_p2                     |     +    |      0|  0|  15|           7|           1|
    |i_fu_938_p2                        |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state71_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_863_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln13_fu_905_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln14_fu_922_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln15_fu_932_p2                |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln32_fu_988_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln35_fu_1000_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln41_fu_1033_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln65_fu_1093_p2               |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln8_fu_783_p2                 |   icmp   |      0|  0|  11|           8|           7|
    |or_ln18_fu_973_p2                  |    or    |      0|  0|   8|           8|           1|
    |or_ln44_fu_1067_p2                 |    or    |      0|  0|   8|           8|           1|
    |select_ln11_1_fu_820_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_812_p3              |  select  |      0|  0|  32|           1|           1|
    |select_ln65_fu_1109_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln11_fu_806_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln12_fu_844_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln13_fu_879_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 438|         198|         188|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  329|         74|    1|         74|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   15|          3|    1|          3|
    |ap_phi_mux_phi_ln8_phi_fu_380_p4  |    9|          2|    8|         16|
    |data1_address0                    |   27|          5|    8|         40|
    |data1_address1                    |   21|          4|    8|         32|
    |data1_d0                          |   15|          3|   32|         96|
    |data_address0                     |   21|          4|    8|         32|
    |data_address1                     |   15|          3|    8|         24|
    |data_d0                           |   15|          3|   32|         96|
    |empty_22_reg_499                  |    9|          2|   32|         64|
    |empty_23_reg_511                  |    9|          2|   32|         64|
    |empty_25_reg_534                  |    9|          2|   32|         64|
    |empty_26_reg_546                  |    9|          2|   32|         64|
    |empty_28_reg_569                  |    9|          2|   32|         64|
    |empty_29_reg_581                  |    9|          2|   32|         64|
    |empty_30_reg_593                  |    9|          2|   32|         64|
    |empty_31_reg_605                  |    9|          2|   32|         64|
    |gmem_blk_n_AR                     |    9|          2|    1|          2|
    |gmem_blk_n_AW                     |    9|          2|    1|          2|
    |gmem_blk_n_B                      |    9|          2|    1|          2|
    |gmem_blk_n_R                      |    9|          2|    1|          2|
    |gmem_blk_n_W                      |    9|          2|    1|          2|
    |grp_fu_639_opcode                 |   15|          3|    2|          6|
    |grp_fu_639_p0                     |   33|          6|   32|        192|
    |grp_fu_639_p1                     |   21|          4|   32|        128|
    |grp_fu_644_opcode                 |   15|          3|    2|          6|
    |grp_fu_644_p0                     |   33|          6|   32|        192|
    |grp_fu_644_p1                     |   21|          4|   32|        128|
    |grp_fu_665_p0                     |   27|          5|   32|        160|
    |grp_fu_665_p1                     |   33|          6|   32|        192|
    |grp_fu_669_p0                     |   33|          6|   32|        192|
    |grp_fu_669_p1                     |   33|          6|   32|        192|
    |grp_fu_677_p0                     |   15|          3|   32|         96|
    |grp_fu_677_p1                     |   15|          3|   32|         96|
    |grp_fu_683_p0                     |   15|          3|   32|         96|
    |grp_fu_683_p1                     |   15|          3|   32|         96|
    |i2_0_reg_523                      |    9|          2|   11|         22|
    |i3_0_reg_558                      |    9|          2|    7|         14|
    |i4_0_reg_617                      |    9|          2|    7|         14|
    |i_0_reg_467                       |    9|          2|    7|         14|
    |phi_ln11_reg_388                  |    9|          2|    1|          2|
    |phi_ln12_1_reg_411                |    9|          2|    1|          2|
    |phi_ln12_reg_399                  |    9|          2|    7|         14|
    |phi_ln13_1_reg_445                |    9|          2|    7|         14|
    |phi_ln13_reg_422                  |    9|          2|    1|          2|
    |phi_ln14_reg_456                  |    9|          2|    7|         14|
    |phi_ln65_reg_628                  |    9|          2|    2|          4|
    |phi_ln8_reg_376                   |    9|          2|    8|         16|
    |phi_mul_reg_434                   |    9|          2|    7|         14|
    |theta_0_2_reg_489                 |    9|          2|   32|         64|
    |theta_1_2_reg_479                 |    9|          2|   32|         64|
    |x_input_address0                  |   15|          3|    8|         24|
    |y_address0                        |   21|          4|    7|         28|
    |y_d0                              |   15|          3|   32|         96|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1112|        232|  941|       3133|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln12_reg_1180                |   7|   0|    7|          0|
    |add_ln13_3_reg_1198              |   7|   0|    7|          0|
    |add_ln8_reg_1143                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |  73|   0|   73|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |data_load_1_reg_1335             |  32|   0|   32|          0|
    |data_load_reg_1329               |  32|   0|   32|          0|
    |empty_22_reg_499                 |  32|   0|   32|          0|
    |empty_23_reg_511                 |  32|   0|   32|          0|
    |empty_25_reg_534                 |  32|   0|   32|          0|
    |empty_26_reg_546                 |  32|   0|   32|          0|
    |empty_28_reg_569                 |  32|   0|   32|          0|
    |empty_29_reg_581                 |  32|   0|   32|          0|
    |empty_30_reg_593                 |  32|   0|   32|          0|
    |empty_31_reg_605                 |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1148        |  32|   0|   32|          0|
    |gmem_addr_reg_1133               |  30|   0|   32|          2|
    |i2_0_reg_523                     |  11|   0|   11|          0|
    |i3_0_reg_558                     |   7|   0|    7|          0|
    |i4_0_reg_617                     |   7|   0|    7|          0|
    |i_0_reg_467                      |   7|   0|    7|          0|
    |i_1_reg_1265                     |   7|   0|    7|          0|
    |i_2_reg_1257                     |  11|   0|   11|          0|
    |i_3_reg_1304                     |   7|   0|    7|          0|
    |i_reg_1227                       |   7|   0|    7|          0|
    |icmp_ln65_reg_1373               |   1|   0|    1|          0|
    |icmp_ln8_reg_1139                |   1|   0|    1|          0|
    |icmp_ln8_reg_1139_pp0_iter1_reg  |   1|   0|    1|          0|
    |input1_reg_1122                  |  30|   0|   30|          0|
    |output3_reg_1117                 |  30|   0|   30|          0|
    |phi_ln11_reg_388                 |   1|   0|    1|          0|
    |phi_ln12_1_reg_411               |   1|   0|    1|          0|
    |phi_ln12_reg_399                 |   7|   0|    7|          0|
    |phi_ln13_1_reg_445               |   7|   0|    7|          0|
    |phi_ln13_reg_422                 |   1|   0|    1|          0|
    |phi_ln14_reg_456                 |   7|   0|    7|          0|
    |phi_ln65_reg_628                 |   2|   0|    2|          0|
    |phi_ln8_reg_376                  |   8|   0|    8|          0|
    |phi_ln8_reg_376_pp0_iter1_reg    |   8|   0|    8|          0|
    |phi_mul_reg_434                  |   7|   0|    7|          0|
    |reg_693                          |  32|   0|   32|          0|
    |reg_699                          |  32|   0|   32|          0|
    |reg_706                          |  32|   0|   32|          0|
    |reg_713                          |  32|   0|   32|          0|
    |reg_720                          |  32|   0|   32|          0|
    |reg_726                          |  32|   0|   32|          0|
    |reg_732                          |  32|   0|   32|          0|
    |reg_738                          |  32|   0|   32|          0|
    |select_ln11_1_reg_1175           |  32|   0|   32|          0|
    |select_ln11_reg_1170             |  32|   0|   32|          0|
    |select_ln65_reg_1382             |  32|   0|   32|          0|
    |theta_0_0_fu_162                 |  32|   0|   32|          0|
    |theta_0_2_reg_489                |  32|   0|   32|          0|
    |theta_1_0_fu_166                 |  32|   0|   32|          0|
    |theta_1_2_reg_479                |  32|   0|   32|          0|
    |xor_ln13_reg_1203                |   1|   0|    1|          0|
    |y_load_reg_1285                  |  32|   0|   32|          0|
    |zext_ln13_reg_1193               |   7|   0|    8|          1|
    |zext_ln17_reg_1232               |   7|   0|   64|         57|
    |zext_ln21_reg_1238               |   8|   0|   64|         56|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1193|   0| 1309|        116|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | linear_regression | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | linear_regression | return value |
|interrupt               | out |    1| ap_ctrl_hs | linear_regression | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |        gmem       |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |        gmem       |    pointer   |
+------------------------+-----+-----+------------+-------------------+--------------+

