<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4 -> top.sv & top_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "top.m4 -> top.sv & top_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', 'Gating', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['top.m4', 0, 286, 302, 0, 4, 51, 0, 0, 0, 'opacity: 0.1', 19552, 'opacity: 0.1', 518, 'opacity: 0.1'],
      ['top.sv', 0, 286, 424, 515, 0, 131, 0, 0, 0, 'opacity: 0.1', 19678, 'opacity: 0.1', 572, 'opacity: 0.1'],
      ['top_gen.sv', 0, 0, 0, 17, 1995, 133, 0, 0, 568, 'opacity: 0.1', 611, 'opacity: 0.1', 627, 'opacity: 0.1'],
      ['SV Total', 0, 286, 424, 532, 1995, 264, 0, 0, 568, 'opacity: 0.1', 20289, 'opacity: 0.1', 1199, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['DarkGray', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', 'orange', '#C0C0F0', '#C04040', 'gray'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">
<h2>top_gen.sv</h2>

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA.
// (Installed here: /home/devel/SandPiper_1.9-2018_02_11-beta_distro.)
// Redwood EDA does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


</span><span class="tlx_structure">`include &quot;sandpiper_gen.vh&quot;


genvar ring_stop;


</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For $reset.
</span><span class="tlx_declarations">logic L0_reset_a0;


</span><span class="tlx_structure">
generate
</span><span class="tlx_comments">

   //
   // Scope: /ring_stop[3:0]
   //
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= 3; ring_stop++) begin : L1gen_RingStop
</span><span class="tlx_comments">
      //
      // Scope: |axil
      //

         // For $S_AXI_AWADDR.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a1[C_AXI_ADDR_WIDTH-1:0] &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a0[C_AXI_ADDR_WIDTH-1:0];
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a2[C_AXI_ADDR_WIDTH-1:0] &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a1[C_AXI_ADDR_WIDTH-1:0];
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a3[C_AXI_ADDR_WIDTH-1:0] &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a2[C_AXI_ADDR_WIDTH-1:0];
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a4[C_AXI_ADDR_WIDTH-1:0] &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a3[C_AXI_ADDR_WIDTH-1:0];
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a5[C_AXI_ADDR_WIDTH-1:0] &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a4[C_AXI_ADDR_WIDTH-1:0];

         </span><span class="tlx_comments">// For $S_AXI_AWREADY.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a1 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a0;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a2 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a1;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a3 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a2;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a4 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a3;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a5 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a4;

         </span><span class="tlx_comments">// For $S_AXI_AWVALID.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a1 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a0;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a2 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a1;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a3 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a2;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a4 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a3;
         always_ff @(posedge clk) L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a5 &lt;= L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a4;


   </span><span class="tlx_structure">end


endgenerate




</span><span class="tlx_comments">//
// Debug Signals
//

</span><span class="tlx_instrumentation">generate

   if (1) begin : DEBUG_SIGS

      logic  \@0$reset ;
      assign \@0$reset = L0_reset_a0;

      </span><span class="tlx_comments">//
      // Scope: /ring_stop[3:0]
      //
      </span><span class="tlx_instrumentation">for (ring_stop = 0; ring_stop &lt;= 3; ring_stop++) begin : \/ring_stop 
</span><span class="tlx_comments">
         //
         // Scope: |axil
         //
         </span><span class="tlx_instrumentation">if (1) begin : \|axil 
            logic [C_AXI_ADDR_WIDTH-1:0] \@0$S_AXI_AWADDR ;
            assign \@0$S_AXI_AWADDR = L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWADDR_a0;
            logic [2:0] \@0$S_AXI_AWPROT ;
            assign \@0$S_AXI_AWPROT = L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWPROT_a0;
            logic  \@0$S_AXI_AWREADY ;
            assign \@0$S_AXI_AWREADY = L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWREADY_a0;
            logic  \@0$S_AXI_AWVALID ;
            assign \@0$S_AXI_AWVALID = L1_RingStop[ring_stop].L1_AXIL_S_AXI_AWVALID_a0;
         end
      end


   end

endgenerate




</span><span class="tlx_structure">generate   </span><span class="tlx_comments">// This is awkward, but we need to go into 'generate' context in the line that `includes the declarations file.
</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">
<h2>top.m4</h2>

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV
</span><span class="tlx_comments">/*
Copyright (c) 2018, Steve Hoover
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

* Redistributions of source code must retain the above copyright notice, this
  list of conditions and the following disclaimer.

* Redistributions in binary form must reproduce the above copyright notice,
  this list of conditions and the following disclaimer in the documentation
  and/or other materials provided with the distribution.

* Neither the name of the copyright holder nor the names of its
  contributors may be used to endorse or promote products derived from
  this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/tlv_flow_lib/5a8c0387be80b2deccfcd1506299b36049e0663e/fundamentals_lib.tlv&quot;
// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/tlv_flow_lib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflow_lib.tlv&quot;

/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilxbar.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilsafety.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axi2axi3.v'])
// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/skidbuffer.v&quot;
// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axil2axis.v&quot;
/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */               
   // =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
                
</span><span class="tlx_structure">\TLV
   </span><span class="tlx_logic">$reset = *reset;
   
   </span><span class="tlx_comments">// DUT
   </span><span class="tlx_structure">/ring_stop[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
      |axil
      
         </span><span class="tlx_staging">@0
 
            
            
            
         
            
            
            
            
         
         
         
            </span><span class="tlx_logic">$S_AXI_AWVALID = *S_AXI_AWVALID;
            $S_AXI_AWREADY = *S_AXI_AWREADY;
            $S_AXI_AWADDR[C_AXI_ADDR_WIDTH-1:0] = *S_AXI_AWADDR;
            $S_AXI_AWPROT[2:0] = *S_AXI_AWPROT;
         </span><span class="tlx_comments">/*
         $S_AXI_WVALID = *S_AXI_WVALID;
         $S_AXI_WREADY = *S_AXI_WREADY;
         $S_AXI_WDATA[C_AXI_DATA_WIDTH-1:0] = *S_AXI_WDATA
         $S_AXI_WSTRB[C_AXI_DATA_WIDTH/8-1:0] = *S_AXI_WSTRB
         $S_AXI_RVALID = *S_AXI_RVALID;
         $S_AXI_RREADY = *S_AXI_RREADY;
         $S_AXI_RDATA[C_AXI_DATA_WIDTH-1:0] = *S_AXI_RDATA;
         $M_AXIS_TREADY = *M_AXIS_TREADY;
         $M_AXIS_TDATA[C_AXI_DATA_WIDTH-1:0] = *M_AXIS_TDATA;
         

         
         $M_AXIS_TVALID = *M_AXIS_TVALID;
         
         $i_valid = *i_valid;
         $o_ready = *o_ready;
         $i_data[DW-1:0] = *i_data;
         $o_valid = *o_valid;
         $i_ready = *i_ready;
         $o_data[DW-1:0] = *o_data;
         */
         </span><span class="tlx_staging">@5
            </span><span class="tlx_logic">*S_AXI_AWVALID = $S_AXI_AWVALID;         
            *S_AXI_AWREADY = $S_AXI_AWREADY;
         
            *S_AXI_AWADDR = $S_AXI_AWADDR[C_AXI_ADDR_WIDTH-1:0];
         </span><span class="tlx_comments">/*
         *S_AXI_AWPROT = $S_AXI_AWPROT[2:0];
         *S_AXI_WVALID = $S_AXI_WVALID;
         *S_AXI_WREADY = $S_AXI_WREADY;
         *S_AXI_WDATA = $S_AXI_WDATA[C_AXI_DATA_WIDTH-1:0];
         *S_AXI_WSTRB = $S_AXI_WSTRB[C_AXI_DATA_WIDTH/8-1:0];
         *S_AXI_RVALID = $S_AXI_RVALID;
         *S_AXI_RREADY = $S_AXI_RREADY;
         *S_AXI_RDATA = $S_AXI_RDATA[C_AXI_DATA_WIDTH-1:0];
         *M_AXIS_TREADY = $M_AXIS_TREADY;
         *M_AXIS_TDATA = $M_AXIS_TDATA[C_AXI_DATA_WIDTH-1:0];

         
         
         
         *M_AXIS_TVALID = $M_AXIS_TVALID;
         
         
         *i_valid = $i_valid;
         *o_ready = $o_ready;
         *i_data = $i_data[DW-1:0];
         *o_valid = $o_valid;
         *i_ready = $i_ready;
         *o_data = $o_data[DW-1:0];
         
         */
   /*      
   /ring_stop[*]
      \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 150   // Instantiated from top.tlv, 133 as: m4+arb2(/ring_stop, |ring_out, @4, |bypass, @1, |arb_out, @1, /trans)
         \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 114   // Instantiated from top.tlv, 151 as: m4+flow_interface(/ring_stop, [' |ring_out, @4, |bypass, @1'], [' |arb_out, @1'], )
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 115 as: m4+flow_inputs(/ring_stop, [' |ring_out, @4, |bypass, @1'], )
               // Avail/Blocked Input:
               |ring_out
                  @4
                     $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                     $reset_in = $reset;
                     `BOGUS_USE($accepted $reset_in)
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 133 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift( |ring_out, @4, |bypass, @1))), m4_quote(m4_shift(_resets)))
                  // Avail/Blocked Input:
                  |bypass
                     @1
                        $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                        $reset_in = $reset;
                        `BOGUS_USE($accepted $reset_in)
                  \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 133 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift(|bypass,@1))), m4_quote(m4_shift(_resets)))
                     
                  \end_source
                  
               \end_source
               
            \end_source
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 116 as: m4+flow_outputs(/ring_stop, [' |arb_out, @1'])
               // Avail/Blocked Output:
               |arb_out
                  @1
                     `BOGUS_USE($reset) // Output pipes must provide $reset.
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 133 as: m4+flow_outputs(/ring_stop, m4_quote(m4_shift(m4_shift( |arb_out, @1))))
                  
               \end_source
               
            \end_source
         \end_source
         
         // In1 is blocked if output is blocked.
         |ring_out
            @4
               $blocked = /ring_stop|arb_out&gt;&gt;-3$blocked;
         // In2 is blocked if output is blocked or in1 is available.
         |bypass
            @1
               $blocked = /ring_stop|arb_out&gt;&gt;0$blocked ||
                          /ring_stop|ring_out&gt;&gt;3$avail;
         // Output comes from in1 if available, otherwise, in2.
         |arb_out
            @1
               $reset = /ring_stop|ring_out&gt;&gt;3$reset_in;
               // Output is available if either input is available.
               $avail = /ring_stop|ring_out&gt;&gt;3$avail ||
                        /ring_stop|bypass&gt;&gt;0$avail;
               ?$avail
                  /trans
                     $ANY = /ring_stop|ring_out&gt;&gt;3$avail ? /ring_stop|ring_out/trans&gt;&gt;3$ANY :
                                                                                /ring_stop|bypass/trans&gt;&gt;0$ANY;
         
      \end_source
      // FIFO2
      // To use BaseJump STL, this line:
      //m4+simple_bypass_fifo_v2(/ring_stop, |arb_out, @1, |fifo2_out, @1, 4, 100, /trans)        
      // Becomes:
      //----------------      
      |arb_out
         @1
            \SV_plus
               bsg_fifo_1r1w_small #(.width_p(100)) my_fifo(
                  *clk, $reset,
                  $avail, $$ready, /trans$ANY,
                  /ring_stop|fifo2_out&lt;&gt;0$$avail, /ring_stop|fifo2_out/trans&lt;&gt;0$$ANY, /ring_stop|fifo2_out&lt;&gt;0$accepted
               );
            $blocked = ! $ready;
      //----------------
   // Testbench
   \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 1305   // Instantiated from top.tlv, 150 as: m4+router_testbench(/top, /ring_stop, |stall0, @1, |fifo2_out, @1, /trans, /top&lt;&gt;0$reset)   
        // Otherwise we can have a cyclic reset loop through flow.
      /ring_stop[*]
         // Define flow interface. Note that router ins are tb outs and outs are ins.
         \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 114   // Instantiated from top.tlv, 1309 as: m4+flow_interface(/ring_stop, [' |fifo2_out, @1'], [' |stall0, @1'], /top&lt;&gt;0$reset)
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 115 as: m4+flow_inputs(/ring_stop, [' |fifo2_out, @1'], /top&lt;&gt;0$reset)
               // Avail/Blocked Input:
               |fifo2_out
                  @1
                     $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                     $reset_in =  /top&lt;&gt;0$reset;
                     `BOGUS_USE($accepted $reset_in)
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 150 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift( |fifo2_out, @1))), m4_quote(m4_shift(_resets)))
                  
               \end_source
               
            \end_source
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 116 as: m4+flow_outputs(/ring_stop, [' |stall0, @1'])
               // Avail/Blocked Output:
               |stall0
                  @1
                     `BOGUS_USE($reset) // Output pipes must provide $reset.
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 150 as: m4+flow_outputs(/ring_stop, m4_quote(m4_shift(m4_shift( |stall0, @1))))
                  
               \end_source
               
            \end_source
         \end_source
      
      
      
   
      /tb
         |count
            @1
               $CycCount[15:0] &lt;= /top/ring_stop[0]|stall0&gt;&gt;1$reset
                                     ? 16'b0 :
                                       $CycCount + 1;
               \SV_plus
                  always_ff @(posedge clk) begin
                     \$display(&quot;Cycle: %0d&quot;, $CycCount);
                  end
         /ring_stop[3:0]
            // STIMULUS
            |send
               @1
                  // Generate a transaction to inject sometimes (if needed)
                  $reset = /ring_stop|receive2&gt;&gt;0$reset;
                  $valid_in = /tb|count&lt;&gt;0$CycCount == 3;
                  ?$valid_in
                     /gen_trans
                        $cyc_cnt[15:0] = /tb|count&lt;&gt;0$CycCount;
                        $response_debug = 1'b0;  // Not a response (for debug)
                        $sender[1:0] = #ring_stop;
                        //m4_rand($size, M4_PACKET_SIZE-1, 0, #m4_port) // unused
                        $dest_tmp[1:0] = *RW_rand_vect[(0 + (ring_stop)) % 257 +: 2];
                        $dest[1:0] = $dest_tmp % 4;
                        //$dest[M4_['']M4_PORT['']_INDEX_RANGE] = #m4_port;
                        //$packet_valid = #m4_port == 0 ? 1'b1 : 1'b0; // valid for only first port - unused
                  $avail = $valid_in || /ring_stop|receive2&gt;&gt;0$valid_request;
                  ?$avail
                     /trans_out
                        // Loopback requests as responses or use gen_trans.
                        $ANY = /ring_stop|receive2&gt;&gt;0$valid_request
                                    ? /ring_stop|receive2/trans&gt;&gt;0$ANY :
                                      |send/gen_trans$ANY;
                        
                        \SV_plus
                           always_ff @(posedge clk) begin
                              if (! |send$reset &amp;&amp; ! *reset &amp;&amp; /top/ring_stop|stall0&lt;&gt;0$accepted) begin
                                 \$display(&quot;\|send[%0d]&quot;, #ring_stop);
                                 \$display(&quot;Sender: %0d, Orig. Cyc: %0d, Dest: %0d, Resp: %0d&quot;, $sender, $cyc_cnt, $dest, $response_debug);
                              end
                           end
            // Hook router out to |receive1 and determine transaction response routing (within the transaction).
            |receive1
               @1
                  $avail = /top/ring_stop|fifo2_out&lt;&gt;0$avail;
                  $reset = /top/ring_stop|fifo2_out&lt;&gt;0$reset_in;
                  ?$accepted
                     /trans
                        $response_debug = 1'b1; // Turn this around as a response.
                        $request = $sender != #ring_stop;  // Arrived as request?
                        $response = $sender == #ring_stop; // Arrived as response?
                        $ANY = /top/ring_stop|fifo2_out/trans&lt;&gt;0$ANY;
                        $dest[1:0] = $request ? $sender : $dest;
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 342   // Instantiated from top.tlv, 1368 as: m4+bp_stage(/ring_stop, |receive1, @1, |receive2, @1, /trans)
               
               
               
               
               
               
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 114   // Instantiated from top.tlv, 349 as: m4+flow_interface(/ring_stop, [' |receive1, @1'], [' |receive2, @1'], )
                  \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 115 as: m4+flow_inputs(/ring_stop, [' |receive1, @1'], )
                     // Avail/Blocked Input:
                     |receive1
                        @1
                           $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                           $reset_in = $reset;
                           `BOGUS_USE($accepted $reset_in)
                     \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 150 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift( |receive1, @1))), m4_quote(m4_shift(_resets)))
                        
                     \end_source
                     
                  \end_source
                  \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 116 as: m4+flow_outputs(/ring_stop, [' |receive2, @1'])
                     // Avail/Blocked Output:
                     |receive2
                        @1
                           `BOGUS_USE($reset) // Output pipes must provide $reset.
                     \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 150 as: m4+flow_outputs(/ring_stop, m4_quote(m4_shift(m4_shift( |receive2, @1))))
                        
                     \end_source
                     
                  \end_source
               \end_source
               |receive2
                  @0
                     $reset = /ring_stop|receive1&gt;&gt;1$reset_in;
                     
                     $avail = $reset ? 1'b0 :
                                       (&gt;&gt;1$avail &amp;&amp; &gt;&gt;1$blocked) ||  // Recirc'ed or
                                       // Above is recomputation of $recirc to avoid a flop.
                                       // For SELF, its in the same stage, and is redundant computation.
                                       /ring_stop|receive1&gt;&gt;1$avail; // Incoming available
                     //$first_avail = $avail &amp;&amp; ! &gt;&gt;1$blocked;  // Transaction is newly available.
                  @0
                     ?$avail  // Physically, $first_avail &amp;&amp; *reset_b for functional gating in
                              // place of recirculation.
                        /trans
                           $ANY =
                              |receive2&gt;&gt;1$recirc ? &gt;&gt;1$ANY
                                                   : /ring_stop|receive1/trans&gt;&gt;1$ANY;
                  @1
                     $recirc = $avail &amp;&amp; $blocked;  // Available transaction that is blocked; must recirc.
               |receive1
                  @1
                     $blocked = /ring_stop|receive2&gt;&gt;0$recirc;
                     // This trans is blocked (whether valid or not) if the next stage is recirculating.
               
               
               
               
               
               
            \end_source
            // A one-cycle backpressured stage to avoid 0-cycle loopback.
            |receive2
               @1
                  $valid_request = $accepted &amp;&amp; /trans$request;
                  $valid_response = $accepted &amp;&amp; /trans$response;
                  // Block requests that cannot loopback a response .
                  $blocked = $valid_request &amp;&amp; /top/ring_stop|stall0&gt;&gt;0$blocked;
                  $accepted = $avail &amp;&amp; ! $blocked;
                  $generated_request =   /top/ring_stop|stall0&gt;&gt;0$accepted &amp;&amp;
                                       ! /top/ring_stop|stall0/trans&gt;&gt;0$response_debug;
                  $OutstandingPackets[16-1:0] &lt;=
                       $reset ? '0 :
                         ($OutstandingPackets +
                          ($generated_request ? 16'b1 : '0) -
                          ($valid_response ? 16'b1 : '0)
                         );
            |passed  // Aligned to |receive2, but given a new pipeline name to provide a cleaner interface for this $passed output.
               @1
                  $passed = ! /ring_stop|receive2&lt;&gt;0$reset &amp;&amp; /ring_stop|receive2&lt;&gt;0$OutstandingPackets == '0 &amp;&amp; /tb|count&gt;&gt;0$CycCount &gt; 12;
      // Connect with DUT.
      /ring_stop[3:0]
         |stall0
            @1
               $avail = ! $reset &amp;&amp; /top/tb/ring_stop|send&lt;&gt;0$avail;
               ?$avail
                  /trans
                     $ANY = /top/tb/ring_stop|send/trans_out&lt;&gt;0$ANY;
               $reset = /top/tb/ring_stop|receive2&gt;&gt;0$reset;
         |fifo2_out
            @1
               $blocked = /top/tb/ring_stop|receive1&lt;&gt;0$blocked;
            /trans
      
      
   \end_source   
   */      
       
         

   //...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">*passed = *cyc_cnt &gt; 40;
   *failed = 1'b0;
</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">endmodule
 
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">
<h2>top.sv</h2>

<pre>
<span class="tlx_structure">`line 2 &quot;top.tlv&quot; 0 </span><span class="tlx_comments">//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
</span><span class="tlx_structure">`include &quot;sp_default.vh&quot; </span><span class="tlx_comments">//_\SV
/*
Copyright (c) 2018, Steve Hoover
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

* Redistributions of source code must retain the above copyright notice, this
  list of conditions and the following disclaimer.

* Redistributions in binary form must reproduce the above copyright notice,
  this list of conditions and the following disclaimer in the documentation
  and/or other materials provided with the distribution.

* Neither the name of the copyright holder nor the names of its
  contributors may be used to endorse or promote products derived from
  this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/tlv_flow_lib/5a8c0387be80b2deccfcd1506299b36049e0663e/fundamentals_lib.tlv&quot;
// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/tlv_flow_lib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflow_lib.tlv&quot;

/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilxbar.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilsafety.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axi2axi3.v'])
// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/skidbuffer.v&quot;
// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axil2axis.v&quot;
/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */               
   // =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
                
</span><span class="tlx_structure">`include &quot;top_gen.sv&quot; </span><span class="tlx_comments">//_\TLV
   </span><span class="tlx_logic">assign L0_reset_a0 = reset;
   
   </span><span class="tlx_comments">// DUT
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= 3; ring_stop++) begin : L1_RingStop </span><span class="tlx_declarations">logic [C_AXI_ADDR_WIDTH-1:0] L1_AXIL_S_AXI_AWADDR_a0, L1_AXIL_S_AXI_AWADDR_a1, L1_AXIL_S_AXI_AWADDR_a2, L1_AXIL_S_AXI_AWADDR_a3, L1_AXIL_S_AXI_AWADDR_a4, L1_AXIL_S_AXI_AWADDR_a5; logic [2:0] L1_AXIL_S_AXI_AWPROT_a0; logic L1_AXIL_S_AXI_AWREADY_a0, L1_AXIL_S_AXI_AWREADY_a1, L1_AXIL_S_AXI_AWREADY_a2, L1_AXIL_S_AXI_AWREADY_a3, L1_AXIL_S_AXI_AWREADY_a4, L1_AXIL_S_AXI_AWREADY_a5; logic L1_AXIL_S_AXI_AWVALID_a0, L1_AXIL_S_AXI_AWVALID_a1, L1_AXIL_S_AXI_AWVALID_a2, L1_AXIL_S_AXI_AWVALID_a3, L1_AXIL_S_AXI_AWVALID_a4, L1_AXIL_S_AXI_AWVALID_a5; </span><span class="tlx_comments">//_/ring_stop
      //_|axil
      
         //_@0
 
            
            
            
         
            
            
            
            
         
         
         
            </span><span class="tlx_logic">assign L1_AXIL_S_AXI_AWVALID_a0 = S_AXI_AWVALID;
            assign L1_AXIL_S_AXI_AWREADY_a0 = S_AXI_AWREADY;
            assign L1_AXIL_S_AXI_AWADDR_a0[C_AXI_ADDR_WIDTH-1:0] = S_AXI_AWADDR;
            assign L1_AXIL_S_AXI_AWPROT_a0[2:0] = S_AXI_AWPROT;
         </span><span class="tlx_comments">/*
         $S_AXI_WVALID = *S_AXI_WVALID;
         $S_AXI_WREADY = *S_AXI_WREADY;
         $S_AXI_WDATA[C_AXI_DATA_WIDTH-1:0] = *S_AXI_WDATA
         $S_AXI_WSTRB[C_AXI_DATA_WIDTH/8-1:0] = *S_AXI_WSTRB
         $S_AXI_RVALID = *S_AXI_RVALID;
         $S_AXI_RREADY = *S_AXI_RREADY;
         $S_AXI_RDATA[C_AXI_DATA_WIDTH-1:0] = *S_AXI_RDATA;
         $M_AXIS_TREADY = *M_AXIS_TREADY;
         $M_AXIS_TDATA[C_AXI_DATA_WIDTH-1:0] = *M_AXIS_TDATA;
         

         
         $M_AXIS_TVALID = *M_AXIS_TVALID;
         
         $i_valid = *i_valid;
         $o_ready = *o_ready;
         $i_data[DW-1:0] = *i_data;
         $o_valid = *o_valid;
         $i_ready = *i_ready;
         $o_data[DW-1:0] = *o_data;
         */
         //_@5
            </span><span class="tlx_logic">assign S_AXI_AWVALID = L1_AXIL_S_AXI_AWVALID_a5;         
            assign S_AXI_AWREADY = L1_AXIL_S_AXI_AWREADY_a5;
         
            assign S_AXI_AWADDR = L1_AXIL_S_AXI_AWADDR_a5[C_AXI_ADDR_WIDTH-1:0]; </span><span class="tlx_structure">end
         </span><span class="tlx_comments">/*
         *S_AXI_AWPROT = $S_AXI_AWPROT[2:0];
         *S_AXI_WVALID = $S_AXI_WVALID;
         *S_AXI_WREADY = $S_AXI_WREADY;
         *S_AXI_WDATA = $S_AXI_WDATA[C_AXI_DATA_WIDTH-1:0];
         *S_AXI_WSTRB = $S_AXI_WSTRB[C_AXI_DATA_WIDTH/8-1:0];
         *S_AXI_RVALID = $S_AXI_RVALID;
         *S_AXI_RREADY = $S_AXI_RREADY;
         *S_AXI_RDATA = $S_AXI_RDATA[C_AXI_DATA_WIDTH-1:0];
         *M_AXIS_TREADY = $M_AXIS_TREADY;
         *M_AXIS_TDATA = $M_AXIS_TDATA[C_AXI_DATA_WIDTH-1:0];

         
         
         
         *M_AXIS_TVALID = $M_AXIS_TVALID;
         
         
         *i_valid = $i_valid;
         *o_ready = $o_ready;
         *i_data = $i_data[DW-1:0];
         *o_valid = $o_valid;
         *i_ready = $i_ready;
         *o_data = $o_data[DW-1:0];
         
         */
   /*      
   /ring_stop[*]
      \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 150   // Instantiated from top.tlv, 133 as: m4+arb2(/ring_stop, |ring_out, @4, |bypass, @1, |arb_out, @1, /trans)
         \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 114   // Instantiated from top.tlv, 151 as: m4+flow_interface(/ring_stop, [' |ring_out, @4, |bypass, @1'], [' |arb_out, @1'], )
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 115 as: m4+flow_inputs(/ring_stop, [' |ring_out, @4, |bypass, @1'], )
               // Avail/Blocked Input:
               |ring_out
                  @4
                     $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                     $reset_in = $reset;
                     `BOGUS_USE($accepted $reset_in)
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 133 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift( |ring_out, @4, |bypass, @1))), m4_quote(m4_shift(_resets)))
                  // Avail/Blocked Input:
                  |bypass
                     @1
                        $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                        $reset_in = $reset;
                        `BOGUS_USE($accepted $reset_in)
                  \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 133 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift(|bypass,@1))), m4_quote(m4_shift(_resets)))
                     
                  \end_source
                  
               \end_source
               
            \end_source
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 116 as: m4+flow_outputs(/ring_stop, [' |arb_out, @1'])
               // Avail/Blocked Output:
               |arb_out
                  @1
                     `BOGUS_USE($reset) // Output pipes must provide $reset.
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 133 as: m4+flow_outputs(/ring_stop, m4_quote(m4_shift(m4_shift( |arb_out, @1))))
                  
               \end_source
               
            \end_source
         \end_source
         
         // In1 is blocked if output is blocked.
         |ring_out
            @4
               $blocked = /ring_stop|arb_out&gt;&gt;-3$blocked;
         // In2 is blocked if output is blocked or in1 is available.
         |bypass
            @1
               $blocked = /ring_stop|arb_out&gt;&gt;0$blocked ||
                          /ring_stop|ring_out&gt;&gt;3$avail;
         // Output comes from in1 if available, otherwise, in2.
         |arb_out
            @1
               $reset = /ring_stop|ring_out&gt;&gt;3$reset_in;
               // Output is available if either input is available.
               $avail = /ring_stop|ring_out&gt;&gt;3$avail ||
                        /ring_stop|bypass&gt;&gt;0$avail;
               ?$avail
                  /trans
                     $ANY = /ring_stop|ring_out&gt;&gt;3$avail ? /ring_stop|ring_out/trans&gt;&gt;3$ANY :
                                                                                /ring_stop|bypass/trans&gt;&gt;0$ANY;
         
      \end_source
      // FIFO2
      // To use BaseJump STL, this line:
      //m4+simple_bypass_fifo_v2(/ring_stop, |arb_out, @1, |fifo2_out, @1, 4, 100, /trans)        
      // Becomes:
      //----------------      
      |arb_out
         @1
            \SV_plus
               bsg_fifo_1r1w_small #(.width_p(100)) my_fifo(
                  *clk, $reset,
                  $avail, $$ready, /trans$ANY,
                  /ring_stop|fifo2_out&lt;&gt;0$$avail, /ring_stop|fifo2_out/trans&lt;&gt;0$$ANY, /ring_stop|fifo2_out&lt;&gt;0$accepted
               );
            $blocked = ! $ready;
      //----------------
   // Testbench
   \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 1305   // Instantiated from top.tlv, 150 as: m4+router_testbench(/top, /ring_stop, |stall0, @1, |fifo2_out, @1, /trans, /top&lt;&gt;0$reset)   
        // Otherwise we can have a cyclic reset loop through flow.
      /ring_stop[*]
         // Define flow interface. Note that router ins are tb outs and outs are ins.
         \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 114   // Instantiated from top.tlv, 1309 as: m4+flow_interface(/ring_stop, [' |fifo2_out, @1'], [' |stall0, @1'], /top&lt;&gt;0$reset)
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 115 as: m4+flow_inputs(/ring_stop, [' |fifo2_out, @1'], /top&lt;&gt;0$reset)
               // Avail/Blocked Input:
               |fifo2_out
                  @1
                     $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                     $reset_in =  /top&lt;&gt;0$reset;
                     `BOGUS_USE($accepted $reset_in)
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 150 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift( |fifo2_out, @1))), m4_quote(m4_shift(_resets)))
                  
               \end_source
               
            \end_source
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 116 as: m4+flow_outputs(/ring_stop, [' |stall0, @1'])
               // Avail/Blocked Output:
               |stall0
                  @1
                     `BOGUS_USE($reset) // Output pipes must provide $reset.
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 150 as: m4+flow_outputs(/ring_stop, m4_quote(m4_shift(m4_shift( |stall0, @1))))
                  
               \end_source
               
            \end_source
         \end_source
      
      
      
   
      /tb
         |count
            @1
               $CycCount[15:0] &lt;= /top/ring_stop[0]|stall0&gt;&gt;1$reset
                                     ? 16'b0 :
                                       $CycCount + 1;
               \SV_plus
                  always_ff @(posedge clk) begin
                     \$display(&quot;Cycle: %0d&quot;, $CycCount);
                  end
         /ring_stop[3:0]
            // STIMULUS
            |send
               @1
                  // Generate a transaction to inject sometimes (if needed)
                  $reset = /ring_stop|receive2&gt;&gt;0$reset;
                  $valid_in = /tb|count&lt;&gt;0$CycCount == 3;
                  ?$valid_in
                     /gen_trans
                        $cyc_cnt[15:0] = /tb|count&lt;&gt;0$CycCount;
                        $response_debug = 1'b0;  // Not a response (for debug)
                        $sender[1:0] = #ring_stop;
                        //m4_rand($size, M4_PACKET_SIZE-1, 0, #m4_port) // unused
                        $dest_tmp[1:0] = *RW_rand_vect[(0 + (ring_stop)) % 257 +: 2];
                        $dest[1:0] = $dest_tmp % 4;
                        //$dest[M4_['']M4_PORT['']_INDEX_RANGE] = #m4_port;
                        //$packet_valid = #m4_port == 0 ? 1'b1 : 1'b0; // valid for only first port - unused
                  $avail = $valid_in || /ring_stop|receive2&gt;&gt;0$valid_request;
                  ?$avail
                     /trans_out
                        // Loopback requests as responses or use gen_trans.
                        $ANY = /ring_stop|receive2&gt;&gt;0$valid_request
                                    ? /ring_stop|receive2/trans&gt;&gt;0$ANY :
                                      |send/gen_trans$ANY;
                        
                        \SV_plus
                           always_ff @(posedge clk) begin
                              if (! |send$reset &amp;&amp; ! *reset &amp;&amp; /top/ring_stop|stall0&lt;&gt;0$accepted) begin
                                 \$display(&quot;\|send[%0d]&quot;, #ring_stop);
                                 \$display(&quot;Sender: %0d, Orig. Cyc: %0d, Dest: %0d, Resp: %0d&quot;, $sender, $cyc_cnt, $dest, $response_debug);
                              end
                           end
            // Hook router out to |receive1 and determine transaction response routing (within the transaction).
            |receive1
               @1
                  $avail = /top/ring_stop|fifo2_out&lt;&gt;0$avail;
                  $reset = /top/ring_stop|fifo2_out&lt;&gt;0$reset_in;
                  ?$accepted
                     /trans
                        $response_debug = 1'b1; // Turn this around as a response.
                        $request = $sender != #ring_stop;  // Arrived as request?
                        $response = $sender == #ring_stop; // Arrived as response?
                        $ANY = /top/ring_stop|fifo2_out/trans&lt;&gt;0$ANY;
                        $dest[1:0] = $request ? $sender : $dest;
            \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 342   // Instantiated from top.tlv, 1368 as: m4+bp_stage(/ring_stop, |receive1, @1, |receive2, @1, /trans)
               
               
               
               
               
               
               \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 114   // Instantiated from top.tlv, 349 as: m4+flow_interface(/ring_stop, [' |receive1, @1'], [' |receive2, @1'], )
                  \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 115 as: m4+flow_inputs(/ring_stop, [' |receive1, @1'], )
                     // Avail/Blocked Input:
                     |receive1
                        @1
                           $accepted = $avail &amp;&amp; ! $blocked;  // provided for optional upstream use.
                           $reset_in = $reset;
                           `BOGUS_USE($accepted $reset_in)
                     \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 119   // Instantiated from top.tlv, 150 as: m4+flow_inputs(/ring_stop, m4_quote(m4_shift(m4_shift( |receive1, @1))), m4_quote(m4_shift(_resets)))
                        
                     \end_source
                     
                  \end_source
                  \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 116 as: m4+flow_outputs(/ring_stop, [' |receive2, @1'])
                     // Avail/Blocked Output:
                     |receive2
                        @1
                           `BOGUS_USE($reset) // Output pipes must provide $reset.
                     \source /raw.githubusercontent.com/stevehoover/tlvflowlib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflowlib.tlv 129   // Instantiated from top.tlv, 150 as: m4+flow_outputs(/ring_stop, m4_quote(m4_shift(m4_shift( |receive2, @1))))
                        
                     \end_source
                     
                  \end_source
               \end_source
               |receive2
                  @0
                     $reset = /ring_stop|receive1&gt;&gt;1$reset_in;
                     
                     $avail = $reset ? 1'b0 :
                                       (&gt;&gt;1$avail &amp;&amp; &gt;&gt;1$blocked) ||  // Recirc'ed or
                                       // Above is recomputation of $recirc to avoid a flop.
                                       // For SELF, its in the same stage, and is redundant computation.
                                       /ring_stop|receive1&gt;&gt;1$avail; // Incoming available
                     //$first_avail = $avail &amp;&amp; ! &gt;&gt;1$blocked;  // Transaction is newly available.
                  @0
                     ?$avail  // Physically, $first_avail &amp;&amp; *reset_b for functional gating in
                              // place of recirculation.
                        /trans
                           $ANY =
                              |receive2&gt;&gt;1$recirc ? &gt;&gt;1$ANY
                                                   : /ring_stop|receive1/trans&gt;&gt;1$ANY;
                  @1
                     $recirc = $avail &amp;&amp; $blocked;  // Available transaction that is blocked; must recirc.
               |receive1
                  @1
                     $blocked = /ring_stop|receive2&gt;&gt;0$recirc;
                     // This trans is blocked (whether valid or not) if the next stage is recirculating.
               
               
               
               
               
               
            \end_source
            // A one-cycle backpressured stage to avoid 0-cycle loopback.
            |receive2
               @1
                  $valid_request = $accepted &amp;&amp; /trans$request;
                  $valid_response = $accepted &amp;&amp; /trans$response;
                  // Block requests that cannot loopback a response .
                  $blocked = $valid_request &amp;&amp; /top/ring_stop|stall0&gt;&gt;0$blocked;
                  $accepted = $avail &amp;&amp; ! $blocked;
                  $generated_request =   /top/ring_stop|stall0&gt;&gt;0$accepted &amp;&amp;
                                       ! /top/ring_stop|stall0/trans&gt;&gt;0$response_debug;
                  $OutstandingPackets[16-1:0] &lt;=
                       $reset ? '0 :
                         ($OutstandingPackets +
                          ($generated_request ? 16'b1 : '0) -
                          ($valid_response ? 16'b1 : '0)
                         );
            |passed  // Aligned to |receive2, but given a new pipeline name to provide a cleaner interface for this $passed output.
               @1
                  $passed = ! /ring_stop|receive2&lt;&gt;0$reset &amp;&amp; /ring_stop|receive2&lt;&gt;0$OutstandingPackets == '0 &amp;&amp; /tb|count&gt;&gt;0$CycCount &gt; 12;
      // Connect with DUT.
      /ring_stop[3:0]
         |stall0
            @1
               $avail = ! $reset &amp;&amp; /top/tb/ring_stop|send&lt;&gt;0$avail;
               ?$avail
                  /trans
                     $ANY = /top/tb/ring_stop|send/trans_out&lt;&gt;0$ANY;
               $reset = /top/tb/ring_stop|receive2&gt;&gt;0$reset;
         |fifo2_out
            @1
               $blocked = /top/tb/ring_stop|receive1&lt;&gt;0$blocked;
            /trans
      
      
   \end_source   
   */      
       
         

   //...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">assign passed = cyc_cnt &gt; 40;
   assign failed = 1'b0; </span><span class="tlx_structure">endgenerate
</span><span class="tlx_comments">//_\SV
   </span><span class="tlx_untouched">endmodule
 
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
