

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT'
================================================================
* Date:           Thu Oct 19 11:50:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15691|    15691|  0.785 ms|  0.785 ms|  15691|  15691|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5  |    15689|    15689|        11|          1|          1|  15680|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 14 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 15 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten2812 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten2812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 17 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten2834 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten2834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten2873 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten2873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten2925 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten2925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%afterRearrangeX2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterRearrangeX2"   --->   Operation 23 'read' 'afterRearrangeX2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln110_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln110"   --->   Operation 24 'read' 'sext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln110_cast = sext i62 %sext_ln110_read"   --->   Operation 25 'sext' 'sext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten2925"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten2873"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten2834"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten2812"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %l"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %m"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i120"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j_2 = load i3 %j" [kernel_attention.cpp:112]   --->   Operation 37 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten2925_load = load i14 %indvar_flatten2925" [kernel_attention.cpp:110]   --->   Operation 38 'load' 'indvar_flatten2925_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i3 %j_2" [kernel_attention.cpp:112]   --->   Operation 39 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_1)   --->   "%empty = mul i13 %zext_ln112_1, i13 980" [kernel_attention.cpp:112]   --->   Operation 40 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "%icmp_ln110 = icmp_eq  i14 %indvar_flatten2925_load, i14 15680" [kernel_attention.cpp:110]   --->   Operation 41 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.76ns)   --->   "%add_ln110 = add i14 %indvar_flatten2925_load, i14 1" [kernel_attention.cpp:110]   --->   Operation 42 'add' 'add_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc56.loopexit.i127, void %_Z11rearrangeX2PfS_Pi.exit.exitStub" [kernel_attention.cpp:110]   --->   Operation 43 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten2834_load = load i11 %indvar_flatten2834" [kernel_attention.cpp:114]   --->   Operation 44 'load' 'indvar_flatten2834_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten2873_load = load i13 %indvar_flatten2873" [kernel_attention.cpp:112]   --->   Operation 45 'load' 'indvar_flatten2873_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.64ns)   --->   "%icmp_ln112 = icmp_eq  i13 %indvar_flatten2873_load, i13 3920" [kernel_attention.cpp:112]   --->   Operation 46 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln112 = select i1 %icmp_ln112, i3 0, i3 %j_2" [kernel_attention.cpp:112]   --->   Operation 47 'select' 'select_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%xor_ln112 = xor i1 %icmp_ln112, i1 1" [kernel_attention.cpp:112]   --->   Operation 48 'xor' 'xor_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%icmp_ln114 = icmp_eq  i11 %indvar_flatten2834_load, i11 980" [kernel_attention.cpp:114]   --->   Operation 49 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln112_2 = and i1 %icmp_ln114, i1 %xor_ln112" [kernel_attention.cpp:112]   --->   Operation 50 'and' 'and_ln112_2' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.57ns)   --->   "%add_ln112 = add i3 %select_ln112, i3 1" [kernel_attention.cpp:112]   --->   Operation 51 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.12ns)   --->   "%or_ln112 = or i1 %and_ln112_2, i1 %icmp_ln112" [kernel_attention.cpp:112]   --->   Operation 52 'or' 'or_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i3 %add_ln112" [kernel_attention.cpp:112]   --->   Operation 53 'zext' 'zext_ln112_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 54 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%p_mid12847 = mul i13 %zext_ln112_3, i13 980" [kernel_attention.cpp:112]   --->   Operation 54 'mul' 'p_mid12847' <Predicate = (!icmp_ln110)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.27ns)   --->   "%select_ln112_7 = select i1 %and_ln112_2, i3 %add_ln112, i3 %select_ln112" [kernel_attention.cpp:112]   --->   Operation 55 'select' 'select_ln112_7' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.73ns)   --->   "%add_ln114_1 = add i11 %indvar_flatten2834_load, i11 1" [kernel_attention.cpp:114]   --->   Operation 56 'add' 'add_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.30ns)   --->   "%select_ln114_4 = select i1 %or_ln112, i11 1, i11 %add_ln114_1" [kernel_attention.cpp:114]   --->   Operation 57 'select' 'select_ln114_4' <Predicate = (!icmp_ln110)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "%add_ln112_1 = add i13 %indvar_flatten2873_load, i13 1" [kernel_attention.cpp:112]   --->   Operation 58 'add' 'add_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.32ns)   --->   "%select_ln112_8 = select i1 %icmp_ln112, i13 1, i13 %add_ln112_1" [kernel_attention.cpp:112]   --->   Operation 59 'select' 'select_ln112_8' <Predicate = (!icmp_ln110)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln118 = store i14 %add_ln110, i14 %indvar_flatten2925" [kernel_attention.cpp:118]   --->   Operation 60 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln118 = store i13 %select_ln112_8, i13 %indvar_flatten2873" [kernel_attention.cpp:118]   --->   Operation 61 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln118 = store i3 %select_ln112_7, i3 %j" [kernel_attention.cpp:118]   --->   Operation 62 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln118 = store i11 %select_ln114_4, i11 %indvar_flatten2834" [kernel_attention.cpp:118]   --->   Operation 63 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_1)   --->   "%empty = mul i13 %zext_ln112_1, i13 980" [kernel_attention.cpp:112]   --->   Operation 64 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%p_mid12847 = mul i13 %zext_ln112_3, i13 980" [kernel_attention.cpp:112]   --->   Operation 65 'mul' 'p_mid12847' <Predicate = (!icmp_ln110)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [kernel_attention.cpp:110]   --->   Operation 66 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i3 %i_2" [kernel_attention.cpp:112]   --->   Operation 67 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.89ns)   --->   "%mul_ln112 = mul i14 %zext_ln112, i14 3920" [kernel_attention.cpp:112]   --->   Operation 68 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_1)   --->   "%empty = mul i13 %zext_ln112_1, i13 980" [kernel_attention.cpp:112]   --->   Operation 69 'mul' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_1)   --->   "%p_cast17 = zext i13 %empty" [kernel_attention.cpp:112]   --->   Operation 70 'zext' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_1 = add i14 %p_cast17, i14 %mul_ln112" [kernel_attention.cpp:121]   --->   Operation 71 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.57ns)   --->   "%add_ln110_1 = add i3 %i_2, i3 1" [kernel_attention.cpp:110]   --->   Operation 72 'add' 'add_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i3 %add_ln110_1" [kernel_attention.cpp:112]   --->   Operation 73 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.89ns)   --->   "%mul_ln112_1 = mul i14 %zext_ln112_2, i14 3920" [kernel_attention.cpp:112]   --->   Operation 74 'mul' 'mul_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.34ns)   --->   "%select_ln112_1 = select i1 %icmp_ln112, i14 %mul_ln112_1, i14 %mul_ln112" [kernel_attention.cpp:112]   --->   Operation 75 'select' 'select_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln110 = select i1 %icmp_ln112, i3 %add_ln110_1, i3 %i_2" [kernel_attention.cpp:110]   --->   Operation 76 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%p_mid12847 = mul i13 %zext_ln112_3, i13 980" [kernel_attention.cpp:112]   --->   Operation 77 'mul' 'p_mid12847' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%p_cast17_mid1 = zext i13 %p_mid12847" [kernel_attention.cpp:112]   --->   Operation 78 'zext' 'p_cast17_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i14 %p_cast17_mid1, i14 %select_ln112_1" [kernel_attention.cpp:121]   --->   Operation 79 'add' 'add_ln121_2' <Predicate = (!icmp_ln110)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln118 = store i3 %select_ln110, i3 %i" [kernel_attention.cpp:118]   --->   Operation 80 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 5.77>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%l_2 = load i3 %l" [kernel_attention.cpp:114]   --->   Operation 81 'load' 'l_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [kernel_attention.cpp:116]   --->   Operation 82 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_1 = add i14 %p_cast17, i14 %mul_ln112" [kernel_attention.cpp:121]   --->   Operation 83 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %k_1" [kernel_attention.cpp:116]   --->   Operation 84 'zext' 'zext_ln116' <Predicate = (!icmp_ln112 & !and_ln112_2)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.76ns)   --->   "%add_ln120_2 = add i14 %add_ln121_1, i14 %zext_ln116" [kernel_attention.cpp:120]   --->   Operation 85 'add' 'add_ln120_2' <Predicate = (!icmp_ln112 & !and_ln112_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i3 %l_2" [kernel_attention.cpp:116]   --->   Operation 86 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %l_2, i3 0" [kernel_attention.cpp:114]   --->   Operation 87 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %p_shl5" [kernel_attention.cpp:114]   --->   Operation 88 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.70ns)   --->   "%sub_ln121 = sub i7 %p_shl5_cast, i7 %zext_ln116_1" [kernel_attention.cpp:121]   --->   Operation 89 'sub' 'sub_ln121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%m_load = load i3 %m" [kernel_attention.cpp:116]   --->   Operation 90 'load' 'm_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten2812_load = load i6 %indvar_flatten2812" [kernel_attention.cpp:116]   --->   Operation 91 'load' 'indvar_flatten2812_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%select_ln112_2 = select i1 %icmp_ln112, i14 %mul_ln112_1, i14 %add_ln121_1" [kernel_attention.cpp:112]   --->   Operation 92 'select' 'select_ln112_2' <Predicate = (!icmp_ln110 & !and_ln112_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_6)   --->   "%select_ln112_3 = select i1 %icmp_ln112, i14 %mul_ln112_1, i14 %add_ln120_2" [kernel_attention.cpp:112]   --->   Operation 93 'select' 'select_ln112_3' <Predicate = (!icmp_ln110 & !and_ln112_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.49ns)   --->   "%icmp_ln118 = icmp_eq  i3 %m_load, i3 7" [kernel_attention.cpp:118]   --->   Operation 94 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln114)   --->   "%and_ln112 = and i1 %icmp_ln118, i1 %xor_ln112" [kernel_attention.cpp:112]   --->   Operation 95 'and' 'and_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.61ns)   --->   "%icmp_ln116 = icmp_eq  i6 %indvar_flatten2812_load, i6 49" [kernel_attention.cpp:116]   --->   Operation 96 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln110)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%and_ln112_1 = and i1 %icmp_ln116, i1 %xor_ln112" [kernel_attention.cpp:112]   --->   Operation 97 'and' 'and_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.27ns)   --->   "%select_ln112_4 = select i1 %or_ln112, i5 0, i5 %k_1" [kernel_attention.cpp:112]   --->   Operation 98 'select' 'select_ln112_4' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i14 %p_cast17_mid1, i14 %select_ln112_1" [kernel_attention.cpp:121]   --->   Operation 99 'add' 'add_ln121_2' <Predicate = (!icmp_ln110)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%select_ln112_5 = select i1 %and_ln112_2, i14 %add_ln121_2, i14 %select_ln112_2" [kernel_attention.cpp:112]   --->   Operation 100 'select' 'select_ln112_5' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln112_6 = select i1 %and_ln112_2, i14 %add_ln121_2, i14 %select_ln112_3" [kernel_attention.cpp:112]   --->   Operation 101 'select' 'select_ln112_6' <Predicate = (!icmp_ln110)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%xor_ln112_1 = xor i1 %icmp_ln114, i1 1" [kernel_attention.cpp:112]   --->   Operation 102 'xor' 'xor_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln112_1 = or i1 %icmp_ln112, i1 %xor_ln112_1" [kernel_attention.cpp:112]   --->   Operation 103 'or' 'or_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln114)   --->   "%and_ln112_3 = and i1 %and_ln112, i1 %or_ln112_1" [kernel_attention.cpp:112]   --->   Operation 104 'and' 'and_ln112_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_4 = and i1 %and_ln112_1, i1 %or_ln112_1" [kernel_attention.cpp:112]   --->   Operation 105 'and' 'and_ln112_4' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln114 = add i5 %select_ln112_4, i5 1" [kernel_attention.cpp:114]   --->   Operation 106 'add' 'add_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln114_1)   --->   "%or_ln114 = or i1 %and_ln112_4, i1 %and_ln112_2" [kernel_attention.cpp:114]   --->   Operation 107 'or' 'or_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln114_1 = or i1 %or_ln114, i1 %icmp_ln112" [kernel_attention.cpp:114]   --->   Operation 108 'or' 'or_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.27ns)   --->   "%select_ln114 = select i1 %or_ln114_1, i3 0, i3 %l_2" [kernel_attention.cpp:114]   --->   Operation 109 'select' 'select_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%zext_ln116_2 = zext i5 %add_ln114" [kernel_attention.cpp:116]   --->   Operation 110 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln120_4 = add i14 %select_ln112_5, i14 %zext_ln116_2" [kernel_attention.cpp:120]   --->   Operation 111 'add' 'add_ln120_4' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%select_ln114_1 = select i1 %and_ln112_4, i14 %add_ln120_4, i14 %select_ln112_6" [kernel_attention.cpp:114]   --->   Operation 112 'select' 'select_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%zext_ln114 = zext i14 %select_ln114_1" [kernel_attention.cpp:114]   --->   Operation 113 'zext' 'zext_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln121)   --->   "%select_ln114_2 = select i1 %or_ln114_1, i7 0, i7 %sub_ln121" [kernel_attention.cpp:114]   --->   Operation 114 'select' 'select_ln114_2' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln114)   --->   "%xor_ln114 = xor i1 %and_ln112_4, i1 1" [kernel_attention.cpp:114]   --->   Operation 115 'xor' 'xor_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114 = and i1 %and_ln112_3, i1 %xor_ln114" [kernel_attention.cpp:114]   --->   Operation 116 'and' 'and_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.27ns)   --->   "%select_ln114_3 = select i1 %and_ln112_4, i5 %add_ln114, i5 %select_ln112_4" [kernel_attention.cpp:114]   --->   Operation 117 'select' 'select_ln114_3' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.57ns)   --->   "%add_ln116 = add i3 %select_ln114, i3 1" [kernel_attention.cpp:116]   --->   Operation 118 'add' 'add_ln116' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%or_ln116 = or i1 %and_ln114, i1 %and_ln112_4" [kernel_attention.cpp:116]   --->   Operation 119 'or' 'or_ln116' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%or_ln116_1 = or i1 %or_ln116, i1 %or_ln112" [kernel_attention.cpp:116]   --->   Operation 120 'or' 'or_ln116_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln116 = select i1 %or_ln116_1, i3 0, i3 %m_load" [kernel_attention.cpp:116]   --->   Operation 121 'select' 'select_ln116' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i3 %add_ln116" [kernel_attention.cpp:116]   --->   Operation 122 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln116, i3 0" [kernel_attention.cpp:116]   --->   Operation 123 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = zext i6 %p_shl5_mid1" [kernel_attention.cpp:116]   --->   Operation 124 'zext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.70ns)   --->   "%sub_ln121_1 = sub i7 %p_shl5_cast_mid1, i7 %zext_ln116_3" [kernel_attention.cpp:121]   --->   Operation 125 'sub' 'sub_ln121_1' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln121)   --->   "%select_ln116_1 = select i1 %and_ln114, i7 %sub_ln121_1, i7 %select_ln114_2" [kernel_attention.cpp:116]   --->   Operation 126 'select' 'select_ln116_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.27ns)   --->   "%select_ln116_2 = select i1 %and_ln114, i3 %add_ln116, i3 %select_ln114" [kernel_attention.cpp:116]   --->   Operation 127 'select' 'select_ln116_2' <Predicate = (!icmp_ln110)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln121)   --->   "%zext_ln121 = zext i3 %select_ln116" [kernel_attention.cpp:121]   --->   Operation 128 'zext' 'zext_ln121' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln121 = add i7 %zext_ln121, i7 %select_ln116_1" [kernel_attention.cpp:121]   --->   Operation 129 'add' 'add_ln121' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln121, i2 0" [kernel_attention.cpp:121]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i9 %shl_ln" [kernel_attention.cpp:121]   --->   Operation 131 'sext' 'sext_ln121' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln121_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln121, i4 0" [kernel_attention.cpp:121]   --->   Operation 132 'bitconcatenate' 'shl_ln121_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i11 %shl_ln121_1" [kernel_attention.cpp:120]   --->   Operation 133 'sext' 'sext_ln120' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.73ns)   --->   "%add_ln120_3 = add i12 %sext_ln121, i12 %sext_ln120" [kernel_attention.cpp:120]   --->   Operation 134 'add' 'add_ln120_3' <Predicate = (!icmp_ln110)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%sext_ln120_1 = sext i12 %add_ln120_3" [kernel_attention.cpp:120]   --->   Operation 135 'sext' 'sext_ln120_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln120_1 = add i15 %sext_ln120_1, i15 %zext_ln114" [kernel_attention.cpp:120]   --->   Operation 136 'add' 'add_ln120_1' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln120_1, i2 0" [kernel_attention.cpp:120]   --->   Operation 137 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln120_2 = sext i17 %tmp_s" [kernel_attention.cpp:120]   --->   Operation 138 'sext' 'sext_ln120_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.14ns)   --->   "%add_ln120 = add i64 %sext_ln120_2, i64 %afterRearrangeX2_read" [kernel_attention.cpp:120]   --->   Operation 139 'add' 'add_ln120' <Predicate = (!icmp_ln110)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120, i32 2, i32 63" [kernel_attention.cpp:122]   --->   Operation 140 'partselect' 'trunc_ln' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i62 %trunc_ln" [kernel_attention.cpp:122]   --->   Operation 141 'sext' 'sext_ln122' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln122" [kernel_attention.cpp:122]   --->   Operation 142 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.57ns)   --->   "%add_ln118 = add i3 %select_ln116, i3 1" [kernel_attention.cpp:118]   --->   Operation 143 'add' 'add_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln116_1 = add i6 %indvar_flatten2812_load, i6 1" [kernel_attention.cpp:116]   --->   Operation 144 'add' 'add_ln116_1' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.29ns)   --->   "%select_ln116_3 = select i1 %or_ln114_1, i6 1, i6 %add_ln116_1" [kernel_attention.cpp:116]   --->   Operation 145 'select' 'select_ln116_3' <Predicate = (!icmp_ln110)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln118 = store i5 %select_ln114_3, i5 %k" [kernel_attention.cpp:118]   --->   Operation 146 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_5 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln118 = store i6 %select_ln116_3, i6 %indvar_flatten2812" [kernel_attention.cpp:118]   --->   Operation 147 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_5 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln118 = store i3 %select_ln116_2, i3 %l" [kernel_attention.cpp:118]   --->   Operation 148 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_5 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln118 = store i3 %add_ln118, i3 %m" [kernel_attention.cpp:118]   --->   Operation 149 'store' 'store_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln110_cast" [kernel_attention.cpp:110]   --->   Operation 151 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:122]   --->   Operation 153 'read' 'gmem_addr_read' <Predicate = (!icmp_ln110)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 154 [1/1] (36.5ns)   --->   "%gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [kernel_attention.cpp:122]   --->   Operation 154 'writereq' 'gmem_addr_15_req' <Predicate = (!icmp_ln110)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 155 [1/1] (36.5ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_15, i32 %gmem_addr_read, i4 15" [kernel_attention.cpp:122]   --->   Operation 155 'write' 'write_ln122' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 156 [5/5] (36.5ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15" [kernel_attention.cpp:122]   --->   Operation 156 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 157 [4/5] (36.5ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15" [kernel_attention.cpp:122]   --->   Operation 157 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 158 [3/5] (36.5ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15" [kernel_attention.cpp:122]   --->   Operation 158 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 159 [2/5] (36.5ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15" [kernel_attention.cpp:122]   --->   Operation 159 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 172 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15680, i64 15680, i64 15680"   --->   Operation 161 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_2_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [kernel_attention.cpp:118]   --->   Operation 169 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/5] (36.5ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15" [kernel_attention.cpp:122]   --->   Operation 170 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.inc.i120" [kernel_attention.cpp:118]   --->   Operation 171 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterRearrangeX2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                       (alloca           ) [ 0111110000000]
l                       (alloca           ) [ 0111110000000]
indvar_flatten2812      (alloca           ) [ 0111110000000]
k                       (alloca           ) [ 0111110000000]
indvar_flatten2834      (alloca           ) [ 0110000000000]
j                       (alloca           ) [ 0110000000000]
indvar_flatten2873      (alloca           ) [ 0110000000000]
i                       (alloca           ) [ 0111100000000]
indvar_flatten2925      (alloca           ) [ 0110000000000]
afterRearrangeX2_read   (read             ) [ 0111110000000]
sext_ln110_read         (read             ) [ 0000000000000]
sext_ln110_cast         (sext             ) [ 0111111000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
j_2                     (load             ) [ 0000000000000]
indvar_flatten2925_load (load             ) [ 0000000000000]
zext_ln112_1            (zext             ) [ 0101100000000]
icmp_ln110              (icmp             ) [ 0111111111110]
add_ln110               (add              ) [ 0000000000000]
br_ln110                (br               ) [ 0000000000000]
indvar_flatten2834_load (load             ) [ 0000000000000]
indvar_flatten2873_load (load             ) [ 0000000000000]
icmp_ln112              (icmp             ) [ 0101110000000]
select_ln112            (select           ) [ 0000000000000]
xor_ln112               (xor              ) [ 0101110000000]
icmp_ln114              (icmp             ) [ 0101110000000]
and_ln112_2             (and              ) [ 0101110000000]
add_ln112               (add              ) [ 0000000000000]
or_ln112                (or               ) [ 0101110000000]
zext_ln112_3            (zext             ) [ 0101100000000]
select_ln112_7          (select           ) [ 0000000000000]
add_ln114_1             (add              ) [ 0000000000000]
select_ln114_4          (select           ) [ 0000000000000]
add_ln112_1             (add              ) [ 0000000000000]
select_ln112_8          (select           ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
i_2                     (load             ) [ 0000000000000]
zext_ln112              (zext             ) [ 0000000000000]
mul_ln112               (mul              ) [ 0100010000000]
empty                   (mul              ) [ 0000000000000]
p_cast17                (zext             ) [ 0100010000000]
add_ln110_1             (add              ) [ 0000000000000]
zext_ln112_2            (zext             ) [ 0000000000000]
mul_ln112_1             (mul              ) [ 0100010000000]
select_ln112_1          (select           ) [ 0100010000000]
select_ln110            (select           ) [ 0000000000000]
p_mid12847              (mul              ) [ 0000000000000]
p_cast17_mid1           (zext             ) [ 0100010000000]
store_ln118             (store            ) [ 0000000000000]
l_2                     (load             ) [ 0000000000000]
k_1                     (load             ) [ 0000000000000]
add_ln121_1             (add              ) [ 0000000000000]
zext_ln116              (zext             ) [ 0000000000000]
add_ln120_2             (add              ) [ 0000000000000]
zext_ln116_1            (zext             ) [ 0000000000000]
p_shl5                  (bitconcatenate   ) [ 0000000000000]
p_shl5_cast             (zext             ) [ 0000000000000]
sub_ln121               (sub              ) [ 0000000000000]
m_load                  (load             ) [ 0000000000000]
indvar_flatten2812_load (load             ) [ 0000000000000]
select_ln112_2          (select           ) [ 0000000000000]
select_ln112_3          (select           ) [ 0000000000000]
icmp_ln118              (icmp             ) [ 0000000000000]
and_ln112               (and              ) [ 0000000000000]
icmp_ln116              (icmp             ) [ 0000000000000]
and_ln112_1             (and              ) [ 0000000000000]
select_ln112_4          (select           ) [ 0000000000000]
add_ln121_2             (add              ) [ 0000000000000]
select_ln112_5          (select           ) [ 0000000000000]
select_ln112_6          (select           ) [ 0000000000000]
xor_ln112_1             (xor              ) [ 0000000000000]
or_ln112_1              (or               ) [ 0000000000000]
and_ln112_3             (and              ) [ 0000000000000]
and_ln112_4             (and              ) [ 0000000000000]
add_ln114               (add              ) [ 0000000000000]
or_ln114                (or               ) [ 0000000000000]
or_ln114_1              (or               ) [ 0000000000000]
select_ln114            (select           ) [ 0000000000000]
zext_ln116_2            (zext             ) [ 0000000000000]
add_ln120_4             (add              ) [ 0000000000000]
select_ln114_1          (select           ) [ 0000000000000]
zext_ln114              (zext             ) [ 0000000000000]
select_ln114_2          (select           ) [ 0000000000000]
xor_ln114               (xor              ) [ 0000000000000]
and_ln114               (and              ) [ 0000000000000]
select_ln114_3          (select           ) [ 0000000000000]
add_ln116               (add              ) [ 0000000000000]
or_ln116                (or               ) [ 0000000000000]
or_ln116_1              (or               ) [ 0000000000000]
select_ln116            (select           ) [ 0000000000000]
zext_ln116_3            (zext             ) [ 0000000000000]
p_shl5_mid1             (bitconcatenate   ) [ 0000000000000]
p_shl5_cast_mid1        (zext             ) [ 0000000000000]
sub_ln121_1             (sub              ) [ 0000000000000]
select_ln116_1          (select           ) [ 0000000000000]
select_ln116_2          (select           ) [ 0000000000000]
zext_ln121              (zext             ) [ 0000000000000]
add_ln121               (add              ) [ 0000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000]
sext_ln121              (sext             ) [ 0000000000000]
shl_ln121_1             (bitconcatenate   ) [ 0000000000000]
sext_ln120              (sext             ) [ 0000000000000]
add_ln120_3             (add              ) [ 0000000000000]
sext_ln120_1            (sext             ) [ 0000000000000]
add_ln120_1             (add              ) [ 0000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000]
sext_ln120_2            (sext             ) [ 0000000000000]
add_ln120               (add              ) [ 0000000000000]
trunc_ln                (partselect       ) [ 0000000000000]
sext_ln122              (sext             ) [ 0000000000000]
gmem_addr_15            (getelementptr    ) [ 0100001111111]
add_ln118               (add              ) [ 0000000000000]
add_ln116_1             (add              ) [ 0000000000000]
select_ln116_3          (select           ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
store_ln118             (store            ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
gmem_addr               (getelementptr    ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
gmem_addr_read          (read             ) [ 0100000100000]
gmem_addr_15_req        (writereq         ) [ 0000000000000]
write_ln122             (write            ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
empty_112               (speclooptripcount) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln118      (specloopname     ) [ 0000000000000]
gmem_addr_15_resp       (writeresp        ) [ 0000000000000]
br_ln118                (br               ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln110">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="afterRearrangeX2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterRearrangeX2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_112_2_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_116_4_VITIS_LOOP_118_5_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="m_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="l_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten2812_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2812/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="k_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten2834_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2834/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten2873_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2873/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten2925_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2925/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="afterRearrangeX2_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterRearrangeX2_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln110_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="62" slack="0"/>
<pin id="166" dir="0" index="1" bw="62" slack="0"/>
<pin id="167" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln110_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem_addr_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_writeresp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_15_req/6 gmem_addr_15_resp/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln122_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln110_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="14" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="13" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="11" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_2_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="1"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten2925_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2925_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln112_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln110_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln110_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten2834_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="1"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2834_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten2873_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="1"/>
<pin id="267" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2873_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln112_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln112_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln112_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln114_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln112_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln112_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln112_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln112_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln112_7_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_7/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln114_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln114_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="11" slack="0"/>
<pin id="334" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_4/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln112_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln112_8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="13" slack="0"/>
<pin id="348" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_8/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln118_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="0"/>
<pin id="354" dir="0" index="1" bw="14" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln118_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="13" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln118_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="1"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln118_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="11" slack="1"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_2_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="3"/>
<pin id="374" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln112_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul_ln112_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="13" slack="0"/>
<pin id="382" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln110_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln112_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln112_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="13" slack="0"/>
<pin id="398" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112_1/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln112_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="2"/>
<pin id="403" dir="0" index="1" bw="14" slack="0"/>
<pin id="404" dir="0" index="2" bw="14" slack="0"/>
<pin id="405" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln110_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln118_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="3"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="l_2_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="4"/>
<pin id="422" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_2/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="k_1_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="4"/>
<pin id="425" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln116_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln120_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_2/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln116_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_shl5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl5_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln121_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln121/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="m_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="4"/>
<pin id="459" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="indvar_flatten2812_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="4"/>
<pin id="462" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2812_load/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln112_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="3"/>
<pin id="465" dir="0" index="1" bw="14" slack="1"/>
<pin id="466" dir="0" index="2" bw="14" slack="0"/>
<pin id="467" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln112_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="3"/>
<pin id="470" dir="0" index="1" bw="14" slack="1"/>
<pin id="471" dir="0" index="2" bw="14" slack="0"/>
<pin id="472" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_3/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln118_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln112_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="3"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln116_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln112_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="3"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_1/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln112_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="3"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_4/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln112_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="3"/>
<pin id="505" dir="0" index="1" bw="14" slack="0"/>
<pin id="506" dir="0" index="2" bw="14" slack="0"/>
<pin id="507" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_5/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln112_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="3"/>
<pin id="511" dir="0" index="1" bw="14" slack="0"/>
<pin id="512" dir="0" index="2" bw="14" slack="0"/>
<pin id="513" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_6/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln112_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="3"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_1/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln112_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="3"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_1/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln112_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_3/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln112_4_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_4/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln114_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_ln114_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="3"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln114_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="3"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114_1/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln114_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="3" slack="0"/>
<pin id="557" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln116_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln120_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_4/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln114_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="14" slack="0"/>
<pin id="574" dir="0" index="2" bw="14" slack="0"/>
<pin id="575" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_1/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln114_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="0"/>
<pin id="581" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln114_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="7" slack="0"/>
<pin id="587" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_2/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln114_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln114_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln114/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln114_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_3/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln116_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln116_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln116_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="3"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116_1/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln116_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="3" slack="0"/>
<pin id="632" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln116_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_shl5_mid1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_mid1/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_shl5_cast_mid1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_mid1/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sub_ln121_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln121_1/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln116_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="7" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_1/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln116_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="0"/>
<pin id="669" dir="0" index="2" bw="3" slack="0"/>
<pin id="670" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_2/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln121_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln121_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="7" slack="0"/>
<pin id="681" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln121_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln121_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="7" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln121_1/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln120_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="0"/>
<pin id="706" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln120_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="0" index="1" bw="11" slack="0"/>
<pin id="711" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_3/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln120_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_1/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln120_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="0" index="1" bw="14" slack="0"/>
<pin id="721" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_1/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_s_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="17" slack="0"/>
<pin id="726" dir="0" index="1" bw="15" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln120_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="17" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_2/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln120_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="17" slack="0"/>
<pin id="738" dir="0" index="1" bw="64" slack="4"/>
<pin id="739" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="62" slack="0"/>
<pin id="743" dir="0" index="1" bw="64" slack="0"/>
<pin id="744" dir="0" index="2" bw="3" slack="0"/>
<pin id="745" dir="0" index="3" bw="7" slack="0"/>
<pin id="746" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln122_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="62" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="gmem_addr_15_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="62" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln118_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="3" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln116_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln116_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_3/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="store_ln118_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="0"/>
<pin id="783" dir="0" index="1" bw="5" slack="4"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln118_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="0" index="1" bw="6" slack="4"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln118_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="0" index="1" bw="3" slack="4"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="store_ln118_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="3" slack="4"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="gmem_addr_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="62" slack="5"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="807" class="1007" name="grp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="0" index="1" bw="10" slack="0"/>
<pin id="810" dir="0" index="2" bw="14" slack="0"/>
<pin id="811" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty/2 p_cast17/4 add_ln121_1/4 "/>
</bind>
</comp>

<comp id="817" class="1007" name="grp_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="10" slack="0"/>
<pin id="820" dir="0" index="2" bw="14" slack="0"/>
<pin id="821" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid12847/2 p_cast17_mid1/4 add_ln121_2/4 "/>
</bind>
</comp>

<comp id="827" class="1005" name="m_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="0"/>
<pin id="829" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="834" class="1005" name="l_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="3" slack="0"/>
<pin id="836" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="841" class="1005" name="indvar_flatten2812_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="0"/>
<pin id="843" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2812 "/>
</bind>
</comp>

<comp id="848" class="1005" name="k_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="0"/>
<pin id="850" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="855" class="1005" name="indvar_flatten2834_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="11" slack="0"/>
<pin id="857" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2834 "/>
</bind>
</comp>

<comp id="862" class="1005" name="j_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="869" class="1005" name="indvar_flatten2873_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="0"/>
<pin id="871" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2873 "/>
</bind>
</comp>

<comp id="876" class="1005" name="i_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="0"/>
<pin id="878" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="883" class="1005" name="indvar_flatten2925_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="14" slack="0"/>
<pin id="885" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2925 "/>
</bind>
</comp>

<comp id="890" class="1005" name="afterRearrangeX2_read_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="4"/>
<pin id="892" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="afterRearrangeX2_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="sext_ln110_cast_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="5"/>
<pin id="897" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln110_cast "/>
</bind>
</comp>

<comp id="900" class="1005" name="zext_ln112_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="13" slack="1"/>
<pin id="902" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="icmp_ln110_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln112_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="2"/>
<pin id="911" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="919" class="1005" name="xor_ln112_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="3"/>
<pin id="921" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln112 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln114_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="3"/>
<pin id="927" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="930" class="1005" name="and_ln112_2_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="3"/>
<pin id="932" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln112_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="or_ln112_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="3"/>
<pin id="939" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln112 "/>
</bind>
</comp>

<comp id="943" class="1005" name="zext_ln112_3_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="13" slack="1"/>
<pin id="945" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112_3 "/>
</bind>
</comp>

<comp id="948" class="1005" name="mul_ln112_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="14" slack="1"/>
<pin id="950" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln112 "/>
</bind>
</comp>

<comp id="953" class="1005" name="mul_ln112_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="14" slack="1"/>
<pin id="955" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln112_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="select_ln112_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="14" slack="1"/>
<pin id="961" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="gmem_addr_15_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="970" class="1005" name="gmem_addr_read_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="96" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="98" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="100" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="194"><net_src comp="164" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="243" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="243" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="240" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="268" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="262" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="274" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="268" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="300" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="294" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="300" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="274" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="262" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="306" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="324" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="265" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="268" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="256" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="344" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="316" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="330" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="379" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="385" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="372" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="420" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="420" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="435" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="473"><net_src comp="430" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="457" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="460" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="423" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="463" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="468" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="480" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="491" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="496" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="32" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="420" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="537" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="503" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="531" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="509" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="548" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="70" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="451" pin="2"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="531" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="525" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="531" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="537" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="496" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="553" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="54" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="597" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="531" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="32" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="457" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="611" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="62" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="611" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="32" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="636" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="597" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="583" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="597" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="611" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="553" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="628" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="658" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="74" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="76" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="678" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="78" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="692" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="579" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="80" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="74" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="747"><net_src comp="82" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="84" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="86" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="741" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="0" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="628" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="54" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="460" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="88" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="548" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="88" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="767" pin="2"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="603" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="773" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="666" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="761" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="0" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="801" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="812"><net_src comp="246" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="42" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="379" pin="2"/><net_sink comp="807" pin=2"/></net>

<net id="815"><net_src comp="807" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="816"><net_src comp="807" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="822"><net_src comp="312" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="42" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="401" pin="3"/><net_sink comp="817" pin=2"/></net>

<net id="825"><net_src comp="817" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="826"><net_src comp="817" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="830"><net_src comp="122" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="837"><net_src comp="126" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="844"><net_src comp="130" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="851"><net_src comp="134" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="858"><net_src comp="138" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="865"><net_src comp="142" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="872"><net_src comp="146" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="879"><net_src comp="150" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="886"><net_src comp="154" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="893"><net_src comp="158" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="898"><net_src comp="191" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="903"><net_src comp="246" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="908"><net_src comp="250" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="268" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="915"><net_src comp="909" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="916"><net_src comp="909" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="918"><net_src comp="909" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="922"><net_src comp="282" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="928"><net_src comp="288" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="933"><net_src comp="294" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="940"><net_src comp="306" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="946"><net_src comp="312" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="951"><net_src comp="379" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="956"><net_src comp="395" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="962"><net_src comp="401" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="967"><net_src comp="755" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="973"><net_src comp="170" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 8 9 10 11 12 }
 - Input state : 
	Port: kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT : gmem | {6 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT : sext_ln110 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT : afterRearrangeX2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln112_1 : 1
		empty : 2
		icmp_ln110 : 1
		add_ln110 : 1
		br_ln110 : 2
		icmp_ln112 : 1
		select_ln112 : 2
		xor_ln112 : 2
		icmp_ln114 : 1
		and_ln112_2 : 2
		add_ln112 : 3
		or_ln112 : 2
		zext_ln112_3 : 4
		p_mid12847 : 5
		select_ln112_7 : 2
		add_ln114_1 : 1
		select_ln114_4 : 2
		add_ln112_1 : 1
		select_ln112_8 : 2
		store_ln118 : 2
		store_ln118 : 3
		store_ln118 : 3
		store_ln118 : 3
	State 3
	State 4
		zext_ln112 : 1
		mul_ln112 : 2
		p_cast17 : 1
		add_ln121_1 : 3
		add_ln110_1 : 1
		zext_ln112_2 : 2
		mul_ln112_1 : 3
		select_ln112_1 : 4
		select_ln110 : 2
		p_cast17_mid1 : 1
		add_ln121_2 : 5
		store_ln118 : 3
	State 5
		zext_ln116 : 1
		add_ln120_2 : 2
		zext_ln116_1 : 1
		p_shl5 : 1
		p_shl5_cast : 2
		sub_ln121 : 3
		select_ln112_2 : 1
		select_ln112_3 : 3
		icmp_ln118 : 1
		and_ln112 : 2
		icmp_ln116 : 1
		and_ln112_1 : 2
		select_ln112_4 : 1
		select_ln112_5 : 2
		select_ln112_6 : 4
		and_ln112_3 : 2
		and_ln112_4 : 2
		add_ln114 : 2
		or_ln114 : 2
		or_ln114_1 : 2
		select_ln114 : 2
		zext_ln116_2 : 3
		add_ln120_4 : 4
		select_ln114_1 : 5
		zext_ln114 : 6
		select_ln114_2 : 2
		xor_ln114 : 2
		and_ln114 : 2
		select_ln114_3 : 2
		add_ln116 : 3
		or_ln116 : 2
		or_ln116_1 : 2
		select_ln116 : 2
		zext_ln116_3 : 4
		p_shl5_mid1 : 4
		p_shl5_cast_mid1 : 5
		sub_ln121_1 : 6
		select_ln116_1 : 7
		select_ln116_2 : 4
		zext_ln121 : 3
		add_ln121 : 8
		shl_ln : 9
		sext_ln121 : 10
		shl_ln121_1 : 9
		sext_ln120 : 10
		add_ln120_3 : 11
		sext_ln120_1 : 12
		add_ln120_1 : 13
		tmp_s : 14
		sext_ln120_2 : 15
		add_ln120 : 16
		trunc_ln : 17
		sext_ln122 : 18
		gmem_addr_15 : 19
		add_ln118 : 3
		add_ln116_1 : 1
		select_ln116_3 : 2
		store_ln118 : 3
		store_ln118 : 3
		store_ln118 : 5
		store_ln118 : 4
	State 6
		gmem_addr_read : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln110_fu_256         |    0    |    0    |    21   |
|          |          add_ln112_fu_300         |    0    |    0    |    10   |
|          |         add_ln114_1_fu_324        |    0    |    0    |    18   |
|          |         add_ln112_1_fu_338        |    0    |    0    |    20   |
|          |         add_ln110_1_fu_385        |    0    |    0    |    10   |
|          |         add_ln120_2_fu_430        |    0    |    0    |    21   |
|          |          add_ln114_fu_537         |    0    |    0    |    12   |
|    add   |         add_ln120_4_fu_565        |    0    |    0    |    21   |
|          |          add_ln116_fu_611         |    0    |    0    |    10   |
|          |          add_ln121_fu_678         |    0    |    0    |    14   |
|          |         add_ln120_3_fu_708        |    0    |    0    |    18   |
|          |         add_ln120_1_fu_718        |    0    |    0    |    21   |
|          |          add_ln120_fu_736         |    0    |    0    |    71   |
|          |          add_ln118_fu_761         |    0    |    0    |    10   |
|          |         add_ln116_1_fu_767        |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln112_fu_274        |    0    |    0    |    3    |
|          |       select_ln112_7_fu_316       |    0    |    0    |    3    |
|          |       select_ln114_4_fu_330       |    0    |    0    |    11   |
|          |       select_ln112_8_fu_344       |    0    |    0    |    13   |
|          |       select_ln112_1_fu_401       |    0    |    0    |    14   |
|          |        select_ln110_fu_408        |    0    |    0    |    3    |
|          |       select_ln112_2_fu_463       |    0    |    0    |    14   |
|          |       select_ln112_3_fu_468       |    0    |    0    |    14   |
|          |       select_ln112_4_fu_496       |    0    |    0    |    5    |
|  select  |       select_ln112_5_fu_503       |    0    |    0    |    14   |
|          |       select_ln112_6_fu_509       |    0    |    0    |    14   |
|          |        select_ln114_fu_553        |    0    |    0    |    3    |
|          |       select_ln114_1_fu_571       |    0    |    0    |    14   |
|          |       select_ln114_2_fu_583       |    0    |    0    |    7    |
|          |       select_ln114_3_fu_603       |    0    |    0    |    5    |
|          |        select_ln116_fu_628        |    0    |    0    |    3    |
|          |       select_ln116_1_fu_658       |    0    |    0    |    7    |
|          |       select_ln116_2_fu_666       |    0    |    0    |    3    |
|          |       select_ln116_3_fu_773       |    0    |    0    |    6    |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln110_fu_250         |    0    |    0    |    12   |
|          |         icmp_ln112_fu_268         |    0    |    0    |    12   |
|   icmp   |         icmp_ln114_fu_288         |    0    |    0    |    11   |
|          |         icmp_ln118_fu_474         |    0    |    0    |    8    |
|          |         icmp_ln116_fu_485         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln121_fu_451         |    0    |    0    |    13   |
|          |         sub_ln121_1_fu_652        |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |         and_ln112_2_fu_294        |    0    |    0    |    2    |
|          |          and_ln112_fu_480         |    0    |    0    |    2    |
|    and   |         and_ln112_1_fu_491        |    0    |    0    |    2    |
|          |         and_ln112_3_fu_525        |    0    |    0    |    2    |
|          |         and_ln112_4_fu_531        |    0    |    0    |    2    |
|          |          and_ln114_fu_597         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |          or_ln112_fu_306          |    0    |    0    |    2    |
|          |         or_ln112_1_fu_520         |    0    |    0    |    2    |
|    or    |          or_ln114_fu_543          |    0    |    0    |    2    |
|          |         or_ln114_1_fu_548         |    0    |    0    |    2    |
|          |          or_ln116_fu_617          |    0    |    0    |    2    |
|          |         or_ln116_1_fu_623         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |          mul_ln112_fu_379         |    0    |    0    |    4    |
|          |         mul_ln112_1_fu_395        |    0    |    0    |    4    |
|----------|-----------------------------------|---------|---------|---------|
|          |          xor_ln112_fu_282         |    0    |    0    |    2    |
|    xor   |         xor_ln112_1_fu_515        |    0    |    0    |    2    |
|          |          xor_ln114_fu_591         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_807            |    1    |    0    |    0    |
|          |             grp_fu_817            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          | afterRearrangeX2_read_read_fu_158 |    0    |    0    |    0    |
|   read   |    sext_ln110_read_read_fu_164    |    0    |    0    |    0    |
|          |     gmem_addr_read_read_fu_170    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_175       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln122_write_fu_182     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       sext_ln110_cast_fu_191      |    0    |    0    |    0    |
|          |         sext_ln121_fu_692         |    0    |    0    |    0    |
|   sext   |         sext_ln120_fu_704         |    0    |    0    |    0    |
|          |        sext_ln120_1_fu_714        |    0    |    0    |    0    |
|          |        sext_ln120_2_fu_732        |    0    |    0    |    0    |
|          |         sext_ln122_fu_751         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        zext_ln112_1_fu_246        |    0    |    0    |    0    |
|          |        zext_ln112_3_fu_312        |    0    |    0    |    0    |
|          |         zext_ln112_fu_375         |    0    |    0    |    0    |
|          |        zext_ln112_2_fu_391        |    0    |    0    |    0    |
|          |         zext_ln116_fu_426         |    0    |    0    |    0    |
|   zext   |        zext_ln116_1_fu_435        |    0    |    0    |    0    |
|          |         p_shl5_cast_fu_447        |    0    |    0    |    0    |
|          |        zext_ln116_2_fu_561        |    0    |    0    |    0    |
|          |         zext_ln114_fu_579         |    0    |    0    |    0    |
|          |        zext_ln116_3_fu_636        |    0    |    0    |    0    |
|          |      p_shl5_cast_mid1_fu_648      |    0    |    0    |    0    |
|          |         zext_ln121_fu_674         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           p_shl5_fu_439           |    0    |    0    |    0    |
|          |         p_shl5_mid1_fu_640        |    0    |    0    |    0    |
|bitconcatenate|           shl_ln_fu_684           |    0    |    0    |    0    |
|          |         shl_ln121_1_fu_696        |    0    |    0    |    0    |
|          |            tmp_s_fu_724           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|          trunc_ln_fu_741          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    0    |   563   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|afterRearrangeX2_read_reg_890|   64   |
|     and_ln112_2_reg_930     |    1   |
|     gmem_addr_15_reg_964    |   32   |
|    gmem_addr_read_reg_970   |   32   |
|          i_reg_876          |    3   |
|      icmp_ln110_reg_905     |    1   |
|      icmp_ln112_reg_909     |    1   |
|      icmp_ln114_reg_925     |    1   |
|  indvar_flatten2812_reg_841 |    6   |
|  indvar_flatten2834_reg_855 |   11   |
|  indvar_flatten2873_reg_869 |   13   |
|  indvar_flatten2925_reg_883 |   14   |
|          j_reg_862          |    3   |
|          k_reg_848          |    5   |
|          l_reg_834          |    3   |
|          m_reg_827          |    3   |
|     mul_ln112_1_reg_953     |   14   |
|      mul_ln112_reg_948      |   14   |
|       or_ln112_reg_937      |    1   |
|    select_ln112_1_reg_959   |   14   |
|   sext_ln110_cast_reg_895   |   64   |
|      xor_ln112_reg_919      |    1   |
|     zext_ln112_1_reg_900    |   13   |
|     zext_ln112_3_reg_943    |   13   |
+-----------------------------+--------+
|            Total            |   327  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_175 |  p0  |   2  |   1  |    2   |
|      grp_fu_807      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_807      |  p1  |   2  |  10  |   20   ||    9    |
|      grp_fu_817      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_817      |  p1  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   54   ||  1.935  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   563  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   327  |   599  |
+-----------+--------+--------+--------+--------+
