// Seed: 1642329533
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri1 id_7,
    output tri0 id_8,
    input wire id_9,
    input tri id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    output tri1 id_14
);
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output wor id_2,
    input tri1 id_3
    , id_33,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wand id_9,
    input tri id_10,
    output supply0 id_11
    , id_34,
    input tri0 id_12,
    input tri1 id_13,
    input tri id_14,
    input uwire id_15,
    input tri1 id_16,
    output wire id_17,
    output wire id_18,
    input wand id_19,
    input uwire id_20,
    input wire id_21,
    output tri1 id_22,
    input wor id_23,
    output wor id_24,
    input wand id_25,
    input wire id_26,
    output supply1 id_27,
    output wor id_28,
    output tri0 id_29,
    input tri1 id_30,
    output tri id_31
);
  assign id_28 = 1'd0;
  module_0(
      id_4,
      id_19,
      id_28,
      id_21,
      id_14,
      id_3,
      id_31,
      id_24,
      id_24,
      id_7,
      id_8,
      id_30,
      id_22,
      id_8,
      id_29
  );
endmodule
