// Seed: 3796994556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_comb @(posedge id_12, posedge {1'b0, "", 1, (1), 1}) disable id_17;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wand _id_4
);
  logic [7:0][-1 : id_4] id_6;
  assign id_6 = id_1;
  wire [~  1 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_6 = id_6[-1'b0];
endmodule
