{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.1-324.10"
      },
      "ports": {
        "output_register": {
          "direction": "output",
          "bits": [ 7338, 7336, 7334, 7332, 7330, 7328, 7326, 7323 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7311 ]
        }
      },
      "cells": {
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7354 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7354 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7355 ]
          }
        },
        "test.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.18-320.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7340 ],
            "I": [ 7311 ]
          }
        },
        "output_register_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X36Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7338 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7336 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7334 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7332 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7330 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7328 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7326 ],
            "I": [ 7355 ]
          }
        },
        "output_register_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7323 ],
            "I": [ 7355 ]
          }
        }
      },
      "netnames": {
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7354 ] ,
          "attributes": {
            "ROUTING": "X0Y0/VCC;;1;X0Y0/W260;X0Y0/W260/VCC;1;X0Y0/C4;X0Y0/C4/E261;1"
          }
        },
        "test.clk": {
          "hide_name": 0,
          "bits": [ 7340 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.18-1.21",
            "hdlname": "test clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7311 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.18-320.21"
          }
        },
        "output_register[0]": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[1]": {
          "hide_name": 0,
          "bits": [ 7336 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[2]": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[3]": {
          "hide_name": 0,
          "bits": [ 7332 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[4]": {
          "hide_name": 0,
          "bits": [ 7330 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[5]": {
          "hide_name": 0,
          "bits": [ 7328 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[6]": {
          "hide_name": 0,
          "bits": [ 7326 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "output_register[7]": {
          "hide_name": 0,
          "bits": [ 7323 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:320.39-320.54"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X36Y0/N250;X36Y0/N250/VSS;1;X36Y0/A0;X36Y0/A0/S251;1;X11Y0/E210;X11Y0/E210/VSS;1;X11Y0/A0;X11Y0/A0/E210;1;X9Y0/E270;X9Y0/E270/VSS;1;X9Y0/D1;X9Y0/D1/E270;1;X7Y0/S260;X7Y0/S260/VSS;1;X7Y0/D1;X7Y0/D1/S260;1;X11Y0/E270;X11Y0/E270/VSS;1;X11Y0/D1;X11Y0/D1/E270;1;X9Y0/N270;X9Y0/N270/VSS;1;X9Y0/A0;X9Y0/A0/S271;1;X10Y0/N250;X10Y0/N250/VSS;1;X10Y0/A0;X10Y0/A0/S251;1;X0Y0/VSS;;1;X10Y0/E270;X10Y0/E270/VSS;1;X10Y0/D1;X10Y0/D1/E270;1"
          }
        }
      }
    }
  }
}
