

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Wed Mar 20 05:12:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |        9|  2073608|  90.000 ns|  20.736 ms|    9|  2073608|  dataflow|
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |entry_proc_U0             |entry_proc               |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |        8|  2073607|  80.000 ns|  20.736 ms|    8|  2073607|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |        -|    1|    1364|   8196|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1663|   8430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |        0|   1|  1359|  8147|    0|
    |entry_proc_U0             |entry_proc               |        0|   0|     2|    29|    0|
    |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|   0|     3|    20|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |Total                     |                         |        0|   1|  1364|  8196|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|  99|   0|    -|     3|   32|       96|
    |last_blk_width_channel_U  |        0|  99|   0|    -|     2|    4|        8|
    |rows_c_U                  |        0|  99|   0|    -|     3|   16|       48|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     8|   52|      152|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           6|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  18|          4|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|imgOutput0_data_dout     |   in|    8|     ap_fifo|  imgOutput0_data|       pointer|
|imgOutput0_data_empty_n  |   in|    1|     ap_fifo|  imgOutput0_data|       pointer|
|imgOutput0_data_read     |  out|    1|     ap_fifo|  imgOutput0_data|       pointer|
|ldata_din                |  out|  512|     ap_fifo|            ldata|       pointer|
|ldata_full_n             |   in|    1|     ap_fifo|            ldata|       pointer|
|ldata_write              |  out|    1|     ap_fifo|            ldata|       pointer|
|rows                     |   in|   16|     ap_none|             rows|        scalar|
|rows_ap_vld              |   in|    1|     ap_none|             rows|        scalar|
|cols                     |   in|   32|     ap_none|             cols|        scalar|
|cols_ap_vld              |   in|    1|     ap_none|             cols|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|    Mat2AxiStream|  return value|
+-------------------------+-----+-----+------------+-----------------+--------------+

