\hypertarget{group___p_w_r_ex___c_s_r__register__alias}{}\doxysection{PWRx CSR Register alias address}
\label{group___p_w_r_ex___c_s_r__register__alias}\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{CSR\+\_\+\+BRE\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}\label{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}} 
\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}!BRE\_BIT\_NUMBER@{BRE\_BIT\_NUMBER}}
\index{BRE\_BIT\_NUMBER@{BRE\_BIT\_NUMBER}!PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsubsection{\texorpdfstring{BRE\_BIT\_NUMBER}{BRE\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define BRE\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}}

\mbox{\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}\label{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}} 
\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}!CSR\_BRE\_BB@{CSR\_BRE\_BB}}
\index{CSR\_BRE\_BB@{CSR\_BRE\_BB}!PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsubsection{\texorpdfstring{CSR\_BRE\_BB}{CSR\_BRE\_BB}}
{\footnotesize\ttfamily \#define CSR\+\_\+\+BRE\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))}

