$comment
	File created using the following command:
		vcd file ex3_7.msim.vcd -direction
$end
$date
	Sun Nov 24 21:59:33 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ex3_7_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var wire 1 " S [3] $end
$var wire 1 # S [2] $end
$var wire 1 $ S [1] $end
$var wire 1 % S [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S[0]~output_o $end
$var wire 1 . S[1]~output_o $end
$var wire 1 / S[2]~output_o $end
$var wire 1 0 S[3]~output_o $end
$var wire 1 1 A[0]~input_o $end
$var wire 1 2 A[1]~input_o $end
$var wire 1 3 A[3]~input_o $end
$var wire 1 4 S~0_combout $end
$var wire 1 5 A[2]~input_o $end
$var wire 1 6 S~1_combout $end
$var wire 1 7 S~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 !
1%
0$
1#
0"
x&
0'
1(
x)
1*
1+
1,
1-
0.
1/
00
11
12
13
04
05
16
07
$end
#100000
b11 !
b10 !
03
0&
01
0-
0%
06
14
0/
1.
0#
1$
#200000
b0 !
b1000 !
02
13
1&
17
04
10
0.
1"
0$
#300000
b1001 !
b1 !
03
0&
11
1-
1%
07
00
0"
#400000
b101 !
b111 !
12
15
1&
16
14
1/
1.
1#
1$
#500000
b11 !
b1 !
02
05
0&
06
04
0/
0.
0#
0$
#600000
b0 !
b1000 !
b1010 !
12
13
1&
01
0-
0%
16
14
1/
1.
1#
1$
#700000
b1110 !
b110 !
b100 !
02
15
03
0&
04
0.
0$
#800000
b101 !
1&
11
1-
1%
#900000
b1101 !
b1111 !
12
13
0&
06
0/
0#
#1000000
