<stg><name>pid</name>


<trans_list>

<trans id="558" from="1" to="2">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="2" to="3">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="3" to="4">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="4" to="5">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="5" to="6">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="6" to="7">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="7" to="8">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="8" to="9">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="9" to="10">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="10" to="11">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="11" to="12">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="12" to="13">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="13" to="14">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="14" to="15">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="15" to="16">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="16" to="17">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="17" to="18">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="18" to="19">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="19" to="20">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="20" to="21">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="21" to="22">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="22" to="23">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="23" to="24">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:37  %cmdIn_V_addr_5 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:38  %cmdIn_V_load_5 = load i16* %cmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:7  %measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="measured_V_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:8  %p_Val2_34 = load i16* %measured_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:26  %kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kp_V_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:27  %kp_V_load_3 = load i32* %kp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:31  %ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ki_V_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:32  %ki_V_load_2 = load i32* %ki_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:37  %kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kd_V_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:38  %kd_V_load_2 = load i32* %kd_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:7  %ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ki_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:8  %kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kd_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:9  %kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kp_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:10  %measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="measured_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:29  %cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:30  %p_Val2_s = load i16* %cmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:38  %cmdIn_V_load_5 = load i16* %cmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
codeRepl:59  %tmp_6_5 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %cmdIn_V_load_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="19">
<![CDATA[
codeRepl:60  %tmp_6_5_cast = sext i19 %tmp_6_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:61  %test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_V_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:62  store i32 %tmp_6_5_cast, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:63  %tmp_3 = icmp ne i16 %cmdIn_V_load_5, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:1  %p_Val2_1 = load i16* %measured_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:19  %kp_V_load = load i32* %kp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:23  %ki_V_load = load i32* %ki_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:28  %kd_V_load = load i32* %kd_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:8  %p_Val2_34 = load i16* %measured_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:27  %kp_V_load_3 = load i32* %kp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:32  %ki_V_load_2 = load i32* %ki_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:38  %kd_V_load_2 = load i32* %kd_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:30  %p_Val2_s = load i16* %cmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:31  %cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:32  %p_Val2_13 = load i16* %cmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
codeRepl:43  %tmp_6_1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="19">
<![CDATA[
codeRepl:44  %tmp_6_1_cast = sext i19 %tmp_6_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:45  %test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:46  store i32 %tmp_6_1_cast, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:62  store i32 %tmp_6_5_cast, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:0  %tmp_8 = sext i16 %p_Val2_s to i17

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:1  %p_Val2_1 = load i16* %measured_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:2  %tmp_9 = sext i16 %p_Val2_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:3  %p_Val2_2 = sub i17 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
_ifconv:4  %p_Val2_3 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:6  %p_Val2_3_cast = sext i20 %p_Val2_3 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:15  %p_Val2_5 = load i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ifconv:16  %tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:17  %tmp_6_cast = sext i19 %tmp_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:18  %p_Val2_8 = sub i21 %p_Val2_3_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:19  %kp_V_load = load i32* %kp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:23  %ki_V_load = load i32* %ki_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:28  %kd_V_load = load i32* %kd_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:37  %tmp_11 = trunc i17 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:38  store i16 %tmp_11, i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:40  %measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="measured_V_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:41  %p_Val2_14 = load i16* %measured_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59  %kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kp_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:60  %kp_V_load_1 = load i32* %kp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64  %ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ki_V_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:65  %ki_V_load_1 = load i32* %ki_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:70  %kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kd_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:71  %kd_V_load_1 = load i32* %kd_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:32  %p_Val2_13 = load i16* %cmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:33  %cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:34  %p_Val2_25 = load i16* %cmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:46  store i32 %tmp_6_1_cast, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
codeRepl:47  %tmp_6_2 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_13, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="19">
<![CDATA[
codeRepl:48  %tmp_6_2_cast = sext i19 %tmp_6_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:49  %test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:50  store i32 %tmp_6_2_cast, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:5  %p_Val2_3_cast1 = sext i20 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_4 = load i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %p_Val2_6 = add i32 %p_Val2_4, %p_Val2_3_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_1 = icmp slt i32 %p_Val2_6, -6553600

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_2 = icmp sgt i32 %p_Val2_6, 6553600

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Val2_6_cast = select i1 %tmp_1, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_6_cast"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %tmp = or i1 %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_4 = select i1 %tmp, i32 %p_Val2_6_cast, i32 %p_Val2_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  store i32 %tmp_4, i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:20  %OP1_V_cast = sext i32 %kp_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="20">
<![CDATA[
_ifconv:21  %OP2_V_cast = sext i20 %p_Val2_3 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:22  %p_Val2_7 = mul i48 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:29  %OP1_V_2_cast = sext i32 %kd_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="48" op_0_bw="21">
<![CDATA[
_ifconv:30  %OP2_V_2_cast = sext i21 %p_Val2_8 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:31  %p_Val2_10 = mul i48 %OP1_V_2_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:39  %tmp_12 = sext i16 %p_Val2_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:41  %p_Val2_14 = load i16* %measured_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:42  %tmp_13 = sext i16 %p_Val2_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:43  %p_Val2_15 = sub i17 %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
_ifconv:44  %p_Val2_16 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_15, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:46  %p_Val2_16_cast = sext i20 %p_Val2_16 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_16_cast"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:55  %p_Val2_18 = load i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ifconv:56  %tmp_18 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_18, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:57  %tmp_27_cast = sext i19 %tmp_18 to i21

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:58  %p_Val2_19 = sub i21 %p_Val2_16_cast, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:60  %kp_V_load_1 = load i32* %kp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:65  %ki_V_load_1 = load i32* %ki_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:71  %kd_V_load_1 = load i32* %kd_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:80  %tmp_23 = trunc i17 %p_Val2_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:81  store i16 %tmp_23, i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:83  %measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="measured_V_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:84  %p_Val2_26 = load i16* %measured_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:87  %kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kp_V_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:88  %kp_V_load_2 = load i32* %kp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:74  %ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ki_V_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:75  %ki_V_load_3 = load i32* %ki_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:80  %kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kd_V_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:81  %kd_V_load_3 = load i32* %kd_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:27  %cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:28  %p_Val2_60 = load i16* %cmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:34  %p_Val2_25 = load i16* %cmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:50  store i32 %tmp_6_2_cast, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
codeRepl:51  %tmp_6_3 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_25, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="19">
<![CDATA[
codeRepl:52  %tmp_6_3_cast = sext i19 %tmp_6_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:53  %test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_V_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:54  store i32 %tmp_6_3_cast, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:24  %OP1_V_1 = sext i32 %ki_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:25  %OP2_V_1 = sext i32 %tmp_4 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:26  %p_Val2_9 = mul i48 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:45  %p_Val2_16_cast1 = sext i20 %p_Val2_16 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_16_cast1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_17 = load i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %p_Val2_s_10 = add i32 %p_Val2_17, %p_Val2_16_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_s_10"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_14 = icmp slt i32 %p_Val2_s_10, -6553600

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_15 = icmp sgt i32 %p_Val2_s_10, 6553600

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:51  %p_Val2_cast = select i1 %tmp_14, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %tmp_16 = or i1 %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:53  %tmp_17 = select i1 %tmp_16, i32 %p_Val2_cast, i32 %p_Val2_s_10

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  store i32 %tmp_17, i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:61  %OP1_V_3_cast = sext i32 %kp_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="48" op_0_bw="20">
<![CDATA[
_ifconv:62  %OP2_V_3_cast = sext i20 %p_Val2_16 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:63  %p_Val2_20 = mul i48 %OP1_V_3_cast, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:72  %OP1_V_5_cast = sext i32 %kd_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="21">
<![CDATA[
_ifconv:73  %OP2_V_5_cast = sext i21 %p_Val2_19 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:74  %p_Val2_23 = mul i48 %OP1_V_5_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:82  %tmp_24 = sext i16 %p_Val2_25 to i17

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:84  %p_Val2_26 = load i16* %measured_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:85  %tmp_25 = sext i16 %p_Val2_26 to i17

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:86  %r_V = sub i17 %tmp_24, %tmp_25

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:88  %kp_V_load_2 = load i32* %kp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_2"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:50  %measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="measured_V_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:51  %p_Val2_56 = load i16* %measured_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:69  %kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kp_V_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:70  %kp_V_load_4 = load i32* %kp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_4"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:75  %ki_V_load_3 = load i32* %ki_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_3"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1206_ifconv:81  %kd_V_load_3 = load i32* %kd_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:28  %p_Val2_60 = load i16* %cmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:35  %cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:36  %cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
codeRepl:39  %t_command_V = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_60, i3 0)

]]></Node>
<StgValue><ssdm name="t_command_V"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="19">
<![CDATA[
codeRepl:40  %t_command_V_cast = sext i19 %t_command_V to i32

]]></Node>
<StgValue><ssdm name="t_command_V_cast"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:41  %test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_V_addr"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:42  store i32 %t_command_V_cast, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:54  store i32 %tmp_6_3_cast, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:27  %p_Val2_11 = add i48 %p_Val2_9, %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:32  %p_Val2_12 = add i48 %p_Val2_11, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_7 = icmp slt i32 %tmp_5, -65536

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_s = icmp sgt i32 %tmp_5, 65470

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %tmp_10 = or i1 %tmp_7, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:66  %OP1_V_4 = sext i32 %ki_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:67  %OP2_V_4 = sext i32 %tmp_17 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:68  %p_Val2_21 = mul i48 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:89  %OP2_V_6_cast = sext i17 %r_V to i32

]]></Node>
<StgValue><ssdm name="OP2_V_6_cast"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %p_Val2_27 = mul i32 %kp_V_load_2, %OP2_V_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91  %phitmp1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_27, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:92  %tmp_26_cast = select i1 %tmp_7, i16 -8192, i16 8183

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:93  %tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Val2_12, i32 19, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:94  %tmp_27 = select i1 %tmp_10, i16 %tmp_26_cast, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:51  %p_Val2_56 = load i16* %measured_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:70  %kp_V_load_4 = load i32* %kp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_4"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:93  %measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="measured_V_addr_5"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:94  %p_Val2_59 = load i16* %measured_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:97  %kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kp_V_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:98  %kp_V_load_5 = load i32* %kp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="198" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
codeRepl:36  %cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_4"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:42  store i32 %t_command_V_cast, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
codeRepl:55  %tmp_6_4 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %cmdIn_V_load_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="19">
<![CDATA[
codeRepl:56  %tmp_6_4_cast = sext i19 %tmp_6_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:57  %test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_V_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:58  store i32 %tmp_6_4_cast, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:64  br i1 %tmp_3, label %_ifconv, label %._crit_edge1206_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:69  %p_Val2_22 = add i48 %p_Val2_21, %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:75  %p_Val2_24 = add i48 %p_Val2_22, %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:76  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77  %tmp_20 = icmp slt i32 %tmp_19, -65536

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_21 = icmp sgt i32 %tmp_19, 65470

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp_22 = or i1 %tmp_20, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:95  %tmp_29_cast = select i1 %tmp_20, i16 -8192, i16 8183

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:96  %tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Val2_24, i32 19, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:97  %tmp_29 = select i1 %tmp_22, i16 %tmp_29_cast, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:94  %p_Val2_59 = load i16* %measured_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1206_ifconv:98  %kp_V_load_5 = load i32* %kp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="216" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl:58  store i32 %tmp_6_4_cast, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:98  br label %._crit_edge1206_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge1206_ifconv:1  %p_Val2_29 = phi i16 [ %tmp_29, %_ifconv ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge1206_ifconv:2  %p_Val2_30 = phi i16 [ %tmp_27, %_ifconv ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1206_ifconv:4  %p_Val2_32 = select i1 %tmp_3, i16 %p_Val2_29, i16 %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1206_ifconv:5  %p_Val2_33 = select i1 %tmp_3, i16 %p_Val2_30, i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:6  %tmp_30 = sext i16 %p_Val2_33 to i17

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:9  %tmp_31 = sext i16 %p_Val2_34 to i17

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1206_ifconv:10  %p_Val2_35 = sub i17 %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
._crit_edge1206_ifconv:11  %p_Val2_36 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_35, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge1206_ifconv:13  %p_Val2_36_cast = sext i20 %p_Val2_36 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_36_cast"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:22  %p_Val2_46 = load i16* @last_error_rate_V_0, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge1206_ifconv:23  %tmp_36 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_46, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="21" op_0_bw="19">
<![CDATA[
._crit_edge1206_ifconv:24  %tmp_51_cast = sext i19 %tmp_36 to i21

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge1206_ifconv:25  %p_Val2_39 = sub i21 %p_Val2_36_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:47  %tmp_41 = trunc i17 %p_Val2_35 to i16

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:48  store i16 %tmp_41, i16* @last_error_rate_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:49  %tmp_42 = sext i16 %p_Val2_32 to i17

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:52  %tmp_43 = sext i16 %p_Val2_56 to i17

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1206_ifconv:53  %p_Val2_45 = sub i17 %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:90  %tmp_53 = trunc i17 %p_Val2_45 to i16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge1206_ifconv:0  %p_Val2_28 = phi i16 [ %phitmp1, %_ifconv ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1206_ifconv:3  %p_Val2_31 = select i1 %tmp_3, i16 %p_Val2_28, i16 %p_Val2_25

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge1206_ifconv:12  %p_Val2_36_cast9 = sext i20 %p_Val2_36 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_36_cast9"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:14  %p_Val2_37 = load i32* @integral_rate_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:15  %p_Val2_38 = add i32 %p_Val2_36_cast9, %p_Val2_37

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:16  %tmp_32 = icmp slt i32 %p_Val2_38, -6553600

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:17  %tmp_33 = icmp sgt i32 %p_Val2_38, 6553600

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:18  %p_Val2_1_cast = select i1 %tmp_32, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_1_cast"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:19  %tmp_34 = or i1 %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:20  %tmp_35 = select i1 %tmp_34, i32 %p_Val2_1_cast, i32 %p_Val2_38

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:21  store i32 %tmp_35, i32* @integral_rate_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:28  %OP1_V_7_cast = sext i32 %kp_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="48" op_0_bw="20">
<![CDATA[
._crit_edge1206_ifconv:29  %OP2_V_7_cast = sext i20 %p_Val2_36 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_7_cast"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:30  %p_Val2_40 = mul i48 %OP2_V_7_cast, %OP1_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:39  %OP1_V_9_cast = sext i32 %kd_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="21">
<![CDATA[
._crit_edge1206_ifconv:40  %OP2_V_9_cast = sext i21 %p_Val2_39 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_9_cast"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:41  %p_Val2_43 = mul i48 %OP2_V_9_cast, %OP1_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
._crit_edge1206_ifconv:54  %p_Val2_47 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_45, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge1206_ifconv:55  %p_Val2_47_cast8 = sext i20 %p_Val2_47 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_47_cast8"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge1206_ifconv:56  %p_Val2_47_cast = sext i20 %p_Val2_47 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_47_cast"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:57  %p_Val2_57 = load i32* @integral_rate_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:58  %p_Val2_48 = add i32 %p_Val2_47_cast8, %p_Val2_57

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:59  %tmp_44 = icmp slt i32 %p_Val2_48, -6553600

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:60  %tmp_45 = icmp sgt i32 %p_Val2_48, 6553600

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:61  %p_Val2_2_cast = select i1 %tmp_44, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:62  %tmp_46 = or i1 %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:63  %tmp_47 = select i1 %tmp_46, i32 %p_Val2_2_cast, i32 %p_Val2_48

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:64  store i32 %tmp_47, i32* @integral_rate_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:65  %p_Val2_58 = load i16* @last_error_rate_V_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge1206_ifconv:66  %tmp_48 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_58, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="21" op_0_bw="19">
<![CDATA[
._crit_edge1206_ifconv:67  %tmp_68_cast = sext i19 %tmp_48 to i21

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge1206_ifconv:68  %p_Val2_49 = sub i21 %p_Val2_47_cast, %tmp_68_cast

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:71  %OP1_V_10_cast = sext i32 %kp_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="20">
<![CDATA[
._crit_edge1206_ifconv:72  %OP2_V_10_cast = sext i20 %p_Val2_47 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_10_cast"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:73  %p_Val2_50 = mul i48 %OP2_V_10_cast, %OP1_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:91  store i16 %tmp_53, i16* @last_error_rate_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:92  %tmp_54 = sext i16 %p_Val2_31 to i17

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1206_ifconv:95  %tmp_55 = sext i16 %p_Val2_59 to i17

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1206_ifconv:96  %r_V_1 = sub i17 %tmp_54, %tmp_55

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:33  %OP1_V_8 = sext i32 %ki_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:34  %OP2_V_8 = sext i32 %tmp_35 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:35  %p_Val2_41 = mul i48 %OP2_V_8, %OP1_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:76  %OP1_V_s = sext i32 %ki_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:77  %OP2_V_s = sext i32 %tmp_47 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_s"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:78  %p_Val2_51 = mul i48 %OP2_V_s, %OP1_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:82  %OP1_V_12_cast = sext i32 %kd_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="21">
<![CDATA[
._crit_edge1206_ifconv:83  %OP2_V_12_cast = sext i21 %p_Val2_49 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_12_cast"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:84  %p_Val2_53 = mul i48 %OP2_V_12_cast, %OP1_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="285" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:36  %p_Val2_42 = add i48 %p_Val2_40, %p_Val2_41

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:42  %p_Val2_44 = add i48 %p_Val2_43, %p_Val2_42

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:43  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_44, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:44  %tmp_38 = icmp slt i32 %tmp_37, -65536

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:45  %tmp_39 = icmp sgt i32 %tmp_37, 65470

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:46  %tmp_40 = or i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:79  %p_Val2_52 = add i48 %p_Val2_50, %p_Val2_51

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1206_ifconv:85  %p_Val2_54 = add i48 %p_Val2_53, %p_Val2_52

]]></Node>
<StgValue><ssdm name="p_Val2_54"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:86  %tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_54, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:87  %tmp_50 = icmp slt i32 %tmp_49, -65536

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:88  %tmp_51 = icmp sgt i32 %tmp_49, 65470

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:89  %tmp_52 = or i1 %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="45" op_0_bw="32">
<![CDATA[
._crit_edge1206_ifconv:99  %OP1_V_13_cast = sext i32 %kp_V_load_5 to i45

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="45" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:100  %OP2_V_13_cast = sext i17 %r_V_1 to i45

]]></Node>
<StgValue><ssdm name="OP2_V_13_cast"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge1206_ifconv:101  %p_Val2_55 = mul i45 %OP2_V_13_cast, %OP1_V_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:102  %tmp_58_cast = select i1 %tmp_38, i32 -65536, i32 65470

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:103  %tmp_56 = select i1 %tmp_40, i32 %tmp_58_cast, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:106  %tmp_61_cast = select i1 %tmp_50, i32 -65536, i32 65470

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:107  %tmp_57 = select i1 %tmp_52, i32 %tmp_61_cast, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:111  %tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i45.i32.i32(i45 %p_Val2_55, i32 13, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:134  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
._crit_edge1206_ifconv:104  %p_shl1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_56, i16 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="49" op_0_bw="48">
<![CDATA[
._crit_edge1206_ifconv:105  %p_shl1_cast = sext i48 %p_shl1 to i49

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
._crit_edge1206_ifconv:108  %p_Val2_61 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_57, i16 0)

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="49" op_0_bw="48">
<![CDATA[
._crit_edge1206_ifconv:109  %p_Val2_61_cast = sext i48 %p_Val2_61 to i49

]]></Node>
<StgValue><ssdm name="p_Val2_61_cast"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1206_ifconv:110  %addconv = sub i49 %p_Val2_61_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
._crit_edge1206_ifconv:112  %p_shl = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_58, i16 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="50" op_0_bw="48">
<![CDATA[
._crit_edge1206_ifconv:113  %p_shl_cast7 = sext i48 %p_shl to i50

]]></Node>
<StgValue><ssdm name="p_shl_cast7"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="49" op_0_bw="48">
<![CDATA[
._crit_edge1206_ifconv:114  %p_shl_cast = sext i48 %p_shl to i49

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1206_ifconv:115  %p_Val2_62 = sub i49 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="50" op_0_bw="49">
<![CDATA[
._crit_edge1206_ifconv:116  %tmp_81_cast = sext i49 %addconv to i50

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="50" op_0_bw="49">
<![CDATA[
._crit_edge1206_ifconv:117  %tmp_82_cast = sext i49 %p_Val2_62 to i50

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:118  %r_V_2 = sub i50 %tmp_81_cast, %p_shl_cast7

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:135  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1206_ifconv:136  %sum = add i49 %p_shl1_cast, %p_Val2_61_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="50" op_0_bw="49">
<![CDATA[
._crit_edge1206_ifconv:137  %sum_cast = sext i49 %sum to i50

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:138  %r_V_2_1 = sub i50 %p_shl_cast7, %sum_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:153  %addconv2 = add i50 %p_shl_cast7, %sum_cast

]]></Node>
<StgValue><ssdm name="addconv2"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1206_ifconv:168  %addconv3 = sub i49 %p_shl1_cast, %p_Val2_61_cast

]]></Node>
<StgValue><ssdm name="addconv3"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="50" op_0_bw="49">
<![CDATA[
._crit_edge1206_ifconv:169  %tmp_108_3_cast = sext i49 %addconv3 to i50

]]></Node>
<StgValue><ssdm name="tmp_108_3_cast"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:170  %r_V_2_3 = sub i50 %tmp_108_3_cast, %p_shl_cast7

]]></Node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:185  %r_V_2_4 = add i50 %p_shl_cast7, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="r_V_2_4"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:200  %r_V_2_5 = sub i50 %tmp_82_cast, %sum_cast

]]></Node>
<StgValue><ssdm name="r_V_2_5"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:215  %addconv4 = sub i50 %sum_cast, %p_shl_cast7

]]></Node>
<StgValue><ssdm name="addconv4"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge1206_ifconv:230  %r_V_2_7 = add i50 %p_shl_cast7, %tmp_108_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:119  %OP1_V_cast_11 = sext i50 %r_V_2 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_cast_11"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:120  %p_Val2_63 = mul i64 21626, %OP1_V_cast_11

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:139  %OP1_V_17_1_cast = sext i50 %r_V_2_1 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_17_1_cast"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:140  %p_Val2_68_1 = mul i64 21626, %OP1_V_17_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_1"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:152  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:154  %addconv2_cast = sext i50 %addconv2 to i64

]]></Node>
<StgValue><ssdm name="addconv2_cast"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:155  %p_Val2_68_2 = mul i64 21626, %addconv2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_2"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:171  %OP1_V_17_3_cast = sext i50 %r_V_2_3 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_17_3_cast"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:172  %p_Val2_68_3 = mul i64 21626, %OP1_V_17_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_3"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:186  %OP1_V_17_4_cast = sext i50 %r_V_2_4 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_17_4_cast"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:187  %p_Val2_68_4 = mul i64 21626, %OP1_V_17_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_4"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:201  %OP1_V_17_5_cast = sext i50 %r_V_2_5 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_17_5_cast"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:202  %p_Val2_68_5 = mul i64 21626, %OP1_V_17_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_5"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:216  %addconv4_cast = sext i50 %addconv4 to i64

]]></Node>
<StgValue><ssdm name="addconv4_cast"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:217  %p_Val2_68_6 = mul i64 21626, %addconv4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_6"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="50">
<![CDATA[
._crit_edge1206_ifconv:231  %OP1_V_17_7_cast = sext i50 %r_V_2_7 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_17_7_cast"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:232  %p_Val2_68_7 = mul i64 21626, %OP1_V_17_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="347" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:120  %p_Val2_63 = mul i64 21626, %OP1_V_cast_11

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:140  %p_Val2_68_1 = mul i64 21626, %OP1_V_17_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_1"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:155  %p_Val2_68_2 = mul i64 21626, %addconv2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_2"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:167  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:172  %p_Val2_68_3 = mul i64 21626, %OP1_V_17_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_3"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:187  %p_Val2_68_4 = mul i64 21626, %OP1_V_17_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_4"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:202  %p_Val2_68_5 = mul i64 21626, %OP1_V_17_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_5"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:217  %p_Val2_68_6 = mul i64 21626, %addconv4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_6"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:232  %p_Val2_68_7 = mul i64 21626, %OP1_V_17_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="51" op_0_bw="51" op_1_bw="16" op_2_bw="35">
<![CDATA[
._crit_edge1206_ifconv:121  %tmp_59 = call i51 @_ssdm_op_BitConcatenate.i51.i16.i35(i16 %p_Val2_60, i35 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="51">
<![CDATA[
._crit_edge1206_ifconv:122  %tmp_84_cast = sext i51 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:123  %p_Val2_65 = add i64 %p_Val2_63, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:124  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_65, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:125  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_65, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:126  %tmp_62 = icmp sgt i32 %tmp_60, 65470

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:127  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_65, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:128  %tmp_64 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_63, i9 0, i1 %tmp_63, i4 0, i1 %tmp_63, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:129  %tmp_69_cast = sext i17 %tmp_64 to i18

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:130  %tmp_65 = add i18 65470, %tmp_69_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:131  %tmp_70_cast = sext i18 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:132  %tmp_66 = or i1 %tmp_61, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:133  %test_buffer_V_load = select i1 %tmp_66, i32 %tmp_70_cast, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="test_buffer_V_load"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:141  %p_Val2_69_1 = add i64 %p_Val2_68_1, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_1"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:142  %tmp_114_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:143  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:144  %tmp_116_1 = icmp sgt i32 %tmp_114_1, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_1"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:145  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:146  %tmp_69 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_68, i9 0, i1 %tmp_68, i4 0, i1 %tmp_68, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:147  %tmp_73_cast = sext i17 %tmp_69 to i18

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:148  %tmp_70 = add i18 65470, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:149  %tmp_74_cast = sext i18 %tmp_70 to i32

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:150  %tmp_71 = or i1 %tmp_67, %tmp_116_1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:151  %test_buffer_V_load_1 = select i1 %tmp_71, i32 %tmp_74_cast, i32 %tmp_114_1

]]></Node>
<StgValue><ssdm name="test_buffer_V_load_1"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:156  %p_Val2_69_2 = add i64 %p_Val2_68_2, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_2"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:157  %tmp_114_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_2"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:158  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:159  %tmp_116_2 = icmp sgt i32 %tmp_114_2, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_2"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:160  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:161  %tmp_74 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_73, i9 0, i1 %tmp_73, i4 0, i1 %tmp_73, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:162  %tmp_77_cast = sext i17 %tmp_74 to i18

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:163  %tmp_75 = add i18 65470, %tmp_77_cast

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:164  %tmp_78_cast = sext i18 %tmp_75 to i32

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:165  %tmp_76 = or i1 %tmp_72, %tmp_116_2

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:166  %test_buffer_V_load_2 = select i1 %tmp_76, i32 %tmp_78_cast, i32 %tmp_114_2

]]></Node>
<StgValue><ssdm name="test_buffer_V_load_2"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:173  %p_Val2_69_3 = add i64 %p_Val2_68_3, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_3"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:174  %tmp_114_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_3"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:175  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:176  %tmp_116_3 = icmp sgt i32 %tmp_114_3, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_3"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:177  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:178  %tmp_79 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_78, i9 0, i1 %tmp_78, i4 0, i1 %tmp_78, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:179  %tmp_83_cast = sext i17 %tmp_79 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:180  %tmp_80 = add i18 65470, %tmp_83_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:181  %tmp_84_cast2 = sext i18 %tmp_80 to i32

]]></Node>
<StgValue><ssdm name="tmp_84_cast2"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:182  %tmp_81 = or i1 %tmp_77, %tmp_116_3

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:183  %test_buffer_V_load_3 = select i1 %tmp_81, i32 %tmp_84_cast2, i32 %tmp_114_3

]]></Node>
<StgValue><ssdm name="test_buffer_V_load_3"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:184  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:188  %p_Val2_69_4 = add i64 %p_Val2_68_4, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_4"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:189  %tmp_114_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_4, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_4"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:190  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:191  %tmp_116_4 = icmp sgt i32 %tmp_114_4, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_4"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:192  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:193  %tmp_84 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_83, i9 0, i1 %tmp_83, i4 0, i1 %tmp_83, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:194  %tmp_87_cast = sext i17 %tmp_84 to i18

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:195  %tmp_85 = add i18 65470, %tmp_87_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:196  %tmp_88_cast = sext i18 %tmp_85 to i32

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:197  %tmp_86 = or i1 %tmp_82, %tmp_116_4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:198  %test_buffer_V_load_4 = select i1 %tmp_86, i32 %tmp_88_cast, i32 %tmp_114_4

]]></Node>
<StgValue><ssdm name="test_buffer_V_load_4"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:203  %p_Val2_69_5 = add i64 %p_Val2_68_5, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_5"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:204  %tmp_114_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_5, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_5"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:205  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:206  %tmp_116_5 = icmp sgt i32 %tmp_114_5, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_5"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:207  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:208  %tmp_89 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_88, i9 0, i1 %tmp_88, i4 0, i1 %tmp_88, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:209  %tmp_91_cast = sext i17 %tmp_89 to i18

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:210  %tmp_90 = add i18 65470, %tmp_91_cast

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:211  %tmp_92_cast = sext i18 %tmp_90 to i32

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:212  %tmp_91 = or i1 %tmp_87, %tmp_116_5

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:213  %test_buffer_V_load_5 = select i1 %tmp_91, i32 %tmp_92_cast, i32 %tmp_114_5

]]></Node>
<StgValue><ssdm name="test_buffer_V_load_5"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:218  %p_Val2_69_6 = add i64 %p_Val2_68_6, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_6"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:219  %tmp_114_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_6, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_6"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:220  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:221  %tmp_116_6 = icmp sgt i32 %tmp_114_6, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_6"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:222  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:223  %tmp_94 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_93, i9 0, i1 %tmp_93, i4 0, i1 %tmp_93, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:224  %tmp_95_cast = sext i17 %tmp_94 to i18

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:225  %tmp_95 = add i18 65470, %tmp_95_cast

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:226  %tmp_96_cast = sext i18 %tmp_95 to i32

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:227  %tmp_96 = or i1 %tmp_92, %tmp_116_6

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:228  %test_buffer_V_load_6 = select i1 %tmp_96, i32 %tmp_96_cast, i32 %tmp_114_6

]]></Node>
<StgValue><ssdm name="test_buffer_V_load_6"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1206_ifconv:233  %p_Val2_69_7 = add i64 %p_Val2_68_7, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69_7"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1206_ifconv:234  %tmp_114_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_7, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_114_7"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:235  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1206_ifconv:236  %tmp_116_7 = icmp sgt i32 %tmp_114_7, 65470

]]></Node>
<StgValue><ssdm name="tmp_116_7"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:237  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="9" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="1">
<![CDATA[
._crit_edge1206_ifconv:238  %tmp_99 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_98, i9 0, i1 %tmp_98, i4 0, i1 %tmp_98, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1206_ifconv:239  %tmp_99_cast = sext i17 %tmp_99 to i18

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1206_ifconv:240  %tmp_100 = add i18 65470, %tmp_99_cast

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="18">
<![CDATA[
._crit_edge1206_ifconv:241  %tmp_100_cast = sext i18 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1206_ifconv:242  %tmp_101 = or i1 %tmp_97, %tmp_116_7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1206_ifconv:243  %storemerge_7 = select i1 %tmp_101, i32 %tmp_100_cast, i32 %tmp_114_7

]]></Node>
<StgValue><ssdm name="storemerge_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="447" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:199  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:246  %test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_V_addr_6"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:247  store i32 %test_buffer_V_load, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="450" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:214  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:247  store i32 %test_buffer_V_load, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:248  %test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_V_addr_7"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:249  store i32 %test_buffer_V_load_1, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="454" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:229  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:249  store i32 %test_buffer_V_load_1, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:250  %test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_V_addr_8"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:251  store i32 %test_buffer_V_load_2, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="458" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1206_ifconv:244  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:251  store i32 %test_buffer_V_load_2, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:252  %test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_V_addr_9"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:253  store i32 %test_buffer_V_load_3, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="462" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:245  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:253  store i32 %test_buffer_V_load_3, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:254  %test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_V_addr_10"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:255  store i32 %test_buffer_V_load_4, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="466" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:245  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:255  store i32 %test_buffer_V_load_4, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:256  %test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_V_addr_11"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:257  store i32 %test_buffer_V_load_5, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="470" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:245  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:257  store i32 %test_buffer_V_load_5, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:258  %test_V_addr_12 = getelementptr [4096 x i32]* %test_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="test_V_addr_12"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:259  store i32 %test_buffer_V_load_6, i32* %test_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="474" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:245  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:259  store i32 %test_buffer_V_load_6, i32* %test_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1206_ifconv:260  %test_V_addr_13 = getelementptr [4096 x i32]* %test_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="test_V_addr_13"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:261  store i32 %storemerge_7, i32* %test_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str6, [4 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1206_ifconv:245  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1206_ifconv:261  store i32 %storemerge_7, i32* %test_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0">
<![CDATA[
._crit_edge1206_ifconv:262  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
