 /* 
  *
  * Mux 2 to 1
  *
  * @file  mux2.sv
  * @autor Victor Montero
  * @date  20/09/2018
  */


module mux2(input logic [3:0] d0, d1,
				input logic s,
				output logic [3:0] y);
	assign y =s ? d1 : d0;

endmodule