# Ignore compiled Verilog files
*.vcd
*.log
*.out
*.wlf  # QuestaSim waveform file

# Ignore instruction/memory dump files
.nvim/svlangserver
./sim/work

# Ignore backup and temporary files
*.bak
*.swp
*.tmp

