<strong>verilog-cache-enabled</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>t</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Non-nil enables caching of signals, etc.  Set to nil for debugging to make things SLOW!