,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - FLOAT,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - FLOAT,Speedup w/ templated loop iteration count (known at compile-time) - FLOAT,Speedup using CPU vectorization - FLOAT,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - DOUBLE,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - DOUBLE,Speedup w/ templated loop iteration count (known at compile-time) - DOUBLE,Speedup using CPU vectorization - DOUBLE,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - HALF,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - HALF,Speedup w/ templated loop iteration count (known at compile-time) - HALF,Speedup using CPU vectorization - HALF,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - All Runs,Speedup w/ templated loop iteration count (known at compile-time) - All Runs,Speedup using half-precision relative to float,Speedup using double-precision relative to float (actually slowdown),
Average Speedup,1.13254,1.43941,1.50658,1.51263,1.44113,1.46896,1.43381,1.42385,1.39427,1.38204,1.38557,1.38749,1.39388,1.38866,0.982741,1.00452,1.09586,1.1486,1.23128,1.28585,1.32593,1.3542,1.36016,1.36608,1.36856,1.37108,1.36498,1.35941,1.43941,1.51263,1.46896,1.21478,1.31477,1.34174,1.31437,1.46295,1.01818,1.19803,1.8358,1.16787,1.56466,1.65526,1.61727,1.48945,1.47505,1.40516,1.38114,1.37408,1.38931,1.39158,1.38518,1.38392,1.38098,1.04191,1.05016,1.13584,1.18072,1.25447,1.30204,1.34031,1.37023,1.37326,1.37486,1.3718,1.36875,1.36193,1.35688,1.56466,1.61727,1.47505,1.42202,1.39327,1.38077,1.29556,1.4664,1.00903,1.25494,1.25501,1.45925,1.53809,1.50291,1.44562,1.37504,1.34344,1.27862,1.25757,1.22269,1.20513,1.18718,1.17489,1.17203,1.16974,0.953746,0.96107,1.08805,1.14828,1.23216,1.28807,1.32936,1.36061,1.36532,1.36973,1.37167,1.37352,1.36719,1.36178,1.53809,1.44562,1.34344,0.995358,1.00952,1.05264,1.13761,1.20187,1.04891,1.1878,2.76661,1.13254,1.43941,1.50658,1.51263,1.44113,1.46896,1.43381,1.42385,1.39427,1.38204,1.38557,1.38749,1.39388,1.38866,1.37394,1.41066,1.43571,1.43947,1.41519,1.41458,1.39416,1.38593,1.38458,1.39049,1.39144,1.3885,1.38777,1.38616,1.38868,1.39629,1.39746,1.39359,1.38447,1.37862,1.36465,1.35758,1.3464,1.33852,1.33004,1.32278,1.31826,1.31402,0.982741,1.00452,1.09586,1.1486,1.23128,1.28585,1.32593,1.3542,1.36016,1.36608,1.36856,1.37108,1.36498,1.35941,1.33824,1.32075,1.31996,1.3197,1.3318,1.3422,1.35305,1.36334,1.36483,1.36585,1.36486,1.36372,1.36062,1.35815,1.3442,1.33167,1.33201,1.33191,1.33906,1.34578,1.35239,1.35869,1.35989,1.36119,1.36196,1.36276,1.36101,1.35936,1.02775,1.21479,1.18535,0.528417,
Median Speedup,1.13254,1.43941,1.64094,1.58585,1.53075,1.56943,1.53075,1.44245,1.35415,1.31307,1.35415,1.38138,1.40861,1.38138,0.982741,1.00452,1.0263,1.15242,1.27854,1.29268,1.30682,1.42944,1.40786,1.41362,1.40786,1.40335,1.39884,1.39608,1.43941,1.58585,1.56943,1.21478,1.3403,1.3647,1.22291,1.40861,1.00309,1.09114,1.70923,1.16787,1.56466,1.83647,1.66989,1.50331,1.45318,1.40304,1.30801,1.31762,1.36033,1.40304,1.36033,1.36879,1.35576,1.04191,1.05016,1.05841,1.1828,1.30719,1.31128,1.31536,1.42763,1.39748,1.39338,1.38928,1.36527,1.34126,1.33818,1.56466,1.66989,1.45318,1.42202,1.36591,1.35576,1.31762,1.40304,1.00755,1.0849,1.27531,1.45925,1.53809,1.45925,1.44589,1.43254,1.35314,1.27373,1.2296,1.18546,1.14786,1.11026,1.10149,1.11026,1.12402,0.953746,0.96107,0.968394,1.14868,1.32897,1.33549,1.34201,1.4548,1.40299,1.40619,1.40299,1.39844,1.39389,1.3925,1.53809,1.44589,1.35314,0.995358,1.02369,1.04339,1.09272,1.13995,0.996108,1.05979,3.03703,1.13254,1.43941,1.64094,1.58585,1.53075,1.56943,1.53075,1.44245,1.35415,1.31307,1.35415,1.38138,1.40861,1.38138,1.35415,1.38138,1.40861,1.41476,1.40861,1.40583,1.40304,1.3786,1.35506,1.37905,1.40304,1.37905,1.36879,1.36192,1.36879,1.38592,1.40304,1.38592,1.36879,1.36192,1.35506,1.3546,1.35415,1.34844,1.34273,1.33176,1.3208,1.31783,0.982741,1.00452,1.0263,1.15242,1.27854,1.29268,1.30682,1.42944,1.40786,1.41362,1.40786,1.40335,1.39884,1.39608,1.39333,1.35008,1.30719,1.31128,1.31536,1.35435,1.39333,1.39608,1.39748,1.3954,1.39333,1.39131,1.38928,1.36527,1.34126,1.33818,1.34126,1.33818,1.34126,1.34163,1.34201,1.36565,1.38928,1.39131,1.39111,1.39222,1.39111,1.3902,1.0052,1.0644,1.03276,0.507619,