
% ====
\begin{rSection}{Experience}

{\bf Peking University, Beijing, China}                           \hfill {Aug. 2025 -- present} \\
Associate Professor \\
{\bf Peking University, Beijing, China}                           \hfill {Jul. 2019 -- Jul. 2025} \\
Assistant Professor \\
Department of Design Automation and Computing System, \\
School of Integrated Circuits (since Nov. 2021) \\
Center for Energy-efficient Computing and Applications (CECA), \\
School of Electronics Engineering and Computer Science

{\bf University of Texas at Austin, Texas, U.S.}                           \hfill {Jun. 2018 -- Jun.~2019} \\
Postdoc \\
Department of Electrical and Computer Engineering

%{\bf Toshiba Memory Corporation, Yokohama, Japan}                           \hfill {May 2017 -- Aug.~2017} \\
%Internship \\
%Memory lithography group
%
%{\bf IMEC, Leuven, Belgium}                           \hfill {Sep. 2016 -- Nov.~2016} \\
%Internship \\
%Design technology co-optimization for emerging lithography options
%
%{\bf Chinese University of Hong Kong, China}                           \hfill {Jun. 2016 -- Aug.~2016} \\
%Summer Intern \\
%Quantum computing
%
%{\bf Cadence Design System, TX, USA}                           \hfill {May 2015 -- Aug.~2015} \\
%Summer Intern \\
%Routability driven detailed placement
%
%{\bf Oracle Inc., TX, USA}                           \hfill {May 2014 -- Aug.~2014} \\
%Summer Intern \\
%Incremental timing driven detailed placement

%{\bf ECE Department, University of Texas at Austin, TX, USA}  \hfill {Jan. 2014 -- Present} \\
%Graduate Research Assistant \\
%Multiple patterning lithography layout decomposition \\ %\hfill {Sep. 2015 -- Dec.~2015} \\
%Stitch aware detailed placement \\ %\hfill {Jan. 2015 -- July.~2015} \\
%Triple-patterning aware detailed placement \\ %\hfill {Dec. 2014 -- Apr.~2015} \\
%Dummy fill insertion \\ %\hfill {Sep. 2014 -- Dec.~2014} \\
%Detailed-routing-driven placement  %\hfill {Feb. 2014 -- May.~2014}

\end{rSection}


