Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.button_detector
Compiling module xil_defaultlib.stopwatch_control_unit
Compiling module xil_defaultlib.clk_div_stopwatch
Compiling module xil_defaultlib.time_clock_counter(TIME_MAX=100)
Compiling module xil_defaultlib.time_clock_counter
Compiling module xil_defaultlib.stopwatch_datapath
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder_2x4
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.select_fnd
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.BCDtoSEG_decoder
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.top_stopwatch
Compiling module xil_defaultlib.tb_stopwatch
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stopwatch_behav
