// Seed: 3438449453
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    output supply1 id_0
);
  wire id_2;
  wire id_3;
  module_0 modCall_1 (id_3);
  logic [7:0][-1] id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_3 <= -1;
    begin : LABEL_0
      id_3 <= id_1;
    end
  end
  module_0 modCall_1 (id_2);
  wand id_5 = 1 - {id_1, id_5, -1'd0};
endmodule
