<profile>

<section name = "Vitis HLS Report for 'myproject'" level="0">
<item name = "Date">Wed Oct 30 11:01:16 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.279 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret3_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_218">transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_224">transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_248">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_259">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_270">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_281">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 68, 4480, 128480, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 327, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 2, ~0, 29, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_248">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 2, 17, 1120, 32120, 0</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_259">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 2, 17, 1120, 32120, 0</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_270">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 2, 17, 1120, 32120, 0</column>
<column name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_281">layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s, 2, 17, 1120, 32120, 0</column>
<column name="call_ret3_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_218">transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s, 0, 0, 0, 0, 0</column>
<column name="call_ret_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_224">transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp50">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp51">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp52">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp53">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="input_1_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="input_1_ap_vld_preg">9, 2, 1, 2</column>
<column name="input_1_blk_n">9, 2, 1, 2</column>
<column name="input_1_in_sig">9, 2, 320, 640</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="input_1_ap_vld_preg">1, 0, 1, 0</column>
<column name="input_1_preg">320, 0, 320, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="input_1_ap_vld">in, 1, ap_vld, input_1, pointer</column>
<column name="input_1">in, 320, ap_vld, input_1, pointer</column>
<column name="layer2_out_0">out, 16, ap_vld, layer2_out_0, pointer</column>
<column name="layer2_out_0_ap_vld">out, 1, ap_vld, layer2_out_0, pointer</column>
<column name="layer2_out_1">out, 16, ap_vld, layer2_out_1, pointer</column>
<column name="layer2_out_1_ap_vld">out, 1, ap_vld, layer2_out_1, pointer</column>
<column name="layer2_out_2">out, 16, ap_vld, layer2_out_2, pointer</column>
<column name="layer2_out_2_ap_vld">out, 1, ap_vld, layer2_out_2, pointer</column>
<column name="layer2_out_3">out, 16, ap_vld, layer2_out_3, pointer</column>
<column name="layer2_out_3_ap_vld">out, 1, ap_vld, layer2_out_3, pointer</column>
<column name="layer2_out_4">out, 16, ap_vld, layer2_out_4, pointer</column>
<column name="layer2_out_4_ap_vld">out, 1, ap_vld, layer2_out_4, pointer</column>
<column name="layer2_out_5">out, 16, ap_vld, layer2_out_5, pointer</column>
<column name="layer2_out_5_ap_vld">out, 1, ap_vld, layer2_out_5, pointer</column>
<column name="layer2_out_6">out, 16, ap_vld, layer2_out_6, pointer</column>
<column name="layer2_out_6_ap_vld">out, 1, ap_vld, layer2_out_6, pointer</column>
<column name="layer2_out_7">out, 16, ap_vld, layer2_out_7, pointer</column>
<column name="layer2_out_7_ap_vld">out, 1, ap_vld, layer2_out_7, pointer</column>
<column name="layer2_out_8">out, 16, ap_vld, layer2_out_8, pointer</column>
<column name="layer2_out_8_ap_vld">out, 1, ap_vld, layer2_out_8, pointer</column>
<column name="layer2_out_9">out, 16, ap_vld, layer2_out_9, pointer</column>
<column name="layer2_out_9_ap_vld">out, 1, ap_vld, layer2_out_9, pointer</column>
<column name="layer2_out_10">out, 16, ap_vld, layer2_out_10, pointer</column>
<column name="layer2_out_10_ap_vld">out, 1, ap_vld, layer2_out_10, pointer</column>
<column name="layer2_out_11">out, 16, ap_vld, layer2_out_11, pointer</column>
<column name="layer2_out_11_ap_vld">out, 1, ap_vld, layer2_out_11, pointer</column>
<column name="layer2_out_12">out, 16, ap_vld, layer2_out_12, pointer</column>
<column name="layer2_out_12_ap_vld">out, 1, ap_vld, layer2_out_12, pointer</column>
<column name="layer2_out_13">out, 16, ap_vld, layer2_out_13, pointer</column>
<column name="layer2_out_13_ap_vld">out, 1, ap_vld, layer2_out_13, pointer</column>
<column name="layer2_out_14">out, 16, ap_vld, layer2_out_14, pointer</column>
<column name="layer2_out_14_ap_vld">out, 1, ap_vld, layer2_out_14, pointer</column>
<column name="layer2_out_15">out, 16, ap_vld, layer2_out_15, pointer</column>
<column name="layer2_out_15_ap_vld">out, 1, ap_vld, layer2_out_15, pointer</column>
<column name="layer2_out_16">out, 16, ap_vld, layer2_out_16, pointer</column>
<column name="layer2_out_16_ap_vld">out, 1, ap_vld, layer2_out_16, pointer</column>
<column name="layer2_out_17">out, 16, ap_vld, layer2_out_17, pointer</column>
<column name="layer2_out_17_ap_vld">out, 1, ap_vld, layer2_out_17, pointer</column>
<column name="layer2_out_18">out, 16, ap_vld, layer2_out_18, pointer</column>
<column name="layer2_out_18_ap_vld">out, 1, ap_vld, layer2_out_18, pointer</column>
<column name="layer2_out_19">out, 16, ap_vld, layer2_out_19, pointer</column>
<column name="layer2_out_19_ap_vld">out, 1, ap_vld, layer2_out_19, pointer</column>
</table>
</item>
</section>
</profile>
