xload _0_0cell_0_0ginvx0
box 0 0 32 36
label prboundary
box 19 8 20 11
paint ndiffusion
box 20 9 20 9
label "GND" right ndiffusion
box 23 14 28 15
paint polysilicon
box 24 15 24 15
label "in(0)" right polysilicon
box 23 17 24 18
paint polysilicon
box 24 18 24 18
label "in(0)" right polysilicon
box 23 18 28 19
paint polysilicon
box 24 19 24 19
label "in(0)" right polysilicon
box 19 21 20 24
paint pdiffusion
box 20 22 20 22
label "Vdd" right pdiffusion
box 16 8 19 11
paint ndiffusion
box 17 9 17 9
label "GND" right ndiffusion
box 27 15 28 18
paint polysilicon
box 28 16 28 16
label "in(0)" right polysilicon
box 16 21 19 24
paint pdiffusion
box 17 22 17 22
label "Vdd" right pdiffusion
box 15 6 20 8
paint ndiffusion
box 16 7 16 7
label "GND" right ndiffusion
box 15 8 16 11
paint ndiffusion
box 16 9 16 9
label "GND" right ndiffusion
box 15 11 20 12
paint ndiffusion
box 16 12 16 12
label "GND" right ndiffusion
box 12 8 13 11
paint ndiffusion
box 13 9 13 9
label "out" right ndiffusion
box 24 15 27 18
paint polysilicon
box 25 16 25 16
label "in(0)" right polysilicon
box 15 19 20 21
paint pdiffusion
box 16 20 16 20
label "Vdd" right pdiffusion
box 15 21 16 24
paint pdiffusion
box 16 22 16 22
label "Vdd" right pdiffusion
box 15 24 20 25
paint pdiffusion
box 16 25 16 25
label "Vdd" right pdiffusion
box 12 20 13 23
paint pdiffusion
box 13 21 13 21
label "out" right pdiffusion
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "in(0)" right polysilicon
box 13 6 15 12
paint ntransistor
box 14 7 14 7
label "in(0)" right ntransistor
box 9 8 12 11
paint ndiffusion
box 10 9 10 9
label "out" right ndiffusion
box 13 12 15 15
paint polysilicon
box 14 13 14 13
label "in(0)" right polysilicon
box 13 15 24 17
paint polysilicon
box 14 16 14 16
label "in(0)" right polysilicon
box 13 17 15 19
paint polysilicon
box 14 18 14 18
label "in(0)" right polysilicon
box 13 19 15 25
paint ptransistor
box 14 20 14 20
label "in(0)" right ptransistor
box 9 20 12 23
paint pdiffusion
box 10 21 10 21
label "out" right pdiffusion
box 13 25 15 27
paint polysilicon
box 14 26 14 26
label "in(0)" right polysilicon
box 8 6 13 8
paint ndiffusion
box 9 7 9 7
label "out" right ndiffusion
box 8 8 9 11
paint ndiffusion
box 9 9 9 9
label "out" right ndiffusion
box 8 11 13 12
paint ndiffusion
box 9 12 9 12
label "out" right ndiffusion
box 8 19 13 20
paint pdiffusion
box 9 20 9 20
label "out" right pdiffusion
box 8 20 9 23
paint pdiffusion
box 9 21 9 21
label "out" right pdiffusion
box 8 23 13 25
paint pdiffusion
box 9 24 9 24
label "out" right pdiffusion
box 24 15 27 18
paint pc
box 25 16 25 16
label "in(0)" right pc
box 16 8 19 11
paint ndc
box 17 9 17 9
label "GND" right ndc
box 16 21 19 24
paint pdc
box 17 22 17 22
label "Vdd" right pdc
box 9 8 12 11
paint ndc
box 10 9 10 9
label "out" right ndc
box 9 20 12 23
paint pdc
box 10 21 10 21
label "out" right pdc
box 27 15 28 18
paint m1
box 28 16 28 16
label "in(0)" right m1
port class input
port make
box 27 28 28 31
paint m1
box 28 29 28 29
label "GND" right m1
box 24 8 27 11
paint m1
box 25 9 25 9
label "GND" right m1
box 23 14 28 15
paint m1
box 24 15 24 15
label "in(0)" right m1
port class input
port make
box 24 15 27 18
paint m1
box 25 16 25 16
label "in(0)" right m1
port class input
port make
box 23 18 28 19
paint m1
box 24 19 24 19
label "in(0)" right m1
port class input
port make
box 24 28 27 31
paint m1
box 25 29 25 29
label "GND" right m1
box 24 31 28 32
paint m1
box 25 32 25 32
label "GND" right m1
box 19 8 24 11
paint m1
box 20 9 20 9
label "GND" right m1
box 19 15 24 18
paint m1
box 20 16 20 16
label "in(0)" right m1
port class input
port make
box 19 21 20 24
paint m1
box 20 22 20 22
label "Vdd" right m1
box 16 8 19 11
paint m1
box 17 9 17 9
label "GND" right m1
box 16 15 19 18
paint m1
box 17 16 17 16
label "in(0)" right m1
port class input
port make
box 16 21 19 24
paint m1
box 17 22 17 22
label "Vdd" right m1
box 16 24 19 28
paint m1
box 17 25 17 25
label "Vdd" right m1
box 16 28 20 32
paint m1
box 17 29 17 29
label "Vdd" right m1
box 15 8 16 11
paint m1
box 16 9 16 9
label "GND" right m1
box 15 21 16 24
paint m1
box 16 22 16 22
label "Vdd" right m1
box 9 8 12 11
paint m1
box 10 9 10 9
label "out" right m1
port class output
port make
box 9 11 12 20
paint m1
box 10 12 10 12
label "out" right m1
port class output
port make
box 9 20 12 23
paint m1
box 10 21 10 21
label "out" right m1
port class output
port make
box 9 23 12 24
paint m1
box 10 24 10 24
label "out" right m1
port class output
port make
box 9 28 12 31
paint m1
box 10 29 10 29
label "in(0)" right m1
port class input
port make
box 8 4 12 8
paint m1
box 9 5 9 5
label "out" right m1
port class output
port make
box 8 28 9 31
paint m1
box 9 29 9 29
label "in(0)" right m1
port class input
port make
box 8 31 12 32
paint m1
box 9 32 9 32
label "in(0)" right m1
port class input
port make
box 24 8 27 11
paint mcon
box 25 9 25 9
label "GND" right mcon
box 24 28 27 31
paint mcon
box 25 29 25 29
label "GND" right mcon
box 16 15 19 18
paint mcon
box 17 16 17 16
label "in(0)" right mcon
box 9 28 12 31
paint mcon
box 10 29 10 29
label "in(0)" right mcon
box 27 8 28 11
paint m2
box 28 9 28 9
label "GND" right m2
box 27 28 28 31
paint m2
box 28 29 28 29
label "GND" right m2
box 24 8 27 11
paint m2
box 25 9 25 9
label "GND" right m2
box 24 12 27 27
paint m2
box 25 13 25 13
label "GND" right m2
box 23 27 28 28
paint m2
box 24 28 24 28
label "GND" right m2
box 24 28 27 31
paint m2
box 25 29 25 29
label "GND" right m2
box 23 7 28 8
paint m2
box 24 8 24 8
label "GND" right m2
box 23 8 24 11
paint m2
box 24 9 24 9
label "GND" right m2
box 23 11 28 12
paint m2
box 24 12 24 12
label "GND" right m2
box 23 28 24 31
paint m2
box 24 29 24 29
label "GND" right m2
box 19 15 20 18
paint m2
box 20 16 20 16
label "in(0)" right m2
port class input
port make
box 15 18 20 19
paint m2
box 16 19 16 19
label "in(0)" right m2
port class input
port make
box 15 14 20 15
paint m2
box 16 15 16 15
label "in(0)" right m2
port class input
port make
box 16 15 19 18
paint m2
box 17 16 17 16
label "in(0)" right m2
port class input
port make
box 12 28 13 31
paint m2
box 13 29 13 29
label "in(0)" right m2
port class input
port make
box 23 31 28 32
paint m2
box 24 32 24 32
label "GND" right m2
box 9 15 16 18
paint m2
box 10 16 10 16
label "in(0)" right m2
port class input
port make
box 9 18 12 27
paint m2
box 10 19 10 19
label "in(0)" right m2
port class input
port make
box 9 28 12 31
paint m2
box 10 29 10 29
label "in(0)" right m2
port class input
port make
box 8 27 13 28
paint m2
box 9 28 9 28
label "in(0)" right m2
port class input
port make
box 8 28 9 31
paint m2
box 9 29 9 29
label "in(0)" right m2
port class input
port make
box 8 31 13 32
paint m2
box 9 32 9 32
label "in(0)" right m2
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
