<profile>

<section name = "Vitis HLS Report for 'mlp_dance3_Pipeline_layer0'" level="0">
<item name = "Date">Tue Oct 12 03:34:55 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">MLP_FINAL</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.853 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">677, 677, 6.770 us, 6.770 us, 677, 677, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_calculate_fu_249">calculate, 394, 394, 3.940 us, 3.940 us, 39, 39, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- layer0">675, 675, 403, 39, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 7796, 5331, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 384, -</column>
<column name="Register">-, -, 617, 96, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 5, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_calculate_fu_249">calculate, 0, 10, 7796, 5331, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln150_fu_325_p2">+, 0, 0, 12, 4, 1</column>
<column name="and_ln32_fu_374_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln150_fu_315_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln32_1_fu_362_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln32_fu_356_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln32_fu_368_p2">or, 0, 0, 2, 1, 1</column>
<column name="buffer_0_1_9_fu_380_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter10">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="buffer_0_1_1_fu_104">9, 2, 32, 64</column>
<column name="buffer_0_1_2_fu_108">9, 2, 32, 64</column>
<column name="buffer_0_1_3_fu_112">9, 2, 32, 64</column>
<column name="buffer_0_1_4_fu_116">9, 2, 32, 64</column>
<column name="buffer_0_1_5_fu_120">9, 2, 32, 64</column>
<column name="buffer_0_1_6_fu_124">9, 2, 32, 64</column>
<column name="buffer_0_1_7_fu_128">9, 2, 32, 64</column>
<column name="buffer_0_1_fu_100">9, 2, 32, 64</column>
<column name="i_2_fu_96">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_assign_reg_553">32, 0, 32, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bias_0_load_reg_543">32, 0, 32, 0</column>
<column name="buffer_0_1_1_fu_104">32, 0, 32, 0</column>
<column name="buffer_0_1_2_fu_108">32, 0, 32, 0</column>
<column name="buffer_0_1_3_fu_112">32, 0, 32, 0</column>
<column name="buffer_0_1_4_fu_116">32, 0, 32, 0</column>
<column name="buffer_0_1_5_fu_120">32, 0, 32, 0</column>
<column name="buffer_0_1_6_fu_124">32, 0, 32, 0</column>
<column name="buffer_0_1_7_fu_128">32, 0, 32, 0</column>
<column name="buffer_0_1_fu_100">32, 0, 32, 0</column>
<column name="grp_calculate_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="i_2_fu_96">4, 0, 4, 0</column>
<column name="i_reg_522">4, 0, 4, 0</column>
<column name="icmp_ln150_reg_529">1, 0, 1, 0</column>
<column name="trunc_ln150_reg_533">3, 0, 3, 0</column>
<column name="val_reg_548">32, 0, 32, 0</column>
<column name="i_reg_522">64, 32, 4, 0</column>
<column name="icmp_ln150_reg_529">64, 32, 1, 0</column>
<column name="trunc_ln150_reg_533">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_1742_p_din0">out, 32, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_1742_p_din1">out, 32, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_1742_p_opcode">out, 2, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_1742_p_dout0">in, 32, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_1742_p_ce">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_554_p_din0">out, 32, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_554_p_din1">out, 32, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_554_p_opcode">out, 5, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_554_p_dout0">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="grp_fu_554_p_ce">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_layer0, return value</column>
<column name="buffer_0_7_0553">in, 32, ap_none, buffer_0_7_0553, scalar</column>
<column name="buffer_0_6_0552">in, 32, ap_none, buffer_0_6_0552, scalar</column>
<column name="buffer_0_5_0551">in, 32, ap_none, buffer_0_5_0551, scalar</column>
<column name="buffer_0_4_0550">in, 32, ap_none, buffer_0_4_0550, scalar</column>
<column name="buffer_0_3_0549">in, 32, ap_none, buffer_0_3_0549, scalar</column>
<column name="buffer_0_2_0548">in, 32, ap_none, buffer_0_2_0548, scalar</column>
<column name="buffer_0_1_0547">in, 32, ap_none, buffer_0_1_0547, scalar</column>
<column name="buffer_0_0_0546">in, 32, ap_none, buffer_0_0_0546, scalar</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 32, ap_memory, input_r, array</column>
<column name="weights_0_address0">out, 10, ap_memory, weights_0, array</column>
<column name="weights_0_ce0">out, 1, ap_memory, weights_0, array</column>
<column name="weights_0_q0">in, 32, ap_memory, weights_0, array</column>
<column name="weights_0_address1">out, 10, ap_memory, weights_0, array</column>
<column name="weights_0_ce1">out, 1, ap_memory, weights_0, array</column>
<column name="weights_0_q1">in, 32, ap_memory, weights_0, array</column>
<column name="bias_0_address0">out, 7, ap_memory, bias_0, array</column>
<column name="bias_0_ce0">out, 1, ap_memory, bias_0, array</column>
<column name="bias_0_q0">in, 32, ap_memory, bias_0, array</column>
<column name="buffer_0_7_1_out">out, 32, ap_vld, buffer_0_7_1_out, pointer</column>
<column name="buffer_0_7_1_out_ap_vld">out, 1, ap_vld, buffer_0_7_1_out, pointer</column>
<column name="buffer_0_6_1_out">out, 32, ap_vld, buffer_0_6_1_out, pointer</column>
<column name="buffer_0_6_1_out_ap_vld">out, 1, ap_vld, buffer_0_6_1_out, pointer</column>
<column name="buffer_0_5_1_out">out, 32, ap_vld, buffer_0_5_1_out, pointer</column>
<column name="buffer_0_5_1_out_ap_vld">out, 1, ap_vld, buffer_0_5_1_out, pointer</column>
<column name="buffer_0_4_1_out">out, 32, ap_vld, buffer_0_4_1_out, pointer</column>
<column name="buffer_0_4_1_out_ap_vld">out, 1, ap_vld, buffer_0_4_1_out, pointer</column>
<column name="buffer_0_3_1_out">out, 32, ap_vld, buffer_0_3_1_out, pointer</column>
<column name="buffer_0_3_1_out_ap_vld">out, 1, ap_vld, buffer_0_3_1_out, pointer</column>
<column name="buffer_0_2_1_out">out, 32, ap_vld, buffer_0_2_1_out, pointer</column>
<column name="buffer_0_2_1_out_ap_vld">out, 1, ap_vld, buffer_0_2_1_out, pointer</column>
<column name="buffer_0_1_1_out">out, 32, ap_vld, buffer_0_1_1_out, pointer</column>
<column name="buffer_0_1_1_out_ap_vld">out, 1, ap_vld, buffer_0_1_1_out, pointer</column>
<column name="buffer_0_0_1_out">out, 32, ap_vld, buffer_0_0_1_out, pointer</column>
<column name="buffer_0_0_1_out_ap_vld">out, 1, ap_vld, buffer_0_0_1_out, pointer</column>
</table>
</item>
</section>
</profile>
