digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002795" [label="(Call,op->operands[0].reg << 3 | 0x4)"];
"1002796" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002790" [label="(Call,data[l++] = op->operands[0].reg << 3 | 0x4)"];
"1002566" [label="(Call,op->operands[0].reg << 3)"];
"1002805" [label="(Literal,0x4)"];
"1002590" [label="(Call,op->operands[0].reg << 3)"];
"1002045" [label="(Identifier,op)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002796" [label="(Call,op->operands[0].reg << 3)"];
"1002314" [label="(Call,(ut32)op->operands[0].reg)"];
"1002791" [label="(Call,data[l++])"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1002804" [label="(Literal,3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1003220" [label="(MethodReturn,static int)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002789" [label="(Block,)"];
"1002651" [label="(Call,op->operands[0].reg << 3)"];
"1002808" [label="(Identifier,data)"];
"1002925" [label="(Call,op->operands[0].reg << 3)"];
"1002795" [label="(Call,op->operands[0].reg << 3 | 0x4)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1003048" [label="(Call,op->operands[0].reg << 3)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002797" [label="(Call,op->operands[0].reg)"];
"1002790" [label="(Call,data[l++] = op->operands[0].reg << 3 | 0x4)"];
"1002795" -> "1002790"  [label="AST: "];
"1002795" -> "1002805"  [label="CFG: "];
"1002796" -> "1002795"  [label="AST: "];
"1002805" -> "1002795"  [label="AST: "];
"1002790" -> "1002795"  [label="CFG: "];
"1002795" -> "1003220"  [label="DDG: op->operands[0].reg << 3"];
"1002795" -> "1002790"  [label="DDG: op->operands[0].reg << 3"];
"1002795" -> "1002790"  [label="DDG: 0x4"];
"1002796" -> "1002795"  [label="DDG: op->operands[0].reg"];
"1002796" -> "1002795"  [label="DDG: 3"];
"1002796" -> "1002804"  [label="CFG: "];
"1002797" -> "1002796"  [label="AST: "];
"1002804" -> "1002796"  [label="AST: "];
"1002805" -> "1002796"  [label="CFG: "];
"1002796" -> "1003220"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002796"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003220"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003220"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002314"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002566"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002590"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002651"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002925"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003048"  [label="DDG: op->operands[0].reg"];
"1002790" -> "1002789"  [label="AST: "];
"1002791" -> "1002790"  [label="AST: "];
"1002808" -> "1002790"  [label="CFG: "];
"1002790" -> "1003220"  [label="DDG: op->operands[0].reg << 3 | 0x4"];
"1000104" -> "1002790"  [label="DDG: data"];
}
