/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:25:02 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_CTRL_0_0_H__
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_CTRL_0_0 - VICE2 ARCSS_ESS Control Registers (Peripheral Control)
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF 0x00720000 /* Host I/F */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS 0x00720004 /* Sync Local Rbus */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR 0x00720010 /* B2B out of bound debug address */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO 0x00720014 /* B2B out of bound address info */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR 0x00720018 /* BVCI to global RBUS debug address */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO 0x0072001c /* BVCI to global RBUS debug info */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START 0x00720020 /* Data Space Start */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET 0x00720024 /* ARC Data address offset */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH 0x00720028 /* ARC Data address offset high */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET 0x00720030 /* ARC instructions address offset */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH 0x00720034 /* ARC instructions address offset high */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS 0x00720038 /* BVCI2SCB cache miss */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL 0x0072003c /* BVCI2SCB bridge ctrl */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL 0x00720070 /* DMA active channel */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL 0x00720080 /* Watchdog Ctrl */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER 0x00720084 /* Watchdog Counter */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL 0x00720090 /* Processor control */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2 0x00720094 /* Processor control2 */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_START 0x00720098 /* Processor Start */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG       0x007200a0 /* Diagnostic Register */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_CTRL  0x007200a4 /* Diagnostic Register select */

/***************************************************************************
 *INIT_SYS_HOST_IF - Host I/F
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_HOST_IF :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_HOST_IF :: SEL [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_SEL_MASK    0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_SEL_SHIFT   0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_HOST_IF_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SYNC_LOCAL_RBUS - Sync Local Rbus
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: SYNC_LOCAL_RBUS :: DATA [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS_DATA_MASK    0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS_DATA_SHIFT   0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_SYNC_LOCAL_RBUS_DATA_DEFAULT 0x00000000

/***************************************************************************
 *B2B_OOB_DEBUG_ADDR - B2B out of bound debug address
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: B2B_OOB_DEBUG_ADDR :: ADDRESS [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_DEBUG_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *B2B_OOB_ADDR_INFO - B2B out of bound address info
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: B2B_OOB_ADDR_INFO :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_CTRL_0_0 :: B2B_OOB_ADDR_INFO :: STATUS [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_STATUS_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_STATUS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_B2B_OOB_ADDR_INFO_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2GLOBAL_RBUS_DEBUG_ADDR - BVCI to global RBUS debug address
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: BVCI2GLOBAL_RBUS_DEBUG_ADDR :: ADDRESS [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2GLOBAL_RBUS_DEBUG_INFO - BVCI to global RBUS debug info
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: BVCI2GLOBAL_RBUS_DEBUG_INFO :: reserved0 [31:02] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_reserved0_MASK 0xfffffffc
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_reserved0_SHIFT 2

/* VICE2_ARCSS_ESS_CTRL_0_0 :: BVCI2GLOBAL_RBUS_DEBUG_INFO :: CONFIG [01:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_CONFIG_MASK 0x00000003
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_CONFIG_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2GLOBAL_RBUS_DEBUG_INFO_CONFIG_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_DATA_SPACE_START - Data Space Start
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_DATA_SPACE_START :: reserved0 [31:28] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_reserved0_MASK 0xf0000000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_reserved0_SHIFT 28

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_DATA_SPACE_START :: ADDRESS [27:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_ADDRESS_MASK 0x0fffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_DATA_SPACE_START_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_ARC_DATA_ADDR_OFFSET - ARC Data address offset
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_DATA_ADDR_OFFSET :: OFFSET [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_OFFSET_MASK 0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_OFFSET_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH - ARC Data address offset high
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH :: OFFSET [07:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH_OFFSET_MASK 0x000000ff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_DATA_ADDR_OFFSET_HIGH_OFFSET_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_ARC_INSTR_ADDR_OFFSET - ARC instructions address offset
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_INSTR_ADDR_OFFSET :: OFFSET [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_OFFSET_MASK 0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_OFFSET_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH - ARC instructions address offset high
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH :: OFFSET [07:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH_OFFSET_MASK 0x000000ff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET_HIGH_OFFSET_DEFAULT 0x00000000

/***************************************************************************
 *BVCI2SCB_CACHE_MISS - BVCI2SCB cache miss
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: BVCI2SCB_CACHE_MISS :: reserved0 [31:24] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_reserved0_MASK 0xff000000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_reserved0_SHIFT 24

/* VICE2_ARCSS_ESS_CTRL_0_0 :: BVCI2SCB_CACHE_MISS :: COUNT [23:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_COUNT_MASK 0x00ffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_COUNT_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_BVCI2SCB_CACHE_MISS_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *INIT_SYS_BVCI2SCB_BRIDGE_CTRL - BVCI2SCB bridge ctrl
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: reserved0 [31:05] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_reserved0_MASK 0xffffffe0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_reserved0_SHIFT 5

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: CACHE_MISS_EN [04:04] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_CACHE_MISS_EN_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_CACHE_MISS_EN_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_CACHE_MISS_EN_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: DATA_RD_SWAP [03:02] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_MASK 0x0000000c
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: DATA_WR_SWAP [01:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_MASK 0x00000003
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_DEFAULT 0x00000000

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_BASE 0x00720040
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_DCCM_START_OFFSETi :: reserved0 [31:14] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_reserved0_MASK 0xffffc000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_reserved0_SHIFT 14

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_DCCM_START_OFFSETi :: ADDRESS [13:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ADDRESS_MASK 0x00003fff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_DCCM_START_OFFSETi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_BASE 0x00720048
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_MEM_START_OFFSETi :: reserved0 [31:30] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_reserved0_MASK 0xc0000000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_reserved0_SHIFT 30

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_MEM_START_OFFSETi :: ADDRESS [29:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ADDRESS_MASK 0x3fffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSETi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_MEM_START_OFFSET_HIGH%i - DMA memory start offset HIGH
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ARRAY_BASE 0x00720050
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ARRAY_START 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ARRAY_END 1
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_MEM_START_OFFSET_HIGH%i - DMA memory start offset HIGH
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_MEM_START_OFFSET_HIGHi :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_MEM_START_OFFSET_HIGHi :: ADDRESS [07:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ADDRESS_MASK 0x000000ff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_MEM_START_OFFSET_HIGHi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_BASE     0x00720060
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_START    0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_END      1
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: reserved0 [31:17] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_reserved0_MASK 0xfffe0000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_reserved0_SHIFT 17

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: SWAP [16:15] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SWAP_MASK      0x00018000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SWAP_SHIFT     15
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SWAP_DEFAULT   0x00000000

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: DIRECTION [14:14] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_DIRECTION_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_DIRECTION_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_DIRECTION_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_TRANSFERi :: SIZE [13:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SIZE_MASK      0x00003fff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SIZE_SHIFT     0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_TRANSFERi_SIZE_DEFAULT   0x00000001


/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_BASE      0x00720068
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_START     0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_END       1
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_REQUESTi :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_reserved0_MASK  0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_REQUESTi :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ENABLE_MASK     0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ENABLE_SHIFT    0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_REQUESTi_ENABLE_DEFAULT  0x00000000


/***************************************************************************
 *DMA_ACTIVE_CHANNEL - DMA active channel
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_ACTIVE_CHANNEL :: reserved0 [31:02] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_reserved0_MASK 0xfffffffc
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_reserved0_SHIFT 2

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DMA_ACTIVE_CHANNEL :: STATUS [01:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_STATUS_MASK 0x00000003
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_STATUS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DMA_ACTIVE_CHANNEL_STATUS_DEFAULT 0x00000002

/***************************************************************************
 *INIT_SYS_WATCHDOG_CTRL - Watchdog Ctrl
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_WATCHDOG_CTRL :: reserved0 [31:17] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_reserved0_MASK 0xfffe0000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_reserved0_SHIFT 17

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_WATCHDOG_CTRL :: ENABLE [16:16] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_ENABLE_MASK 0x00010000
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_ENABLE_SHIFT 16
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_ENABLE_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_SYS_WATCHDOG_CTRL :: PERIOD [15:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_PERIOD_MASK 0x0000ffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_PERIOD_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_SYS_WATCHDOG_CTRL_PERIOD_DEFAULT 0x00001500

/***************************************************************************
 *WATCHDOG_COUNTER - Watchdog Counter
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: WATCHDOG_COUNTER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER_COUNT_MASK  0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER_COUNT_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_WATCHDOG_COUNTER_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *INIT_PROC_CTRL - Processor control
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: reserved0 [31:08] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved0_MASK 0xffffff00
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved0_SHIFT 8

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: ARC_BLOCK_CNT [07:04] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_ARC_BLOCK_CNT_MASK 0x000000f0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_ARC_BLOCK_CNT_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_ARC_BLOCK_CNT_DEFAULT 0x00000003

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: reserved1 [03:02] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved1_MASK 0x0000000c
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_reserved1_SHIFT 2

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: MEM_ACCESS [01:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ACCESS_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ACCESS_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ACCESS_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL :: MEM_ERR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ERR_MASK  0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ERR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL_MEM_ERR_DEFAULT 0x00000000

/***************************************************************************
 *INIT_PROC_CTRL2 - Processor control2
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL2 :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_CTRL2 :: SW_INIT [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_SW_INIT_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_SW_INIT_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_CTRL2_SW_INIT_DEFAULT 0x00000000

/***************************************************************************
 *INIT_PROC_START - Processor Start
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_START :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_CTRL_0_0 :: INIT_PROC_START :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_ENABLE_MASK  0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_ENABLE_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_INIT_PROC_START_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DIAG - Diagnostic Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DIAG :: OUT [31:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_OUT_MASK                0xffffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_OUT_SHIFT               0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_OUT_DEFAULT             0x00000000

/***************************************************************************
 *DIAG_CTRL - Diagnostic Register select
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_0_0 :: DIAG_CTRL :: reserved0 [31:03] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_reserved0_MASK     0xfffffff8
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_reserved0_SHIFT    3

/* VICE2_ARCSS_ESS_CTRL_0_0 :: DIAG_CTRL :: SEL [02:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_SEL_MASK           0x00000007
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_SEL_SHIFT          0
#define BCHP_VICE2_ARCSS_ESS_CTRL_0_0_DIAG_CTRL_SEL_DEFAULT        0x00000000

#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_CTRL_0_0_H__ */

/* End of File */
