*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/pdrwal/SoC/LAB2a
Auto-config - VLOG: /home/student/pdrwal/SoC/LAB2a
Auto-config - Wrote: /home/student/pdrwal/SoC/LAB2a/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/pdrwal/SoC/LAB2a/.dvt/default.build
    -f /home/student/pdrwal/SoC/LAB2a/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/pdrwal/SoC/LAB2a/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [80 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) /home/student/pdrwal/SoC/LAB2a/Example/coverage.sv ...
Done /home/student/pdrwal/SoC/LAB2a/Example/coverage.sv [68 ms, 121 lines, SystemVerilog_2012] ...
Loading (2) /home/student/pdrwal/SoC/LAB2a/Example/scoreboard.sv ...
Done /home/student/pdrwal/SoC/LAB2a/Example/scoreboard.sv [2 ms, 42 lines, SystemVerilog_2012] ...
Loading (3) /home/student/pdrwal/SoC/LAB2a/Example/tester.sv ...
Done /home/student/pdrwal/SoC/LAB2a/Example/tester.sv [4 ms, 61 lines, SystemVerilog_2012] ...
Loading (4) /home/student/pdrwal/SoC/LAB2a/Example/tinyalu_bfm.sv ...
Done /home/student/pdrwal/SoC/LAB2a/Example/tinyalu_bfm.sv [3 ms, 81 lines, SystemVerilog_2012] ...
Loading (5) /home/student/pdrwal/SoC/LAB2a/Example/tinyalu_pkg.sv ...
Done /home/student/pdrwal/SoC/LAB2a/Example/tinyalu_pkg.sv [1 ms, 26 lines, SystemVerilog_2012] ...
Loading (6) /home/student/pdrwal/SoC/LAB2a/Example/top.sv ...
Done /home/student/pdrwal/SoC/LAB2a/Example/top.sv [1 ms, 29 lines, SystemVerilog_2012] ...
Loading (7) /home/student/pdrwal/SoC/LAB2a/alu_bfm.sv ...
Done /home/student/pdrwal/SoC/LAB2a/alu_bfm.sv [7 ms, 154 lines, SystemVerilog_2012] ...
Loading (8) /home/student/pdrwal/SoC/LAB2a/alu_pkg.sv ...
Done /home/student/pdrwal/SoC/LAB2a/alu_pkg.sv [1 ms, 14 lines, SystemVerilog_2012] ...
Loading (9) /home/student/pdrwal/SoC/LAB2a/alu_tb.sv ...
Done /home/student/pdrwal/SoC/LAB2a/alu_tb.sv [46 ms, 637 lines, SystemVerilog_2012] ...
Loading (10) /home/student/pdrwal/SoC/LAB2a/coverage.sv ...
Done /home/student/pdrwal/SoC/LAB2a/coverage.sv [3 ms, 127 lines, SystemVerilog_2012] ...
Loading (11) /home/student/pdrwal/SoC/LAB2a/mtm_Alu.vp ...
Done /home/student/pdrwal/SoC/LAB2a/mtm_Alu.vp [1 ms, 474 lines, SystemVerilog_2012] ...
Loading (12) /home/student/pdrwal/SoC/LAB2a/scoreboard.sv ...
Done /home/student/pdrwal/SoC/LAB2a/scoreboard.sv [16 ms, 146 lines, SystemVerilog_2012] ...
Loading (13) /home/student/pdrwal/SoC/LAB2a/tester.sv ...
Done /home/student/pdrwal/SoC/LAB2a/tester.sv [20 ms, 195 lines, SystemVerilog_2012] ...
Loading (14) /home/student/pdrwal/SoC/LAB2a/tinyalu_tb.sv ...
Done /home/student/pdrwal/SoC/LAB2a/tinyalu_tb.sv [9 ms, 260 lines, SystemVerilog_2012] ...
Loading (15) /home/student/pdrwal/SoC/LAB2a/top.sv ...
Done /home/student/pdrwal/SoC/LAB2a/top.sv [1 ms, 10 lines, SystemVerilog_2012] ...
*** Done parsing [LT 55.0 ms, PT 179.0 ms, SGT 11%, UGT 5%] ***
*** Total number of lines [2 377] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [190 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RNA) [51 ms] ...
Performing mixed post full build step 4 (Verilog - RPC) [5 ms] ...
Performing mixed post full build step 5 (Verilog - RD) [4 ms] ...
Performing mixed post full build step 6 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 7 (Verilog - EV) [52 ms] ...
Performing mixed post full build step 8 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [229 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [503 ms] ***
