#ifndef __ASM_R8A73734_H__
#define __ASM_R8A73734_H__

#ifndef __ASSEMBLY__

#include <linux/types.h>

/* Pin Function Controller:
 * GPIO_FN_xx - GPIO used to select pin function and MSEL switch
 * GPIO_PORTxx - GPIO mapped to real I/O pin on CPU
 */
enum {
	/* Hardware manual Table 9-1 (GPIO) */
	GPIO_PORT0, GPIO_PORT1, GPIO_PORT2, GPIO_PORT3, GPIO_PORT4,
	GPIO_PORT5, GPIO_PORT6, GPIO_PORT7, GPIO_PORT8, GPIO_PORT9,
	GPIO_PORT10, GPIO_PORT11, GPIO_PORT12, GPIO_PORT13, GPIO_PORT14,
	GPIO_PORT15, GPIO_PORT16, GPIO_PORT17, GPIO_PORT18, GPIO_PORT19,
	GPIO_PORT20, GPIO_PORT21, GPIO_PORT22, GPIO_PORT23, GPIO_PORT24,
	GPIO_PORT25, GPIO_PORT26, GPIO_PORT27, GPIO_PORT28, GPIO_PORT29,
	GPIO_PORT30, GPIO_PORT31, GPIO_PORT32, GPIO_PORT33, GPIO_PORT34,
        GPIO_PORT35, GPIO_PORT36, GPIO_PORT37, GPIO_PORT38, GPIO_PORT39,
        GPIO_PORT40, GPIO_PORT41, GPIO_PORT42, GPIO_PORT43, GPIO_PORT44,
        GPIO_PORT45, GPIO_PORT46, GPIO_PORT47, GPIO_PORT48, NA_GPIO_PORT49,
        NA_GPIO_PORT50, NA_GPIO_PORT51, NA_GPIO_PORT52, NA_GPIO_PORT53, NA_GPIO_PORT54,
        NA_GPIO_PORT55, NA_GPIO_PORT56, NA_GPIO_PORT57, NA_GPIO_PORT58, NA_GPIO_PORT59,
        NA_GPIO_PORT60, NA_GPIO_PORT61, NA_GPIO_PORT62, NA_GPIO_PORT63, GPIO_PORT64,
        GPIO_PORT65, GPIO_PORT66, GPIO_PORT67, GPIO_PORT68, GPIO_PORT69,
        GPIO_PORT70, GPIO_PORT71, GPIO_PORT72, GPIO_PORT73, GPIO_PORT74,
        GPIO_PORT75, GPIO_PORT76, GPIO_PORT77, GPIO_PORT78, GPIO_PORT79,
        GPIO_PORT80, GPIO_PORT81, GPIO_PORT82, GPIO_PORT83, GPIO_PORT84,
        GPIO_PORT85, GPIO_PORT86, GPIO_PORT87, GPIO_PORT88, GPIO_PORT89,
        GPIO_PORT90, GPIO_PORT91, NA_GPIO_PORT92, NA_GPIO_PORT93, NA_GPIO_PORT94,
        NA_GPIO_PORT95, GPIO_PORT96, GPIO_PORT97, GPIO_PORT98, GPIO_PORT99,
        GPIO_PORT100, GPIO_PORT101, GPIO_PORT102, GPIO_PORT103, GPIO_PORT104,
        GPIO_PORT105, GPIO_PORT106, GPIO_PORT107, GPIO_PORT108, GPIO_PORT109,
        GPIO_PORT110, NA_GPIO_PORT111, NA_GPIO_PORT112, NA_GPIO_PORT113, NA_GPIO_PORT114,
        NA_GPIO_PORT115, NA_GPIO_PORT116, NA_GPIO_PORT117, NA_GPIO_PORT118, NA_GPIO_PORT119,
        NA_GPIO_PORT120, NA_GPIO_PORT121, NA_GPIO_PORT122, NA_GPIO_PORT123, NA_GPIO_PORT124,
        NA_GPIO_PORT125, NA_GPIO_PORT126, NA_GPIO_PORT127, GPIO_PORT128, GPIO_PORT129,
        GPIO_PORT130, GPIO_PORT131, GPIO_PORT132, GPIO_PORT133, GPIO_PORT134,
        GPIO_PORT135, GPIO_PORT136, GPIO_PORT137, GPIO_PORT138, GPIO_PORT139,
        GPIO_PORT140, GPIO_PORT141, GPIO_PORT142, NA_GPIO_PORT143, NA_GPIO_PORT144,
        NA_GPIO_PORT145, NA_GPIO_PORT146, NA_GPIO_PORT147, NA_GPIO_PORT148, NA_GPIO_PORT149,
        NA_GPIO_PORT150, NA_GPIO_PORT151, NA_GPIO_PORT152, NA_GPIO_PORT153, NA_GPIO_PORT154,
        NA_GPIO_PORT155, NA_GPIO_PORT156, NA_GPIO_PORT157, NA_GPIO_PORT158, NA_GPIO_PORT159,
        NA_GPIO_PORT160, NA_GPIO_PORT161, NA_GPIO_PORT162, NA_GPIO_PORT163, NA_GPIO_PORT164,
        NA_GPIO_PORT165, NA_GPIO_PORT166, NA_GPIO_PORT167, NA_GPIO_PORT168, NA_GPIO_PORT169,
        NA_GPIO_PORT170, NA_GPIO_PORT171, NA_GPIO_PORT172, NA_GPIO_PORT173, NA_GPIO_PORT174,
        NA_GPIO_PORT175, NA_GPIO_PORT176, NA_GPIO_PORT177, NA_GPIO_PORT178, NA_GPIO_PORT179,
        NA_GPIO_PORT180, NA_GPIO_PORT181, NA_GPIO_PORT182, NA_GPIO_PORT183, NA_GPIO_PORT184,
        NA_GPIO_PORT185, NA_GPIO_PORT186, NA_GPIO_PORT187, NA_GPIO_PORT188, NA_GPIO_PORT189,
        NA_GPIO_PORT190, NA_GPIO_PORT191, NA_GPIO_PORT192, NA_GPIO_PORT193, NA_GPIO_PORT194,
        NA_GPIO_PORT195, NA_GPIO_PORT196, NA_GPIO_PORT197, GPIO_PORT198, GPIO_PORT199,
        GPIO_PORT200, GPIO_PORT201, GPIO_PORT202, GPIO_PORT203, GPIO_PORT204,
        GPIO_PORT205, GPIO_PORT206, GPIO_PORT207, GPIO_PORT208, GPIO_PORT209,
        GPIO_PORT210, GPIO_PORT211, GPIO_PORT212, GPIO_PORT213, GPIO_PORT214,
        GPIO_PORT215, GPIO_PORT216, GPIO_PORT217, GPIO_PORT218, GPIO_PORT219,
        NA_GPIO_PORT220, NA_GPIO_PORT221, NA_GPIO_PORT222, NA_GPIO_PORT223, GPIO_PORT224,
        GPIO_PORT225, GPIO_PORT226, GPIO_PORT227, GPIO_PORT228, GPIO_PORT229,
        GPIO_PORT230, GPIO_PORT231, GPIO_PORT232, GPIO_PORT233, GPIO_PORT234,
        GPIO_PORT235, GPIO_PORT236, GPIO_PORT237, GPIO_PORT238, GPIO_PORT239,
	GPIO_PORT240, GPIO_PORT241, GPIO_PORT242, GPIO_PORT243, GPIO_PORT244,
	GPIO_PORT245, GPIO_PORT246, GPIO_PORT247, GPIO_PORT248, GPIO_PORT249,
	GPIO_PORT250, GPIO_PORT251, GPIO_PORT252, GPIO_PORT253, GPIO_PORT254,
        GPIO_PORT255, GPIO_PORT256, GPIO_PORT257, GPIO_PORT258, GPIO_PORT259,
        GPIO_PORT260, GPIO_PORT261, GPIO_PORT262, GPIO_PORT263, GPIO_PORT264,
        GPIO_PORT265, GPIO_PORT266, GPIO_PORT267, GPIO_PORT268, GPIO_PORT269,
        GPIO_PORT270, GPIO_PORT271, GPIO_PORT272, GPIO_PORT273, GPIO_PORT274,
        GPIO_PORT275, GPIO_PORT276, GPIO_PORT277, NA_GPIO_PORT278, NA_GPIO_PORT279,
        NA_GPIO_PORT280, NA_GPIO_PORT281, NA_GPIO_PORT282, NA_GPIO_PORT283, NA_GPIO_PORT284,
        NA_GPIO_PORT285, NA_GPIO_PORT286, NA_GPIO_PORT287, GPIO_PORT288, GPIO_PORT289,
        GPIO_PORT290, GPIO_PORT291, GPIO_PORT292, GPIO_PORT293, GPIO_PORT294,
        GPIO_PORT295, GPIO_PORT296, GPIO_PORT297, GPIO_PORT298, GPIO_PORT299,
        GPIO_PORT300, GPIO_PORT301, GPIO_PORT302, GPIO_PORT303, GPIO_PORT304,
        GPIO_PORT305, GPIO_PORT306, GPIO_PORT307, GPIO_PORT308, GPIO_PORT309,
        GPIO_PORT310, GPIO_PORT311, GPIO_PORT312, NA_GPIO_PORT313, NA_GPIO_PORT314,
        NA_GPIO_PORT315, NA_GPIO_PORT316, NA_GPIO_PORT317, NA_GPIO_PORT318, NA_GPIO_PORT319,
        GPIO_PORT320, GPIO_PORT321, GPIO_PORT322, GPIO_PORT323, GPIO_PORT324,
        GPIO_PORT325, GPIO_PORT326, GPIO_PORT327,

        /* Table 9-1 (Function 0-5) */
        GPIO_FN_LCDD0,
	GPIO_FN_LCDD1,
	GPIO_FN_LCDD2,
	GPIO_FN_LCDD3,
	GPIO_FN_LCDD4,
	GPIO_FN_LCDD5,
	GPIO_FN_LCDD6,
	GPIO_FN_LCDD7,
	GPIO_FN_LCDD8,
	GPIO_FN_LCDD9,
	GPIO_FN_LCDD10,
	GPIO_FN_LCDD11,
	GPIO_FN_LCDD12,
	GPIO_FN_LCDD13,
	GPIO_FN_LCDD14,
	GPIO_FN_LCDD15,
	GPIO_FN_LCDD16,
	GPIO_FN_LCDD17,
	GPIO_FN_LCDD18,
	GPIO_FN_LCDD19,
	GPIO_FN_LCDD20,
	GPIO_FN_LCDD21,
	GPIO_FN_LCDD22,
	GPIO_FN_LCDD23,
	GPIO_FN_LCDHSYN, GPIO_FN_LCDCS_,
	GPIO_FN_LCDVSYN,
	GPIO_FN_LCDDCK, GPIO_FN_LCDWR_,
	GPIO_FN_LCDDISP, GPIO_FN_LCDRS,
	GPIO_FN_LCDRD_N,
	GPIO_FN_LCDLCLK,
	GPIO_FN_LCDDON,
	GPIO_FN_SCIFA0_RTS_, GPIO_FN_SCIFA2_RTS_, GPIO_FN_SIM0_DET,
	GPIO_FN_SCIFA0_CTS_, GPIO_FN_SCIFA2_CTS_, GPIO_FN_SIM1_DET,
        GPIO_FN_SCIFA0_SCK, GPIO_FN_SCIFA2_SCK, GPIO_FN_SIM0_PWRON,
        GPIO_FN_SCIFA1_RTS_, GPIO_FN_SCIFA3_RTS_, GPIO_FN_SIM1_PWRON,
        GPIO_FN_SCIFA1_CTS_, GPIO_FN_SCIFA3_CTS_, GPIO_FN_SIM0_VOLTSEL0,
        GPIO_FN_SCIFA1_SCK, GPIO_FN_SCIFA3_SCK, GPIO_FN_TPUTO0, GPIO_FN_SIM0_VOLTSEL1,
        GPIO_FN_SCIFB0_RTS_, GPIO_FN_TPUTO1, GPIO_FN_SIM1_VOLTSEL0,
        GPIO_FN_SCIFB0_CTS_, GPIO_FN_SCIFB2_SCK, GPIO_FN_TPUTO2, GPIO_FN_SIM1_VOLTSEL1,
        GPIO_FN_SCIFB0_SCK, GPIO_FN_SCIFB1_SCK, GPIO_FN_TPUTO3,
        GPIO_FN_TS_SDAT, GPIO_FN_MSIOF2_TXD,
        GPIO_FN_TS_SPSYNC, GPIO_FN_MSIOF2_RXD,
	GPIO_FN_TS_SCK, GPIO_FN_MSIOF2_SCK,
	GPIO_FN_TS_SDEN, GPIO_FN_MSIOF2_SYNC,
	GPIO_FN_KEYIN0,
	GPIO_FN_KEYIN1,
	GPIO_FN_KEYIN2,
	GPIO_FN_KEYIN3,
	GPIO_FN_KEYIN4,
	GPIO_FN_SIM0_RST,
	GPIO_FN_SIM0_CLK,
	GPIO_FN_SIM0_IO,
	GPIO_FN_SIM1_RST,
	GPIO_FN_SIM1_CLK,
	GPIO_FN_SIM1_IO,
	GPIO_FN_IC_DP,
	GPIO_FN_IC_DM,
	GPIO_FN_HSI_RX_FLAG, GPIO_FN_SCIFB2_TXD, GPIO_FN_MSIOF3_TXD,
	GPIO_FN_HSI_RX_DATA, GPIO_FN_SCIFB2_RXD, GPIO_FN_MSIOF3_RXD,
	GPIO_FN_HSI_TX_READY, GPIO_FN_SCIFB2_RTS, GPIO_FN_MSIOF3_SCK,
	GPIO_FN_HSI_RX_WAKE, GPIO_FN_SCIFB2_CTS, GPIO_FN_MSIOF3_SYNC,
	GPIO_FN_HSI_TX_FLAG, GPIO_FN_SCIFB1_RTS,
	GPIO_FN_HSI_TX_DATA, GPIO_FN_SCIFB1_CTS,
	GPIO_FN_HSI_RX_READY, GPIO_FN_SCIFB1_TXD,
	GPIO_FN_HSI_TX_WAKE, GPIO_FN_SCIFB1_RXD,
	GPIO_FN_MSIOF0_TXD,
	GPIO_FN_MSIOF0_RXD,
	GPIO_FN_MSIOF0_SCK,
	GPIO_FN_MSIOF0_SYNC,
	GPIO_FN_MSIOF1_TXD, GPIO_FN_I2C_SCL0H,
	GPIO_FN_MSIOF1_RXD, GPIO_FN_I2C_SDA0H,
	GPIO_FN_MSIOF1_SCK, GPIO_FN_I2C_SCL1H,
	GPIO_FN_MSIOF1_SYNC, GPIO_FN_I2C_SDA1H,
	GPIO_FN_MSIOF0_SS1, GPIO_FN_SCIFA2_TXD,
	GPIO_FN_MSIOF1_SS1, GPIO_FN_SCIFA2_RXD,
	GPIO_FN_MSIOF2_SS1, GPIO_FN_SCIFA3_TXD,
	GPIO_FN_MSIOF3_SS1, GPIO_FN_SCIFA3_RXD,
	GPIO_FN_KEYIN5,
	GPIO_FN_KEYIN6,
	GPIO_FN_KEYIN7,
	GPIO_FN_KEYOUT0,
	GPIO_FN_KEYOUT1,
	GPIO_FN_KEYOUT2,
	GPIO_FN_KEYOUT3,
	GPIO_FN_KEYOUT4,
	GPIO_FN_KEYOUT5,
	GPIO_FN_KEYOUT6,
	GPIO_FN_KEYOUT7,
	GPIO_FN_KEYIN8, GPIO_FN_KEYOUT8,
	GPIO_FN_KEYIN9, GPIO_FN_KEYOUT9,
	GPIO_FN_KEYIN10, GPIO_FN_KEYOUT10,
	GPIO_FN_KEYIN11, GPIO_FN_KEYOUT11,
	GPIO_FN_SCIFA0_TXD,
	GPIO_FN_SCIFA0_RXD,
	GPIO_FN_SCIFA1_TXD,
	GPIO_FN_SCIFA1_RXD,
	GPIO_FN_MD2,
	GPIO_FN_MD3,
	GPIO_FN_MD4,
	GPIO_FN_MD6,
	GPIO_FN_MD7,
	GPIO_FN_SCIFB0_TXD,
	GPIO_FN_SCIFB0_RXD,
	GPIO_FN_DIGRFEN,
	GPIO_FN_GPS_TIMESTAMP,
	GPIO_FN_TXP,
	GPIO_FN_TXP2,
	GPIO_FN_SIM0_BSICOMP,
	GPIO_FN_ULPI_DATA0,
	GPIO_FN_ULPI_DATA1,
	GPIO_FN_ULPI_DATA2,
	GPIO_FN_ULPI_DATA3,
	GPIO_FN_ULPI_DATA4,
	GPIO_FN_ULPI_DATA5,
	GPIO_FN_ULPI_DATA6,
	GPIO_FN_ULPI_DATA7,
	GPIO_FN_ULPI_CLK,
	GPIO_FN_ULPI_STP,
	GPIO_FN_ULPI_DIR,
	GPIO_FN_ULPI_NXT,
	GPIO_FN_VIO_CKO1,
	GPIO_FN_VIO_CKO2,
	GPIO_FN_VIO_CKO3,
	GPIO_FN_VIO_CKO4,
	GPIO_FN_RD_N,
	GPIO_FN_WE0_N, GPIO_FN_PORT225_RDWR,
	GPIO_FN_WE1_N, GPIO_FN_SIM0_GPO0,
	GPIO_FN_CS0_N, GPIO_FN_SIM0_GPO1,
	GPIO_FN_CS2_N, GPIO_FN_SIM0_GPO2,
	GPIO_FN_CS4_N, GPIO_FN_SIM1_GPO0,
	GPIO_FN_WAIT_N, GPIO_FN_SIM1_GPO1,
	GPIO_FN_PORT231_RDWR, GPIO_FN_SIM1_GPO2,
	GPIO_FN_D15, GPIO_FN_GIO_OUT15,
	GPIO_FN_D14, GPIO_FN_GIO_OUT14,
	GPIO_FN_D13, GPIO_FN_GIO_OUT13,
	GPIO_FN_D12, GPIO_FN_GIO_OUT12,
	GPIO_FN_D11, GPIO_FN_GIO_OUT11,
	GPIO_FN_D10, GPIO_FN_GIO_OUT10,
	GPIO_FN_D9, GPIO_FN_GIO_OUT9,
	GPIO_FN_D8, GPIO_FN_GIO_OUT8,
	GPIO_FN_D7, GPIO_FN_GIO_OUT7,
	GPIO_FN_D6, GPIO_FN_GIO_OUT6,
	GPIO_FN_D5, GPIO_FN_GIO_OUT5,
	GPIO_FN_D4, GPIO_FN_GIO_OUT4,
	GPIO_FN_D3, GPIO_FN_GIO_OUT3,
	GPIO_FN_D2, GPIO_FN_GIO_OUT2,
	GPIO_FN_D1, GPIO_FN_GIO_OUT1,
	GPIO_FN_D0, GPIO_FN_GIO_OUT0,
	GPIO_FN_CKO, GPIO_FN_MMCCLK1,
	GPIO_FN_A10, GPIO_FN_MMCD1_7,
	GPIO_FN_A9, GPIO_FN_MMCD1_6,
	GPIO_FN_A8, GPIO_FN_MMCD1_5,
	GPIO_FN_A7, GPIO_FN_MMCD1_4,
	GPIO_FN_A6, GPIO_FN_MMCD1_3,
	GPIO_FN_A5, GPIO_FN_MMCD1_2,
	GPIO_FN_A4, GPIO_FN_MMCD1_1,
	GPIO_FN_A3, GPIO_FN_MMCD1_0,
	GPIO_FN_A2, GPIO_FN_MMCCMD1,
	GPIO_FN_A1,
	GPIO_FN_A0, GPIO_FN_BS,
	GPIO_FN_FSIACK, GPIO_FN_ISP_IRIS1,
	GPIO_FN_FSIAISLD,
	GPIO_FN_FSIAOMC, GPIO_FN_ISP_IRIS0,
	GPIO_FN_FSIAOLR, GPIO_FN_FSIAILR,
	GPIO_FN_FSIAOBT, GPIO_FN_FSIAIBT,
	GPIO_FN_FSIAOSLD,
	GPIO_FN_FSIBISLD,
	GPIO_FN_FSIBOLR, GPIO_FN_FSIBILR,
	GPIO_FN_FSIBOMC, GPIO_FN_ISP_SHUTTER1,
	GPIO_FN_FSIBOBT, GPIO_FN_FSIBIBT,
	GPIO_FN_FSIBOSLD, GPIO_FN_FSIASPDIF,
	GPIO_FN_FSIBCK, GPIO_FN_ISP_SHUTTER0,
	GPIO_FN_VINT, GPIO_FN_ISP_STROBE,
	GPIO_FN_SDHICLK1, GPIO_FN_STMCLK_2,
	GPIO_FN_SDHID1_0, GPIO_FN_STMDATA0_2,
	GPIO_FN_SDHID1_1, GPIO_FN_STMDATA1_2,
	GPIO_FN_SDHID1_2, GPIO_FN_STMDATA2_2,
	GPIO_FN_SDHID1_3, GPIO_FN_STMDATA3_2,
	GPIO_FN_SDHICMD1, GPIO_FN_STMSIDI_2,
	GPIO_FN_MMCD0_0,
	GPIO_FN_MMCD0_1,
	GPIO_FN_MMCD0_2,
	GPIO_FN_MMCD0_3,
	GPIO_FN_MMCD0_4,
	GPIO_FN_MMCD0_5,
	GPIO_FN_MMCD0_6,
	GPIO_FN_MMCD0_7,
	GPIO_FN_MMCCMD0,
	GPIO_FN_MMCCLK0,
	GPIO_FN_MMCRST,
	GPIO_FN_SDHID0_0, GPIO_FN_STMDATA0_1,
	GPIO_FN_SDHID0_1, GPIO_FN_STMDATA1_1,
	GPIO_FN_SDHID0_2, GPIO_FN_STMDATA2_1,
	GPIO_FN_SDHID0_3, GPIO_FN_STMDATA3_1,
	GPIO_FN_SDHICMD0, GPIO_FN_STMSIDI_1,
        GPIO_FN_SDHIWP0,
        GPIO_FN_SDHICLK0, GPIO_FN_STMCLK_1,
        GPIO_FN_SDHICD0,
        GPIO_FN_SF_IRQ_00, /* multiplexed functions added as per ES2 */
        GPIO_FN_MSIOF0_SS2,
        GPIO_FN_MSIOF1_SS2, GPIO_FN_MSIOF5_SS2,
        GPIO_FN_MSIOF2_SS2,
        GPIO_FN_MSIOF3_SS2,
        GPIO_FN_PORT22_SCIFA3_TXD,
        GPIO_FN_PORT23_SCIFA3_RXD,
        GPIO_FN_SLIM_CLK,
        GPIO_FN_SLIM_DATA,
        GPIO_FN_SF_IRQ_01,
        GPIO_FN_SCIFB3_RTS_,
        GPIO_FN_SCIFB3_CTS_,
        GPIO_FN_SCIFB3_SCK,
        GPIO_FN_PORT72_GIO_OUT4,
        GPIO_FN_PORT73_GIO_OUT5,
        GPIO_FN_PORT74_GIO_OUT0,
        GPIO_FN_GenIO4,
        GPIO_FN_PORT76_GIO_OUT1,
        GPIO_FN_PORT77_GIO_OUT2,
        GPIO_FN_PORT78_GIO_OUT3,
        GPIO_FN_GenIO8,
        GPIO_FN_I2C_SCL2H,
        GPIO_FN_I2C_SDA2H,
        GPIO_FN_SF_I2C_SCL0H, GPIO_FN_MSIOF5_TXD,
        GPIO_FN_SF_I2C_SDA0H, GPIO_FN_MSIOF5_RXD,
        GPIO_FN_SF_I2C_SCL1H, GPIO_FN_MSIOF5_SCK,
        GPIO_FN_SF_I2C_SDA1H, GPIO_FN_MSIOF5_SYNC,
        GPIO_FN_MSIOF5_SS1,
        GPIO_FN_RFANAEN,
        GPIO_FN_SF_IRQ_04,
        GPIO_FN_SF_IRQ_05,
        GPIO_FN_SF_IRQ_06,
        GPIO_FN_SF_IRQ_07,
        GPIO_FN_GenIO0,
        GPIO_FN_SCIFB3_TXD,
        GPIO_FN_SCIFB3_RXD,
        GPIO_FN_MTSB_TX0,
        GPIO_FN_MTSB_TX1,
        GPIO_FN_MTSB_TX2,
        GPIO_FN_MTSB_TX3,
        GPIO_FN_MTSB_RX0,
        GPIO_FN_MTSB_RX1,
        GPIO_FN_MTSB_RX2,
        GPIO_FN_MTSB_RX3,
        GPIO_FN_MTSB_TXC,
        GPIO_FN_MTSB_RXC,
        GPIO_FN_VIO_CKO5,
        GPIO_FN_TPU0TO0,
        GPIO_FN_SF_PORT_01,
        GPIO_FN_PWMO, GPIO_FN_TPU1TO0,
        GPIO_FN_VIO_VD,
        GPIO_FN_VIO_CLK,
        GPIO_FN_VIO_HD,
        GPIO_FN_VIO_D9,
        GPIO_FN_VIO_D8,
        GPIO_FN_VIO_D7,
        GPIO_FN_VIO_D6,
        GPIO_FN_VIO_D5,
        GPIO_FN_VIO_D4,
        GPIO_FN_VIO_D3,
        GPIO_FN_VIO_D2,
        GPIO_FN_VIO_D1,
        GPIO_FN_VIO_D0,
        GPIO_FN_SF_IRQ_03,
        GPIO_FN_PORT273_ISP_IRIS1, GPIO_FN_I2C_SCL3H,
        GPIO_FN_PORT274_ISP_IRIS0, GPIO_FN_I2C_SDA3H,
        GPIO_FN_PORT275_ISP_SHUTTER1,
        GPIO_FN_PORT276_ISP_SHUTTER0,
        GPIO_FN_PORT277_ISP_STROBE,
        GPIO_FN_SDHICLK2, GPIO_FN_MSIOF4_SCK, GPIO_FN_MSIOF6_SCK,
        GPIO_FN_SDHID2_0, GPIO_FN_MSIOF4_TXD, GPIO_FN_MSIOF6_TXD,
        GPIO_FN_SDHID2_1, GPIO_FN_MSIOF4_SS2, GPIO_FN_SF_IRQ_02, GPIO_FN_MSIOF6_SS2,
        GPIO_FN_SDHID2_2, GPIO_FN_MSIOF4_RXD, GPIO_FN_MSIOF6_RXD,
        GPIO_FN_SDHID2_3, GPIO_FN_MSIOF4_SYNC, GPIO_FN_MSIOF6_SYNC,
        GPIO_FN_SDHICMD2, GPIO_FN_MSIOF4_SS1, GPIO_FN_SF_PORT_00, GPIO_FN_MSIOF6_SS1,
        GPIO_FN_PDM0_DATA,
        GPIO_FN_PDM1_DATA,

        /* MSEL3 special case */
        GPIO_FN_SDHI_IO_POWER_OFF,
	GPIO_FN_SDHI_IO_POWER_ON,
	GPIO_FN_VCCQ3_VREF_18V,
	GPIO_FN_VCCQ3_VREF_33V,
	GPIO_FN_VCCQ_SIM0_VREF_18V,
	GPIO_FN_VCCQ_SIM0_VREF_33V,
	GPIO_FN_VCCQ_SIM1_VREF_18V,
	GPIO_FN_VCCQ_SIM1_VREF_33V,
	GPIO_FN_DEBUG_MON_KEYSC,
	GPIO_FN_DEBUG_MON_BSC,
	GPIO_FN_ICDP_ICDM_OUTDISABLE,
	GPIO_FN_ICDP_ICDM_ICUSB,
	GPIO_FN_HSI_INTERNAL_CON,
	GPIO_FN_HSI_HSI0_SEL,
	GPIO_FN_HSI_HSIB_SEL,

	/* MSEL4 special case */
	GPIO_FN_RESETA_PD,
	GPIO_FN_RESETA_PU,
        GPIO_FN_ASEBRK_PD,
        GPIO_FN_ASEBRK_PU,


        /* Functions with pull-ups */
};

extern int r8a73734_irqc_set_debounce(int irq, unsigned debounce);

/* DMA slave IDs */
enum {
	SHDMA_SLAVE_INVALID,
	SHDMA_SLAVE_SCIF0_TX,
	SHDMA_SLAVE_SCIF0_RX,
	SHDMA_SLAVE_SCIF1_TX,
	SHDMA_SLAVE_SCIF1_RX,
	SHDMA_SLAVE_SCIF2_TX,
	SHDMA_SLAVE_SCIF2_RX,
	SHDMA_SLAVE_SCIF3_TX,
	SHDMA_SLAVE_SCIF3_RX,
	SHDMA_SLAVE_SCIF4_TX,
	SHDMA_SLAVE_SCIF4_RX,
	SHDMA_SLAVE_SCIF5_TX,
	SHDMA_SLAVE_SCIF5_RX,
	SHDMA_SLAVE_SCIF6_TX,
	SHDMA_SLAVE_SCIF6_RX,
	SHDMA_SLAVE_SCIF7_TX,
	SHDMA_SLAVE_SCIF7_RX,
	SHDMA_SLAVE_SDHI0_TX,
	SHDMA_SLAVE_SDHI0_RX,
	SHDMA_SLAVE_SDHI1_TX,
	SHDMA_SLAVE_SDHI1_RX,
	SHDMA_SLAVE_SDHI2_TX,
	SHDMA_SLAVE_SDHI2_RX,
	SHDMA_SLAVE_MMCIF0_TX,
	SHDMA_SLAVE_MMCIF0_RX,
	SHDMA_SLAVE_MMCIF1_TX,
        SHDMA_SLAVE_MMCIF1_RX,
        SHDMA_SLAVE_FSI2A_TX,
        SHDMA_SLAVE_FSI2A_RX,
	SHDMA_SLAVE_FSI2B_TX,
	SHDMA_SLAVE_FSI2B_RX,
	SHDMA_SLAVE_SCUW_FFD_TX,
	SHDMA_SLAVE_SCUW_FFU_RX,
	SHDMA_SLAVE_SCUW_CPUFIFO_0_TX,
	SHDMA_SLAVE_SCUW_CPUFIFO_2_RX,
	SHDMA_SLAVE_SCUW_CPUFIFO_1_TX,
	SHDMA_SLAVE_PCM2PWM_TX,
};

/* System-wide ID number for HPB semaphores */
enum {
	SMINVALID, SMGPIO, SMCPG, SMSYSC,

	/* General-purpose bus semaphores */
	SMGP000, SMGP001, SMGP002, SMGP003, SMGP004, SMGP005, SMGP006, SMGP007,
	SMGP008, SMGP009, SMGP010, SMGP011, SMGP012, SMGP013, SMGP014, SMGP015,
	SMGP016, SMGP017, SMGP018, SMGP019, SMGP020, SMGP021, SMGP022, SMGP023,
	SMGP024, SMGP025, SMGP026, SMGP027, SMGP028, SMGP029, SMGP030, SMGP031,

	SMGP100, SMGP101, SMGP102, SMGP103, SMGP104, SMGP105, SMGP106, SMGP107,
	SMGP108, SMGP109, SMGP110, SMGP111, SMGP112, SMGP113, SMGP114, SMGP115,
	SMGP116, SMGP117, SMGP118, SMGP119, SMGP120, SMGP121, SMGP122, SMGP123,
	SMGP124, SMGP125, SMGP126, SMGP127, SMGP128, SMGP129, SMGP130, SMGP131,
};

struct hwspinlock;
extern struct hwspinlock *r8a73734_hwlock_gpio;
extern struct hwspinlock *r8a73734_hwlock_cpg;
extern struct hwspinlock *r8a73734_hwlock_sysc;

/*Operating Points*/
enum {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	ZB3_FREQ_65 = 0,
	ZB3_FREQ_87,
	ZB3_FREQ_130,
	ZB3_FREQ_173,
	ZB3_FREQ_260,
	ZB3_FREQ_520,
	ZB3_FREQ_SIZE
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

struct sbsc_param {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	u8 pll3multiplier_1;
	u8 zb3divider_1;
	u8 pll3multiplier_2;
	u8 zb3divider_2;
	u32 SDWCRC0A;
	u32 SDWCRC1A;
	u32 SDWCRC2A;
	u32 SDWCR00A;
	u32 SDWCR01A;
	u32 SDWCR10A;
	u32 SDWCR11A;
	u32 freq;
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

struct shared_area {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	u32 ape_req_freq;
	u32 bb_req_freq;
	struct sbsc_param sbsc[ZB3_FREQ_SIZE];
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

void cpg_init_sbsc_clock_change(struct shared_area *sh);

/*Shared area memory mapping*/
#define SHARED_AREA_SBSC_START_PHY	0x464FFC80
#define SHARED_AREA_SBSC_SIZE		384
#define SHARED_AREA_SBSC_END_PHY	(SHARED_AREA_SBSC_START_PHY + \
				SHARED_AREA_SBSC_SIZE - 1)

#define LPCKCR_MODE0	0
#define LPCKCR_MODE1	1
#define LPCKCR_MODE2	2
#define LPCKCR_MODE3	4
void cpg_set_lpclkcr_mode(u32 mode);

#endif /* __ASSEMBLY__*/

#if 0
/*
 * io_address
 * 0xe6000000 -> 0xf6000000
 * 0xf0000000 -> 0xf7000000
 */
#define IO_BASE	0xf6000000
#define IO_ADDRESS(x) ((((x) & 0x10000000)>>4)  | ((x) & 0x00ffffff) | IO_BASE)
#else
#define IO_ADDRESS(x)	(x)
#endif

#define SMGP000_PMIC	SMGP000 /* for PMIC GPADC access from APE/Modem */
#define SMGP001_DFS		SMGP001
#define SMGP100_DFS_ZS	SMGP100
#define SMGP101_VCD		SMGP101
#ifndef CONFIG_PM_SMP
#define APARMBAREA		IO_ADDRESS(0xe6f10020)
#endif
#define CMSTR0		IO_ADDRESS(0xe6130000)
#define CMCSR0		IO_ADDRESS(0xe6130010)
#define CMCNT0		IO_ADDRESS(0xe6130014)
#define CMCOR0		IO_ADDRESS(0xe6130018)
#define CMSTR3		IO_ADDRESS(0xe6130300)
#define CMCSR3		IO_ADDRESS(0xe6130310)
#define CMCNT3		IO_ADDRESS(0xe6130314)
#define CMCOR3		IO_ADDRESS(0xe6130318)
/* CMT14 sched_clock */
#define CMSTR4		IO_ADDRESS(0xe6130400)
#define CMCSR4		IO_ADDRESS(0xe6130410)
#define CMCNT4		IO_ADDRESS(0xe6130414)
#define CMCOR4		IO_ADDRESS(0xe6130418)
/* CMT10 clocksource */
#define CMCLKE		IO_ADDRESS(0xe6131000)
/* CPG register address */
#define CPG_BASE	IO_ADDRESS(0xE6150000)

#define FRQCRA		IO_ADDRESS(0xE6150000)
#define FRQCRB		IO_ADDRESS(0xE6150004)
#define VCLKCR1	IO_ADDRESS(0xE6150008)
#define VCLKCR2	IO_ADDRESS(0xE615000C)
#define ZBCKCR		IO_ADDRESS(0xE6150010)
#define VCLKCR3	IO_ADDRESS(0xE6150014)
#define FSIACKCR	IO_ADDRESS(0xE6150018)
#define VCLKCR4	IO_ADDRESS(0xE615001C)
#define RTSTBCR	IO_ADDRESS(0xE6150020)
#define PLL1CR		IO_ADDRESS(0xE6150028)
#define CPG_PLL2CR	IO_ADDRESS(0xE615002C)
#define MSTPSR0	IO_ADDRESS(0xE6150030)
#define VCLKCR5	IO_ADDRESS(0xE6150034)
#define MSTPSR1	IO_ADDRESS(0xE6150038)
#define MSTPSR5	IO_ADDRESS(0xE615003C)
#define MSTPSR2	IO_ADDRESS(0xE6150040)
#define MSTPSR3	IO_ADDRESS(0xE6150048)
#define MSTPSR4	IO_ADDRESS(0xE615004C)
#define ASTAT		IO_ADDRESS(0xE6150054)
#define CPG_DSITCKCR	IO_ADDRESS(0xE6150060)
#define CPG_DSI0PCKCR	IO_ADDRESS(0xE6150064)
#define CPG_DSI1PCKCR	IO_ADDRESS(0xE6150068)
#define CPG_DSI0PHYCR	IO_ADDRESS(0xe615006c)
#define CPG_DSI1PHYCR	IO_ADDRESS(0xE6150070)
#define SD0CKCR	IO_ADDRESS(0xE6150074)
#define SD1CKCR	IO_ADDRESS(0xE6150078)
#define SD2CKCR	IO_ADDRESS(0xE615007C)
#define MPCKCR		IO_ADDRESS(0xE6150080)
#define SPUACKCR	IO_ADDRESS(0xE6150084)
#define SLIMBCKCR	IO_ADDRESS(0xE6150088)
#define FSIBCKCR	IO_ADDRESS(0xE6150090)
/* VCD add end */
#define HSICKCR	IO_ADDRESS(0xE615008C)

/* VCD add start */
#define SPUVCKCR	IO_ADDRESS(0xE6150094)

#define M4CKCR		IO_ADDRESS(0xE6150098)

#define CKSCR		IO_ADDRESS(0xE61500C0)
#define PLL1STPCR	IO_ADDRESS(0xE61500C8)
#define MPMODE		IO_ADDRESS(0xE61500CC)
#define PLLECR		IO_ADDRESS(0xE61500D0)
#define PLL0CR		IO_ADDRESS(0xE61500D8)
#define RMSTPCR0	IO_ADDRESS(0xE6150110)
#define RMSTPCR1	IO_ADDRESS(0xE6150114)
#define RMSTPCR2	IO_ADDRESS(0xE6150118)
#define RMSTPCR3	IO_ADDRESS(0xE615011C)
#define RMSTPCR4	IO_ADDRESS(0xE6150120)
#define RMSTPCR5	IO_ADDRESS(0xE6150124)
#define SMSTPCR0	IO_ADDRESS(0xE6150130)
#define SMSTPCR1	IO_ADDRESS(0xE6150134)
#define SMSTPCR2	IO_ADDRESS(0xE6150138)
#define SMSTPCR3	IO_ADDRESS(0xE615013C)
#define SMSTPCR4	IO_ADDRESS(0xE6150140)
#define SMSTPCR5	IO_ADDRESS(0xE6150144)
#define MMSTPCR0	IO_ADDRESS(0xE6150150)
#define MMSTPCR1	IO_ADDRESS(0xE6150154)
#define MMSTPCR2	IO_ADDRESS(0xE6150158)
#define MMSTPCR3	IO_ADDRESS(0xE615015C)
#define MMSTPCR4	IO_ADDRESS(0xE6150160)
#define MMSTPCR5	IO_ADDRESS(0xE6150164)
#define PLL0STPCR	IO_ADDRESS(0xE61500F0)
#define PLL2STPCR	IO_ADDRESS(0xE61500F8)
#define PLL3STPCR	IO_ADDRESS(0xE61500FC)
#define PLL3CR		IO_ADDRESS(0xE61500DC)
#define FRQCRD		IO_ADDRESS(0xE61500E4)
#define VREFCR		IO_ADDRESS(0xE61500EC)
#define SEQMON		IO_ADDRESS(0xE6150108)
#define SPCMMR		IO_ADDRESS(0xE61501AC)
#define SPCTR		IO_ADDRESS(0xE61501A4)
#define SPCDMR		IO_ADDRESS(0xE61501B0)
#define WUPCR		IO_ADDRESS(0xE6151010)
#define SRESCR		IO_ADDRESS(0xE6151018)
#define PCLKCR		IO_ADDRESS(0xE6151020)
#define CPG_SCPUSTR	IO_ADDRESS(0xE6151040)
#define CPU0RFR	IO_ADDRESS(0xE6151104)
#define CPU1RFR	IO_ADDRESS(0xE6151114)
#define SRCR0		IO_ADDRESS(0xE61580A0)
#define SRCR1		IO_ADDRESS(0xE61580A8)
#define SRCR2		IO_ADDRESS(0xE61580B0)
#define SRCR3		IO_ADDRESS(0xE61580B8)
#define SRCR4		IO_ADDRESS(0xE61580BC)
#define SRCR5		IO_ADDRESS(0xE61580C4)

#define BBFRQCRD	IO_ADDRESS(0xE61500E8)

#define RMSTPCR4Phys	0xE6150120
#define SMSTPCR4Phys	0xE6150140
#define MSTPSR4Phys	0xE615004C

/******************************************/
/* XTAL though mode				*/
/*****************************************/
#define CPG_LPCKCRPhys	0xE6151024
#define CPG_LPCKCR		IO_ADDRESS(CPG_LPCKCRPhys)

/*System-CPU PERIPHCLK Control Register*/
#define PCLKCR		IO_ADDRESS(0xE6151020)

#define PLL22CR	IO_ADDRESS(0xE61501F4)
#define ZDIVCR5	IO_ADDRESS(0xE61501b4)

#define GPIO_BASE		IO_ADDRESS(0xe6050000)
#define GPIO_DRVCR_SD0		IO_ADDRESS((volatile ushort*)(0xE6050000ul + 0x818E))
#define GPIO_DRVCR_SIM1	IO_ADDRESS((volatile ushort*)(0xE6050000ul + 0x8192))
#define GPIO_DRVCR_SIM2	IO_ADDRESS((volatile ushort*)(0xE6050000ul + 0x8194))
/**
 * MSEL3CR
 */
#define MSEL3CR	IO_ADDRESS(0xE6058020)

#define PORTCR0	IO_ADDRESS(0xE6050000)
#define PORTCR28	IO_ADDRESS(0xE605001C)
#define PORTCR35	IO_ADDRESS(0xE6050023)
#define PORTCR141	IO_ADDRESS(0xE605108D)
#define PORTCR202	IO_ADDRESS(0xE60520CA)

#define BT_WAKE_GPIO_CR	IO_ADDRESS(0xE6052106)
/**
 * SDHI
 */
#define SDHI1_CLK_CR	IO_ADDRESS(0xE6052120)
#define SDHI1_CMD_CR	IO_ADDRESS(0xE6052125)
#define SDHI1_D0_CR	IO_ADDRESS(0xE6052121)
#define SDHI1_D1_CR	IO_ADDRESS(0xE6052122)
#define SDHI1_D2_CR	IO_ADDRESS(0xE6052123)
#define SDHI1_D3_CR	IO_ADDRESS(0xE6052124)

#define IRQC0_BASE			IO_ADDRESS(0xe61c0000)
#define IRQC_EVENTDETECTOR_BLK0_BASE	IO_ADDRESS(0xE61C0000)
#define IRQC0_CONFIG_00		IO_ADDRESS(0xe61c0180)
#define IRQC1_CONFIG_00		IO_ADDRESS(0xe61c0380)
#define IRQC_EVENTDETECTOR_BLK1_BASE	IO_ADDRESS(0xE61C0200)
#define IRQC1_BASE			IO_ADDRESS(0xe61c0200)
#define IRQC_EVENTDETECTOR_BLK10_BASE	IO_ADDRESS(0xE61C1400)
#define IRQC_EVENTDETECTOR_BLK11_BASE	IO_ADDRESS(0xE61C1600)
#define IRQC_EVENTDETECTOR_BLK12_BASE	IO_ADDRESS(0xE61C1800)

#define PHYFUNCTR	IO_ADDRESS(0xe6890104) /* 16-bit */
#define PHYOTGCTR	IO_ADDRESS(0xe689010a) /* 16-bit */

#define PORT47CR	IO_ADDRESS(0xE605002F)

/*
 * SYSC
*/
#define SBAR		IO_ADDRESS(0xe6180020)
#define SBAR2		IO_ADDRESS(0xe6180060)
#define RESCNT2		IO_ADDRESS(0xE6188020)
#define STBCHRB2	IO_ADDRESS(0xE6180042)
/* WakeUpS Factor Mask Register*/
#define WUPSMSK		IO_ADDRESS(0xe618002C)
/* WakeUpS Factor Register	*/
#define WUPSFAC		IO_ADDRESS(0xE6180098)
/* SYS Power Down Control Register */
#define SPDCRPhys	0xE6180008
#define SPDCR		IO_ADDRESS(SPDCRPhys)

#define SWUCR		IO_ADDRESS(0xE6180014)

/* C4 Area Power Control Register (C4POWCR) */
/*Power Status Register (PSTR)*/
#define SYSC_PSTR	0xE6180080
#define PSTR		IO_ADDRESS(SYSC_PSTR)

/* EXTAL1 Mask Count Register (EXMSKCNT1) */
#define EXMSKCNT1Phys	0xE6180214
#define EXMSKCNT1	IO_ADDRESS(0xE6180214)

/* EXTAL1 Clock Stop Control Register (APSCSTP) */
#define APSCSTPPhys	0xE6180234
#define APSCSTP		IO_ADDRESS(0xE6180234)

/* EXTAL1 Control Register (SYCKENMSK) */
#define SYCKENMSKPhys	0xE618024C
#define SYCKENMSK	IO_ADDRESS(0xE618024C)

/* C4 Area Power Control Register (C4POWCR) */
#define C4POWCRPhys	0xE618004C
#define C4POWCR		IO_ADDRESS(0xE618004C)

/*C4 Area Power Control Register2 (PDNSEL)*/
#define PDNSELPhys	0xE6180254
#define PDNSEL		IO_ADDRESS(0xE6180254)

/********************************************/
/* PL310 Register							*/
/********************************************/
#define BasePl310Phys		0xF0100000

/************************************/
/* SCU Register						*/
/***********************************/
#define SCU_PWRST_ADDRPhys	0xF0000008

/* I2CDVM */
#define ICCRDVM			IO_ADDRESS(0xE60A0004)
#define ICTMC1DVM1		IO_ADDRESS(0xE60A102C)
#define ICTMC2DVM1		IO_ADDRESS(0xE60A1030)
#define ICTMCWDVM1		IO_ADDRESS(0xE60A1034)
#define ICICDVM1		IO_ADDRESS(0xE60A1004)
#define ICACEDVM1		IO_ADDRESS(0xE60A1028)
#define ICIMSKDVM1		IO_ADDRESS(0xE60A1024)
#define ICATFRDVM1		IO_ADDRESS(0xE60A103C)
#define ICVCONDVM1		IO_ADDRESS(0xE60A1020)
#define ICATSET1DVM1		IO_ADDRESS(0xE60A1040)
#define ICASTARTDVM1		IO_ADDRESS(0xE60A1038)
/* I2CDVM COM */
#define ICATD00DVM12		IO_ADDRESS(0xE60A1100)
#define ICATD01DVM12		IO_ADDRESS(0xE60A1104)
#define ICATD02DVM12		IO_ADDRESS(0xE60A1108)
#define ICATD00DVM13		IO_ADDRESS(0xE60A1150)
#define ICATD01DVM13		IO_ADDRESS(0xE60A1154)
#define ICATD02DVM13		IO_ADDRESS(0xE60A1158)

/* IRQC Event Detectors registers */

#define HSGPR_BASE_PHYS		0xFFA00000
#define SYSGPR_BASE_PHYS	0xFF700000
#define HPB_BASE		0xE6000000
#define CCCR	IO_ADDRESS(0xE600101C)
#define SHWYSTATHS_BASE		0xE6F30000
#define SHWYSTATSY_BASE		0xE6F20000
#define SHWYSTATDM_BASE		0xFE060000
#define SHBUF_BASE		0xE6240000

/********************************************/
/* SBSC Register							*/
/********************************************/
/* SDRAM Control Register 0A */
#define SBSC_SDCR0APhys		0xFE400008
/* SDRAM Common Wait Control Register 0A*/
#define SBSC_SDWCRC0APhys	0xFE400040
/* SDRAM Common Wait Control Register 1A*/
#define SBSC_SDWCRC1APhys	0xFE400044
/* SDRAM Common wait control register 2A*/
#define SBSC_SDWCRC2APhys	0xFE400064
/* SDRAM Wait Control Register 00A */
#define SBSC_SDWCR00APhys	0xFE400048
/* SDRAM Wait Control Register 01A */
#define SBSC_SDWCR01APhys	0xFE40004C
/* SDRAM Wait Control Register 10A */
#define SBSC_SDWCR10APhys	0xFE400050
/* SDRAM Wait Control Register 11A */
#define SBSC_SDWCR11APhys	0xFE400054

#define SBSC_SDPDCR0APhys	0xFE400058

/********************************************/
/* RWDT Register			*/
/********************************************/

/* RCLK watchdog timer counter	*/
#define RWTCNTPhys	0xE6020000
#define RWTCNT		IO_ADDRESS(0xE6020000)
/* RCLK watchdog timer control/status Register	*/
#define RWDTCSRAPhys	0xE6020004
#define RWDTCSRA	IO_ADDRESS(0xE6020004)



/*
 * ********************************************************************
 * LPDDR2 ZQ Calibration Issue WA
 * ********************************************************************
 */
#define	SdramZQCalib1Phys	0xFE528200
#define	SdramZQCalib2Phys	0xFE538200
#define STBCHRB3		0xE6180043

#endif /* __ASM_R8A73734_H__ */
