Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:32:25 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 st/key5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.947ns (34.791%)  route 1.775ns (65.209%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.582 - 2.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.077ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.983ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.267     3.214    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y143                                                      r  st/key5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_FDRE_C_Q)         0.101     3.315 r  st/key5_reg[17]/Q
                         net (fo=3, routed)           0.285     3.600    st/O10[17]
    SLICE_X2Y147                                                      r  st/full6_i_38/I0
    SLICE_X2Y147         LUT4 (Prop_LUT4_I0_O)        0.163     3.763 r  st/full6_i_38/O
                         net (fo=1, routed)           0.002     3.765    ri/I6[0]
    SLICE_X2Y147                                                      r  ri/full6_reg_i_4/S[0]
    SLICE_X2Y147         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.133 f  ri/full6_reg_i_4/CO[7]
                         net (fo=3, routed)           0.385     4.518    ri/st/location22_in
    SLICE_X2Y152                                                      f  ri/full1_i_5/I2
    SLICE_X2Y152         LUT6 (Prop_LUT6_I2_O)        0.101     4.619 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.740    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.774 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.035    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.096 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.297    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.416 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.520     5.936    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.010     4.582    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[1]/C
                         clock pessimism              0.521     5.103    
                         clock uncertainty           -0.035     5.068    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.030    st/key3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 st/key5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.947ns (34.791%)  route 1.775ns (65.209%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.582 - 2.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.077ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.983ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.267     3.214    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y143                                                      r  st/key5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_FDRE_C_Q)         0.101     3.315 r  st/key5_reg[17]/Q
                         net (fo=3, routed)           0.285     3.600    st/O10[17]
    SLICE_X2Y147                                                      r  st/full6_i_38/I0
    SLICE_X2Y147         LUT4 (Prop_LUT4_I0_O)        0.163     3.763 r  st/full6_i_38/O
                         net (fo=1, routed)           0.002     3.765    ri/I6[0]
    SLICE_X2Y147                                                      r  ri/full6_reg_i_4/S[0]
    SLICE_X2Y147         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.133 f  ri/full6_reg_i_4/CO[7]
                         net (fo=3, routed)           0.385     4.518    ri/st/location22_in
    SLICE_X2Y152                                                      f  ri/full1_i_5/I2
    SLICE_X2Y152         LUT6 (Prop_LUT6_I2_O)        0.101     4.619 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.740    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.774 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.035    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.096 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.297    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.416 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.520     5.936    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.010     4.582    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[2]/C
                         clock pessimism              0.521     5.103    
                         clock uncertainty           -0.035     5.068    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.030    st/key3_reg[2]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 st/key5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.947ns (34.791%)  route 1.775ns (65.209%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.582 - 2.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.077ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.983ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.267     3.214    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y143                                                      r  st/key5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_FDRE_C_Q)         0.101     3.315 r  st/key5_reg[17]/Q
                         net (fo=3, routed)           0.285     3.600    st/O10[17]
    SLICE_X2Y147                                                      r  st/full6_i_38/I0
    SLICE_X2Y147         LUT4 (Prop_LUT4_I0_O)        0.163     3.763 r  st/full6_i_38/O
                         net (fo=1, routed)           0.002     3.765    ri/I6[0]
    SLICE_X2Y147                                                      r  ri/full6_reg_i_4/S[0]
    SLICE_X2Y147         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.133 f  ri/full6_reg_i_4/CO[7]
                         net (fo=3, routed)           0.385     4.518    ri/st/location22_in
    SLICE_X2Y152                                                      f  ri/full1_i_5/I2
    SLICE_X2Y152         LUT6 (Prop_LUT6_I2_O)        0.101     4.619 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.740    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.774 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.035    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.096 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.297    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.416 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.520     5.936    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.010     4.582    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[6]/C
                         clock pessimism              0.521     5.103    
                         clock uncertainty           -0.035     5.068    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.030    st/key3_reg[6]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.809ns (29.623%)  route 1.922ns (70.377%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.583 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.077ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.983ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.255     3.202    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.304 r  st/key6_reg[17]/Q
                         net (fo=2, routed)           0.383     3.687    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.062     3.749 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.751    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.119 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, routed)           0.442     4.561    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.063     4.624 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.745    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.779 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.040    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.101 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.302    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.421 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.512     5.933    st/E[0]
    SLICE_X3Y143         FDRE                                         r  st/data2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.011     4.583    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y143                                                      r  st/data2_reg[11]/C
                         clock pessimism              0.521     5.104    
                         clock uncertainty           -0.035     5.069    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.038     5.031    st/data2_reg[11]
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.809ns (29.623%)  route 1.922ns (70.377%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.583 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.077ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.983ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.255     3.202    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.304 r  st/key6_reg[17]/Q
                         net (fo=2, routed)           0.383     3.687    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.062     3.749 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.751    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.119 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, routed)           0.442     4.561    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.063     4.624 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.745    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.779 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.040    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.101 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.302    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.421 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.512     5.933    st/E[0]
    SLICE_X3Y143         FDRE                                         r  st/key2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.011     4.583    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y143                                                      r  st/key2_reg[3]/C
                         clock pessimism              0.521     5.104    
                         clock uncertainty           -0.035     5.069    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.038     5.031    st/key2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.809ns (29.623%)  route 1.922ns (70.377%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.583 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.077ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.983ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.255     3.202    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.304 r  st/key6_reg[17]/Q
                         net (fo=2, routed)           0.383     3.687    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.062     3.749 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.751    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.119 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, routed)           0.442     4.561    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.063     4.624 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.745    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.779 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.040    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.101 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.302    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.421 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.512     5.933    st/E[0]
    SLICE_X3Y143         FDRE                                         r  st/key2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.011     4.583    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y143                                                      r  st/key2_reg[6]/C
                         clock pessimism              0.521     5.104    
                         clock uncertainty           -0.035     5.069    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.038     5.031    st/key2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 ri/t1b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key6_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.856ns (31.786%)  route 1.837ns (68.214%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 4.569 - 2.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.077ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.983ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.249     3.196    ri/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y148                                                      r  ri/t1b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_FDRE_C_Q)         0.103     3.299 f  ri/t1b_reg[7]/Q
                         net (fo=21, routed)          0.360     3.659    st/O18[7]
    SLICE_X1Y147                                                      f  st/key0[31]_i_26/I1
    SLICE_X1Y147         LUT4 (Prop_LUT4_I1_O)        0.137     3.796 r  st/key0[31]_i_26/O
                         net (fo=1, routed)           0.002     3.798    st/n_24_key0[31]_i_26
    SLICE_X1Y147                                                      r  st/key0_reg[31]_i_5/DI[3]
    SLICE_X1Y147         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.312     4.110 r  st/key0_reg[31]_i_5/CO[7]
                         net (fo=1, routed)           0.000     4.110    st/n_24_key0_reg[31]_i_5
    SLICE_X1Y148                                                      r  st/key0_reg[31]_i_4/CI
    SLICE_X1Y148         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.153 r  st/key0_reg[31]_i_4/CO[7]
                         net (fo=76, routed)          0.471     4.624    st/location217_in
    SLICE_X3Y143                                                      r  st/full2_i_2/I0
    SLICE_X3Y143         LUT4 (Prop_LUT4_I0_O)        0.101     4.725 f  st/full2_i_2/O
                         net (fo=86, routed)          0.138     4.863    st/O6
    SLICE_X3Y144                                                      f  st/full4_i_3/I0
    SLICE_X3Y144         LUT6 (Prop_LUT6_I0_O)        0.062     4.925 r  st/full4_i_3/O
                         net (fo=6, routed)           0.289     5.214    st/n_24_full4_i_3
    SLICE_X3Y151                                                      r  st/key6[31]_i_3/I2
    SLICE_X3Y151         LUT3 (Prop_LUT3_I2_O)        0.036     5.250 f  st/key6[31]_i_3/O
                         net (fo=9, routed)           0.120     5.370    ri/I19
    SLICE_X3Y150                                                      f  ri/key6[31]_i_1/I1
    SLICE_X3Y150         LUT2 (Prop_LUT2_I1_O)        0.062     5.432 r  ri/key6[31]_i_1/O
                         net (fo=42, routed)          0.457     5.889    st/I18[0]
    SLICE_X0Y145         FDRE                                         r  st/key6_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        1.997     4.569    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X0Y145                                                      r  st/key6_reg[22]/C
                         clock pessimism              0.521     5.091    
                         clock uncertainty           -0.035     5.055    
    SLICE_X0Y145         FDRE (Setup_FDRE_C_CE)      -0.042     5.013    st/key6_reg[22]
  -------------------------------------------------------------------
                         required time                          5.013    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.809ns (30.164%)  route 1.873ns (69.836%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.077ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.983ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.255     3.202    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.304 r  st/key6_reg[17]/Q
                         net (fo=2, routed)           0.383     3.687    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.062     3.749 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.751    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.119 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, routed)           0.442     4.561    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.063     4.624 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.745    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.779 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.040    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.101 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.302    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.421 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.463     5.884    st/E[0]
    SLICE_X0Y150         FDRE                                         r  st/key2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        1.990     4.562    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X0Y150                                                      r  st/key2_reg[29]/C
                         clock pessimism              0.522     5.084    
                         clock uncertainty           -0.035     5.048    
    SLICE_X0Y150         FDRE (Setup_FDRE_C_CE)      -0.038     5.010    st/key2_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.809ns (30.164%)  route 1.873ns (69.836%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.077ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.983ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.255     3.202    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.304 r  st/key6_reg[17]/Q
                         net (fo=2, routed)           0.383     3.687    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.062     3.749 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.751    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.119 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, routed)           0.442     4.561    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.063     4.624 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.745    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.779 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.040    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.101 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.302    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.421 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.463     5.884    st/E[0]
    SLICE_X0Y150         FDRE                                         r  st/key3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        1.990     4.562    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X0Y150                                                      r  st/key3_reg[24]/C
                         clock pessimism              0.522     5.084    
                         clock uncertainty           -0.035     5.048    
    SLICE_X0Y150         FDRE (Setup_FDRE_C_CE)      -0.038     5.010    st/key3_reg[24]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.809ns (30.164%)  route 1.873ns (69.836%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 4.579 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.077ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.983ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.255     3.202    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y148                                                      r  st/key6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.102     3.304 r  st/key6_reg[17]/Q
                         net (fo=2, routed)           0.383     3.687    st/O21[17]
    SLICE_X2Y145                                                      r  st/full1_i_74/I0
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.062     3.749 r  st/full1_i_74/O
                         net (fo=1, routed)           0.002     3.751    ri/I4[0]
    SLICE_X2Y145                                                      r  ri/full1_reg_i_24/S[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.119 r  ri/full1_reg_i_24/CO[7]
                         net (fo=1, routed)           0.442     4.561    ri/st/location20_in
    SLICE_X2Y152                                                      r  ri/full1_i_5/I4
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.063     4.624 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.745    ri/n_24_full1_i_5
    SLICE_X2Y151                                                      f  ri/full1_i_3/I0
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.779 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.040    ri/O11
    SLICE_X3Y153                                                      f  ri/full3_i_2/I0
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.101 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.302    ri/O10
    SLICE_X3Y150                                                      f  ri/full3_i_1/I0
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.421 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.463     5.884    st/E[0]
    SLICE_X3Y142         FDRE                                         r  st/key2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                                                                r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                                                                r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.007     4.579    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y142                                                      r  st/key2_reg[14]/C
                         clock pessimism              0.521     5.100    
                         clock uncertainty           -0.035     5.065    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.038     5.027    st/key2_reg[14]
  -------------------------------------------------------------------
                         required time                          5.027    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -0.857    




