[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3760       tick       3667172       1642102       1585585       3667172 
      2   3760       tick       5324094       2487393       2468026       5324094 
      3   3760       tick       5330062       2493484       2472198       5330062 
      4   3760       tick       5328575       2491526       2472236       5328575 
      5   3760       tick       5333582       2493454       2475228       5333582 
      6   3760       tick       5327531       2490259       2473949       5327531 
      7   3760       tick       5327117       2492030       2476132       5327117 
      8   3760       tick       5326142       2490269       2471419       5326142 
      9   3760       tick       5331978       2493302       2477307       5331978 
     10   3760       tick       5328995       2490591       2473876       5328995 
     11   3760       tick       5329404       2489558       2463296       5329404 
     12   3760       tick       5316774       2486189       2468590       5316774 
     13   3760       tick       5331718       2493056       2472951       5331718 
     14   3760       tick       5320236       2486713       2467153       5320236 
     15   3760       tick       5332241       2491974       2473221       5332241 
     16   3760       tick       5319956       2487607       2470776       5319956 
     17   3760       tick       5330083       2491638       2474249       5330083 
     18   3760       tick       5327765       2490865       2472136       5327765 
     19   3760       exit       2357608       1101757       1093499       2357608 
