// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Aug 29 12:27:18 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0_sim_netlist.v
// Design      : bd_3a92_vsc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_3a92_vsc_0,bd_3a92_vsc_0_v_vscaler,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_3a92_vsc_0_v_vscaler,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_3a92_vsc_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [11:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [11:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 177777771, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 177777771, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  bd_3a92_vsc_0_v_vscaler inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module bd_3a92_vsc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    \icmp_ln767_reg_435_reg[0]_0 ,
    \icmp_ln797_reg_425_reg[0]_0 ,
    \icmp_ln797_1_reg_430_reg[0]_0 ,
    E,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    Q,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[6]_0 ,
    \B_V_data_1_state_reg[0] ,
    shiftReg_ce,
    \ap_CS_fsm_reg[3]_0 ,
    internal_empty_n_reg,
    in,
    ap_rst_n_inv,
    ap_clk,
    \icmp_ln797_reg_425_reg[0]_1 ,
    \icmp_ln797_1_reg_430_reg[0]_1 ,
    ap_rst_n,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    HwReg_ColorMode_channel_empty_n,
    s_axis_video_TVALID,
    SrcYUV_full_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_HeightIn_c12_channel_empty_n,
    HwReg_HeightIn_c_full_n,
    HwReg_Width_c14_channel_empty_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    HwReg_Width_c13_full_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    D,
    s_axis_video_TDATA,
    \Height_read_reg_403_reg[10]_0 );
  output \B_V_data_1_state_reg[1] ;
  output \icmp_ln767_reg_435_reg[0]_0 ;
  output \icmp_ln797_reg_425_reg[0]_0 ;
  output \icmp_ln797_1_reg_430_reg[0]_0 ;
  output [0:0]E;
  output AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  output [2:0]Q;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[6]_0 ;
  output \B_V_data_1_state_reg[0] ;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[3]_0 ;
  output internal_empty_n_reg;
  output [23:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input \icmp_ln797_reg_425_reg[0]_1 ;
  input \icmp_ln797_1_reg_430_reg[0]_1 ;
  input ap_rst_n;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input HwReg_ColorMode_channel_empty_n;
  input s_axis_video_TVALID;
  input SrcYUV_full_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input [0:0]internal_empty_n_reg_2;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_HeightIn_c12_channel_empty_n;
  input HwReg_HeightIn_c_full_n;
  input HwReg_Width_c14_channel_empty_n;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input HwReg_Width_c13_full_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [10:0]D;
  input [23:0]s_axis_video_TDATA;
  input [10:0]\Height_read_reg_403_reg[10]_0 ;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Height_read_reg_403;
  wire [10:0]\Height_read_reg_403_reg[10]_0 ;
  wire HwReg_ColorMode_channel_empty_n;
  wire HwReg_HeightIn_c12_channel_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_Width_c13_full_n;
  wire HwReg_Width_c14_channel_empty_n;
  wire [2:0]Q;
  wire SrcYUV_full_n;
  wire [10:0]WidthIn_read_reg_398;
  wire \ap_CS_fsm[4]_i_1_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]axi_data_2_lcssa_reg_164;
  wire \axi_data_2_lcssa_reg_164[23]_i_1_n_5 ;
  wire [23:0]axi_data_V_14_fu_96;
  wire axi_last_2_lcssa_reg_174;
  wire axi_last_V_2_reg_154;
  wire axi_last_V_4_loc_fu_104;
  wire \cmp8748_reg_421_reg_n_5_[0] ;
  wire [10:0]cols_reg_413;
  wire [10:0]d_read_reg_22;
  wire eol_0_lcssa_reg_185;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_n_7;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_16;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_17;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_18;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_19;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_20;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_21;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_22;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_23;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_24;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_25;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_26;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_27;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_28;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_29;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_30;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_31;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_32;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_33;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_34;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_35;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_36;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_37;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_38;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_63;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_64;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_7;
  wire grp_reg_unsigned_short_s_fu_287_n_10;
  wire grp_reg_unsigned_short_s_fu_287_n_11;
  wire grp_reg_unsigned_short_s_fu_287_n_12;
  wire grp_reg_unsigned_short_s_fu_287_n_13;
  wire grp_reg_unsigned_short_s_fu_287_n_14;
  wire grp_reg_unsigned_short_s_fu_287_n_15;
  wire grp_reg_unsigned_short_s_fu_287_n_16;
  wire grp_reg_unsigned_short_s_fu_287_n_5;
  wire grp_reg_unsigned_short_s_fu_287_n_6;
  wire grp_reg_unsigned_short_s_fu_287_n_7;
  wire grp_reg_unsigned_short_s_fu_287_n_8;
  wire grp_reg_unsigned_short_s_fu_287_n_9;
  wire [10:0]i_4_fu_321_p2;
  wire [10:0]i_4_reg_439;
  wire \i_4_reg_439[10]_i_2_n_5 ;
  wire [10:0]i_fu_92;
  wire icmp_ln767_fu_316_p2;
  wire icmp_ln767_fu_316_p2_carry_i_1_n_5;
  wire icmp_ln767_fu_316_p2_carry_i_2_n_5;
  wire icmp_ln767_fu_316_p2_carry_i_3_n_5;
  wire icmp_ln767_fu_316_p2_carry_i_4_n_5;
  wire icmp_ln767_fu_316_p2_carry_n_6;
  wire icmp_ln767_fu_316_p2_carry_n_7;
  wire icmp_ln767_fu_316_p2_carry_n_8;
  wire \icmp_ln767_reg_435_reg[0]_0 ;
  wire \icmp_ln797_1_reg_430_reg[0]_0 ;
  wire \icmp_ln797_1_reg_430_reg[0]_1 ;
  wire \icmp_ln797_reg_425_reg[0]_0 ;
  wire \icmp_ln797_reg_425_reg[0]_1 ;
  wire [23:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire [0:0]internal_empty_n_reg_2;
  wire [23:0]p_1_in;
  wire regslice_both_s_axis_video_V_data_V_U_n_10;
  wire regslice_both_s_axis_video_V_data_V_U_n_11;
  wire regslice_both_s_axis_video_V_data_V_U_n_12;
  wire regslice_both_s_axis_video_V_data_V_U_n_13;
  wire regslice_both_s_axis_video_V_data_V_U_n_14;
  wire regslice_both_s_axis_video_V_data_V_U_n_15;
  wire regslice_both_s_axis_video_V_data_V_U_n_16;
  wire regslice_both_s_axis_video_V_data_V_U_n_17;
  wire regslice_both_s_axis_video_V_data_V_U_n_18;
  wire regslice_both_s_axis_video_V_data_V_U_n_19;
  wire regslice_both_s_axis_video_V_data_V_U_n_20;
  wire regslice_both_s_axis_video_V_data_V_U_n_21;
  wire regslice_both_s_axis_video_V_data_V_U_n_22;
  wire regslice_both_s_axis_video_V_data_V_U_n_23;
  wire regslice_both_s_axis_video_V_data_V_U_n_24;
  wire regslice_both_s_axis_video_V_data_V_U_n_25;
  wire regslice_both_s_axis_video_V_data_V_U_n_26;
  wire regslice_both_s_axis_video_V_data_V_U_n_27;
  wire regslice_both_s_axis_video_V_data_V_U_n_28;
  wire regslice_both_s_axis_video_V_data_V_U_n_29;
  wire regslice_both_s_axis_video_V_data_V_U_n_30;
  wire regslice_both_s_axis_video_V_data_V_U_n_7;
  wire regslice_both_s_axis_video_V_data_V_U_n_8;
  wire regslice_both_s_axis_video_V_data_V_U_n_9;
  wire regslice_both_s_axis_video_V_last_V_U_n_5;
  wire regslice_both_s_axis_video_V_last_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_7;
  wire regslice_both_s_axis_video_V_user_V_U_n_8;
  wire [10:0]rows_reg_408;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_100;
  wire \sof_fu_100[0]_i_1_n_5 ;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  wire [3:0]NLW_icmp_ln767_fu_316_p2_carry_O_UNCONNECTED;

  FDRE \Height_read_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [0]),
        .Q(Height_read_reg_403[0]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [10]),
        .Q(Height_read_reg_403[10]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [1]),
        .Q(Height_read_reg_403[1]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [2]),
        .Q(Height_read_reg_403[2]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [3]),
        .Q(Height_read_reg_403[3]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [4]),
        .Q(Height_read_reg_403[4]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [5]),
        .Q(Height_read_reg_403[5]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [6]),
        .Q(Height_read_reg_403[6]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [7]),
        .Q(Height_read_reg_403[7]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [8]),
        .Q(Height_read_reg_403[8]),
        .R(1'b0));
  FDRE \Height_read_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\Height_read_reg_403_reg[10]_0 [9]),
        .Q(Height_read_reg_403[9]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(WidthIn_read_reg_398[0]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(WidthIn_read_reg_398[10]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(WidthIn_read_reg_398[1]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(WidthIn_read_reg_398[2]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(WidthIn_read_reg_398[3]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(WidthIn_read_reg_398[4]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(WidthIn_read_reg_398[5]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(WidthIn_read_reg_398[6]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(WidthIn_read_reg_398[7]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(WidthIn_read_reg_398[8]),
        .R(1'b0));
  FDRE \WidthIn_read_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(WidthIn_read_reg_398[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\icmp_ln767_reg_435_reg[0]_0 ),
        .I3(Q[2]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[0]),
        .I1(HwReg_HeightIn_c12_channel_empty_n),
        .I2(HwReg_HeightIn_c_full_n),
        .I3(HwReg_Width_c14_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .I5(HwReg_Width_c13_full_n),
        .O(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(HwReg_ColorMode_channel_empty_n),
        .I2(Q[1]),
        .O(\ap_CS_fsm[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\cmp8748_reg_421_reg_n_5_[0] ),
        .I1(Q[2]),
        .I2(\icmp_ln767_reg_435_reg[0]_0 ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(\cmp8748_reg_421_reg_n_5_[0] ),
        .I1(Q[2]),
        .I2(\icmp_ln767_reg_435_reg[0]_0 ),
        .O(ap_NS_fsm13_out));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1_n_5 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F40)) 
    \axi_data_2_lcssa_reg_164[23]_i_1 
       (.I0(\icmp_ln767_reg_435_reg[0]_0 ),
        .I1(Q[2]),
        .I2(\cmp8748_reg_421_reg_n_5_[0] ),
        .I3(ap_CS_fsm_state8),
        .O(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ));
  FDRE \axi_data_2_lcssa_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_38),
        .Q(axi_data_2_lcssa_reg_164[0]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_28),
        .Q(axi_data_2_lcssa_reg_164[10]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_27),
        .Q(axi_data_2_lcssa_reg_164[11]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_26),
        .Q(axi_data_2_lcssa_reg_164[12]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_25),
        .Q(axi_data_2_lcssa_reg_164[13]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_24),
        .Q(axi_data_2_lcssa_reg_164[14]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_23),
        .Q(axi_data_2_lcssa_reg_164[15]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_22),
        .Q(axi_data_2_lcssa_reg_164[16]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_21),
        .Q(axi_data_2_lcssa_reg_164[17]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_20),
        .Q(axi_data_2_lcssa_reg_164[18]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_19),
        .Q(axi_data_2_lcssa_reg_164[19]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_37),
        .Q(axi_data_2_lcssa_reg_164[1]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_18),
        .Q(axi_data_2_lcssa_reg_164[20]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_17),
        .Q(axi_data_2_lcssa_reg_164[21]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_16),
        .Q(axi_data_2_lcssa_reg_164[22]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_15),
        .Q(axi_data_2_lcssa_reg_164[23]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_36),
        .Q(axi_data_2_lcssa_reg_164[2]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_35),
        .Q(axi_data_2_lcssa_reg_164[3]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_34),
        .Q(axi_data_2_lcssa_reg_164[4]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_33),
        .Q(axi_data_2_lcssa_reg_164[5]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_32),
        .Q(axi_data_2_lcssa_reg_164[6]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_31),
        .Q(axi_data_2_lcssa_reg_164[7]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_30),
        .Q(axi_data_2_lcssa_reg_164[8]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_29),
        .Q(axi_data_2_lcssa_reg_164[9]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[0]),
        .Q(axi_data_V_14_fu_96[0]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[10]),
        .Q(axi_data_V_14_fu_96[10]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[11]),
        .Q(axi_data_V_14_fu_96[11]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[12]),
        .Q(axi_data_V_14_fu_96[12]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[13]),
        .Q(axi_data_V_14_fu_96[13]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[14]),
        .Q(axi_data_V_14_fu_96[14]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[15]),
        .Q(axi_data_V_14_fu_96[15]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[16]),
        .Q(axi_data_V_14_fu_96[16]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[17]),
        .Q(axi_data_V_14_fu_96[17]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[18]),
        .Q(axi_data_V_14_fu_96[18]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[19]),
        .Q(axi_data_V_14_fu_96[19]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[1]),
        .Q(axi_data_V_14_fu_96[1]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[20]),
        .Q(axi_data_V_14_fu_96[20]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[21]),
        .Q(axi_data_V_14_fu_96[21]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[22]),
        .Q(axi_data_V_14_fu_96[22]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[23]),
        .Q(axi_data_V_14_fu_96[23]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[2]),
        .Q(axi_data_V_14_fu_96[2]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[3]),
        .Q(axi_data_V_14_fu_96[3]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[4]),
        .Q(axi_data_V_14_fu_96[4]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[5]),
        .Q(axi_data_V_14_fu_96[5]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[6]),
        .Q(axi_data_V_14_fu_96[6]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[7]),
        .Q(axi_data_V_14_fu_96[7]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[8]),
        .Q(axi_data_V_14_fu_96[8]),
        .R(1'b0));
  FDRE \axi_data_V_14_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .D(p_1_in[9]),
        .Q(axi_data_V_14_fu_96[9]),
        .R(1'b0));
  FDRE \axi_last_2_lcssa_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_164[23]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_14),
        .Q(axi_last_2_lcssa_reg_174),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_n_7),
        .Q(axi_last_V_2_reg_154),
        .R(1'b0));
  FDRE \axi_last_V_4_loc_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_10),
        .Q(axi_last_V_4_loc_fu_104),
        .R(1'b0));
  FDRE \cmp8748_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_287_n_5),
        .Q(\cmp8748_reg_421_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \cols_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_16),
        .Q(cols_reg_413[0]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_6),
        .Q(cols_reg_413[10]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_15),
        .Q(cols_reg_413[1]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_14),
        .Q(cols_reg_413[2]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_13),
        .Q(cols_reg_413[3]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_12),
        .Q(cols_reg_413[4]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_11),
        .Q(cols_reg_413[5]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_10),
        .Q(cols_reg_413[6]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_9),
        .Q(cols_reg_413[7]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_8),
        .Q(cols_reg_413[8]),
        .R(1'b0));
  FDRE \cols_reg_413_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_reg_unsigned_short_s_fu_287_n_7),
        .Q(cols_reg_413[9]),
        .R(1'b0));
  FDRE \eol_0_lcssa_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_64),
        .Q(eol_0_lcssa_reg_185),
        .R(1'b0));
  bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246
       (.D(ap_NS_fsm[10:9]),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_5),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_lcssa_reg_174(axi_last_2_lcssa_reg_174),
        .\axi_last_2_lcssa_reg_174_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_10),
        .axi_last_V_4_loc_fu_104(axi_last_V_4_loc_fu_104),
        .eol_0_lcssa_reg_185(eol_0_lcssa_reg_185),
        .\eol_0_lcssa_reg_185_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_9),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_11),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197
       (.HwReg_ColorMode_channel_empty_n(HwReg_ColorMode_channel_empty_n),
        .Q({ap_CS_fsm_state11,Q[1]}),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_s_axis_video_V_user_V_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_154(axi_last_V_2_reg_154),
        .axi_last_V_4_loc_fu_104(axi_last_V_4_loc_fu_104),
        .\axi_last_V_4_loc_fu_104_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_n_7),
        .\axi_last_V_fu_48_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_video_V_user_V_U_n_8),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217
       (.\B_V_data_1_state_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_7),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(ap_NS_fsm[7:6]),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,Q[2],ap_CS_fsm_state3}),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[6] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] (\icmp_ln797_reg_425_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 (\icmp_ln797_1_reg_430_reg[0]_0 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_2_lcssa_reg_164_reg[23] (axi_data_V_14_fu_96),
        .\axi_data_V_14_fu_96_reg[23] ({grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_15,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_16,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_17,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_18,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_19,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_20,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_21,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_22,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_23,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_24,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_25,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_26,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_27,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_28,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_29,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_30,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_31,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_32,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_33,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_34,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_35,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_36,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_37,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_38}),
        .\axi_data_V_fu_98_reg[23]_0 ({regslice_both_s_axis_video_V_data_V_U_n_7,regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26,regslice_both_s_axis_video_V_data_V_U_n_27,regslice_both_s_axis_video_V_data_V_U_n_28,regslice_both_s_axis_video_V_data_V_U_n_29,regslice_both_s_axis_video_V_data_V_U_n_30}),
        .axi_last_V_2_reg_154(axi_last_V_2_reg_154),
        .\axi_last_V_2_reg_154_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_14),
        .\axi_last_V_fu_102_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_5),
        .eol_0_lcssa_reg_185(eol_0_lcssa_reg_185),
        .\eol_0_lcssa_reg_185_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_64),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_63),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1(\cmp8748_reg_421_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2(\icmp_ln767_reg_435_reg[0]_0 ),
        .icmp_ln772_fu_221_p2_carry_0(cols_reg_413),
        .in(in),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .internal_empty_n_reg_0(internal_empty_n_reg_1),
        .internal_empty_n_reg_1(internal_empty_n_reg_2),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_100(sof_fu_100));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_63),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_vsc_0_reg_unsigned_short_s_54 grp_reg_unsigned_short_s_fu_282
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (Height_read_reg_403));
  bd_3a92_vsc_0_reg_unsigned_short_s_55 grp_reg_unsigned_short_s_fu_287
       (.Q(Q[1]),
        .\ap_CS_fsm_reg[3] (grp_reg_unsigned_short_s_fu_287_n_5),
        .ap_clk(ap_clk),
        .\cmp8748_reg_421_reg[0] (\cmp8748_reg_421_reg_n_5_[0] ),
        .\d_read_reg_22_reg[10]_0 ({grp_reg_unsigned_short_s_fu_287_n_6,grp_reg_unsigned_short_s_fu_287_n_7,grp_reg_unsigned_short_s_fu_287_n_8,grp_reg_unsigned_short_s_fu_287_n_9,grp_reg_unsigned_short_s_fu_287_n_10,grp_reg_unsigned_short_s_fu_287_n_11,grp_reg_unsigned_short_s_fu_287_n_12,grp_reg_unsigned_short_s_fu_287_n_13,grp_reg_unsigned_short_s_fu_287_n_14,grp_reg_unsigned_short_s_fu_287_n_15,grp_reg_unsigned_short_s_fu_287_n_16}),
        .\d_read_reg_22_reg[10]_1 (WidthIn_read_reg_398));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_439[0]_i_1 
       (.I0(i_fu_92[0]),
        .O(i_4_fu_321_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_4_reg_439[10]_i_1 
       (.I0(i_fu_92[8]),
        .I1(i_fu_92[6]),
        .I2(\i_4_reg_439[10]_i_2_n_5 ),
        .I3(i_fu_92[7]),
        .I4(i_fu_92[9]),
        .I5(i_fu_92[10]),
        .O(i_4_fu_321_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_4_reg_439[10]_i_2 
       (.I0(i_fu_92[5]),
        .I1(i_fu_92[3]),
        .I2(i_fu_92[1]),
        .I3(i_fu_92[0]),
        .I4(i_fu_92[2]),
        .I5(i_fu_92[4]),
        .O(\i_4_reg_439[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_439[1]_i_1 
       (.I0(i_fu_92[0]),
        .I1(i_fu_92[1]),
        .O(i_4_fu_321_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_reg_439[2]_i_1 
       (.I0(i_fu_92[0]),
        .I1(i_fu_92[1]),
        .I2(i_fu_92[2]),
        .O(i_4_fu_321_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_4_reg_439[3]_i_1 
       (.I0(i_fu_92[1]),
        .I1(i_fu_92[0]),
        .I2(i_fu_92[2]),
        .I3(i_fu_92[3]),
        .O(i_4_fu_321_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_4_reg_439[4]_i_1 
       (.I0(i_fu_92[2]),
        .I1(i_fu_92[0]),
        .I2(i_fu_92[1]),
        .I3(i_fu_92[3]),
        .I4(i_fu_92[4]),
        .O(i_4_fu_321_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_4_reg_439[5]_i_1 
       (.I0(i_fu_92[3]),
        .I1(i_fu_92[1]),
        .I2(i_fu_92[0]),
        .I3(i_fu_92[2]),
        .I4(i_fu_92[4]),
        .I5(i_fu_92[5]),
        .O(i_4_fu_321_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_439[6]_i_1 
       (.I0(\i_4_reg_439[10]_i_2_n_5 ),
        .I1(i_fu_92[6]),
        .O(i_4_fu_321_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_reg_439[7]_i_1 
       (.I0(\i_4_reg_439[10]_i_2_n_5 ),
        .I1(i_fu_92[6]),
        .I2(i_fu_92[7]),
        .O(i_4_fu_321_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_4_reg_439[8]_i_1 
       (.I0(i_fu_92[6]),
        .I1(\i_4_reg_439[10]_i_2_n_5 ),
        .I2(i_fu_92[7]),
        .I3(i_fu_92[8]),
        .O(i_4_fu_321_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_4_reg_439[9]_i_1 
       (.I0(i_fu_92[7]),
        .I1(\i_4_reg_439[10]_i_2_n_5 ),
        .I2(i_fu_92[6]),
        .I3(i_fu_92[8]),
        .I4(i_fu_92[9]),
        .O(i_4_fu_321_p2[9]));
  FDRE \i_4_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[0]),
        .Q(i_4_reg_439[0]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[10]),
        .Q(i_4_reg_439[10]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[1]),
        .Q(i_4_reg_439[1]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[2]),
        .Q(i_4_reg_439[2]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[3]),
        .Q(i_4_reg_439[3]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[4]),
        .Q(i_4_reg_439[4]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[5]),
        .Q(i_4_reg_439[5]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[6]),
        .Q(i_4_reg_439[6]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[7]),
        .Q(i_4_reg_439[7]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[8]),
        .Q(i_4_reg_439[8]),
        .R(1'b0));
  FDRE \i_4_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_4_fu_321_p2[9]),
        .Q(i_4_reg_439[9]),
        .R(1'b0));
  FDRE \i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[0]),
        .Q(i_fu_92[0]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[10]),
        .Q(i_fu_92[10]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[1]),
        .Q(i_fu_92[1]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[2]),
        .Q(i_fu_92[2]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[3]),
        .Q(i_fu_92[3]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[4]),
        .Q(i_fu_92[4]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[5]),
        .Q(i_fu_92[5]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[6]),
        .Q(i_fu_92[6]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[7]),
        .Q(i_fu_92[7]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[8]),
        .Q(i_fu_92[8]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  FDRE \i_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_4_reg_439[9]),
        .Q(i_fu_92[9]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write));
  CARRY4 icmp_ln767_fu_316_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln767_fu_316_p2,icmp_ln767_fu_316_p2_carry_n_6,icmp_ln767_fu_316_p2_carry_n_7,icmp_ln767_fu_316_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln767_fu_316_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln767_fu_316_p2_carry_i_1_n_5,icmp_ln767_fu_316_p2_carry_i_2_n_5,icmp_ln767_fu_316_p2_carry_i_3_n_5,icmp_ln767_fu_316_p2_carry_i_4_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln767_fu_316_p2_carry_i_1
       (.I0(i_fu_92[9]),
        .I1(rows_reg_408[9]),
        .I2(i_fu_92[10]),
        .I3(rows_reg_408[10]),
        .O(icmp_ln767_fu_316_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln767_fu_316_p2_carry_i_2
       (.I0(i_fu_92[6]),
        .I1(rows_reg_408[6]),
        .I2(rows_reg_408[8]),
        .I3(i_fu_92[8]),
        .I4(rows_reg_408[7]),
        .I5(i_fu_92[7]),
        .O(icmp_ln767_fu_316_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln767_fu_316_p2_carry_i_3
       (.I0(i_fu_92[3]),
        .I1(rows_reg_408[3]),
        .I2(rows_reg_408[5]),
        .I3(i_fu_92[5]),
        .I4(rows_reg_408[4]),
        .I5(i_fu_92[4]),
        .O(icmp_ln767_fu_316_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln767_fu_316_p2_carry_i_4
       (.I0(i_fu_92[0]),
        .I1(rows_reg_408[0]),
        .I2(rows_reg_408[2]),
        .I3(i_fu_92[2]),
        .I4(rows_reg_408[1]),
        .I5(i_fu_92[1]),
        .O(icmp_ln767_fu_316_p2_carry_i_4_n_5));
  FDRE \icmp_ln767_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(icmp_ln767_fu_316_p2),
        .Q(\icmp_ln767_reg_435_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln797_1_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln797_1_reg_430_reg[0]_1 ),
        .Q(\icmp_ln797_1_reg_430_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln797_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln797_reg_425_reg[0]_1 ),
        .Q(\icmp_ln797_reg_425_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2
       (.I0(Q[1]),
        .I1(HwReg_ColorMode_channel_empty_n),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_2__2
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(\icmp_ln767_reg_435_reg[0]_0 ),
        .I2(Q[2]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__4 
       (.I0(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I1(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .O(E));
  bd_3a92_vsc_0_regslice_both_56 regslice_both_s_axis_video_V_data_V_U
       (.B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_7),
        .\B_V_data_1_state_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(p_1_in),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state7,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_14_fu_96_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_n_9),
        .\axi_data_V_14_fu_96_reg[23] ({regslice_both_s_axis_video_V_data_V_U_n_7,regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26,regslice_both_s_axis_video_V_data_V_U_n_27,regslice_both_s_axis_video_V_data_V_U_n_28,regslice_both_s_axis_video_V_data_V_U_n_29,regslice_both_s_axis_video_V_data_V_U_n_30}),
        .\axi_data_V_14_fu_96_reg[23]_0 (axi_data_2_lcssa_reg_164),
        .\axi_data_V_fu_98_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6),
        .\axi_data_V_fu_98_reg[23] (axi_data_V_14_fu_96),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_3a92_vsc_0_regslice_both__parameterized1_57 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_7),
        .B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5),
        .Q(ap_CS_fsm_state10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_2_reg_154(axi_last_V_2_reg_154),
        .\axi_last_V_2_reg_154_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_5),
        .\axi_last_V_fu_102_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_6),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_3a92_vsc_0_regslice_both__parameterized1_58 regslice_both_s_axis_video_V_user_V_U
       (.B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_n_5),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_7),
        .D(ap_NS_fsm[3:2]),
        .HwReg_ColorMode_channel_empty_n(HwReg_ColorMode_channel_empty_n),
        .Q({ap_CS_fsm_state10,Q[1],ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (regslice_both_s_axis_video_V_user_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE \rows_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_408[0]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_408[10]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_408[1]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_408[2]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_408[3]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_408[4]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_408[5]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_408[6]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_408[7]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_408[8]),
        .R(1'b0));
  FDRE \rows_reg_408_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_408[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \sof_fu_100[0]_i_1 
       (.I0(sof_fu_100),
        .I1(\cmp8748_reg_421_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .O(\sof_fu_100[0]_i_1_n_5 ));
  FDRE \sof_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_100[0]_i_1_n_5 ),
        .Q(sof_fu_100),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
    D,
    \eol_0_lcssa_reg_185_reg[0] ,
    \axi_last_2_lcssa_reg_174_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    eol_0_lcssa_reg_185,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    axi_last_2_lcssa_reg_174,
    axi_last_V_4_loc_fu_104);
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  output [1:0]D;
  output \eol_0_lcssa_reg_185_reg[0] ;
  output \axi_last_2_lcssa_reg_174_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input [2:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input eol_0_lcssa_reg_185;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_2_lcssa_reg_174;
  input axi_last_V_4_loc_fu_104;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_lcssa_reg_174;
  wire \axi_last_2_lcssa_reg_174_reg[0] ;
  wire axi_last_V_4_loc_fu_104;
  wire eol_0_lcssa_reg_185;
  wire \eol_0_lcssa_reg_185_reg[0] ;
  wire eol_1_reg_110;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  FDRE \axi_last_V_4_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(eol_1_reg_110),
        .R(1'b0));
  bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_lcssa_reg_174(axi_last_2_lcssa_reg_174),
        .\axi_last_2_lcssa_reg_174_reg[0] (\axi_last_2_lcssa_reg_174_reg[0] ),
        .axi_last_V_4_loc_fu_104(axi_last_V_4_loc_fu_104),
        .\axi_last_V_4_reg_99_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .eol_0_lcssa_reg_185(eol_0_lcssa_reg_185),
        .\eol_0_lcssa_reg_185_reg[0] (\eol_0_lcssa_reg_185_reg[0] ),
        .eol_1_reg_110(eol_1_reg_110),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
endmodule

module bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out,
    \axi_last_V_4_loc_fu_104_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    \axi_last_V_fu_48_reg[0]_0 ,
    axi_last_V_4_loc_fu_104,
    Q,
    HwReg_ColorMode_channel_empty_n,
    axi_last_V_2_reg_154);
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out;
  output \axi_last_V_4_loc_fu_104_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input \axi_last_V_fu_48_reg[0]_0 ;
  input axi_last_V_4_loc_fu_104;
  input [1:0]Q;
  input HwReg_ColorMode_channel_empty_n;
  input axi_last_V_2_reg_154;

  wire HwReg_ColorMode_channel_empty_n;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_154;
  wire axi_last_V_4_loc_fu_104;
  wire \axi_last_V_4_loc_fu_104_reg[0] ;
  wire \axi_last_V_fu_48_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out;

  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \axi_last_V_2_reg_154[0]_i_1 
       (.I0(axi_last_V_4_loc_fu_104),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out),
        .I2(Q[1]),
        .I3(HwReg_ColorMode_channel_empty_n),
        .I4(Q[0]),
        .I5(axi_last_V_2_reg_154),
        .O(\axi_last_V_4_loc_fu_104_reg[0] ));
  FDRE \axi_last_V_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_48_reg[0]_0 ),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out),
        .R(1'b0));
  bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (\ap_CS_fsm_reg[6] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg,
    \B_V_data_1_state_reg[0] ,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[6]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    shiftReg_ce,
    D,
    \axi_last_V_2_reg_154_reg[0] ,
    \axi_data_V_14_fu_96_reg[23] ,
    in,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0,
    \eol_0_lcssa_reg_185_reg[0] ,
    \axi_last_V_fu_102_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
    Q,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    SrcYUV_full_n,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0,
    ap_NS_fsm13_out,
    icmp_ln772_fu_221_p2_carry_0,
    sof_fu_100,
    axi_last_V_2_reg_154,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2,
    \axi_data_2_lcssa_reg_164_reg[23] ,
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ,
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ,
    eol_0_lcssa_reg_185,
    \axi_data_V_fu_98_reg[23]_0 );
  output \ap_CS_fsm_reg[6] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg;
  output \B_V_data_1_state_reg[0] ;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[6]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output shiftReg_ce;
  output [1:0]D;
  output \axi_last_V_2_reg_154_reg[0] ;
  output [23:0]\axi_data_V_14_fu_96_reg[23] ;
  output [23:0]in;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0;
  output \eol_0_lcssa_reg_185_reg[0] ;
  input \axi_last_V_fu_102_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg;
  input [3:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input SrcYUV_full_n;
  input internal_empty_n_reg;
  input internal_empty_n_reg_0;
  input [0:0]internal_empty_n_reg_1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0;
  input ap_NS_fsm13_out;
  input [10:0]icmp_ln772_fu_221_p2_carry_0;
  input sof_fu_100;
  input axi_last_V_2_reg_154;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2;
  input [23:0]\axi_data_2_lcssa_reg_164_reg[23] ;
  input \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ;
  input \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ;
  input eol_0_lcssa_reg_185;
  input [23:0]\axi_data_V_fu_98_reg[23]_0 ;

  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire [3:0]Q;
  wire SrcYUV_full_n;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_2_lcssa_reg_164_reg[23] ;
  wire [23:0]\axi_data_V_14_fu_96_reg[23] ;
  wire [23:0]\axi_data_V_fu_98_reg[23]_0 ;
  wire \axi_data_V_fu_98_reg_n_5_[0] ;
  wire \axi_data_V_fu_98_reg_n_5_[1] ;
  wire \axi_data_V_fu_98_reg_n_5_[2] ;
  wire \axi_data_V_fu_98_reg_n_5_[3] ;
  wire \axi_data_V_fu_98_reg_n_5_[4] ;
  wire \axi_data_V_fu_98_reg_n_5_[5] ;
  wire \axi_data_V_fu_98_reg_n_5_[6] ;
  wire \axi_data_V_fu_98_reg_n_5_[7] ;
  wire axi_last_V_2_reg_154;
  wire \axi_last_V_2_reg_154_reg[0] ;
  wire axi_last_V_fu_1024_out;
  wire \axi_last_V_fu_102_reg[0]_0 ;
  wire \axi_last_V_fu_102_reg_n_5_[0] ;
  wire eol_0_lcssa_reg_185;
  wire \eol_0_lcssa_reg_185_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out;
  wire icmp_ln772_fu_221_p2;
  wire [10:0]icmp_ln772_fu_221_p2_carry_0;
  wire icmp_ln772_fu_221_p2_carry_n_6;
  wire icmp_ln772_fu_221_p2_carry_n_7;
  wire icmp_ln772_fu_221_p2_carry_n_8;
  wire \icmp_ln772_reg_385_reg_n_5_[0] ;
  wire [23:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire [10:0]j_4_fu_227_p2;
  wire j_fu_94;
  wire \j_fu_94[10]_i_5_n_5 ;
  wire \j_fu_94_reg_n_5_[0] ;
  wire \j_fu_94_reg_n_5_[10] ;
  wire \j_fu_94_reg_n_5_[1] ;
  wire \j_fu_94_reg_n_5_[2] ;
  wire \j_fu_94_reg_n_5_[3] ;
  wire \j_fu_94_reg_n_5_[4] ;
  wire \j_fu_94_reg_n_5_[5] ;
  wire \j_fu_94_reg_n_5_[6] ;
  wire \j_fu_94_reg_n_5_[7] ;
  wire \j_fu_94_reg_n_5_[8] ;
  wire \j_fu_94_reg_n_5_[9] ;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_100;
  wire [7:0]tmp_1_fu_296_p4;
  wire [7:0]tmp_s_fu_272_p4;
  wire [3:0]NLW_icmp_ln772_fu_221_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(tmp_s_fu_272_p4[0]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[0] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[2] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[2]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[3] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[3]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[4] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[4]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[5] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[5]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[6] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[6]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[7] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[0]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[0]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[1]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[2]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[3]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[3]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[1]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[1] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[4]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[5]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[5]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[6]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[6]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(tmp_1_fu_296_p4[7]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_s_fu_272_p4[7]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[2]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[2] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[3]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[3] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[4]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[4] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[5]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[5] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[6]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[6] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(tmp_s_fu_272_p4[7]),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(\axi_data_V_fu_98_reg_n_5_[7] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[0] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[0]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_V_fu_98_reg_n_5_[1] ),
        .I1(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ),
        .I3(tmp_1_fu_296_p4[1]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[0]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[0] ),
        .O(\axi_data_V_14_fu_96_reg[23] [0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[10]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [10]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[2]),
        .O(\axi_data_V_14_fu_96_reg[23] [10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[11]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [11]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[3]),
        .O(\axi_data_V_14_fu_96_reg[23] [11]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[12]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [12]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[4]),
        .O(\axi_data_V_14_fu_96_reg[23] [12]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[13]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [13]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[5]),
        .O(\axi_data_V_14_fu_96_reg[23] [13]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[14]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [14]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[6]),
        .O(\axi_data_V_14_fu_96_reg[23] [14]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[15]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [15]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[7]),
        .O(\axi_data_V_14_fu_96_reg[23] [15]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[16]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [16]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[0]),
        .O(\axi_data_V_14_fu_96_reg[23] [16]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[17]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [17]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[1]),
        .O(\axi_data_V_14_fu_96_reg[23] [17]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[18]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [18]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[2]),
        .O(\axi_data_V_14_fu_96_reg[23] [18]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[19]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [19]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[3]),
        .O(\axi_data_V_14_fu_96_reg[23] [19]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[1]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [1]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[1] ),
        .O(\axi_data_V_14_fu_96_reg[23] [1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[20]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [20]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[4]),
        .O(\axi_data_V_14_fu_96_reg[23] [20]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[21]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [21]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[5]),
        .O(\axi_data_V_14_fu_96_reg[23] [21]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[22]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [22]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[6]),
        .O(\axi_data_V_14_fu_96_reg[23] [22]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[23]_i_2 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [23]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_s_fu_272_p4[7]),
        .O(\axi_data_V_14_fu_96_reg[23] [23]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[2]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[2] ),
        .O(\axi_data_V_14_fu_96_reg[23] [2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[3]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [3]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[3] ),
        .O(\axi_data_V_14_fu_96_reg[23] [3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[4]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [4]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[4] ),
        .O(\axi_data_V_14_fu_96_reg[23] [4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[5]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [5]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[5] ),
        .O(\axi_data_V_14_fu_96_reg[23] [5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[6]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [6]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[6] ),
        .O(\axi_data_V_14_fu_96_reg[23] [6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[7]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [7]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(\axi_data_V_fu_98_reg_n_5_[7] ),
        .O(\axi_data_V_14_fu_96_reg[23] [7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[8]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [8]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[0]),
        .O(\axi_data_V_14_fu_96_reg[23] [8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_data_2_lcssa_reg_164[9]_i_1 
       (.I0(\axi_data_2_lcssa_reg_164_reg[23] [9]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(tmp_1_fu_296_p4[1]),
        .O(\axi_data_V_14_fu_96_reg[23] [9]));
  FDRE \axi_data_V_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [0]),
        .Q(\axi_data_V_fu_98_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [10]),
        .Q(tmp_1_fu_296_p4[2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [11]),
        .Q(tmp_1_fu_296_p4[3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [12]),
        .Q(tmp_1_fu_296_p4[4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [13]),
        .Q(tmp_1_fu_296_p4[5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [14]),
        .Q(tmp_1_fu_296_p4[6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [15]),
        .Q(tmp_1_fu_296_p4[7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [16]),
        .Q(tmp_s_fu_272_p4[0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [17]),
        .Q(tmp_s_fu_272_p4[1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [18]),
        .Q(tmp_s_fu_272_p4[2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [19]),
        .Q(tmp_s_fu_272_p4[3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [1]),
        .Q(\axi_data_V_fu_98_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [20]),
        .Q(tmp_s_fu_272_p4[4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [21]),
        .Q(tmp_s_fu_272_p4[5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [22]),
        .Q(tmp_s_fu_272_p4[6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [23]),
        .Q(tmp_s_fu_272_p4[7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [2]),
        .Q(\axi_data_V_fu_98_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [3]),
        .Q(\axi_data_V_fu_98_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [4]),
        .Q(\axi_data_V_fu_98_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [5]),
        .Q(\axi_data_V_fu_98_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [6]),
        .Q(\axi_data_V_fu_98_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [7]),
        .Q(\axi_data_V_fu_98_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [8]),
        .Q(tmp_1_fu_296_p4[0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[23]_0 [9]),
        .Q(tmp_1_fu_296_p4[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_last_2_lcssa_reg_174[0]_i_1 
       (.I0(axi_last_V_2_reg_154),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out),
        .O(\axi_last_V_2_reg_154_reg[0] ));
  FDRE \axi_last_V_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_last_V_fu_102_reg[0]_0 ),
        .Q(\axi_last_V_fu_102_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00AAAAE2E2E2E2)) 
    \eol_0_lcssa_reg_185[0]_i_1 
       (.I0(eol_0_lcssa_reg_185),
        .I1(Q[3]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .I4(Q[1]),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .O(\eol_0_lcssa_reg_185_reg[0] ));
  FDRE \eol_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out),
        .R(1'b0));
  bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0]_0 ),
        .\B_V_data_1_state_reg[0]_1 (flow_control_loop_pipe_sequential_init_U_n_35),
        .CO(icmp_ln772_fu_221_p2),
        .D(D),
        .E(j_fu_94),
        .Q(Q[2:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_V_fu_102_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\eol_reg_181_reg[0] (\axi_last_V_fu_102_reg_n_5_[0] ),
        .\eol_reg_181_reg[0]_0 (\icmp_ln772_reg_385_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out),
        .icmp_ln772_fu_221_p2_carry(icmp_ln772_fu_221_p2_carry_0),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(internal_empty_n_reg_1),
        .internal_full_n_reg(axi_last_V_fu_1024_out),
        .\j_fu_94_reg[0] (\j_fu_94[10]_i_5_n_5 ),
        .\j_fu_94_reg[10] ({j_4_fu_227_p2[10:8],flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,j_4_fu_227_p2[2],flow_control_loop_pipe_sequential_init_U_n_32,j_4_fu_227_p2[0]}),
        .\j_fu_94_reg[10]_0 ({\j_fu_94_reg_n_5_[10] ,\j_fu_94_reg_n_5_[9] ,\j_fu_94_reg_n_5_[8] ,\j_fu_94_reg_n_5_[7] ,\j_fu_94_reg_n_5_[6] ,\j_fu_94_reg_n_5_[5] ,\j_fu_94_reg_n_5_[4] ,\j_fu_94_reg_n_5_[3] ,\j_fu_94_reg_n_5_[2] ,\j_fu_94_reg_n_5_[1] ,\j_fu_94_reg_n_5_[0] }),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_100(sof_fu_100));
  CARRY4 icmp_ln772_fu_221_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln772_fu_221_p2,icmp_ln772_fu_221_p2_carry_n_6,icmp_ln772_fu_221_p2_carry_n_7,icmp_ln772_fu_221_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln772_fu_221_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}));
  FDRE \icmp_ln772_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\icmp_ln772_reg_385_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_94[10]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln772_reg_385_reg_n_5_[0] ),
        .O(\j_fu_94[10]_i_5_n_5 ));
  FDRE \j_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[0]),
        .Q(\j_fu_94_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[10]),
        .Q(\j_fu_94_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\j_fu_94_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[2]),
        .Q(\j_fu_94_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\j_fu_94_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\j_fu_94_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\j_fu_94_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\j_fu_94_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\j_fu_94_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[8]),
        .Q(\j_fu_94_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_227_p2[9]),
        .Q(\j_fu_94_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
endmodule

module bd_3a92_vsc_0_Block_entry4_proc
   (start_once_reg,
    Q,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk,
    D);
  output start_once_reg;
  output [1:0]Q;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;
  input [1:0]D;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_CTRL_s_axi
   (ap_rst_n_inv,
    interrupt,
    \int_vfltCoeff_shift0_reg[0]_0 ,
    s_axi_CTRL_RVALID,
    Q,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_AWREADY,
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
    ap_start,
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg,
    \int_Width_reg[10]_0 ,
    s_axi_CTRL_BVALID,
    \int_HeightIn_reg[10]_0 ,
    \int_HeightOut_reg[10]_0 ,
    \int_ColorMode_reg[7]_0 ,
    Block_entry4_proc_U0_ColorMode_vcr_din,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0,
    s_axi_CTRL_RDATA,
    D,
    ap_clk,
    vscale_core_polyphase_U0_vfltCoeff_ce0,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    ap_idle,
    \int_vfltCoeff_shift0_reg[0]_1 ,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WSTRB,
    \int_isr_reg[0]_0 ,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    HwReg_HeightOut_c15_channel_empty_n,
    HwReg_Width_c13_empty_n,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    ap_rst_n,
    s_axi_CTRL_AWADDR,
    shiftReg_ce,
    ap_sync_ready);
  output ap_rst_n_inv;
  output interrupt;
  output \int_vfltCoeff_shift0_reg[0]_0 ;
  output s_axi_CTRL_RVALID;
  output [31:0]Q;
  output s_axi_CTRL_WREADY;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_AWREADY;
  output ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  output ap_start;
  output ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0;
  output ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg;
  output [10:0]\int_Width_reg[10]_0 ;
  output s_axi_CTRL_BVALID;
  output [10:0]\int_HeightIn_reg[10]_0 ;
  output [10:0]\int_HeightOut_reg[10]_0 ;
  output [7:0]\int_ColorMode_reg[7]_0 ;
  output [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  output ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0;
  output [31:0]s_axi_CTRL_RDATA;
  output [15:0]D;
  input ap_clk;
  input vscale_core_polyphase_U0_vfltCoeff_ce0;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input ap_idle;
  input \int_vfltCoeff_shift0_reg[0]_1 ;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [11:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input [3:0]s_axi_CTRL_WSTRB;
  input \int_isr_reg[0]_0 ;
  input int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input HwReg_HeightOut_c15_channel_empty_n;
  input HwReg_Width_c13_empty_n;
  input ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input [11:0]s_axi_CTRL_AWADDR;
  input shiftReg_ce;
  input ap_sync_ready;

  wire [7:0]ADDRBWRADDR;
  wire [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  wire [15:0]D;
  wire [15:11]HeightIn;
  wire [15:11]HeightOut;
  wire HwReg_HeightOut_c15_channel_empty_n;
  wire HwReg_Width_c13_empty_n;
  wire [31:0]Q;
  wire \SRL_SIG[0][0]_i_2__0_n_5 ;
  wire [15:11]Width;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire aw_hs;
  wire [1:0]data3;
  wire \int_ColorMode[0]_i_1_n_5 ;
  wire \int_ColorMode[1]_i_1_n_5 ;
  wire \int_ColorMode[2]_i_1_n_5 ;
  wire \int_ColorMode[3]_i_1_n_5 ;
  wire \int_ColorMode[4]_i_1_n_5 ;
  wire \int_ColorMode[5]_i_1_n_5 ;
  wire \int_ColorMode[6]_i_1_n_5 ;
  wire \int_ColorMode[7]_i_1_n_5 ;
  wire \int_ColorMode[7]_i_2_n_5 ;
  wire [7:0]\int_ColorMode_reg[7]_0 ;
  wire [15:0]int_HeightIn0;
  wire \int_HeightIn[15]_i_1_n_5 ;
  wire \int_HeightIn[15]_i_3_n_5 ;
  wire [10:0]\int_HeightIn_reg[10]_0 ;
  wire [15:0]int_HeightOut0;
  wire \int_HeightOut[15]_i_1_n_5 ;
  wire [10:0]\int_HeightOut_reg[10]_0 ;
  wire \int_LineRate[0]_i_1_n_5 ;
  wire \int_LineRate[10]_i_1_n_5 ;
  wire \int_LineRate[11]_i_1_n_5 ;
  wire \int_LineRate[12]_i_1_n_5 ;
  wire \int_LineRate[13]_i_1_n_5 ;
  wire \int_LineRate[14]_i_1_n_5 ;
  wire \int_LineRate[15]_i_1_n_5 ;
  wire \int_LineRate[16]_i_1_n_5 ;
  wire \int_LineRate[17]_i_1_n_5 ;
  wire \int_LineRate[18]_i_1_n_5 ;
  wire \int_LineRate[19]_i_1_n_5 ;
  wire \int_LineRate[1]_i_1_n_5 ;
  wire \int_LineRate[20]_i_1_n_5 ;
  wire \int_LineRate[21]_i_1_n_5 ;
  wire \int_LineRate[22]_i_1_n_5 ;
  wire \int_LineRate[23]_i_1_n_5 ;
  wire \int_LineRate[24]_i_1_n_5 ;
  wire \int_LineRate[25]_i_1_n_5 ;
  wire \int_LineRate[26]_i_1_n_5 ;
  wire \int_LineRate[27]_i_1_n_5 ;
  wire \int_LineRate[28]_i_1_n_5 ;
  wire \int_LineRate[29]_i_1_n_5 ;
  wire \int_LineRate[2]_i_1_n_5 ;
  wire \int_LineRate[30]_i_1_n_5 ;
  wire \int_LineRate[31]_i_1_n_5 ;
  wire \int_LineRate[31]_i_2_n_5 ;
  wire \int_LineRate[3]_i_1_n_5 ;
  wire \int_LineRate[4]_i_1_n_5 ;
  wire \int_LineRate[5]_i_1_n_5 ;
  wire \int_LineRate[6]_i_1_n_5 ;
  wire \int_LineRate[7]_i_1_n_5 ;
  wire \int_LineRate[8]_i_1_n_5 ;
  wire \int_LineRate[9]_i_1_n_5 ;
  wire [15:0]int_Width0;
  wire \int_Width[15]_i_1_n_5 ;
  wire [10:0]\int_Width_reg[10]_0 ;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_i_4_n_5;
  wire int_gie_reg_n_5;
  wire int_ier;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire \int_ier_reg_n_5_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[0]_i_2_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg[0]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_vfltCoeff_n_69;
  wire [31:0]int_vfltCoeff_q0;
  wire int_vfltCoeff_read;
  wire int_vfltCoeff_read0;
  wire \int_vfltCoeff_shift0_reg[0]_0 ;
  wire \int_vfltCoeff_shift0_reg[0]_1 ;
  wire int_vfltCoeff_write_i_1_n_5;
  wire int_vfltCoeff_write_i_2_n_5;
  wire int_vfltCoeff_write_reg_n_5;
  wire interrupt;
  wire [31:0]p_0_in;
  wire [7:2]p_5_in;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[15]_i_2_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[31]_i_1_n_5 ;
  wire \rdata[31]_i_3_n_5 ;
  wire \rdata[31]_i_4_n_5 ;
  wire \rdata[31]_i_5_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata_reg[0]_i_4_n_5 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_5 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire shiftReg_ce;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire task_ap_done;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[10] ;
  wire \waddr_reg_n_5_[11] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire \waddr_reg_n_5_[8] ;
  wire \waddr_reg_n_5_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_5 ;
  wire \wstate[1]_i_1_n_5 ;

  LUT4 #(
    .INIT(16'hBFFF)) 
    \PhaseV_fu_118[5]_i_3 
       (.I0(int_ap_idle_reg_0),
        .I1(ap_start),
        .I2(HwReg_HeightOut_c15_channel_empty_n),
        .I3(HwReg_Width_c13_empty_n),
        .O(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\int_ColorMode_reg[7]_0 [0]),
        .I1(\SRL_SIG[0][0]_i_2__0_n_5 ),
        .I2(\int_ColorMode_reg[7]_0 [2]),
        .I3(\int_ColorMode_reg[7]_0 [6]),
        .I4(\int_ColorMode_reg[7]_0 [7]),
        .O(Block_entry4_proc_U0_ColorMode_vcr_din));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \SRL_SIG[0][0]_i_2__0 
       (.I0(\int_ColorMode_reg[7]_0 [3]),
        .I1(\int_ColorMode_reg[7]_0 [5]),
        .I2(\int_ColorMode_reg[7]_0 [1]),
        .I3(\int_ColorMode_reg[7]_0 [4]),
        .O(\SRL_SIG[0][0]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_5_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [0]),
        .O(\int_ColorMode[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [1]),
        .O(\int_ColorMode[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [2]),
        .O(\int_ColorMode[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [3]),
        .O(\int_ColorMode[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [4]),
        .O(\int_ColorMode[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [5]),
        .O(\int_ColorMode[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [6]),
        .O(\int_ColorMode[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_ColorMode[7]_i_1 
       (.I0(\int_HeightIn[15]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_ColorMode[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [7]),
        .O(\int_ColorMode[7]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[0]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[1]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[2]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[3]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[4]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[5]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[6]_i_1_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_5 ),
        .D(\int_ColorMode[7]_i_2_n_5 ),
        .Q(\int_ColorMode_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [0]),
        .O(int_HeightIn0[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_HeightIn_reg[10]_0 [10]),
        .O(int_HeightIn0[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightIn[11]),
        .O(int_HeightIn0[11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightIn[12]),
        .O(int_HeightIn0[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightIn[13]),
        .O(int_HeightIn0[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightIn[14]),
        .O(int_HeightIn0[14]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_HeightIn[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_HeightIn[15]_i_3_n_5 ),
        .O(\int_HeightIn[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightIn[15]),
        .O(int_HeightIn0[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_HeightIn[15]_i_3 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(int_gie_i_2_n_5),
        .O(\int_HeightIn[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [1]),
        .O(int_HeightIn0[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [2]),
        .O(int_HeightIn0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [3]),
        .O(int_HeightIn0[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [4]),
        .O(int_HeightIn0[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [5]),
        .O(int_HeightIn0[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [6]),
        .O(int_HeightIn0[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightIn_reg[10]_0 [7]),
        .O(int_HeightIn0[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_HeightIn_reg[10]_0 [8]),
        .O(int_HeightIn0[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightIn[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_HeightIn_reg[10]_0 [9]),
        .O(int_HeightIn0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[0] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[0]),
        .Q(\int_HeightIn_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[10] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[10]),
        .Q(\int_HeightIn_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[11] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[11]),
        .Q(HeightIn[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[12] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[12]),
        .Q(HeightIn[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[13] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[13]),
        .Q(HeightIn[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[14] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[14]),
        .Q(HeightIn[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[15] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[15]),
        .Q(HeightIn[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[1] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[1]),
        .Q(\int_HeightIn_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[2] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[2]),
        .Q(\int_HeightIn_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[3] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[3]),
        .Q(\int_HeightIn_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[4] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[4]),
        .Q(\int_HeightIn_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[5] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[5]),
        .Q(\int_HeightIn_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[6] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[6]),
        .Q(\int_HeightIn_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[7] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[7]),
        .Q(\int_HeightIn_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[8] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[8]),
        .Q(\int_HeightIn_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightIn_reg[9] 
       (.C(ap_clk),
        .CE(\int_HeightIn[15]_i_1_n_5 ),
        .D(int_HeightIn0[9]),
        .Q(\int_HeightIn_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [0]),
        .O(int_HeightOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_HeightOut_reg[10]_0 [10]),
        .O(int_HeightOut0[10]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightOut[11]),
        .O(int_HeightOut0[11]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightOut[12]),
        .O(int_HeightOut0[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightOut[13]),
        .O(int_HeightOut0[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightOut[14]),
        .O(int_HeightOut0[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_HeightOut[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_HeightIn[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_HeightOut[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(HeightOut[15]),
        .O(int_HeightOut0[15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [1]),
        .O(int_HeightOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [2]),
        .O(int_HeightOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [3]),
        .O(int_HeightOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [4]),
        .O(int_HeightOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [5]),
        .O(int_HeightOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [6]),
        .O(int_HeightOut0[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_HeightOut_reg[10]_0 [7]),
        .O(int_HeightOut0[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_HeightOut_reg[10]_0 [8]),
        .O(int_HeightOut0[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_HeightOut[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_HeightOut_reg[10]_0 [9]),
        .O(int_HeightOut0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[0]),
        .Q(\int_HeightOut_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[10] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[10]),
        .Q(\int_HeightOut_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[11] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[11]),
        .Q(HeightOut[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[12] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[12]),
        .Q(HeightOut[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[13] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[13]),
        .Q(HeightOut[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[14] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[14]),
        .Q(HeightOut[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[15] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[15]),
        .Q(HeightOut[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[1]),
        .Q(\int_HeightOut_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[2]),
        .Q(\int_HeightOut_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[3]),
        .Q(\int_HeightOut_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[4]),
        .Q(\int_HeightOut_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[5]),
        .Q(\int_HeightOut_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[6]),
        .Q(\int_HeightOut_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[7]),
        .Q(\int_HeightOut_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[8] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[8]),
        .Q(\int_HeightOut_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_HeightOut_reg[9] 
       (.C(ap_clk),
        .CE(\int_HeightOut[15]_i_1_n_5 ),
        .D(int_HeightOut0[9]),
        .Q(\int_HeightOut_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(\int_LineRate[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[10]),
        .O(\int_LineRate[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[11]),
        .O(\int_LineRate[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[12]),
        .O(\int_LineRate[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[13]),
        .O(\int_LineRate[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[14]),
        .O(\int_LineRate[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[15]),
        .O(\int_LineRate[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[16]),
        .O(\int_LineRate[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[17]),
        .O(\int_LineRate[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[18]),
        .O(\int_LineRate[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[19]),
        .O(\int_LineRate[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(\int_LineRate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[20]),
        .O(\int_LineRate[20]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[21]),
        .O(\int_LineRate[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[22]),
        .O(\int_LineRate[22]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(Q[23]),
        .O(\int_LineRate[23]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[24]),
        .O(\int_LineRate[24]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[25]),
        .O(\int_LineRate[25]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[26]),
        .O(\int_LineRate[26]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[27]),
        .O(\int_LineRate[27]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[28]),
        .O(\int_LineRate[28]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[29]),
        .O(\int_LineRate[29]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(\int_LineRate[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[30]),
        .O(\int_LineRate[30]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_LineRate[31]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_HeightIn[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_LineRate[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(Q[31]),
        .O(\int_LineRate[31]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(\int_LineRate[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(\int_LineRate[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(\int_LineRate[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(\int_LineRate[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(\int_LineRate[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[8]),
        .O(\int_LineRate[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_LineRate[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[9]),
        .O(\int_LineRate[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[0] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[10] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[10]_i_1_n_5 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[11] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[11]_i_1_n_5 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[12] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[12]_i_1_n_5 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[13] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[13]_i_1_n_5 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[14] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[14]_i_1_n_5 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[15] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[15]_i_1_n_5 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[16] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[16]_i_1_n_5 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[17] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[17]_i_1_n_5 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[18] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[18]_i_1_n_5 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[19] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[19]_i_1_n_5 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[1] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[20] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[20]_i_1_n_5 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[21] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[21]_i_1_n_5 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[22] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[22]_i_1_n_5 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[23] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[23]_i_1_n_5 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[24] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[24]_i_1_n_5 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[25] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[25]_i_1_n_5 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[26] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[26]_i_1_n_5 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[27] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[27]_i_1_n_5 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[28] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[28]_i_1_n_5 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[29] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[29]_i_1_n_5 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[2] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[30] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[30]_i_1_n_5 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[31] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[31]_i_2_n_5 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[3] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[4] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[5] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[6] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[7] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[7]_i_1_n_5 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[8] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[8]_i_1_n_5 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_LineRate_reg[9] 
       (.C(ap_clk),
        .CE(\int_LineRate[31]_i_1_n_5 ),
        .D(\int_LineRate[9]_i_1_n_5 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [0]),
        .O(int_Width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Width_reg[10]_0 [10]),
        .O(int_Width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Width[11]),
        .O(int_Width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Width[12]),
        .O(int_Width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Width[13]),
        .O(int_Width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Width[14]),
        .O(int_Width0[14]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_Width[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_HeightIn[15]_i_3_n_5 ),
        .O(\int_Width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Width[15]),
        .O(int_Width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [1]),
        .O(int_Width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [2]),
        .O(int_Width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [3]),
        .O(int_Width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [4]),
        .O(int_Width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [5]),
        .O(int_Width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [6]),
        .O(int_Width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Width_reg[10]_0 [7]),
        .O(int_Width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Width_reg[10]_0 [8]),
        .O(int_Width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Width_reg[10]_0 [9]),
        .O(int_Width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[0] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[0]),
        .Q(\int_Width_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[10] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[10]),
        .Q(\int_Width_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[11] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[11]),
        .Q(Width[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[12] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[12]),
        .Q(Width[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[13] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[13]),
        .Q(Width[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[14] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[14]),
        .Q(Width[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[15] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[15]),
        .Q(Width[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[1] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[1]),
        .Q(\int_Width_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[2] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[2]),
        .Q(\int_Width_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[3] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[3]),
        .Q(\int_Width_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[4] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[4]),
        .Q(\int_Width_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[5] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[5]),
        .Q(\int_Width_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[6] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[6]),
        .Q(\int_Width_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[7] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[7]),
        .Q(\int_Width_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[8] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[8]),
        .Q(\int_Width_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Width_reg[9] 
       (.C(ap_clk),
        .CE(\int_Width[15]_i_1_n_5 ),
        .D(int_Width0[9]),
        .Q(\int_Width_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4FFF)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_reg_0),
        .I1(ap_start),
        .I2(int_ap_idle_reg_1),
        .I3(int_ap_idle_reg_2),
        .O(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_5_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFEF00FF0000)) 
    int_ap_ready_i_1
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(p_5_in[7]),
        .I4(ap_sync_ready),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_5_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_HeightIn[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\waddr_reg_n_5_[4] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_5_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\int_HeightIn[15]_i_3_n_5 ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_5_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(int_gie_i_3_n_5),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    int_gie_i_2
       (.I0(int_gie_i_4_n_5),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(int_vfltCoeff_write_i_2_n_5),
        .O(int_gie_i_2_n_5));
  LUT4 #(
    .INIT(16'hFFEF)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_5_[4] ),
        .O(int_gie_i_3_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_gie_i_4
       (.I0(\waddr_reg_n_5_[8] ),
        .I1(\waddr_reg_n_5_[9] ),
        .I2(\waddr_reg_n_5_[10] ),
        .I3(\waddr_reg_n_5_[11] ),
        .O(int_gie_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_5_[1] ),
        .O(\int_ier[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_ier[1]_i_2 
       (.I0(\int_HeightIn[15]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_5_[5] ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_2
       (.I0(int_gie_reg_n_5),
        .I1(data3[1]),
        .I2(data3[0]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7F7F00FF0000)) 
    \int_isr[0]_i_1 
       (.I0(\int_isr[0]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_isr_reg[0]_0 ),
        .I4(\int_ier_reg_n_5_[0] ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[31]_i_4_n_5 ),
        .O(\int_isr[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(\int_isr[0]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(ap_sync_ready),
        .I4(\int_ier_reg_n_5_[1] ),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    int_task_ap_done_i_1
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h440F)) 
    int_task_ap_done_i_2
       (.I0(p_5_in[2]),
        .I1(ap_idle),
        .I2(\int_isr_reg[0]_0 ),
        .I3(auto_restart_status_reg_n_5),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  bd_3a92_vsc_0_CTRL_s_axi_ram int_vfltCoeff
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(p_0_in),
        .DOBDO(int_vfltCoeff_q0),
        .Q({\waddr_reg_n_5_[9] ,\waddr_reg_n_5_[8] ,\waddr_reg_n_5_[7] ,\waddr_reg_n_5_[6] ,\waddr_reg_n_5_[5] ,\waddr_reg_n_5_[4] ,\waddr_reg_n_5_[3] ,\waddr_reg_n_5_[2] }),
        .ap_clk(ap_clk),
        .mem_reg_0(int_vfltCoeff_write_reg_n_5),
        .\rdata_reg[0] (\rdata[0]_i_3_n_5 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_4_n_5 ),
        .\rdata_reg[0]_1 (\rdata[1]_i_3_n_5 ),
        .\rdata_reg[10] (\rdata[10]_i_2_n_5 ),
        .\rdata_reg[11] (\rdata[11]_i_2_n_5 ),
        .\rdata_reg[12] (\rdata[12]_i_2_n_5 ),
        .\rdata_reg[13] (\rdata[13]_i_2_n_5 ),
        .\rdata_reg[14] (\rdata[14]_i_2_n_5 ),
        .\rdata_reg[15] (\rdata[15]_i_3_n_5 ),
        .\rdata_reg[16] (\rdata[31]_i_3_n_5 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_5 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_5 ),
        .\rdata_reg[2]_0 (\rdata[9]_i_3_n_5 ),
        .\rdata_reg[31] (Q[31:16]),
        .\rdata_reg[3] (\rdata[3]_i_2_n_5 ),
        .\rdata_reg[4] (\rdata[4]_i_2_n_5 ),
        .\rdata_reg[5] (\rdata[5]_i_2_n_5 ),
        .\rdata_reg[6] (\rdata[6]_i_2_n_5 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_5 ),
        .\rdata_reg[8] (\rdata[15]_i_2_n_5 ),
        .\rdata_reg[8]_0 (\rdata[8]_i_2_n_5 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_5 ),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[9:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_ARVALID_0(int_vfltCoeff_n_69),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .vscale_core_polyphase_U0_vfltCoeff_ce0(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    int_vfltCoeff_read_i_1
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .O(int_vfltCoeff_read0));
  FDRE int_vfltCoeff_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_read0),
        .Q(int_vfltCoeff_read),
        .R(ap_rst_n_inv));
  FDRE \int_vfltCoeff_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_vfltCoeff_shift0_reg[0]_1 ),
        .Q(\int_vfltCoeff_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h75553000)) 
    int_vfltCoeff_write_i_1
       (.I0(int_vfltCoeff_write_i_2_n_5),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(aw_hs),
        .I4(int_vfltCoeff_write_reg_n_5),
        .O(int_vfltCoeff_write_i_1_n_5));
  LUT6 #(
    .INIT(64'h2020202020200020)) 
    int_vfltCoeff_write_i_2
       (.I0(s_axi_CTRL_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(int_vfltCoeff_write_i_2_n_5));
  FDRE int_vfltCoeff_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_vfltCoeff_write_i_1_n_5),
        .Q(int_vfltCoeff_write_reg_n_5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .O(ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(int_gie_reg_n_5),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(data3[0]),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_ColorMode_reg[7]_0 [0]),
        .I1(\int_HeightIn_reg[10]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_HeightOut_reg[10]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(ap_start),
        .O(\rdata[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_6 
       (.I0(\int_Width_reg[10]_0 [0]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(Q[0]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_2 
       (.I0(\int_Width_reg[10]_0 [10]),
        .I1(Q[10]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_HeightIn_reg[10]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_HeightOut_reg[10]_0 [10]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_2 
       (.I0(Width[11]),
        .I1(Q[11]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(HeightIn[11]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(HeightOut[11]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_2 
       (.I0(Width[12]),
        .I1(Q[12]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(HeightIn[12]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(HeightOut[12]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_2 
       (.I0(Width[13]),
        .I1(Q[13]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(HeightIn[13]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(HeightOut[13]),
        .O(\rdata[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_2 
       (.I0(Width[14]),
        .I1(Q[14]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(HeightIn[14]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(HeightOut[14]),
        .O(\rdata[14]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h9F)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[9]_i_3_n_5 ),
        .O(\rdata[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_3 
       (.I0(Width[15]),
        .I1(Q[15]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(HeightIn[15]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(HeightOut[15]),
        .O(\rdata[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h000000FD)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[1]_i_5_n_5 ),
        .I4(\rdata[1]_i_6_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_4 
       (.I0(\int_ColorMode_reg[7]_0 [1]),
        .I1(\int_HeightIn_reg[10]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_HeightOut_reg[10]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h020C000002000000)) 
    \rdata[1]_i_5 
       (.I0(data3[1]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Q[1]),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000444000000040)) 
    \rdata[1]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ier_reg_n_5_[1] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_Width_reg[10]_0 [1]),
        .O(\rdata[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[1]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[2]_i_2 
       (.I0(\int_Width_reg[10]_0 [2]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(Q[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[2]_i_3 
       (.I0(\int_ColorMode_reg[7]_0 [2]),
        .I1(\int_HeightIn_reg[10]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_HeightOut_reg[10]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(p_5_in[2]),
        .O(\rdata[2]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \rdata[31]_i_1 
       (.I0(int_vfltCoeff_read),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .O(\rdata[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \rdata[31]_i_4 
       (.I0(int_vfltCoeff_n_69),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[31]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[31]_i_5 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[31]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[3]_i_2 
       (.I0(\int_Width_reg[10]_0 [3]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(Q[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[3]_i_3 
       (.I0(\int_ColorMode_reg[7]_0 [3]),
        .I1(\int_HeightIn_reg[10]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_HeightOut_reg[10]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(int_ap_ready__0),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[4]_i_2 
       (.I0(Q[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_Width_reg[10]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[4]_i_3_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \rdata[4]_i_3 
       (.I0(\int_ColorMode_reg[7]_0 [4]),
        .I1(\int_HeightIn_reg[10]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_HeightOut_reg[10]_0 [4]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[5]_i_2 
       (.I0(Q[5]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_Width_reg[10]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[5]_i_3_n_5 ),
        .O(\rdata[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \rdata[5]_i_3 
       (.I0(\int_ColorMode_reg[7]_0 [5]),
        .I1(\int_HeightIn_reg[10]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_HeightOut_reg[10]_0 [5]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[6]_i_2 
       (.I0(Q[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_Width_reg[10]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[6]_i_3_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \rdata[6]_i_3 
       (.I0(\int_ColorMode_reg[7]_0 [6]),
        .I1(\int_HeightIn_reg[10]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_HeightOut_reg[10]_0 [6]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[7]_i_2 
       (.I0(\int_Width_reg[10]_0 [7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(Q[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[7]_i_3 
       (.I0(\int_ColorMode_reg[7]_0 [7]),
        .I1(\int_HeightIn_reg[10]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_HeightOut_reg[10]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(p_5_in[7]),
        .O(\rdata[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_2 
       (.I0(\int_Width_reg[10]_0 [8]),
        .I1(Q[8]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_HeightIn_reg[10]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_HeightOut_reg[10]_0 [8]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \rdata[9]_i_2 
       (.I0(Q[9]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_Width_reg[10]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[9]_i_4_n_5 ),
        .O(\rdata[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[9]_i_3 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[9]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \rdata[9]_i_4 
       (.I0(\int_HeightOut_reg[10]_0 [9]),
        .I1(interrupt),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\int_HeightIn_reg[10]_0 [9]),
        .O(\rdata[9]_i_4_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_4 
       (.I0(\rdata[0]_i_5_n_5 ),
        .I1(\rdata[0]_i_6_n_5 ),
        .O(\rdata_reg[0]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[16]),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[17]),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[18]),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[19]),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[20]),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[21]),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[22]),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[23]),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[24]),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[25]),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[26]),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[27]),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[28]),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[29]),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[30]),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[31]),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_5 ),
        .D(p_0_in[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0000F3AA)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(s_axi_CTRL_RREADY),
        .I2(int_vfltCoeff_read),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_5 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_vfltCoeff_read),
        .O(s_axi_CTRL_RVALID));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .O(s_axi_CTRL_WREADY));
  LUT6 #(
    .INIT(64'h00000000F4F0F0F0)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(shiftReg_ce),
        .O(ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[0]_i_1 
       (.I0(int_vfltCoeff_q0[16]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[10]_i_1 
       (.I0(int_vfltCoeff_q0[26]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[11]_i_1 
       (.I0(int_vfltCoeff_q0[27]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[12]_i_1 
       (.I0(int_vfltCoeff_q0[28]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[13]_i_1 
       (.I0(int_vfltCoeff_q0[29]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[14]_i_1 
       (.I0(int_vfltCoeff_q0[30]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[15]_i_1 
       (.I0(int_vfltCoeff_q0[31]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[1]_i_1 
       (.I0(int_vfltCoeff_q0[17]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[2]_i_1 
       (.I0(int_vfltCoeff_q0[18]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[3]_i_1 
       (.I0(int_vfltCoeff_q0[19]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[4]_i_1 
       (.I0(int_vfltCoeff_q0[20]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[5]_i_1 
       (.I0(int_vfltCoeff_q0[21]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[6]_i_1 
       (.I0(int_vfltCoeff_q0[22]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[7]_i_1 
       (.I0(int_vfltCoeff_q0[23]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[8]_i_1 
       (.I0(int_vfltCoeff_q0[24]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vfltCoeff_load_reg_375[9]_i_1 
       (.I0(int_vfltCoeff_q0[25]),
        .I1(\int_vfltCoeff_shift0_reg[0]_0 ),
        .I2(int_vfltCoeff_q0[9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[11]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00CA00FA)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(int_vfltCoeff_n_69),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .O(\wstate[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00440F00)) 
    \wstate[1]_i_1 
       (.I0(int_vfltCoeff_n_69),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_BREADY),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .O(\wstate[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_5 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_5 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_CTRL_s_axi_ram
   (DOBDO,
    D,
    s_axi_CTRL_ARVALID_0,
    ap_clk,
    vscale_core_polyphase_U0_vfltCoeff_ce0,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    rstate,
    Q,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[31] ,
    mem_reg_0,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    wstate);
  output [31:0]DOBDO;
  output [31:0]D;
  output s_axi_CTRL_ARVALID_0;
  input ap_clk;
  input vscale_core_polyphase_U0_vfltCoeff_ce0;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input [1:0]rstate;
  input [7:0]Q;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input [15:0]\rdata_reg[31] ;
  input mem_reg_0;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input [1:0]wstate;

  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOBDO;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]int_vfltCoeff_address1;
  wire [3:0]int_vfltCoeff_be1;
  wire int_vfltCoeff_ce1;
  wire mem_reg_0;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_16;
  wire mem_reg_n_17;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire mem_reg_n_38;
  wire mem_reg_n_39;
  wire mem_reg_n_40;
  wire mem_reg_n_9;
  wire [31:24]p_1_in;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire [15:0]\rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire s_axi_CTRL_ARVALID_0;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "inst/CTRL_s_axi_U/int_vfltCoeff/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,int_vfltCoeff_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,s_axi_CTRL_WDATA[23:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15,mem_reg_n_16,mem_reg_n_17,mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,mem_reg_n_32,mem_reg_n_33,mem_reg_n_34,mem_reg_n_35,mem_reg_n_36,mem_reg_n_37,mem_reg_n_38,mem_reg_n_39,mem_reg_n_40}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_vfltCoeff_ce1),
        .ENBWREN(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_vfltCoeff_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_i_1
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(mem_reg_0),
        .I4(s_axi_CTRL_WVALID),
        .O(int_vfltCoeff_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_10
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_11
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_12
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_13
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[28]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_14
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_15
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_16
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_17
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(int_vfltCoeff_be1[3]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_18
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(s_axi_CTRL_WVALID),
        .I2(mem_reg_0),
        .I3(s_axi_CTRL_ARVALID_0),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_vfltCoeff_be1[3]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_19
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(s_axi_CTRL_WVALID),
        .I2(mem_reg_0),
        .I3(s_axi_CTRL_ARVALID_0),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_vfltCoeff_be1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_2
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[7]),
        .O(int_vfltCoeff_address1[7]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_20
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(s_axi_CTRL_WVALID),
        .I2(mem_reg_0),
        .I3(s_axi_CTRL_ARVALID_0),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_vfltCoeff_be1[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_21
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(s_axi_CTRL_WVALID),
        .I2(mem_reg_0),
        .I3(s_axi_CTRL_ARVALID_0),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_vfltCoeff_be1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[6]),
        .O(int_vfltCoeff_address1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_4
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[5]),
        .O(int_vfltCoeff_address1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_5
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[4]),
        .O(int_vfltCoeff_address1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_6
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[3]),
        .O(int_vfltCoeff_address1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_7
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[2]),
        .O(int_vfltCoeff_address1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_8
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[1]),
        .O(int_vfltCoeff_address1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_9
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[0]),
        .O(int_vfltCoeff_address1[0]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID_0),
        .I1(mem_reg_n_40),
        .I2(\rdata_reg[0] ),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(\rdata_reg[0]_0 ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(s_axi_CTRL_ARVALID_0));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_30),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_29),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_28),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_27),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_26),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_25),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[15] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[16]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_24),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [0]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[17]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_23),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [1]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[18]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_22),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [2]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[19]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_21),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [3]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_39),
        .I4(\rdata_reg[1] ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[20]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_20),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [4]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[21]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_19),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [5]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[22]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_18),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [6]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[23]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_17),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [7]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[24]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_16),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [8]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[25]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_15),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [9]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[26]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_14),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [10]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[27]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_13),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [11]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[28]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_12),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [12]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[29]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_11),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [13]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_38),
        .I4(\rdata_reg[2] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[30]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_10),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [14]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_9),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[31] [15]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[3]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_37),
        .I4(\rdata_reg[3] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_36),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_35),
        .I4(\rdata_reg[5] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_34),
        .I4(\rdata_reg[6] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_33),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_32),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(mem_reg_n_31),
        .I4(\rdata_reg[9] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[9]));
endmodule

module bd_3a92_vsc_0_MultiPixStream2AXIvideo
   (\icmp_ln895_reg_382_reg[0] ,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    Q,
    \ap_CS_fsm_reg[5]_2 ,
    E,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[4]_0 ,
    \ColorMode_read_reg_207_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TDATA,
    ap_clk,
    ap_rst_n_inv,
    m_axis_video_TREADY,
    MultiPixStream2AXIvideo_U0_ap_start,
    \mOutPtr_reg[0] ,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    shiftReg_ce,
    ap_rst_n,
    OutYUV_empty_n,
    D,
    \ColorMode_read_reg_207_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ,
    out,
    \d_read_reg_22_reg[10] );
  output \icmp_ln895_reg_382_reg[0] ;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[5]_2 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ColorMode_read_reg_207_reg[0]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [23:0]m_axis_video_TDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input m_axis_video_TREADY;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \mOutPtr_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input shiftReg_ce;
  input ap_rst_n;
  input OutYUV_empty_n;
  input [10:0]D;
  input [7:0]\ColorMode_read_reg_207_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ;
  input [23:0]out;
  input [10:0]\d_read_reg_22_reg[10] ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_2;
  wire B_V_data_1_sel_wr_3;
  wire [1:1]B_V_data_1_state;
  wire [1:1]B_V_data_1_state_0;
  wire [1:1]B_V_data_1_state_1;
  wire \B_V_data_1_state_reg[0] ;
  wire [7:0]ColorMode_read_reg_207;
  wire \ColorMode_read_reg_207_reg[0]_0 ;
  wire [7:0]\ColorMode_read_reg_207_reg[7]_0 ;
  wire [10:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire OutYUV_empty_n;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [23:16]ap_phi_mux_axi_data_V_12_phi_fu_198_p6;
  wire [15:8]ap_phi_mux_p_Val2_6_phi_fu_187_p6;
  wire [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cmp20244_reg_227_reg_n_5_[0] ;
  wire [10:0]cols_reg_217;
  wire [10:0]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[10] ;
  wire [7:0]data1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_38;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_40;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_43;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_44;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_45;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_46;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_48;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_49;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_7;
  wire grp_reg_unsigned_short_s_fu_134_n_15;
  wire grp_reg_unsigned_short_s_fu_134_n_17;
  wire grp_reg_unsigned_short_s_fu_134_n_18;
  wire grp_reg_unsigned_short_s_fu_134_n_19;
  wire grp_reg_unsigned_short_s_fu_134_n_20;
  wire grp_reg_unsigned_short_s_fu_134_n_21;
  wire grp_reg_unsigned_short_s_fu_134_n_22;
  wire grp_reg_unsigned_short_s_fu_134_n_23;
  wire grp_reg_unsigned_short_s_fu_134_n_24;
  wire grp_reg_unsigned_short_s_fu_134_n_25;
  wire grp_reg_unsigned_short_s_fu_134_n_26;
  wire grp_reg_unsigned_short_s_fu_134_n_27;
  wire grp_reg_unsigned_short_s_fu_134_n_28;
  wire [10:0]i_2_fu_174_p2;
  wire [10:0]i_2_reg_234;
  wire \i_2_reg_234[10]_i_2_n_5 ;
  wire [10:0]i_fu_78;
  wire icmp_ln893_fu_169_p2;
  wire icmp_ln893_fu_169_p2_carry_i_1_n_5;
  wire icmp_ln893_fu_169_p2_carry_i_2_n_5;
  wire icmp_ln893_fu_169_p2_carry_i_3_n_5;
  wire icmp_ln893_fu_169_p2_carry_i_4_n_5;
  wire icmp_ln893_fu_169_p2_carry_n_6;
  wire icmp_ln893_fu_169_p2_carry_n_7;
  wire icmp_ln893_fu_169_p2_carry_n_8;
  wire \icmp_ln895_reg_382_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire [23:0]out;
  wire regslice_both_m_axis_video_V_last_V_U_n_5;
  wire regslice_both_m_axis_video_V_last_V_U_n_6;
  wire regslice_both_m_axis_video_V_user_V_U_n_5;
  wire regslice_both_m_axis_video_V_user_V_U_n_6;
  wire [10:0]rows_reg_212;
  wire shiftReg_ce;
  wire sof_fu_82;
  wire [11:0]sub_fu_154_p2;
  wire [11:0]sub_reg_222;
  wire tmp_last_V_reg_386_pp0_iter1_reg;
  wire [3:0]NLW_icmp_ln893_fu_169_p2_carry_O_UNCONNECTED;

  FDRE \ColorMode_read_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [0]),
        .Q(ColorMode_read_reg_207[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [1]),
        .Q(ColorMode_read_reg_207[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [2]),
        .Q(ColorMode_read_reg_207[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [3]),
        .Q(ColorMode_read_reg_207[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [4]),
        .Q(ColorMode_read_reg_207[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [5]),
        .Q(ColorMode_read_reg_207[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [6]),
        .Q(ColorMode_read_reg_207[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\ColorMode_read_reg_207_reg[7]_0 [7]),
        .Q(ColorMode_read_reg_207[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\cmp20244_reg_227_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln893_fu_169_p2),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE \cmp20244_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_134_n_28),
        .Q(\cmp20244_reg_227_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \cols_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_27),
        .Q(cols_reg_217[0]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_17),
        .Q(cols_reg_217[10]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_26),
        .Q(cols_reg_217[1]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_25),
        .Q(cols_reg_217[2]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_24),
        .Q(cols_reg_217[3]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_23),
        .Q(cols_reg_217[4]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_22),
        .Q(cols_reg_217[5]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_21),
        .Q(cols_reg_217[6]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_20),
        .Q(cols_reg_217[7]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_19),
        .Q(cols_reg_217[8]),
        .R(1'b0));
  FDRE \cols_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_18),
        .Q(cols_reg_217[9]),
        .R(1'b0));
  bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104
       (.\B_V_data_1_payload_A_reg[23] (\ColorMode_read_reg_207_reg[0]_0 ),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_2(B_V_data_1_sel_wr_2),
        .B_V_data_1_sel_wr_3(B_V_data_1_sel_wr_3),
        .B_V_data_1_state(B_V_data_1_state_1),
        .B_V_data_1_state_0(B_V_data_1_state_0),
        .B_V_data_1_state_1(B_V_data_1_state),
        .\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1] (regslice_both_m_axis_video_V_last_V_U_n_6),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_m_axis_video_V_last_V_U_n_5),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_m_axis_video_V_user_V_U_n_6),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_m_axis_video_V_user_V_U_n_5),
        .CO(icmp_ln893_fu_169_p2),
        .D({ap_NS_fsm[4],ap_NS_fsm[2]}),
        .E(E),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .OutYUV_empty_n(OutYUV_empty_n),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[3] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_38),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_1 (\cmp20244_reg_227_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp20244_reg_227_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .\cmp20244_reg_227_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_49),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_40),
        .\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_43),
        .\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_44),
        .\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_45),
        .\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_46),
        .\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_48),
        .\icmp_ln895_reg_382_reg[0]_0 (\icmp_ln895_reg_382_reg[0] ),
        .\icmp_ln895_reg_382_reg[0]_1 (cols_reg_217),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .\pix_rgb_V_reg_391_reg[7]_0 ({ap_phi_mux_axi_data_V_12_phi_fu_198_p6,ap_phi_mux_p_Val2_6_phi_fu_187_p6,data1}),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_82(sof_fu_82),
        .tmp_last_V_fu_231_p2_carry_0(sub_reg_222),
        .tmp_last_V_reg_386_pp0_iter1_reg(tmp_last_V_reg_386_pp0_iter1_reg),
        .\tmp_user_V_reg_161_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_38),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_vsc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_128
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (\d_read_reg_22_reg[10] ));
  bd_3a92_vsc_0_reg_unsigned_short_s_44 grp_reg_unsigned_short_s_fu_134
       (.D({sub_fu_154_p2[11:2],grp_reg_unsigned_short_s_fu_134_n_15,sub_fu_154_p2[0]}),
        .Q({grp_reg_unsigned_short_s_fu_134_n_17,grp_reg_unsigned_short_s_fu_134_n_18,grp_reg_unsigned_short_s_fu_134_n_19,grp_reg_unsigned_short_s_fu_134_n_20,grp_reg_unsigned_short_s_fu_134_n_21,grp_reg_unsigned_short_s_fu_134_n_22,grp_reg_unsigned_short_s_fu_134_n_23,grp_reg_unsigned_short_s_fu_134_n_24,grp_reg_unsigned_short_s_fu_134_n_25,grp_reg_unsigned_short_s_fu_134_n_26,grp_reg_unsigned_short_s_fu_134_n_27}),
        .ap_clk(ap_clk),
        .\cmp20244_reg_227_reg[0] (grp_reg_unsigned_short_s_fu_134_n_28),
        .\cmp20244_reg_227_reg[0]_0 (\cmp20244_reg_227_reg_n_5_[0] ),
        .\cmp20244_reg_227_reg[0]_1 (ap_CS_fsm_state2),
        .\d_read_reg_22_reg[10]_0 (D));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_234[0]_i_1 
       (.I0(i_fu_78[0]),
        .O(i_2_fu_174_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_234[10]_i_1 
       (.I0(i_fu_78[10]),
        .I1(i_fu_78[6]),
        .I2(\i_2_reg_234[10]_i_2_n_5 ),
        .I3(i_fu_78[7]),
        .I4(i_fu_78[8]),
        .I5(i_fu_78[9]),
        .O(i_2_fu_174_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_234[10]_i_2 
       (.I0(i_fu_78[3]),
        .I1(i_fu_78[2]),
        .I2(i_fu_78[0]),
        .I3(i_fu_78[1]),
        .I4(i_fu_78[4]),
        .I5(i_fu_78[5]),
        .O(\i_2_reg_234[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_234[1]_i_1 
       (.I0(i_fu_78[0]),
        .I1(i_fu_78[1]),
        .O(i_2_fu_174_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_234[2]_i_1 
       (.I0(i_fu_78[2]),
        .I1(i_fu_78[1]),
        .I2(i_fu_78[0]),
        .O(i_2_fu_174_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_234[3]_i_1 
       (.I0(i_fu_78[3]),
        .I1(i_fu_78[2]),
        .I2(i_fu_78[0]),
        .I3(i_fu_78[1]),
        .O(i_2_fu_174_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_234[4]_i_1 
       (.I0(i_fu_78[4]),
        .I1(i_fu_78[1]),
        .I2(i_fu_78[0]),
        .I3(i_fu_78[2]),
        .I4(i_fu_78[3]),
        .O(i_2_fu_174_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_234[5]_i_1 
       (.I0(i_fu_78[5]),
        .I1(i_fu_78[3]),
        .I2(i_fu_78[2]),
        .I3(i_fu_78[0]),
        .I4(i_fu_78[1]),
        .I5(i_fu_78[4]),
        .O(i_2_fu_174_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_234[6]_i_1 
       (.I0(i_fu_78[6]),
        .I1(\i_2_reg_234[10]_i_2_n_5 ),
        .O(i_2_fu_174_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_234[7]_i_1 
       (.I0(i_fu_78[7]),
        .I1(\i_2_reg_234[10]_i_2_n_5 ),
        .I2(i_fu_78[6]),
        .O(i_2_fu_174_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_234[8]_i_1 
       (.I0(i_fu_78[8]),
        .I1(i_fu_78[6]),
        .I2(\i_2_reg_234[10]_i_2_n_5 ),
        .I3(i_fu_78[7]),
        .O(i_2_fu_174_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_234[9]_i_1 
       (.I0(i_fu_78[9]),
        .I1(i_fu_78[8]),
        .I2(i_fu_78[7]),
        .I3(\i_2_reg_234[10]_i_2_n_5 ),
        .I4(i_fu_78[6]),
        .O(i_2_fu_174_p2[9]));
  FDRE \i_2_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[0]),
        .Q(i_2_reg_234[0]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[10]),
        .Q(i_2_reg_234[10]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[1]),
        .Q(i_2_reg_234[1]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[2]),
        .Q(i_2_reg_234[2]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[3]),
        .Q(i_2_reg_234[3]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[4]),
        .Q(i_2_reg_234[4]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[5]),
        .Q(i_2_reg_234[5]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[6]),
        .Q(i_2_reg_234[6]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[7]),
        .Q(i_2_reg_234[7]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[8]),
        .Q(i_2_reg_234[8]),
        .R(1'b0));
  FDRE \i_2_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_2_fu_174_p2[9]),
        .Q(i_2_reg_234[9]),
        .R(1'b0));
  FDRE \i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[0]),
        .Q(i_fu_78[0]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[10]),
        .Q(i_fu_78[10]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[1]),
        .Q(i_fu_78[1]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[2]),
        .Q(i_fu_78[2]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[3]),
        .Q(i_fu_78[3]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[4]),
        .Q(i_fu_78[4]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[5]),
        .Q(i_fu_78[5]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[6]),
        .Q(i_fu_78[6]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[7]),
        .Q(i_fu_78[7]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[8]),
        .Q(i_fu_78[8]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  FDRE \i_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_13),
        .D(i_2_reg_234[9]),
        .Q(i_fu_78[9]),
        .R(MultiPixStream2AXIvideo_U0_ColorMode_read));
  CARRY4 icmp_ln893_fu_169_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln893_fu_169_p2,icmp_ln893_fu_169_p2_carry_n_6,icmp_ln893_fu_169_p2_carry_n_7,icmp_ln893_fu_169_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln893_fu_169_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln893_fu_169_p2_carry_i_1_n_5,icmp_ln893_fu_169_p2_carry_i_2_n_5,icmp_ln893_fu_169_p2_carry_i_3_n_5,icmp_ln893_fu_169_p2_carry_i_4_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln893_fu_169_p2_carry_i_1
       (.I0(i_fu_78[10]),
        .I1(rows_reg_212[10]),
        .I2(i_fu_78[9]),
        .I3(rows_reg_212[9]),
        .O(icmp_ln893_fu_169_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln893_fu_169_p2_carry_i_2
       (.I0(rows_reg_212[8]),
        .I1(i_fu_78[8]),
        .I2(rows_reg_212[7]),
        .I3(i_fu_78[7]),
        .I4(rows_reg_212[6]),
        .I5(i_fu_78[6]),
        .O(icmp_ln893_fu_169_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln893_fu_169_p2_carry_i_3
       (.I0(rows_reg_212[5]),
        .I1(i_fu_78[5]),
        .I2(rows_reg_212[3]),
        .I3(i_fu_78[3]),
        .I4(rows_reg_212[4]),
        .I5(i_fu_78[4]),
        .O(icmp_ln893_fu_169_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln893_fu_169_p2_carry_i_4
       (.I0(rows_reg_212[2]),
        .I1(i_fu_78[2]),
        .I2(rows_reg_212[0]),
        .I3(i_fu_78[0]),
        .I4(rows_reg_212[1]),
        .I5(i_fu_78[1]),
        .O(icmp_ln893_fu_169_p2_carry_i_4_n_5));
  bd_3a92_vsc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (ColorMode_read_reg_207),
        .\B_V_data_1_payload_A_reg[23]_1 ({ap_phi_mux_axi_data_V_12_phi_fu_198_p6,ap_phi_mux_p_Val2_6_phi_fu_187_p6,data1}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_40),
        .B_V_data_1_state(B_V_data_1_state),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_48),
        .CO(icmp_ln893_fu_169_p2),
        .\ColorMode_read_reg_207_reg[0] (\ColorMode_read_reg_207_reg[0]_0 ),
        .D({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,Q}),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  bd_3a92_vsc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_2),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_43),
        .B_V_data_1_state(B_V_data_1_state_1),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_m_axis_video_V_last_V_U_n_6),
        .\B_V_data_1_state_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_44),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_m_axis_video_V_last_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .tmp_last_V_reg_386_pp0_iter1_reg(tmp_last_V_reg_386_pp0_iter1_reg));
  bd_3a92_vsc_0_regslice_both__parameterized1_45 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_7),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr_3),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_45),
        .B_V_data_1_state(B_V_data_1_state_0),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_m_axis_video_V_user_V_U_n_6),
        .\B_V_data_1_state_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_46),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_m_axis_video_V_user_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \rows_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_212[0]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_212[10]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_212[1]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_212[2]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_212[3]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_212[4]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_212[5]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_212[6]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_212[7]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_212[8]),
        .R(1'b0));
  FDRE \rows_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_212[9]),
        .R(1'b0));
  FDRE \sof_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_n_49),
        .Q(sof_fu_82),
        .R(1'b0));
  FDRE \sub_reg_222_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[0]),
        .Q(sub_reg_222[0]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[10]),
        .Q(sub_reg_222[10]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[11]),
        .Q(sub_reg_222[11]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_134_n_15),
        .Q(sub_reg_222[1]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[2]),
        .Q(sub_reg_222[2]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[3]),
        .Q(sub_reg_222[3]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[4]),
        .Q(sub_reg_222[4]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[5]),
        .Q(sub_reg_222[5]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[6]),
        .Q(sub_reg_222[6]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[7]),
        .Q(sub_reg_222[7]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[8]),
        .Q(sub_reg_222[8]),
        .R(1'b0));
  FDRE \sub_reg_222_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_154_p2[9]),
        .Q(sub_reg_222[9]),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2
   (\icmp_ln895_reg_382_reg[0]_0 ,
    tmp_last_V_reg_386_pp0_iter1_reg,
    \tmp_user_V_reg_161_reg[0]_0 ,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[4] ,
    D,
    \cmp20244_reg_227_reg[0] ,
    \pix_rgb_V_reg_391_reg[7]_0 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[4]_0 ,
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0 ,
    B_V_data_1_state,
    B_V_data_1_state_0,
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1 ,
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2 ,
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3 ,
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4 ,
    B_V_data_1_state_1,
    \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5 ,
    \cmp20244_reg_227_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[4]_1 ,
    Q,
    shiftReg_ce,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
    ap_rst_n,
    CO,
    m_axis_video_TREADY_int_regslice,
    OutYUV_empty_n,
    tmp_last_V_fu_231_p2_carry_0,
    \icmp_ln895_reg_382_reg[0]_1 ,
    \B_V_data_1_payload_A_reg[23] ,
    sof_fu_82,
    B_V_data_1_sel_wr,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1] ,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    B_V_data_1_sel_wr_2,
    B_V_data_1_sel_wr_3,
    \B_V_data_1_state_reg[0] ,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ,
    out);
  output \icmp_ln895_reg_382_reg[0]_0 ;
  output tmp_last_V_reg_386_pp0_iter1_reg;
  output \tmp_user_V_reg_161_reg[0]_0 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]D;
  output [0:0]\cmp20244_reg_227_reg[0] ;
  output [23:0]\pix_rgb_V_reg_391_reg[7]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]B_V_data_1_state;
  output [0:0]B_V_data_1_state_0;
  output \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1 ;
  output \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2 ;
  output \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3 ;
  output \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4 ;
  output [0:0]B_V_data_1_state_1;
  output \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5 ;
  output \cmp20244_reg_227_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[4]_1 ;
  input [3:0]Q;
  input shiftReg_ce;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg;
  input ap_rst_n;
  input [0:0]CO;
  input m_axis_video_TREADY_int_regslice;
  input OutYUV_empty_n;
  input [11:0]tmp_last_V_fu_231_p2_carry_0;
  input [10:0]\icmp_ln895_reg_382_reg[0]_1 ;
  input \B_V_data_1_payload_A_reg[23] ;
  input sof_fu_82;
  input B_V_data_1_sel_wr;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1] ;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input B_V_data_1_sel_wr_2;
  input B_V_data_1_sel_wr_3;
  input \B_V_data_1_state_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ;
  input [23:0]out;

  wire \B_V_data_1_payload_A_reg[23] ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_2;
  wire B_V_data_1_sel_wr_3;
  wire [0:0]B_V_data_1_state;
  wire [0:0]B_V_data_1_state_0;
  wire [0:0]B_V_data_1_state_1;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire OutYUV_empty_n;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_159;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5;
  wire [7:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\cmp20244_reg_227_reg[0] ;
  wire \cmp20244_reg_227_reg[0]_0 ;
  wire [15:8]data1;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg;
  wire icmp_ln895_fu_219_p2;
  wire icmp_ln895_fu_219_p2_carry_n_6;
  wire icmp_ln895_fu_219_p2_carry_n_7;
  wire icmp_ln895_fu_219_p2_carry_n_8;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1 ;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2 ;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3 ;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4 ;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5 ;
  wire \icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln895_reg_382_reg[0]_0 ;
  wire [10:0]\icmp_ln895_reg_382_reg[0]_1 ;
  wire [10:0]j_2_fu_225_p2;
  wire j_fu_98;
  wire \j_fu_98_reg_n_5_[0] ;
  wire \j_fu_98_reg_n_5_[10] ;
  wire \j_fu_98_reg_n_5_[1] ;
  wire \j_fu_98_reg_n_5_[2] ;
  wire \j_fu_98_reg_n_5_[3] ;
  wire \j_fu_98_reg_n_5_[4] ;
  wire \j_fu_98_reg_n_5_[5] ;
  wire \j_fu_98_reg_n_5_[6] ;
  wire \j_fu_98_reg_n_5_[7] ;
  wire \j_fu_98_reg_n_5_[8] ;
  wire \j_fu_98_reg_n_5_[9] ;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire p_3_in;
  wire [7:0]pix_444_V_reg_402;
  wire [7:0]pix_rgb_V_reg_391;
  wire [23:0]\pix_rgb_V_reg_391_reg[7]_0 ;
  wire shiftReg_ce;
  wire sof_fu_82;
  wire tmp_last_V_fu_231_p2;
  wire [11:0]tmp_last_V_fu_231_p2_carry_0;
  wire tmp_last_V_fu_231_p2_carry_n_6;
  wire tmp_last_V_fu_231_p2_carry_n_7;
  wire tmp_last_V_fu_231_p2_carry_n_8;
  wire tmp_last_V_reg_386;
  wire tmp_last_V_reg_386_pp0_iter1_reg;
  wire \tmp_user_V_reg_161_reg[0]_0 ;
  wire [3:0]NLW_icmp_ln895_fu_219_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_last_V_fu_231_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(pix_444_V_reg_402[2]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[10]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(pix_444_V_reg_402[3]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[11]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(pix_444_V_reg_402[4]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[12]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(pix_444_V_reg_402[5]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[13]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(pix_444_V_reg_402[6]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[14]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(pix_444_V_reg_402[7]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[15]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(pix_rgb_V_reg_391[0]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[0]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(pix_rgb_V_reg_391[1]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[1]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(pix_rgb_V_reg_391[2]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[2]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(pix_rgb_V_reg_391[3]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[3]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(pix_rgb_V_reg_391[4]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[4]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(pix_rgb_V_reg_391[5]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[5]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(pix_rgb_V_reg_391[6]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[6]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(pix_rgb_V_reg_391[7]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(pix_444_V_reg_402[7]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(pix_444_V_reg_402[0]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[8]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(pix_444_V_reg_402[1]),
        .I1(\B_V_data_1_payload_A_reg[23] ),
        .I2(data1[9]),
        .O(\pix_rgb_V_reg_391_reg[7]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(B_V_data_1_sel_wr),
        .O(\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(B_V_data_1_sel_wr_2),
        .O(\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(B_V_data_1_sel_wr_3),
        .O(\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0404FF04FF00FF00)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(\B_V_data_1_state_reg[1] ),
        .I4(m_axis_video_TREADY),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0404FF04FF00FF00)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(m_axis_video_TREADY),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0404FF04FF04FF04)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(\B_V_data_1_state_reg[0] ),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(m_axis_video_TREADY),
        .O(\icmp_ln895_reg_382_pp0_iter1_reg_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFF00FFFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[1] ),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  LUT6 #(
    .INIT(64'hFFFBFFFFFF00FFFF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(B_V_data_1_state_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF00FF)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .I3(\B_V_data_1_state_reg[0] ),
        .I4(m_axis_video_TREADY),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(B_V_data_1_state_1));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_condition_159));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [0]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [1]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [2]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [3]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [4]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [5]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [6]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_159),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 [7]),
        .Q(\pix_rgb_V_reg_391_reg[7]_0 [7]),
        .R(1'b0));
  bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[1] (flow_control_loop_pipe_sequential_init_U_n_6),
        .CO(icmp_ln895_fu_219_p2),
        .D(D),
        .E(j_fu_98),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .OutYUV_empty_n(OutYUV_empty_n),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_0 (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln895_reg_382_reg[0]_0 ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp20244_reg_227_reg[0] (\cmp20244_reg_227_reg[0] ),
        .\cmp20244_reg_227_reg[0]_0 (\cmp20244_reg_227_reg[0]_0 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_33),
        .\icmp_ln895_reg_382_reg[0] (\icmp_ln895_reg_382_reg[0]_1 ),
        .\j_fu_98_reg[10] ({j_2_fu_225_p2[10:9],flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,j_2_fu_225_p2[2],flow_control_loop_pipe_sequential_init_U_n_28,j_2_fu_225_p2[0]}),
        .\j_fu_98_reg[10]_0 ({\j_fu_98_reg_n_5_[10] ,\j_fu_98_reg_n_5_[9] ,\j_fu_98_reg_n_5_[8] ,\j_fu_98_reg_n_5_[7] ,\j_fu_98_reg_n_5_[6] ,\j_fu_98_reg_n_5_[5] ,\j_fu_98_reg_n_5_[4] ,\j_fu_98_reg_n_5_[3] ,\j_fu_98_reg_n_5_[2] ,\j_fu_98_reg_n_5_[1] ,\j_fu_98_reg_n_5_[0] }),
        .\j_fu_98_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .sof_fu_82(sof_fu_82),
        .\sof_fu_82_reg[0] (flow_control_loop_pipe_sequential_init_U_n_31),
        .tmp_last_V_fu_231_p2_carry(tmp_last_V_fu_231_p2_carry_0),
        .tmp_last_V_reg_386(tmp_last_V_reg_386),
        .\tmp_last_V_reg_386_reg[0] (flow_control_loop_pipe_sequential_init_U_n_32),
        .\tmp_last_V_reg_386_reg[0]_0 (tmp_last_V_fu_231_p2),
        .\tmp_user_V_reg_161_reg[0] (\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .\tmp_user_V_reg_161_reg[0]_0 (\tmp_user_V_reg_161_reg[0]_0 ));
  CARRY4 icmp_ln895_fu_219_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln895_fu_219_p2,icmp_ln895_fu_219_p2_carry_n_6,icmp_ln895_fu_219_p2_carry_n_7,icmp_ln895_fu_219_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln895_fu_219_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln895_reg_382[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln895_reg_382_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln895_reg_382_reg[0]_0 ),
        .Q(\icmp_ln895_reg_382_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln895_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln895_fu_219_p2),
        .Q(\icmp_ln895_reg_382_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_empty_n_i_2__1
       (.I0(p_3_in),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4]_1 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(shiftReg_ce),
        .I5(OutYUV_empty_n),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    internal_full_n_i_3__0
       (.I0(p_3_in),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4]_1 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[4] ));
  FDRE \j_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(j_2_fu_225_p2[0]),
        .Q(\j_fu_98_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(j_2_fu_225_p2[10]),
        .Q(\j_fu_98_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\j_fu_98_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(j_2_fu_225_p2[2]),
        .Q(\j_fu_98_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\j_fu_98_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\j_fu_98_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\j_fu_98_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\j_fu_98_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\j_fu_98_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\j_fu_98_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_98),
        .D(j_2_fu_225_p2[9]),
        .Q(\j_fu_98_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(Q[3]),
        .I3(p_3_in),
        .I4(shiftReg_ce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(Q[3]),
        .I3(p_3_in),
        .I4(shiftReg_ce),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \pix_444_V_1_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[8]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[9]),
        .Q(data1[9]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[10]),
        .Q(data1[10]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[11]),
        .Q(data1[11]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[12]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[13]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[14]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \pix_444_V_1_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[15]),
        .Q(data1[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \pix_444_V_reg_402[7]_i_1 
       (.I0(\icmp_ln895_reg_382_reg[0]_0 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(p_3_in));
  FDRE \pix_444_V_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[16]),
        .Q(pix_444_V_reg_402[0]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[17]),
        .Q(pix_444_V_reg_402[1]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[18]),
        .Q(pix_444_V_reg_402[2]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[19]),
        .Q(pix_444_V_reg_402[3]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[20]),
        .Q(pix_444_V_reg_402[4]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[21]),
        .Q(pix_444_V_reg_402[5]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[22]),
        .Q(pix_444_V_reg_402[6]),
        .R(1'b0));
  FDRE \pix_444_V_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[23]),
        .Q(pix_444_V_reg_402[7]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[0]),
        .Q(pix_rgb_V_reg_391[0]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[1]),
        .Q(pix_rgb_V_reg_391[1]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[2]),
        .Q(pix_rgb_V_reg_391[2]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[3]),
        .Q(pix_rgb_V_reg_391[3]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[4]),
        .Q(pix_rgb_V_reg_391[4]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[5]),
        .Q(pix_rgb_V_reg_391[5]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[6]),
        .Q(pix_rgb_V_reg_391[6]),
        .R(1'b0));
  FDRE \pix_rgb_V_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[7]),
        .Q(pix_rgb_V_reg_391[7]),
        .R(1'b0));
  CARRY4 tmp_last_V_fu_231_p2_carry
       (.CI(1'b0),
        .CO({tmp_last_V_fu_231_p2,tmp_last_V_fu_231_p2_carry_n_6,tmp_last_V_fu_231_p2_carry_n_7,tmp_last_V_fu_231_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_231_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  FDRE \tmp_last_V_reg_386_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_last_V_reg_386),
        .Q(tmp_last_V_reg_386_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_last_V_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(tmp_last_V_reg_386),
        .R(1'b0));
  FDRE \tmp_user_V_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\tmp_user_V_reg_161_reg[0]_0 ),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_fifo_w11_d2_S
   (HwReg_HeightIn_c12_channel_empty_n,
    HwReg_HeightIn_c12_channel_full_n,
    D,
    ap_clk,
    ap_rst_n,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    shiftReg_ce,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][10] );
  output HwReg_HeightIn_c12_channel_empty_n;
  output HwReg_HeightIn_c12_channel_full_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c12_channel_empty_n;
  wire HwReg_HeightIn_c12_channel_full_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__9_n_5;
  wire internal_full_n_i_1__9_n_5;
  wire [1:0]mOutPtr;
  wire [1:0]p_1_out;
  wire shiftReg_ce;

  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52 U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I3(shiftReg_ce),
        .I4(HwReg_HeightIn_c12_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_5),
        .Q(HwReg_HeightIn_c12_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_HeightIn_c12_channel_full_n),
        .I3(ap_rst_n),
        .I4(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_5),
        .Q(HwReg_HeightIn_c12_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__3 
       (.I0(shiftReg_ce),
        .I1(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_1
   (HwReg_HeightIn_c_empty_n,
    HwReg_HeightIn_c_full_n,
    D,
    ap_clk,
    ap_rst_n,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][10] );
  output HwReg_HeightIn_c_empty_n;
  output HwReg_HeightIn_c_full_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input ap_rst_n_inv;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_5;
  wire internal_full_n_i_1__1_n_5;
  wire [1:0]mOutPtr;
  wire [1:0]p_1_out;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51 U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I4(HwReg_HeightIn_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_5),
        .Q(HwReg_HeightIn_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_HeightIn_c_full_n),
        .I3(ap_rst_n),
        .I4(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I5(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .O(internal_full_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_5),
        .Q(HwReg_HeightIn_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__0 
       (.I0(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I1(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_2
   (HwReg_HeightOut_c15_channel_empty_n,
    shiftReg_ce,
    E,
    D,
    internal_full_n_reg_0,
    \SRL_SIG_reg[1][10] ,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg,
    ap_clk,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    ap_rst_n,
    Q,
    \ap_CS_fsm_reg[0] ,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    ColorMode_vcr_channel_full_n,
    HwReg_HeightIn_c12_channel_full_n,
    \SRL_SIG_reg[1][0] ,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][10] );
  output HwReg_HeightOut_c15_channel_empty_n;
  output shiftReg_ce;
  output [0:0]E;
  output [0:0]D;
  output [0:0]internal_full_n_reg_0;
  output [10:0]\SRL_SIG_reg[1][10] ;
  output ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg;
  input ap_clk;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input ap_rst_n;
  input [0:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input ColorMode_vcr_channel_full_n;
  input HwReg_HeightIn_c12_channel_full_n;
  input \SRL_SIG_reg[1][0] ;
  input ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input ap_rst_n_inv;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire ColorMode_vcr_channel_full_n;
  wire [0:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c12_channel_full_n;
  wire HwReg_HeightOut_c15_channel_empty_n;
  wire HwReg_HeightOut_c15_channel_full_n;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg;
  wire internal_empty_n_i_1_n_5;
  wire internal_full_n_i_1__0_n_5;
  wire [0:0]internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire [1:0]p_1_out;
  wire shiftReg_ce;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(HwReg_HeightOut_c15_channel_full_n),
        .I1(ColorMode_vcr_channel_full_n),
        .I2(HwReg_HeightIn_c12_channel_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(shiftReg_ce));
  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50 U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.E(shiftReg_ce),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk));
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0] ),
        .O(D));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(ap_sync_ready),
        .O(ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I3(shiftReg_ce),
        .I4(HwReg_HeightOut_c15_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_5),
        .Q(HwReg_HeightOut_c15_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_HeightOut_c15_channel_full_n),
        .I3(ap_rst_n),
        .I4(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_5),
        .Q(HwReg_HeightOut_c15_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__7 
       (.I0(shiftReg_ce),
        .I1(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_3
   (HwReg_HeightOut_c_empty_n,
    HwReg_HeightOut_c_full_n,
    \mOutPtr_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    D,
    ap_clk,
    shiftReg_ce,
    \mOutPtr_reg[0]_1 ,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    ap_rst_n,
    Q,
    HwReg_Width_c_empty_n,
    ColorMode_vcr_channel_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][10] );
  output HwReg_HeightOut_c_empty_n;
  output HwReg_HeightOut_c_full_n;
  output \mOutPtr_reg[0]_0 ;
  output MultiPixStream2AXIvideo_U0_ColorMode_read;
  output [10:0]D;
  input ap_clk;
  input shiftReg_ce;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input ap_rst_n;
  input [0:0]Q;
  input HwReg_Width_c_empty_n;
  input ColorMode_vcr_channel_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_rst_n_inv;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire ColorMode_vcr_channel_empty_n;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_Width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__3_n_5;
  wire internal_full_n_i_1__4_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [1:0]p_1_out;
  wire shiftReg_ce;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49 U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(HwReg_HeightOut_c_empty_n),
        .I1(Q),
        .I2(HwReg_Width_c_empty_n),
        .I3(ColorMode_vcr_channel_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(MultiPixStream2AXIvideo_U0_ColorMode_read));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I3(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I4(HwReg_HeightOut_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_5),
        .Q(HwReg_HeightOut_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(ap_rst_n),
        .I4(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I5(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .O(internal_full_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_5),
        .Q(HwReg_HeightOut_c_full_n),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__0 
       (.I0(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__5 
       (.I0(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_4
   (HwReg_Width_c13_empty_n,
    HwReg_Width_c13_full_n,
    internal_full_n_reg_0,
    D,
    ap_clk,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    ap_rst_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    HwReg_Width_c14_channel_empty_n,
    HwReg_HeightIn_c_full_n,
    HwReg_HeightIn_c12_channel_empty_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][10] );
  output HwReg_Width_c13_empty_n;
  output HwReg_Width_c13_full_n;
  output internal_full_n_reg_0;
  output [10:0]D;
  input ap_clk;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input ap_rst_n;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input HwReg_Width_c14_channel_empty_n;
  input HwReg_HeightIn_c_full_n;
  input HwReg_HeightIn_c12_channel_empty_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c12_channel_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_Width_c13_empty_n;
  wire HwReg_Width_c13_full_n;
  wire HwReg_Width_c14_channel_empty_n;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_5;
  wire internal_full_n_i_1__2_n_5;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire [1:0]p_1_out;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48 U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(HwReg_Width_c13_full_n),
        .I1(AXIvideo2MultiPixStream_U0_ap_start),
        .I2(HwReg_Width_c14_channel_empty_n),
        .I3(HwReg_HeightIn_c_full_n),
        .I4(HwReg_HeightIn_c12_channel_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I3(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I4(HwReg_Width_c13_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_5),
        .Q(HwReg_Width_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_Width_c13_full_n),
        .I3(ap_rst_n),
        .I4(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I5(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .O(internal_full_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_5),
        .Q(HwReg_Width_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__3 
       (.I0(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I1(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_5
   (HwReg_Width_c14_channel_empty_n,
    HwReg_Width_c14_channel_full_n,
    \SRL_SIG_reg[1][10] ,
    ap_clk,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    shiftReg_ce,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output HwReg_Width_c14_channel_empty_n;
  output HwReg_Width_c14_channel_full_n;
  output [10:0]\SRL_SIG_reg[1][10] ;
  input ap_clk;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input shiftReg_ce;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [10:0]D;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_Width_c14_channel_empty_n;
  wire HwReg_Width_c14_channel_full_n;
  wire [10:0]\SRL_SIG_reg[1][10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__8_n_5;
  wire internal_full_n_i_1__10_n_5;
  wire [1:0]mOutPtr;
  wire [1:0]p_1_out;
  wire shiftReg_ce;

  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47 U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I3(shiftReg_ce),
        .I4(HwReg_Width_c14_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_5),
        .Q(HwReg_Width_c14_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_Width_c14_channel_full_n),
        .I3(ap_rst_n),
        .I4(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__10_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_5),
        .Q(HwReg_Width_c14_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce),
        .I1(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_6
   (HwReg_Width_c_empty_n,
    HwReg_Width_c_full_n,
    internal_full_n_reg_0,
    D,
    ap_clk,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    HwReg_HeightIn_c_empty_n,
    HwReg_HeightOut_c_full_n,
    HwReg_LineRate_channel_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][10] );
  output HwReg_Width_c_empty_n;
  output HwReg_Width_c_full_n;
  output internal_full_n_reg_0;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input HwReg_HeightIn_c_empty_n;
  input HwReg_HeightOut_c_full_n;
  input HwReg_LineRate_channel_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_channel_empty_n;
  wire HwReg_Width_c_empty_n;
  wire HwReg_Width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_5;
  wire internal_full_n_i_1__3_n_5;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire [1:0]p_1_out;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg U_bd_3a92_vsc_0_fifo_w11_d2_S_ram
       (.D(D),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(HwReg_Width_c_full_n),
        .I1(HwReg_HeightIn_c_empty_n),
        .I2(HwReg_HeightOut_c_full_n),
        .I3(HwReg_LineRate_channel_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I3(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I4(HwReg_Width_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_5),
        .Q(HwReg_Width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(HwReg_Width_c_full_n),
        .I3(ap_rst_n),
        .I4(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I5(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .O(internal_full_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_5),
        .Q(HwReg_Width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__1 
       (.I0(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I1(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg
   (D,
    Q,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_47
   (\SRL_SIG_reg[1][10]_0 ,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [1:0]Q;
  input shiftReg_ce;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \WidthIn_read_reg_398[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_48
   (D,
    Q,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InPixels_reg_603[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_49
   (D,
    Q,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_50
   (\SRL_SIG_reg[1][10]_0 ,
    Q,
    E,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][10]_0 ;
  input [1:0]Q;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][10]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][10]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][10]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][10]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][10]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][10]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][10]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][10]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][10]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][10]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][10]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \OutLines_reg_596[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_51
   (D,
    Q,
    AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \InLines_reg_608[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg_52
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Height_read_reg_403[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_fifo_w24_d16_S
   (OutYUV_empty_n,
    OutYUV_full_n,
    \icmp_ln895_reg_382_reg[0] ,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ,
    in,
    ap_rst_n_inv,
    E);
  output OutYUV_empty_n;
  output OutYUV_full_n;
  output [7:0]\icmp_ln895_reg_382_reg[0] ;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ;
  input [23:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\icmp_ln895_reg_382_reg[0] ;
  wire [23:0]in;
  wire internal_empty_n_i_1__11_n_5;
  wire internal_empty_n_i_3__1_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__12_n_5;
  wire internal_full_n_i_2__1_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;

  bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43 U_bd_3a92_vsc_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] (\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .\icmp_ln895_reg_382_reg[0] (\icmp_ln895_reg_382_reg[0] ),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8888888888808888)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[3]),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n_i_3__1_n_5),
        .O(internal_empty_n_i_1__11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_3__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .O(internal_empty_n_i_3__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_5),
        .Q(OutYUV_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(OutYUV_full_n),
        .I2(internal_full_n_i_2__1_n_5),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .O(internal_full_n_i_1__12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(internal_full_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_5),
        .Q(OutYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(internal_empty_n_reg_1),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(internal_empty_n_reg_1),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(internal_empty_n_reg_1),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800100)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n_reg_1),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w24_d16_S" *) 
module bd_3a92_vsc_0_fifo_w24_d16_S_7
   (SrcYUV_empty_n,
    SrcYUV_full_n,
    Q,
    \mOutPtr_reg[2]_0 ,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    internal_empty_n_reg_0,
    \mOutPtr_reg[3]_0 ,
    in,
    ap_rst_n_inv,
    E);
  output SrcYUV_empty_n;
  output SrcYUV_full_n;
  output [0:0]Q;
  output \mOutPtr_reg[2]_0 ;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[3]_0 ;
  input [23:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__10_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_5;
  wire internal_full_n_i_2__0_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire [4:1]mOutPtr_reg;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;

  bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg U_bd_3a92_vsc_0_fifo_w24_d16_S_ram
       (.Q({mOutPtr_reg,Q}),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hE0E0E000E0E0E0E0)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n4_out),
        .I1(SrcYUV_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .I5(internal_empty_n_reg_0),
        .O(internal_empty_n_i_1__10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_4
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .O(\mOutPtr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_5),
        .Q(SrcYUV_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(SrcYUV_full_n),
        .I2(internal_full_n_i_2__0_n_5),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .O(internal_full_n_i_1__11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(Q),
        .O(internal_full_n_i_2__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_5),
        .Q(SrcYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__9 
       (.I0(Q),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(Q),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[3]),
        .I1(Q),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800100)) 
    \mOutPtr[4]_i_2 
       (.I0(Q),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\SrcYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg_43
   (\icmp_ln895_reg_382_reg[0] ,
    out,
    Q,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]\icmp_ln895_reg_382_reg[0] ;
  output [23:0]out;
  input [4:0]Q;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ;
  wire [7:0]\icmp_ln895_reg_382_reg[0] ;
  wire [23:0]in;
  wire [23:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\OutYUV_U/U_bd_3a92_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[0]_i_1 
       (.I0(out[0]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[8]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[1]_i_1 
       (.I0(out[1]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[9]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[2]_i_1 
       (.I0(out[2]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[10]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[3]_i_1 
       (.I0(out[3]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[11]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[4]_i_1 
       (.I0(out[4]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[12]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[5]_i_1 
       (.I0(out[5]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[13]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[6]_i_1 
       (.I0(out[6]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[14]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_2 
       (.I0(out[7]),
        .I1(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ),
        .I2(out[15]),
        .I3(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 ),
        .O(\icmp_ln895_reg_382_reg[0] [7]));
endmodule

module bd_3a92_vsc_0_fifo_w32_d2_S
   (HwReg_LineRate_channel_empty_n,
    internal_full_n_reg_0,
    D,
    ap_clk,
    ap_rst_n,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    shiftReg_ce,
    Q,
    HwReg_ColorMode_channel_full_n,
    HwReg_Width_c14_channel_full_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output HwReg_LineRate_channel_empty_n;
  output internal_full_n_reg_0;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  input shiftReg_ce;
  input [0:0]Q;
  input HwReg_ColorMode_channel_full_n;
  input HwReg_Width_c14_channel_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire HwReg_ColorMode_channel_full_n;
  wire HwReg_LineRate_channel_empty_n;
  wire HwReg_LineRate_channel_full_n;
  wire HwReg_Width_c14_channel_full_n;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__0_n_5;
  wire internal_full_n_i_1_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire [1:0]p_1_out;
  wire shiftReg_ce;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;

  bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg U_bd_3a92_vsc_0_fifo_w32_d2_S_ram
       (.D(D),
        .HwReg_ColorMode_channel_full_n(HwReg_ColorMode_channel_full_n),
        .HwReg_LineRate_channel_full_n(HwReg_LineRate_channel_full_n),
        .HwReg_Width_c14_channel_full_n(HwReg_Width_c14_channel_full_n),
        .Q(Q),
        .\Rate_reg_615_reg[0] ({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(internal_full_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I3(shiftReg_ce),
        .I4(HwReg_LineRate_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_5),
        .Q(HwReg_LineRate_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(HwReg_LineRate_channel_full_n),
        .I3(ap_rst_n),
        .I4(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_5),
        .Q(HwReg_LineRate_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce),
        .I1(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(p_1_out[1]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg
   (internal_full_n_reg,
    D,
    HwReg_LineRate_channel_full_n,
    Q,
    HwReg_ColorMode_channel_full_n,
    HwReg_Width_c14_channel_full_n,
    \Rate_reg_615_reg[0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]D;
  input HwReg_LineRate_channel_full_n;
  input [0:0]Q;
  input HwReg_ColorMode_channel_full_n;
  input HwReg_Width_c14_channel_full_n;
  input [1:0]\Rate_reg_615_reg[0] ;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire HwReg_ColorMode_channel_full_n;
  wire HwReg_LineRate_channel_full_n;
  wire HwReg_Width_c14_channel_full_n;
  wire [0:0]Q;
  wire [1:0]\Rate_reg_615_reg[0] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Rate_reg_615[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\Rate_reg_615_reg[0] [0]),
        .I2(\Rate_reg_615_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(HwReg_LineRate_channel_full_n),
        .I1(Q),
        .I2(HwReg_ColorMode_channel_full_n),
        .I3(HwReg_Width_c14_channel_full_n),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_fifo_w8_d2_S
   (\mOutPtr_reg[0]_0 ,
    ColorMode_vcr_channel_empty_n,
    ColorMode_vcr_channel_full_n,
    \ap_CS_fsm_reg[3] ,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    Block_entry4_proc_U0_ColorMode_vcr_din,
    \SRL_SIG_reg[0][7] ,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    ap_rst_n,
    Q,
    mOutPtr);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output ColorMode_vcr_channel_empty_n;
  output ColorMode_vcr_channel_full_n;
  output \ap_CS_fsm_reg[3] ;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  input [6:0]\SRL_SIG_reg[0][7] ;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input ap_rst_n;
  input [0:0]Q;
  input [1:0]mOutPtr;

  wire [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  wire ColorMode_vcr_channel_empty_n;
  wire ColorMode_vcr_channel_full_n;
  wire [7:0]D;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire [0:0]Q;
  wire [6:0]\SRL_SIG_reg[0][7] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__7_n_5;
  wire internal_full_n_i_1__8_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire [1:1]mOutPtr_0;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire shiftReg_ce;

  bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53 U_bd_3a92_vsc_0_fifo_w8_d2_S_ram
       (.Block_entry4_proc_U0_ColorMode_vcr_din(Block_entry4_proc_U0_ColorMode_vcr_din),
        .\ColorMode_read_reg_207_reg[7] (\mOutPtr_reg[0]_0 ),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .mOutPtr_0(mOutPtr_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__7
       (.I0(mOutPtr_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I3(shiftReg_ce),
        .I4(ColorMode_vcr_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_5),
        .Q(ColorMode_vcr_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(ColorMode_vcr_channel_full_n),
        .I2(mOutPtr_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(shiftReg_ce),
        .I5(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .O(internal_full_n_i_1__8_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_5),
        .Q(ColorMode_vcr_channel_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I3(mOutPtr_0),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr_0),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w8_d2_S" *) 
module bd_3a92_vsc_0_fifo_w8_d2_S_0
   (HwReg_ColorMode_channel_empty_n,
    HwReg_ColorMode_channel_full_n,
    mOutPtr,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][0] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Q,
    \icmp_ln797_1_reg_430_reg[0] ,
    \icmp_ln797_reg_425_reg[0] ,
    \icmp_ln797_reg_425_reg[0]_0 ,
    ap_rst_n_inv);
  output HwReg_ColorMode_channel_empty_n;
  output HwReg_ColorMode_channel_full_n;
  output [1:0]mOutPtr;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  input shiftReg_ce;
  input [0:0]\SRL_SIG_reg[0][0] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input \icmp_ln797_1_reg_430_reg[0] ;
  input \icmp_ln797_reg_425_reg[0] ;
  input \icmp_ln797_reg_425_reg[0]_0 ;
  input ap_rst_n_inv;

  wire HwReg_ColorMode_channel_empty_n;
  wire HwReg_ColorMode_channel_full_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \icmp_ln797_1_reg_430_reg[0] ;
  wire \icmp_ln797_reg_425[0]_i_2_n_5 ;
  wire \icmp_ln797_reg_425_reg[0] ;
  wire \icmp_ln797_reg_425_reg[0]_0 ;
  wire internal_empty_n_i_1__6_n_5;
  wire internal_full_n_i_1__7_n_5;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire shiftReg_ce;

  bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg U_bd_3a92_vsc_0_fifo_w8_d2_S_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .\icmp_ln797_1_reg_430_reg[0] (\icmp_ln797_1_reg_430_reg[0] ),
        .\icmp_ln797_1_reg_430_reg[0]_0 (\icmp_ln797_reg_425[0]_i_2_n_5 ),
        .\icmp_ln797_reg_425_reg[0] (\icmp_ln797_reg_425_reg[0] ),
        .\icmp_ln797_reg_425_reg[0]_0 (\icmp_ln797_reg_425_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln797_reg_425[0]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(\icmp_ln797_reg_425[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(HwReg_ColorMode_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_5),
        .Q(HwReg_ColorMode_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(HwReg_ColorMode_channel_full_n),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_5),
        .Q(HwReg_ColorMode_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(HwReg_ColorMode_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(HwReg_ColorMode_channel_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg
   (\ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    Q,
    \icmp_ln797_1_reg_430_reg[0] ,
    \icmp_ln797_1_reg_430_reg[0]_0 ,
    \icmp_ln797_reg_425_reg[0] ,
    \icmp_ln797_reg_425_reg[0]_0 );
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  input shiftReg_ce;
  input [0:0]\SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input [0:0]Q;
  input \icmp_ln797_1_reg_430_reg[0] ;
  input \icmp_ln797_1_reg_430_reg[0]_0 ;
  input \icmp_ln797_reg_425_reg[0] ;
  input \icmp_ln797_reg_425_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire \icmp_ln797_1_reg_430_reg[0] ;
  wire \icmp_ln797_1_reg_430_reg[0]_0 ;
  wire \icmp_ln797_reg_425_reg[0] ;
  wire \icmp_ln797_reg_425_reg[0]_0 ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \icmp_ln797_1_reg_430[0]_i_1 
       (.I0(Q),
        .I1(\icmp_ln797_1_reg_430_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 ),
        .I3(\icmp_ln797_1_reg_430_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0]_0 ),
        .I5(\icmp_ln797_reg_425_reg[0] ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \icmp_ln797_reg_425[0]_i_1 
       (.I0(Q),
        .I1(\icmp_ln797_reg_425_reg[0]_0 ),
        .I2(\SRL_SIG_reg[1]_1 ),
        .I3(\icmp_ln797_1_reg_430_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0]_0 ),
        .I5(\icmp_ln797_reg_425_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg" *) 
module bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg_53
   (\ap_CS_fsm_reg[3] ,
    D,
    shiftReg_ce,
    Block_entry4_proc_U0_ColorMode_vcr_din,
    ap_clk,
    \SRL_SIG_reg[0][7]_0 ,
    Q,
    mOutPtr,
    \ColorMode_read_reg_207_reg[7] ,
    mOutPtr_0);
  output \ap_CS_fsm_reg[3] ;
  output [7:0]D;
  input shiftReg_ce;
  input [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  input ap_clk;
  input [6:0]\SRL_SIG_reg[0][7]_0 ;
  input [0:0]Q;
  input [1:0]mOutPtr;
  input \ColorMode_read_reg_207_reg[7] ;
  input [0:0]mOutPtr_0;

  wire [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  wire \ColorMode_read_reg_207_reg[7] ;
  wire [7:0]D;
  wire [0:0]Q;
  wire [6:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_2 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire \icmp_ln797_reg_425[0]_i_4_n_5 ;
  wire \icmp_ln797_reg_425[0]_i_5_n_5 ;
  wire \icmp_ln797_reg_425[0]_i_6_n_5 ;
  wire [1:0]mOutPtr;
  wire [0:0]mOutPtr_0;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ColorMode_read_reg_207[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\ColorMode_read_reg_207_reg[7] ),
        .I2(mOutPtr_0),
        .I3(\SRL_SIG_reg[0]_1 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Block_entry4_proc_U0_ColorMode_vcr_din),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \icmp_ln797_reg_425[0]_i_3 
       (.I0(Q),
        .I1(\icmp_ln797_reg_425[0]_i_4_n_5 ),
        .I2(\SRL_SIG_reg[0]_1 [7]),
        .I3(\SRL_SIG_reg[0]_1 [5]),
        .I4(\SRL_SIG_reg[0]_1 [1]),
        .I5(\icmp_ln797_reg_425[0]_i_5_n_5 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln797_reg_425[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[1]_2 [6]),
        .I2(\SRL_SIG_reg[1]_2 [4]),
        .I3(\icmp_ln797_reg_425[0]_i_6_n_5 ),
        .O(\icmp_ln797_reg_425[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \icmp_ln797_reg_425[0]_i_5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\SRL_SIG_reg[0]_1 [3]),
        .I3(\SRL_SIG_reg[0]_1 [2]),
        .I4(\SRL_SIG_reg[0]_1 [6]),
        .I5(\SRL_SIG_reg[0]_1 [4]),
        .O(\icmp_ln797_reg_425[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \icmp_ln797_reg_425[0]_i_6 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\SRL_SIG_reg[1]_2 [5]),
        .I3(\SRL_SIG_reg[1]_2 [1]),
        .I4(\SRL_SIG_reg[1]_2 [2]),
        .I5(\SRL_SIG_reg[1]_2 [3]),
        .O(\icmp_ln797_reg_425[0]_i_6_n_5 ));
endmodule

module bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init
   (\GetNewLine_reg_218_reg[0] ,
    ap_NS_fsm1,
    SR,
    E,
    D,
    \x_fu_122_reg[10] ,
    S,
    x_2_fu_578_p2,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter17_reg,
    \x_fu_122_reg[8] ,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    GetNewLine_reg_218,
    GetNewLine_2_reg_679,
    \GetNewLine_reg_218_reg[0]_0 ,
    ap_loop_exit_ready_pp0_iter16_reg,
    ap_rst_n,
    ap_done_cache_reg_0,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
    CO,
    Q,
    \LineBuf_val_V_1_addr_reg_1327_reg[10] ,
    \icmp_ln252_reg_1317_reg[0] );
  output \GetNewLine_reg_218_reg[0] ;
  output ap_NS_fsm1;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]D;
  output [10:0]\x_fu_122_reg[10] ;
  output [3:0]S;
  output [4:0]x_2_fu_578_p2;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]ap_enable_reg_pp0_iter17_reg;
  output [5:0]\x_fu_122_reg[8] ;
  output grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input GetNewLine_reg_218;
  input GetNewLine_2_reg_679;
  input \GetNewLine_reg_218_reg[0]_0 ;
  input ap_loop_exit_ready_pp0_iter16_reg;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;
  input [0:0]CO;
  input [1:0]Q;
  input [10:0]\LineBuf_val_V_1_addr_reg_1327_reg[10] ;
  input [10:0]\icmp_ln252_reg_1317_reg[0] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire GetNewLine_2_reg_679;
  wire GetNewLine_reg_218;
  wire \GetNewLine_reg_218_reg[0] ;
  wire \GetNewLine_reg_218_reg[0]_0 ;
  wire [10:0]\LineBuf_val_V_1_addr_reg_1327_reg[10] ;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter17_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg;
  wire [10:0]\icmp_ln252_reg_1317_reg[0] ;
  wire [4:0]x_2_fu_578_p2;
  wire \x_fu_122[10]_i_4_n_5 ;
  wire \x_fu_122[9]_i_2_n_5 ;
  wire \x_fu_122[9]_i_3_n_5 ;
  wire [10:0]\x_fu_122_reg[10] ;
  wire [5:0]\x_fu_122_reg[8] ;

  LUT4 #(
    .INIT(16'hFFE2)) 
    \GetNewLine_reg_218[0]_i_1 
       (.I0(GetNewLine_reg_218),
        .I1(ap_NS_fsm1),
        .I2(GetNewLine_2_reg_679),
        .I3(\GetNewLine_reg_218_reg[0]_0 ),
        .O(\GetNewLine_reg_218_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \LineBuf_val_V_1_addr_reg_1327[10]_i_1 
       (.I0(CO),
        .I1(ap_done_cache_reg_0),
        .O(ap_enable_reg_pp0_iter17_reg));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter16_reg),
        .I4(ap_done_cache_reg_0),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter16_reg),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I5(ap_done_cache),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__3
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter16_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_i_1
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I1(CO),
        .O(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter16_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(CO),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln252_fu_572_p2_carry_i_1
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [9]),
        .I1(\icmp_ln252_reg_1317_reg[0] [9]),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I5(\icmp_ln252_reg_1317_reg[0] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln252_fu_572_p2_carry_i_2
       (.I0(\x_fu_122_reg[10] [6]),
        .I1(\icmp_ln252_reg_1317_reg[0] [6]),
        .I2(\icmp_ln252_reg_1317_reg[0] [8]),
        .I3(\x_fu_122_reg[10] [8]),
        .I4(\icmp_ln252_reg_1317_reg[0] [7]),
        .I5(\x_fu_122_reg[10] [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln252_fu_572_p2_carry_i_3
       (.I0(\x_fu_122_reg[10] [5]),
        .I1(\icmp_ln252_reg_1317_reg[0] [5]),
        .I2(\icmp_ln252_reg_1317_reg[0] [4]),
        .I3(\x_fu_122_reg[10] [4]),
        .I4(\icmp_ln252_reg_1317_reg[0] [3]),
        .I5(\x_fu_122_reg[10] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    icmp_ln252_fu_572_p2_carry_i_4
       (.I0(\icmp_ln252_reg_1317_reg[0] [2]),
        .I1(\x_fu_122_reg[10] [2]),
        .I2(\icmp_ln252_reg_1317_reg[0] [0]),
        .I3(x_2_fu_578_p2[0]),
        .I4(\x_fu_122_reg[10] [1]),
        .I5(\icmp_ln252_reg_1317_reg[0] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_10
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_11
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_12
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_13
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_14
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [0]),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_122_reg[10] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_4
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [10]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_5
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_6
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [8]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_7
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_8
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [6]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_9
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .O(\x_fu_122_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_122[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [0]),
        .O(x_2_fu_578_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_122[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_122[10]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I2(CO),
        .O(E));
  LUT4 #(
    .INIT(16'h006A)) 
    \x_fu_122[10]_i_3 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [10]),
        .I1(\x_fu_122[10]_i_4_n_5 ),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [9]),
        .I3(ap_loop_init_int),
        .O(x_2_fu_578_p2[4]));
  LUT6 #(
    .INIT(64'h0000088800000000)) 
    \x_fu_122[10]_i_4 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [8]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [7]),
        .I2(ap_loop_init_int),
        .I3(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I4(\x_fu_122[9]_i_2_n_5 ),
        .I5(\LineBuf_val_V_1_addr_reg_1327_reg[10] [6]),
        .O(\x_fu_122[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \x_fu_122[1]_i_1 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [0]),
        .I2(ap_loop_init_int),
        .O(\x_fu_122_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \x_fu_122[2]_i_1 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [2]),
        .I1(ap_loop_init_int),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [0]),
        .I3(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .O(x_2_fu_578_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \x_fu_122[3]_i_1 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [3]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [0]),
        .I3(ap_loop_init_int),
        .I4(\LineBuf_val_V_1_addr_reg_1327_reg[10] [2]),
        .O(\x_fu_122_reg[8] [1]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \x_fu_122[4]_i_1 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [4]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [3]),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [2]),
        .I3(\x_fu_122[9]_i_3_n_5 ),
        .I4(\LineBuf_val_V_1_addr_reg_1327_reg[10] [0]),
        .I5(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .O(\x_fu_122_reg[8] [2]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \x_fu_122[5]_i_1 
       (.I0(\x_fu_122_reg[10] [5]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [4]),
        .I2(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .I3(x_2_fu_578_p2[0]),
        .I4(\LineBuf_val_V_1_addr_reg_1327_reg[10] [2]),
        .I5(\LineBuf_val_V_1_addr_reg_1327_reg[10] [3]),
        .O(\x_fu_122_reg[8] [3]));
  LUT3 #(
    .INIT(8'h4B)) 
    \x_fu_122[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [6]),
        .I2(\x_fu_122[9]_i_2_n_5 ),
        .O(\x_fu_122_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \x_fu_122[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [7]),
        .I2(\x_fu_122[9]_i_2_n_5 ),
        .I3(\LineBuf_val_V_1_addr_reg_1327_reg[10] [6]),
        .O(x_2_fu_578_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \x_fu_122[8]_i_1 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [8]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [7]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_122[9]_i_2_n_5 ),
        .I4(\LineBuf_val_V_1_addr_reg_1327_reg[10] [6]),
        .O(\x_fu_122_reg[8] [5]));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \x_fu_122[9]_i_1 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [9]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [6]),
        .I2(\x_fu_122[9]_i_2_n_5 ),
        .I3(\x_fu_122[9]_i_3_n_5 ),
        .I4(\LineBuf_val_V_1_addr_reg_1327_reg[10] [7]),
        .I5(\LineBuf_val_V_1_addr_reg_1327_reg[10] [8]),
        .O(x_2_fu_578_p2[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \x_fu_122[9]_i_2 
       (.I0(\LineBuf_val_V_1_addr_reg_1327_reg[10] [4]),
        .I1(\LineBuf_val_V_1_addr_reg_1327_reg[10] [1]),
        .I2(x_2_fu_578_p2[0]),
        .I3(\LineBuf_val_V_1_addr_reg_1327_reg[10] [2]),
        .I4(\LineBuf_val_V_1_addr_reg_1327_reg[10] [3]),
        .I5(\x_fu_122_reg[10] [5]),
        .O(\x_fu_122[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_122[9]_i_3 
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\x_fu_122[9]_i_3_n_5 ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42
   (D,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready,
    E,
    indvar_flatten_fu_900,
    add_ln204_1_fu_209_p2,
    \j_fu_82_reg[2] ,
    select_ln204_fu_233_p3,
    ap_sig_allocacmp_j_load,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg,
    \i_fu_86_reg[1] ,
    \i_fu_86_reg[2] ,
    \i_fu_86_reg[3] ,
    \trunc_ln204_reg_355_reg[3] ,
    ap_sig_allocacmp_i_load,
    \i_fu_86_reg[3]_0 ,
    \i_fu_86_reg[6] ,
    \ap_CS_fsm_reg[1] ,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    SR,
    ap_loop_exit_ready_pp0_iter3_reg,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
    Q,
    ap_NS_fsm1,
    ap_enable_reg_pp0_iter1_reg,
    \indvar_flatten_fu_90_reg[8] ,
    \indvar_flatten_fu_90_reg[8]_0 ,
    \indvar_flatten_fu_90_reg[8]_1 ,
    \indvar_flatten_fu_90_reg[4] ,
    \indvar_flatten_fu_90_reg[4]_0 ,
    \indvar_flatten_fu_90_reg[4]_1 ,
    \indvar_flatten_fu_90_reg[4]_2 ,
    \indvar_flatten_fu_90_reg[4]_3 ,
    \indvar_flatten_fu_90_reg[8]_2 ,
    \add_ln207_reg_360_reg[1] ,
    ap_enable_reg_pp0_iter1,
    \add_ln207_reg_360_reg[1]_0 ,
    tmp_fu_264_p3,
    \i_fu_86_reg[6]_0 ,
    select_ln204_1_reg_348,
    ap_rst_n);
  output [1:0]D;
  output grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready;
  output [0:0]E;
  output indvar_flatten_fu_900;
  output [8:0]add_ln204_1_fu_209_p2;
  output [2:0]\j_fu_82_reg[2] ;
  output [2:0]select_ln204_fu_233_p3;
  output [1:0]ap_sig_allocacmp_j_load;
  output grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg;
  output \i_fu_86_reg[1] ;
  output \i_fu_86_reg[2] ;
  output \i_fu_86_reg[3] ;
  output \trunc_ln204_reg_355_reg[3] ;
  output [6:0]ap_sig_allocacmp_i_load;
  output \i_fu_86_reg[3]_0 ;
  output \i_fu_86_reg[6] ;
  output \ap_CS_fsm_reg[1] ;
  output grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]SR;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;
  input [0:0]Q;
  input ap_NS_fsm1;
  input ap_enable_reg_pp0_iter1_reg;
  input \indvar_flatten_fu_90_reg[8] ;
  input \indvar_flatten_fu_90_reg[8]_0 ;
  input \indvar_flatten_fu_90_reg[8]_1 ;
  input \indvar_flatten_fu_90_reg[4] ;
  input \indvar_flatten_fu_90_reg[4]_0 ;
  input \indvar_flatten_fu_90_reg[4]_1 ;
  input \indvar_flatten_fu_90_reg[4]_2 ;
  input \indvar_flatten_fu_90_reg[4]_3 ;
  input \indvar_flatten_fu_90_reg[8]_2 ;
  input [2:0]\add_ln207_reg_360_reg[1] ;
  input ap_enable_reg_pp0_iter1;
  input [2:0]\add_ln207_reg_360_reg[1]_0 ;
  input [4:0]tmp_fu_264_p3;
  input [6:0]\i_fu_86_reg[6]_0 ;
  input [1:0]select_ln204_1_reg_348;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [8:0]add_ln204_1_fu_209_p2;
  wire [2:0]\add_ln207_reg_360_reg[1] ;
  wire [2:0]\add_ln207_reg_360_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]ap_sig_allocacmp_i_load;
  wire [1:0]ap_sig_allocacmp_j_load;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0;
  wire \i_fu_86_reg[1] ;
  wire \i_fu_86_reg[2] ;
  wire \i_fu_86_reg[3] ;
  wire \i_fu_86_reg[3]_0 ;
  wire \i_fu_86_reg[6] ;
  wire [6:0]\i_fu_86_reg[6]_0 ;
  wire indvar_flatten_fu_900;
  wire \indvar_flatten_fu_90[6]_i_2_n_5 ;
  wire \indvar_flatten_fu_90[8]_i_3_n_5 ;
  wire \indvar_flatten_fu_90[8]_i_4_n_5 ;
  wire \indvar_flatten_fu_90[8]_i_5_n_5 ;
  wire \indvar_flatten_fu_90[8]_i_6_n_5 ;
  wire \indvar_flatten_fu_90_reg[4] ;
  wire \indvar_flatten_fu_90_reg[4]_0 ;
  wire \indvar_flatten_fu_90_reg[4]_1 ;
  wire \indvar_flatten_fu_90_reg[4]_2 ;
  wire \indvar_flatten_fu_90_reg[4]_3 ;
  wire \indvar_flatten_fu_90_reg[8] ;
  wire \indvar_flatten_fu_90_reg[8]_0 ;
  wire \indvar_flatten_fu_90_reg[8]_1 ;
  wire \indvar_flatten_fu_90_reg[8]_2 ;
  wire [2:0]\j_fu_82_reg[2] ;
  wire [1:0]select_ln204_1_reg_348;
  wire \select_ln204_1_reg_348[6]_i_2_n_5 ;
  wire [2:0]select_ln204_fu_233_p3;
  wire [4:0]tmp_fu_264_p3;
  wire \trunc_ln204_reg_355[0]_i_2_n_5 ;
  wire \trunc_ln204_reg_355[1]_i_2_n_5 ;
  wire \trunc_ln204_reg_355[2]_i_2_n_5 ;
  wire \trunc_ln204_reg_355_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \GetNewLine_reg_218[0]_i_2 
       (.I0(Q),
        .I1(ap_done_cache),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h8F888FFF)) 
    \add_ln207_reg_360[0]_i_1 
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\add_ln207_reg_360_reg[1] [0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\add_ln207_reg_360_reg[1]_0 [0]),
        .O(\j_fu_82_reg[2] [0]));
  LUT6 #(
    .INIT(64'h45444555AAAAAAAA)) 
    \add_ln207_reg_360[1]_i_1 
       (.I0(select_ln204_fu_233_p3[0]),
        .I1(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I2(\add_ln207_reg_360_reg[1] [2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\add_ln207_reg_360_reg[1]_0 [2]),
        .I5(ap_sig_allocacmp_j_load[0]),
        .O(\j_fu_82_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln207_reg_360[2]_i_1 
       (.I0(\indvar_flatten_fu_90[8]_i_3_n_5 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFF1D000000E200E2)) 
    \add_ln207_reg_360[2]_i_2 
       (.I0(\add_ln207_reg_360_reg[1]_0 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\add_ln207_reg_360_reg[1] [2]),
        .I3(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I4(select_ln204_fu_233_p3[0]),
        .I5(ap_sig_allocacmp_j_load[0]),
        .O(\j_fu_82_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(SR),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I1(\indvar_flatten_fu_90[8]_i_3_n_5 ),
        .O(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_i_1
       (.I0(\indvar_flatten_fu_90[8]_i_3_n_5 ),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I2(SR),
        .O(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[0]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[0]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[0]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[1]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[1]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[1]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[2]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[2]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[2]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[3]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[3]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[3]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[4]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[4]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[4]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[5]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(select_ln204_1_reg_348[0]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[5]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \i_fu_86[6]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(select_ln204_1_reg_348[1]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_90[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten_fu_90_reg[4]_1 ),
        .O(add_ln204_1_fu_209_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten_fu_90[1]_i_1 
       (.I0(\indvar_flatten_fu_90_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_90_reg[4]_1 ),
        .O(add_ln204_1_fu_209_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten_fu_90[2]_i_1 
       (.I0(\indvar_flatten_fu_90_reg[4]_1 ),
        .I1(\indvar_flatten_fu_90_reg[4]_2 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_90_reg[4]_0 ),
        .O(add_ln204_1_fu_209_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten_fu_90[3]_i_1 
       (.I0(\indvar_flatten_fu_90_reg[4]_2 ),
        .I1(\indvar_flatten_fu_90_reg[4]_1 ),
        .I2(\indvar_flatten_fu_90_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_90_reg[4] ),
        .O(add_ln204_1_fu_209_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten_fu_90[4]_i_1 
       (.I0(\indvar_flatten_fu_90_reg[4] ),
        .I1(\indvar_flatten_fu_90_reg[4]_0 ),
        .I2(\indvar_flatten_fu_90_reg[4]_1 ),
        .I3(\indvar_flatten_fu_90_reg[4]_2 ),
        .I4(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I5(\indvar_flatten_fu_90_reg[4]_3 ),
        .O(add_ln204_1_fu_209_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \indvar_flatten_fu_90[5]_i_1 
       (.I0(\indvar_flatten_fu_90[6]_i_2_n_5 ),
        .I1(\indvar_flatten_fu_90_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_90_reg[8]_0 ),
        .O(add_ln204_1_fu_209_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten_fu_90[6]_i_1 
       (.I0(\indvar_flatten_fu_90_reg[8]_0 ),
        .I1(\indvar_flatten_fu_90_reg[4]_3 ),
        .I2(\indvar_flatten_fu_90[6]_i_2_n_5 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_90_reg[8]_1 ),
        .O(add_ln204_1_fu_209_p2[6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \indvar_flatten_fu_90[6]_i_2 
       (.I0(\indvar_flatten_fu_90_reg[4]_2 ),
        .I1(\indvar_flatten_fu_90_reg[4]_1 ),
        .I2(\indvar_flatten_fu_90_reg[4]_0 ),
        .I3(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\indvar_flatten_fu_90_reg[4] ),
        .O(\indvar_flatten_fu_90[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten_fu_90[7]_i_1 
       (.I0(\indvar_flatten_fu_90[8]_i_5_n_5 ),
        .I1(\indvar_flatten_fu_90_reg[8]_0 ),
        .I2(\indvar_flatten_fu_90_reg[8]_1 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_90_reg[8] ),
        .O(add_ln204_1_fu_209_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_fu_90[8]_i_1 
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I1(\indvar_flatten_fu_90[8]_i_3_n_5 ),
        .O(indvar_flatten_fu_900));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \indvar_flatten_fu_90[8]_i_2 
       (.I0(\indvar_flatten_fu_90_reg[8]_2 ),
        .I1(\indvar_flatten_fu_90_reg[8] ),
        .I2(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I3(\indvar_flatten_fu_90_reg[8]_1 ),
        .I4(\indvar_flatten_fu_90_reg[8]_0 ),
        .I5(\indvar_flatten_fu_90[8]_i_5_n_5 ),
        .O(add_ln204_1_fu_209_p2[8]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \indvar_flatten_fu_90[8]_i_3 
       (.I0(\indvar_flatten_fu_90[8]_i_6_n_5 ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\indvar_flatten_fu_90_reg[8] ),
        .I3(\indvar_flatten_fu_90_reg[8]_0 ),
        .I4(\indvar_flatten_fu_90_reg[8]_1 ),
        .I5(\indvar_flatten_fu_90_reg[4] ),
        .O(\indvar_flatten_fu_90[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_fu_90[8]_i_4 
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\indvar_flatten_fu_90[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \indvar_flatten_fu_90[8]_i_5 
       (.I0(\indvar_flatten_fu_90_reg[4]_3 ),
        .I1(\indvar_flatten_fu_90_reg[4] ),
        .I2(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I3(\indvar_flatten_fu_90_reg[4]_0 ),
        .I4(\indvar_flatten_fu_90_reg[4]_1 ),
        .I5(\indvar_flatten_fu_90_reg[4]_2 ),
        .O(\indvar_flatten_fu_90[8]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_90[8]_i_6 
       (.I0(\indvar_flatten_fu_90_reg[8]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(\indvar_flatten_fu_90[8]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \j_fu_82[0]_i_1 
       (.I0(\add_ln207_reg_360_reg[1]_0 [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\add_ln207_reg_360_reg[1] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(select_ln204_fu_233_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \j_fu_82[1]_i_1 
       (.I0(\add_ln207_reg_360_reg[1]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\add_ln207_reg_360_reg[1] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \j_fu_82[2]_i_1 
       (.I0(\add_ln207_reg_360_reg[1]_0 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\add_ln207_reg_360_reg[1] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \select_ln204_1_reg_348[5]_i_1 
       (.I0(ap_sig_allocacmp_i_load[3]),
        .I1(\select_ln204_1_reg_348[6]_i_2_n_5 ),
        .I2(ap_sig_allocacmp_i_load[4]),
        .I3(ap_sig_allocacmp_i_load[5]),
        .O(\i_fu_86_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \select_ln204_1_reg_348[6]_i_1 
       (.I0(ap_sig_allocacmp_i_load[6]),
        .I1(ap_sig_allocacmp_i_load[3]),
        .I2(\select_ln204_1_reg_348[6]_i_2_n_5 ),
        .I3(ap_sig_allocacmp_i_load[4]),
        .I4(ap_sig_allocacmp_i_load[5]),
        .O(\i_fu_86_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFF1DFFFFFFFF)) 
    \select_ln204_1_reg_348[6]_i_2 
       (.I0(\i_fu_86_reg[6]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[1]),
        .I3(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I4(\trunc_ln204_reg_355[1]_i_2_n_5 ),
        .I5(ap_sig_allocacmp_i_load[2]),
        .O(\select_ln204_1_reg_348[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA02A2)) 
    \select_ln204_reg_343[1]_i_1 
       (.I0(ap_sig_allocacmp_j_load[0]),
        .I1(\add_ln207_reg_360_reg[1]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\add_ln207_reg_360_reg[1] [2]),
        .I4(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I5(select_ln204_fu_233_p3[0]),
        .O(select_ln204_fu_233_p3[1]));
  LUT6 #(
    .INIT(64'h2022200030333000)) 
    \select_ln204_reg_343[2]_i_1 
       (.I0(select_ln204_fu_233_p3[0]),
        .I1(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I2(\add_ln207_reg_360_reg[1] [2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\add_ln207_reg_360_reg[1]_0 [2]),
        .I5(ap_sig_allocacmp_j_load[0]),
        .O(select_ln204_fu_233_p3[2]));
  LUT6 #(
    .INIT(64'h8F888FFF70777000)) 
    \trunc_ln204_reg_355[0]_i_1 
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(tmp_fu_264_p3[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i_fu_86_reg[6]_0 [0]),
        .I5(\trunc_ln204_reg_355[0]_i_2_n_5 ),
        .O(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \trunc_ln204_reg_355[0]_i_2 
       (.I0(ap_sig_allocacmp_j_load[0]),
        .I1(\add_ln207_reg_360_reg[1]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\add_ln207_reg_360_reg[1] [2]),
        .I4(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I5(select_ln204_fu_233_p3[0]),
        .O(\trunc_ln204_reg_355[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E2E2FF1D1D1D)) 
    \trunc_ln204_reg_355[1]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[1]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I5(\trunc_ln204_reg_355[1]_i_2_n_5 ),
        .O(\i_fu_86_reg[1] ));
  LUT6 #(
    .INIT(64'h8F888FFFFFFFFFFF)) 
    \trunc_ln204_reg_355[1]_i_2 
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(tmp_fu_264_p3[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i_fu_86_reg[6]_0 [0]),
        .I5(\trunc_ln204_reg_355[0]_i_2_n_5 ),
        .O(\trunc_ln204_reg_355[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E2E2FF1D1D1D)) 
    \trunc_ln204_reg_355[2]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[2]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I5(\trunc_ln204_reg_355[2]_i_2_n_5 ),
        .O(\i_fu_86_reg[2] ));
  LUT6 #(
    .INIT(64'hEAFFEAEAEAFFFFFF)) 
    \trunc_ln204_reg_355[2]_i_2 
       (.I0(\trunc_ln204_reg_355[1]_i_2_n_5 ),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(tmp_fu_264_p3[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\i_fu_86_reg[6]_0 [1]),
        .O(\trunc_ln204_reg_355[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E2E2FF1D1D1D)) 
    \trunc_ln204_reg_355[3]_i_1 
       (.I0(\i_fu_86_reg[6]_0 [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_fu_264_p3[3]),
        .I3(ap_loop_init_int),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .I5(\select_ln204_1_reg_348[6]_i_2_n_5 ),
        .O(\i_fu_86_reg[3] ));
  LUT6 #(
    .INIT(64'hA9AAA9A9A9AAAAAA)) 
    \trunc_ln204_reg_355[4]_i_1 
       (.I0(ap_sig_allocacmp_i_load[4]),
        .I1(\select_ln204_1_reg_348[6]_i_2_n_5 ),
        .I2(\indvar_flatten_fu_90[8]_i_4_n_5 ),
        .I3(tmp_fu_264_p3[3]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\i_fu_86_reg[6]_0 [3]),
        .O(\trunc_ln204_reg_355_reg[3] ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_46
   (E,
    \B_V_data_1_state_reg[1] ,
    SR,
    D,
    \cmp20244_reg_227_reg[0] ,
    S,
    \j_fu_98_reg[9] ,
    \j_fu_98_reg[10] ,
    \ap_CS_fsm_reg[3] ,
    \sof_fu_82_reg[0] ,
    \tmp_last_V_reg_386_reg[0] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg,
    \cmp20244_reg_227_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg,
    CO,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    Q,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    m_axis_video_TREADY_int_regslice,
    OutYUV_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter2,
    \tmp_user_V_reg_161_reg[0] ,
    \j_fu_98_reg[10]_0 ,
    tmp_last_V_fu_231_p2_carry,
    \icmp_ln895_reg_382_reg[0] ,
    sof_fu_82,
    \tmp_user_V_reg_161_reg[0]_0 ,
    \tmp_last_V_reg_386_reg[0]_0 ,
    tmp_last_V_reg_386,
    MultiPixStream2AXIvideo_U0_ColorMode_read);
  output [0:0]E;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]\cmp20244_reg_227_reg[0] ;
  output [3:0]S;
  output [3:0]\j_fu_98_reg[9] ;
  output [10:0]\j_fu_98_reg[10] ;
  output \ap_CS_fsm_reg[3] ;
  output \sof_fu_82_reg[0] ;
  output \tmp_last_V_reg_386_reg[0] ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg;
  output \cmp20244_reg_227_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input [3:0]Q;
  input \ap_CS_fsm_reg[4] ;
  input [0:0]\ap_CS_fsm_reg[4]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input OutYUV_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter2;
  input \tmp_user_V_reg_161_reg[0] ;
  input [10:0]\j_fu_98_reg[10]_0 ;
  input [11:0]tmp_last_V_fu_231_p2_carry;
  input [10:0]\icmp_ln895_reg_382_reg[0] ;
  input sof_fu_82;
  input \tmp_user_V_reg_161_reg[0]_0 ;
  input [0:0]\tmp_last_V_reg_386_reg[0]_0 ;
  input tmp_last_V_reg_386;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;

  wire \B_V_data_1_state[0]_i_3_n_5 ;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire OutYUV_empty_n;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[4]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\cmp20244_reg_227_reg[0] ;
  wire \cmp20244_reg_227_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg;
  wire icmp_ln895_fu_219_p2_carry_i_10_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_11_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_12_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_13_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_5_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_6_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_7_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_8_n_5;
  wire icmp_ln895_fu_219_p2_carry_i_9_n_5;
  wire [10:0]\icmp_ln895_reg_382_reg[0] ;
  wire \j_fu_98[10]_i_4_n_5 ;
  wire \j_fu_98[6]_i_2_n_5 ;
  wire \j_fu_98[8]_i_2_n_5 ;
  wire \j_fu_98[8]_i_3_n_5 ;
  wire \j_fu_98[9]_i_2_n_5 ;
  wire [10:0]\j_fu_98_reg[10] ;
  wire [10:0]\j_fu_98_reg[10]_0 ;
  wire [3:0]\j_fu_98_reg[9] ;
  wire m_axis_video_TREADY_int_regslice;
  wire sof_fu_82;
  wire \sof_fu_82_reg[0] ;
  wire [11:0]tmp_last_V_fu_231_p2_carry;
  wire tmp_last_V_reg_386;
  wire \tmp_last_V_reg_386_reg[0] ;
  wire [0:0]\tmp_last_V_reg_386_reg[0]_0 ;
  wire \tmp_user_V_reg_161_reg[0] ;
  wire \tmp_user_V_reg_161_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h7070707070FF7070)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[3]),
        .I2(\B_V_data_1_state[0]_i_3_n_5 ),
        .I3(OutYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_done_cache_reg_0),
        .O(\B_V_data_1_state_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\tmp_user_V_reg_161_reg[0] ),
        .O(\B_V_data_1_state[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\cmp20244_reg_227_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2_n_5 ),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(\ap_CS_fsm[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__4
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I1(\B_V_data_1_state_reg[1] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I1(CO),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\B_V_data_1_state_reg[1] ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(CO),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I3(\B_V_data_1_state_reg[1] ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hBABAFFBA00000000)) 
    \i_fu_78[10]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(\B_V_data_1_state_reg[1] ),
        .I5(Q[3]),
        .O(\cmp20244_reg_227_reg[0] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln895_fu_219_p2_carry_i_1
       (.I0(\j_fu_98_reg[10]_0 [9]),
        .I1(\icmp_ln895_reg_382_reg[0] [9]),
        .I2(\j_fu_98_reg[10]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I5(\icmp_ln895_reg_382_reg[0] [10]),
        .O(\j_fu_98_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_10
       (.I0(\j_fu_98_reg[10]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_11
       (.I0(\j_fu_98_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln895_fu_219_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I2(\j_fu_98_reg[10]_0 [1]),
        .O(icmp_ln895_fu_219_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_13
       (.I0(\j_fu_98_reg[10]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln895_fu_219_p2_carry_i_2
       (.I0(icmp_ln895_fu_219_p2_carry_i_5_n_5),
        .I1(\icmp_ln895_reg_382_reg[0] [7]),
        .I2(\icmp_ln895_reg_382_reg[0] [8]),
        .I3(icmp_ln895_fu_219_p2_carry_i_6_n_5),
        .I4(\icmp_ln895_reg_382_reg[0] [6]),
        .I5(icmp_ln895_fu_219_p2_carry_i_7_n_5),
        .O(\j_fu_98_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln895_fu_219_p2_carry_i_3
       (.I0(icmp_ln895_fu_219_p2_carry_i_8_n_5),
        .I1(\icmp_ln895_reg_382_reg[0] [5]),
        .I2(\icmp_ln895_reg_382_reg[0] [3]),
        .I3(icmp_ln895_fu_219_p2_carry_i_9_n_5),
        .I4(\icmp_ln895_reg_382_reg[0] [4]),
        .I5(icmp_ln895_fu_219_p2_carry_i_10_n_5),
        .O(\j_fu_98_reg[9] [1]));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    icmp_ln895_fu_219_p2_carry_i_4
       (.I0(\icmp_ln895_reg_382_reg[0] [0]),
        .I1(icmp_ln895_fu_219_p2_carry_i_11_n_5),
        .I2(\icmp_ln895_reg_382_reg[0] [1]),
        .I3(icmp_ln895_fu_219_p2_carry_i_12_n_5),
        .I4(icmp_ln895_fu_219_p2_carry_i_13_n_5),
        .I5(\icmp_ln895_reg_382_reg[0] [2]),
        .O(\j_fu_98_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_5
       (.I0(\j_fu_98_reg[10]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_6
       (.I0(\j_fu_98_reg[10]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_7
       (.I0(\j_fu_98_reg[10]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_8
       (.I0(\j_fu_98_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln895_fu_219_p2_carry_i_9
       (.I0(\j_fu_98_reg[10]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .O(icmp_ln895_fu_219_p2_carry_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_98[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_98_reg[10]_0 [0]),
        .O(\j_fu_98_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_98[10]_i_1 
       (.I0(CO),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\B_V_data_1_state_reg[1] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_fu_98[10]_i_2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I1(\B_V_data_1_state_reg[1] ),
        .I2(CO),
        .O(E));
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \j_fu_98[10]_i_3 
       (.I0(\j_fu_98_reg[10]_0 [10]),
        .I1(\j_fu_98[10]_i_4_n_5 ),
        .I2(\j_fu_98_reg[10]_0 [8]),
        .I3(\j_fu_98_reg[10]_0 [9]),
        .I4(ap_loop_init_int),
        .O(\j_fu_98_reg[10] [10]));
  LUT6 #(
    .INIT(64'hFFDFDFDFFFFFFFFF)) 
    \j_fu_98[10]_i_4 
       (.I0(\j_fu_98_reg[10]_0 [6]),
        .I1(\j_fu_98[8]_i_3_n_5 ),
        .I2(\j_fu_98_reg[10]_0 [5]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_98_reg[10]_0 [7]),
        .O(\j_fu_98[10]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_98[1]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_98_reg[10]_0 [0]),
        .O(\j_fu_98_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \j_fu_98[2]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_98_reg[10]_0 [1]),
        .I3(\j_fu_98_reg[10]_0 [0]),
        .O(\j_fu_98_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_98[3]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [3]),
        .I1(\j_fu_98_reg[10]_0 [0]),
        .I2(\j_fu_98_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_98_reg[10]_0 [2]),
        .O(\j_fu_98_reg[10] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_98[4]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [4]),
        .I1(\j_fu_98_reg[10]_0 [3]),
        .I2(\j_fu_98_reg[10]_0 [2]),
        .I3(\j_fu_98[8]_i_2_n_5 ),
        .I4(\j_fu_98_reg[10]_0 [1]),
        .I5(\j_fu_98_reg[10]_0 [0]),
        .O(\j_fu_98_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h44B4)) 
    \j_fu_98[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_98_reg[10]_0 [5]),
        .I2(\j_fu_98_reg[10]_0 [4]),
        .I3(\j_fu_98[6]_i_2_n_5 ),
        .O(\j_fu_98_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_98[6]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [6]),
        .I1(\j_fu_98_reg[10]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_98[6]_i_2_n_5 ),
        .I4(\j_fu_98_reg[10]_0 [4]),
        .O(\j_fu_98_reg[10] [6]));
  LUT6 #(
    .INIT(64'hF777FFFFFFFFFFFF)) 
    \j_fu_98[6]_i_2 
       (.I0(\j_fu_98_reg[10]_0 [0]),
        .I1(\j_fu_98_reg[10]_0 [1]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_98_reg[10]_0 [2]),
        .I5(\j_fu_98_reg[10]_0 [3]),
        .O(\j_fu_98[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00A600AA)) 
    \j_fu_98[7]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [7]),
        .I1(\j_fu_98_reg[10]_0 [6]),
        .I2(\j_fu_98[8]_i_3_n_5 ),
        .I3(ap_loop_init_int),
        .I4(\j_fu_98_reg[10]_0 [5]),
        .O(\j_fu_98_reg[10] [7]));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \j_fu_98[8]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [8]),
        .I1(\j_fu_98_reg[10]_0 [7]),
        .I2(\j_fu_98[8]_i_2_n_5 ),
        .I3(\j_fu_98_reg[10]_0 [5]),
        .I4(\j_fu_98[8]_i_3_n_5 ),
        .I5(\j_fu_98_reg[10]_0 [6]),
        .O(\j_fu_98_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_98[8]_i_2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_98[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_98[8]_i_3 
       (.I0(\j_fu_98_reg[10]_0 [3]),
        .I1(\j_fu_98_reg[10]_0 [2]),
        .I2(\j_fu_98[8]_i_2_n_5 ),
        .I3(\j_fu_98_reg[10]_0 [1]),
        .I4(\j_fu_98_reg[10]_0 [0]),
        .I5(\j_fu_98_reg[10]_0 [4]),
        .O(\j_fu_98[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h31330200)) 
    \j_fu_98[9]_i_1 
       (.I0(\j_fu_98_reg[10]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_98[9]_i_2_n_5 ),
        .I3(\j_fu_98_reg[10]_0 [8]),
        .I4(\j_fu_98_reg[10]_0 [9]),
        .O(\j_fu_98_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFD5FFFFFFFFFFFF)) 
    \j_fu_98[9]_i_2 
       (.I0(\j_fu_98_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104_ap_start_reg),
        .I3(\j_fu_98[6]_i_2_n_5 ),
        .I4(\j_fu_98_reg[10]_0 [4]),
        .I5(\j_fu_98_reg[10]_0 [6]),
        .O(\j_fu_98[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    \sof_fu_82[0]_i_1 
       (.I0(\cmp20244_reg_227_reg[0] ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(sof_fu_82),
        .I3(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .O(\cmp20244_reg_227_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000090005050009)) 
    tmp_last_V_fu_231_p2_carry_i_1
       (.I0(tmp_last_V_fu_231_p2_carry[10]),
        .I1(\j_fu_98_reg[10]_0 [10]),
        .I2(tmp_last_V_fu_231_p2_carry[11]),
        .I3(\j_fu_98_reg[10]_0 [9]),
        .I4(\j_fu_98[8]_i_2_n_5 ),
        .I5(tmp_last_V_fu_231_p2_carry[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_231_p2_carry_i_2
       (.I0(icmp_ln895_fu_219_p2_carry_i_5_n_5),
        .I1(tmp_last_V_fu_231_p2_carry[7]),
        .I2(tmp_last_V_fu_231_p2_carry[8]),
        .I3(icmp_ln895_fu_219_p2_carry_i_6_n_5),
        .I4(tmp_last_V_fu_231_p2_carry[6]),
        .I5(icmp_ln895_fu_219_p2_carry_i_7_n_5),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_231_p2_carry_i_3
       (.I0(icmp_ln895_fu_219_p2_carry_i_8_n_5),
        .I1(tmp_last_V_fu_231_p2_carry[5]),
        .I2(tmp_last_V_fu_231_p2_carry[3]),
        .I3(icmp_ln895_fu_219_p2_carry_i_9_n_5),
        .I4(tmp_last_V_fu_231_p2_carry[4]),
        .I5(icmp_ln895_fu_219_p2_carry_i_10_n_5),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    tmp_last_V_fu_231_p2_carry_i_4
       (.I0(tmp_last_V_fu_231_p2_carry[0]),
        .I1(icmp_ln895_fu_219_p2_carry_i_11_n_5),
        .I2(tmp_last_V_fu_231_p2_carry[1]),
        .I3(icmp_ln895_fu_219_p2_carry_i_12_n_5),
        .I4(icmp_ln895_fu_219_p2_carry_i_13_n_5),
        .I5(tmp_last_V_fu_231_p2_carry[2]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \tmp_last_V_reg_386[0]_i_1 
       (.I0(\tmp_last_V_reg_386_reg[0]_0 ),
        .I1(CO),
        .I2(\B_V_data_1_state_reg[1] ),
        .I3(tmp_last_V_reg_386),
        .O(\tmp_last_V_reg_386_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFAAF30000AA00)) 
    \tmp_user_V_reg_161[0]_i_1 
       (.I0(sof_fu_82),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\tmp_user_V_reg_161_reg[0] ),
        .I3(\j_fu_98[8]_i_2_n_5 ),
        .I4(\B_V_data_1_state_reg[1] ),
        .I5(\tmp_user_V_reg_161_reg[0]_0 ),
        .O(\sof_fu_82_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_59
   (\axi_last_V_fu_102_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[6] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg,
    E,
    SR,
    internal_full_n_reg,
    \B_V_data_1_state_reg[0] ,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[6]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    shiftReg_ce,
    D,
    S,
    \j_fu_94_reg[10] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0,
    \B_V_data_1_state_reg[0]_1 ,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_181_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \eol_reg_181_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out,
    ap_rst_n,
    CO,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg,
    Q,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    \j_fu_94_reg[0] ,
    SrcYUV_full_n,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0,
    ap_NS_fsm13_out,
    \j_fu_94_reg[10]_0 ,
    icmp_ln772_fu_221_p2_carry,
    sof_fu_100,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2);
  output \axi_last_V_fu_102_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output \ap_CS_fsm_reg[6] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]internal_full_n_reg;
  output \B_V_data_1_state_reg[0] ;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[6]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output shiftReg_ce;
  output [1:0]D;
  output [3:0]S;
  output [10:0]\j_fu_94_reg[10] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0;
  output \B_V_data_1_state_reg[0]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_181_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_181_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out;
  input ap_rst_n;
  input [0:0]CO;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg;
  input [2:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input \j_fu_94_reg[0] ;
  input SrcYUV_full_n;
  input internal_empty_n_reg;
  input internal_empty_n_reg_0;
  input [0:0]internal_empty_n_reg_1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0;
  input ap_NS_fsm13_out;
  input [10:0]\j_fu_94_reg[10]_0 ;
  input [10:0]icmp_ln772_fu_221_p2_carry;
  input sof_fu_100;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2;

  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire SrcYUV_full_n;
  wire \ap_CS_fsm[7]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_last_V_fu_102_reg[0] ;
  wire \eol_reg_181_reg[0] ;
  wire \eol_reg_181_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out;
  wire [10:0]icmp_ln772_fu_221_p2_carry;
  wire icmp_ln772_fu_221_p2_carry_i_5_n_5;
  wire icmp_ln772_fu_221_p2_carry_i_6_n_5;
  wire icmp_ln772_fu_221_p2_carry_i_7_n_5;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire [0:0]internal_full_n_reg;
  wire \j_fu_94[10]_i_6_n_5 ;
  wire \j_fu_94[4]_i_2_n_5 ;
  wire \j_fu_94[6]_i_2_n_5 ;
  wire \j_fu_94[7]_i_2_n_5 ;
  wire \j_fu_94_reg[0] ;
  wire [10:0]\j_fu_94_reg[10] ;
  wire [10:0]\j_fu_94_reg[10]_0 ;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_100;

  LUT5 #(
    .INIT(32'hDDDDDFDD)) 
    B_V_data_1_sel_rd_i_3
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I2(\eol_reg_181_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(SrcYUV_full_n),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h1F10101010101010)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I1(\ap_CS_fsm[7]_i_3_n_5 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\eol_reg_181_reg[0]_0 ),
        .I3(SrcYUV_full_n),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEFAAEFFFAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg0),
        .I1(\ap_CS_fsm[7]_i_3_n_5 ),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBAFFBAAAAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(\ap_CS_fsm[7]_i_3_n_5 ),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(SrcYUV_full_n),
        .I1(\j_fu_94_reg[0] ),
        .I2(\ap_CS_fsm[7]_i_4_n_5 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(CO),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(\ap_CS_fsm[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBAAAAB8AA)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(sof_fu_100),
        .I1(\j_fu_94[4]_i_2_n_5 ),
        .I2(\eol_reg_181_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_181_reg[0]_0 ),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out),
        .O(\ap_CS_fsm[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__0
       (.I0(CO),
        .I1(\ap_CS_fsm[7]_i_3_n_5 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(\ap_CS_fsm[7]_i_3_n_5 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(\ap_CS_fsm[7]_i_3_n_5 ),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AFFCFAA8A0000)) 
    \axi_data_V_fu_98[23]_i_1 
       (.I0(\j_fu_94[4]_i_2_n_5 ),
        .I1(SrcYUV_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_181_reg[0]_0 ),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFF000000FF00FB08)) 
    \eol_reg_181[0]_i_1 
       (.I0(\eol_reg_181_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\eol_reg_181_reg[0]_0 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_eol_out),
        .I4(\ap_CS_fsm[7]_i_3_n_5 ),
        .I5(\j_fu_94[4]_i_2_n_5 ),
        .O(\axi_last_V_fu_102_reg[0] ));
  LUT6 #(
    .INIT(64'h8C8C8C8C8CFF8C8C)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[7]_i_3_n_5 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_1),
        .I4(Q[1]),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_2),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln772_fu_221_p2_carry_i_1
       (.I0(\j_fu_94_reg[10]_0 [9]),
        .I1(icmp_ln772_fu_221_p2_carry[9]),
        .I2(\j_fu_94_reg[10]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I5(icmp_ln772_fu_221_p2_carry[10]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln772_fu_221_p2_carry_i_2
       (.I0(\j_fu_94_reg[10]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I3(icmp_ln772_fu_221_p2_carry[7]),
        .I4(icmp_ln772_fu_221_p2_carry_i_5_n_5),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln772_fu_221_p2_carry_i_3
       (.I0(\j_fu_94_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I3(icmp_ln772_fu_221_p2_carry[5]),
        .I4(icmp_ln772_fu_221_p2_carry_i_6_n_5),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln772_fu_221_p2_carry_i_4
       (.I0(icmp_ln772_fu_221_p2_carry_i_7_n_5),
        .I1(\j_fu_94_reg[10]_0 [2]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(icmp_ln772_fu_221_p2_carry[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln772_fu_221_p2_carry_i_5
       (.I0(\j_fu_94_reg[10]_0 [6]),
        .I1(icmp_ln772_fu_221_p2_carry[6]),
        .I2(\j_fu_94_reg[10]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I5(icmp_ln772_fu_221_p2_carry[8]),
        .O(icmp_ln772_fu_221_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln772_fu_221_p2_carry_i_6
       (.I0(\j_fu_94_reg[10]_0 [4]),
        .I1(icmp_ln772_fu_221_p2_carry[4]),
        .I2(\j_fu_94_reg[10]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I5(icmp_ln772_fu_221_p2_carry[3]),
        .O(icmp_ln772_fu_221_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln772_fu_221_p2_carry_i_7
       (.I0(\j_fu_94_reg[10]_0 [1]),
        .I1(icmp_ln772_fu_221_p2_carry[1]),
        .I2(\j_fu_94_reg[10]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I5(icmp_ln772_fu_221_p2_carry[0]),
        .O(icmp_ln772_fu_221_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hABA8ABA8AB00ABA8)) 
    \icmp_ln772_reg_385[0]_i_1 
       (.I0(CO),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I3(\eol_reg_181_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(SrcYUV_full_n),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    internal_empty_n_i_2__0
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I2(SrcYUV_full_n),
        .I3(\j_fu_94_reg[0] ),
        .I4(Q[2]),
        .I5(internal_empty_n_reg),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'h000000000000F700)) 
    internal_empty_n_i_3__0
       (.I0(Q[2]),
        .I1(\j_fu_94_reg[0] ),
        .I2(\ap_CS_fsm[7]_i_3_n_5 ),
        .I3(internal_empty_n_reg),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n_reg_1),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_94[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_94[10]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm[7]_i_3_n_5 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h2220222000002220)) 
    \j_fu_94[10]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I1(CO),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I4(\j_fu_94_reg[0] ),
        .I5(SrcYUV_full_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h090A0A0A)) 
    \j_fu_94[10]_i_3 
       (.I0(\j_fu_94_reg[10]_0 [10]),
        .I1(\j_fu_94[10]_i_6_n_5 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[10]_0 [8]),
        .I4(\j_fu_94_reg[10]_0 [9]),
        .O(\j_fu_94_reg[10] [10]));
  LUT3 #(
    .INIT(8'hFB)) 
    \j_fu_94[10]_i_4 
       (.I0(\ap_CS_fsm[7]_i_4_n_5 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I2(CO),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFDFDFDFFFFFFFFF)) 
    \j_fu_94[10]_i_6 
       (.I0(\j_fu_94_reg[10]_0 [6]),
        .I1(\j_fu_94[7]_i_2_n_5 ),
        .I2(\j_fu_94_reg[10]_0 [5]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_94_reg[10]_0 [7]),
        .O(\j_fu_94[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_94[1]_i_1 
       (.I0(\j_fu_94_reg[10]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \j_fu_94[2]_i_1 
       (.I0(\j_fu_94_reg[10]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[10]_0 [1]),
        .I3(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_94[3]_i_1 
       (.I0(\j_fu_94_reg[10]_0 [3]),
        .I1(\j_fu_94_reg[10]_0 [0]),
        .I2(\j_fu_94_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10]_0 [2]),
        .O(\j_fu_94_reg[10] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_94[4]_i_1 
       (.I0(\j_fu_94_reg[10]_0 [4]),
        .I1(\j_fu_94_reg[10]_0 [3]),
        .I2(\j_fu_94_reg[10]_0 [2]),
        .I3(\j_fu_94[4]_i_2_n_5 ),
        .I4(\j_fu_94_reg[10]_0 [1]),
        .I5(\j_fu_94_reg[10]_0 [0]),
        .O(\j_fu_94_reg[10] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_94[4]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_94[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h44B4)) 
    \j_fu_94[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[10]_0 [5]),
        .I2(\j_fu_94_reg[10]_0 [4]),
        .I3(\j_fu_94[6]_i_2_n_5 ),
        .O(\j_fu_94_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_94[6]_i_1 
       (.I0(\j_fu_94_reg[10]_0 [6]),
        .I1(\j_fu_94_reg[10]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94[6]_i_2_n_5 ),
        .I4(\j_fu_94_reg[10]_0 [4]),
        .O(\j_fu_94_reg[10] [6]));
  LUT6 #(
    .INIT(64'hF777FFFFFFFFFFFF)) 
    \j_fu_94[6]_i_2 
       (.I0(\j_fu_94_reg[10]_0 [0]),
        .I1(\j_fu_94_reg[10]_0 [1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10]_0 [2]),
        .I5(\j_fu_94_reg[10]_0 [3]),
        .O(\j_fu_94[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00A600AA)) 
    \j_fu_94[7]_i_1 
       (.I0(\j_fu_94_reg[10]_0 [7]),
        .I1(\j_fu_94_reg[10]_0 [6]),
        .I2(\j_fu_94[7]_i_2_n_5 ),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[10]_0 [5]),
        .O(\j_fu_94_reg[10] [7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_94[7]_i_2 
       (.I0(\j_fu_94_reg[10]_0 [3]),
        .I1(\j_fu_94_reg[10]_0 [2]),
        .I2(\j_fu_94[4]_i_2_n_5 ),
        .I3(\j_fu_94_reg[10]_0 [1]),
        .I4(\j_fu_94_reg[10]_0 [0]),
        .I5(\j_fu_94_reg[10]_0 [4]),
        .O(\j_fu_94[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h43)) 
    \j_fu_94[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94[10]_i_6_n_5 ),
        .I2(\j_fu_94_reg[10]_0 [8]),
        .O(\j_fu_94_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \j_fu_94[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[10]_0 [9]),
        .I2(\j_fu_94[10]_i_6_n_5 ),
        .I3(\j_fu_94_reg[10]_0 [8]),
        .O(\j_fu_94_reg[10] [9]));
  LUT6 #(
    .INIT(64'h02AAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_4 
       (.I0(internal_empty_n_reg),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217_ap_start_reg_reg),
        .I3(SrcYUV_full_n),
        .I4(\j_fu_94_reg[0] ),
        .I5(Q[2]),
        .O(\B_V_data_1_state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_60
   (ap_done_cache,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk);
  output ap_done_cache;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_61
   (E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
    D,
    \eol_0_lcssa_reg_185_reg[0] ,
    \axi_last_V_4_reg_99_reg[0] ,
    \axi_last_2_lcssa_reg_174_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    eol_1_reg_110,
    eol_0_lcssa_reg_185,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    axi_last_2_lcssa_reg_174,
    axi_last_V_4_loc_fu_104);
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  output [1:0]D;
  output \eol_0_lcssa_reg_185_reg[0] ;
  output \axi_last_V_4_reg_99_reg[0] ;
  output \axi_last_2_lcssa_reg_174_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input [2:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input eol_1_reg_110;
  input eol_0_lcssa_reg_185;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_2_lcssa_reg_174;
  input axi_last_V_4_loc_fu_104;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_V_14_fu_96[23]_i_3_n_5 ;
  wire axi_last_2_lcssa_reg_174;
  wire \axi_last_2_lcssa_reg_174_reg[0] ;
  wire axi_last_V_4_loc_fu_104;
  wire \axi_last_V_4_loc_fu_104[0]_i_2_n_5 ;
  wire \axi_last_V_4_reg_99_reg[0] ;
  wire eol_0_lcssa_reg_185;
  wire \eol_0_lcssa_reg_185_reg[0] ;
  wire eol_1_reg_110;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h1D000000)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(eol_1_reg_110),
        .I1(ap_loop_init_int),
        .I2(eol_0_lcssa_reg_185),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I3(eol_1_reg_110),
        .I4(ap_loop_init_int),
        .I5(eol_0_lcssa_reg_185),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hE020)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(eol_1_reg_110),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I3(eol_0_lcssa_reg_185),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    ap_done_cache_i_1__1
       (.I0(eol_1_reg_110),
        .I1(ap_loop_init_int),
        .I2(eol_0_lcssa_reg_185),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF5557F7FF555)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I3(eol_1_reg_110),
        .I4(ap_loop_init_int),
        .I5(eol_0_lcssa_reg_185),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F8F8F880F000F00)) 
    \axi_data_V_14_fu_96[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I1(Q[0]),
        .I2(\axi_data_V_14_fu_96[23]_i_3_n_5 ),
        .I3(ap_done_reg1),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \axi_data_V_14_fu_96[23]_i_3 
       (.I0(ap_loop_init_int),
        .I1(eol_1_reg_110),
        .I2(Q[2]),
        .O(\axi_data_V_14_fu_96[23]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_V_14_fu_96[23]_i_4 
       (.I0(eol_0_lcssa_reg_185),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .O(\eol_0_lcssa_reg_185_reg[0] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_4_loc_fu_104[0]_i_1 
       (.I0(axi_last_2_lcssa_reg_174),
        .I1(\axi_last_V_4_loc_fu_104[0]_i_2_n_5 ),
        .I2(eol_1_reg_110),
        .I3(ap_done_reg1),
        .I4(Q[2]),
        .I5(axi_last_V_4_loc_fu_104),
        .O(\axi_last_2_lcssa_reg_174_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_last_V_4_loc_fu_104[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\axi_last_V_4_loc_fu_104[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCEAECCCCCCCCCCCC)) 
    \axi_last_V_4_reg_99[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(eol_1_reg_110),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_reg_185),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(\axi_last_V_4_reg_99_reg[0] ));
  LUT5 #(
    .INIT(32'hBAAABAFA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_0_lcssa_reg_185),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(eol_1_reg_110),
        .O(\ap_CS_fsm_reg[8] ));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    Q,
    brmerge_reg_715,
    p_reg_reg);
  output [23:0]P;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input brmerge_reg_715;
  input [7:0]p_reg_reg;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire brmerge_reg_715;
  wire [7:0]p_reg_reg;
  wire [15:0]q00;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41 bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .brmerge_reg_715(brmerge_reg_715),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18
   (P,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    Q,
    brmerge_reg_715,
    p_reg_reg);
  output [23:0]P;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input brmerge_reg_715;
  input [7:0]p_reg_reg;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire brmerge_reg_715;
  wire [7:0]p_reg_reg;
  wire [15:0]q00;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40 bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .brmerge_reg_715(brmerge_reg_715),
        .p_reg_reg_0(p_reg_reg),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19
   (P,
    FiltCoeff_ce0,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q00,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    ap_enable_reg_pp0_iter2,
    \PixArrayVal_val_V_32_reg_370_reg[7] ,
    p_reg_reg,
    brmerge_reg_715,
    p_reg_reg_0);
  output [23:0]P;
  output FiltCoeff_ce0;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]q00;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input ap_enable_reg_pp0_iter2;
  input \PixArrayVal_val_V_32_reg_370_reg[7] ;
  input [7:0]p_reg_reg;
  input brmerge_reg_715;
  input [7:0]p_reg_reg_0;

  wire [0:0]E;
  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire \PixArrayVal_val_V_32_reg_370_reg[7] ;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_715;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [15:0]q00;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U
       (.E(E),
        .FiltCoeff_ce0(FiltCoeff_ce0),
        .P(P),
        .\PixArrayVal_val_V_32_reg_370_reg[7] (\PixArrayVal_val_V_32_reg_370_reg[7] ),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_715(brmerge_reg_715),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q00(q00));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0
   (P,
    FiltCoeff_ce0,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q00,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    ap_enable_reg_pp0_iter2,
    \PixArrayVal_val_V_32_reg_370_reg[7] ,
    p_reg_reg_0,
    brmerge_reg_715,
    p_reg_reg_1);
  output [23:0]P;
  output FiltCoeff_ce0;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]q00;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input ap_enable_reg_pp0_iter2;
  input \PixArrayVal_val_V_32_reg_370_reg[7] ;
  input [7:0]p_reg_reg_0;
  input brmerge_reg_715;
  input [7:0]p_reg_reg_1;

  wire [0:0]E;
  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire \PixArrayVal_val_V_32_reg_370_reg[7] ;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4;
  wire brmerge_reg_715;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_ce0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hB888)) 
    p_reg_reg_i_1
       (.I0(E),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .O(FiltCoeff_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__6
       (.I0(p_reg_reg_0[7]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[7]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__6
       (.I0(p_reg_reg_0[6]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[6]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_0[5]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[5]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_0[4]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[4]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_0[3]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[3]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_0[2]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[2]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_0[1]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[1]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_0[0]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_1[0]),
        .O(ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_15
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\PixArrayVal_val_V_32_reg_370_reg[7] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_40
   (P,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    Q,
    brmerge_reg_715,
    p_reg_reg_0);
  output [23:0]P;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input brmerge_reg_715;
  input [7:0]p_reg_reg_0;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4;
  wire brmerge_reg_715;
  wire [7:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_ce0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__5
       (.I0(Q[7]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[7]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__5
       (.I0(Q[6]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[6]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__1
       (.I0(Q[5]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[5]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__0
       (.I0(Q[4]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[4]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(Q[3]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[3]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__0
       (.I0(Q[2]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[2]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__0
       (.I0(Q[1]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[1]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__0
       (.I0(Q[0]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[0]),
        .O(ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4[0]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_41
   (P,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_ce0,
    ap_clk,
    q00,
    Q,
    brmerge_reg_715,
    p_reg_reg_0);
  output [23:0]P;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_ce0;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input brmerge_reg_715;
  input [7:0]p_reg_reg_0;

  wire FiltCoeff_ce0;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_mux_PixArray_val_V_phi_fu_401_p4;
  wire brmerge_reg_715;
  wire [7:0]p_reg_reg_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_mux_PixArray_val_V_phi_fu_401_p4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_ce0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__4
       (.I0(Q[7]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[7]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(Q[6]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[6]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(Q[5]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[5]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(Q[4]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[4]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(Q[3]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[3]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(Q[2]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[2]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(Q[1]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[1]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(Q[0]),
        .I1(brmerge_reg_715),
        .I2(p_reg_reg_0[0]),
        .O(ap_phi_mux_PixArray_val_V_phi_fu_401_p4[0]));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_1_ce0,
    sum_18_reg_15820,
    ap_clk,
    p_reg_reg,
    Q,
    p_reg_reg_0);
  output [24:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_1_ce0;
  input sum_18_reg_15820;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [23:0]p_reg_reg_0;

  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire sum_18_reg_15820;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39 bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U
       (.E(E),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .sum_18_reg_15820(sum_18_reg_15820));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_1_ce0,
    sum_18_reg_15820,
    ap_clk,
    p_reg_reg,
    Q,
    p_reg_reg_0);
  output [24:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_1_ce0;
  input sum_18_reg_15820;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [23:0]p_reg_reg_0;

  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire sum_18_reg_15820;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38 bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U
       (.E(E),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .sum_18_reg_15820(sum_18_reg_15820));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21
   (P,
    E,
    FiltCoeff_1_ce0,
    sum_18_reg_15820,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_2,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter6,
    icmp_ln252_reg_1317_pp0_iter5_reg,
    ap_enable_reg_pp0_iter4);
  output [24:0]P;
  output [0:0]E;
  output FiltCoeff_1_ce0;
  output sum_18_reg_15820;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [23:0]p_reg_reg_0;
  input [1:0]p_reg_reg_1;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_2;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter6;
  input icmp_ln252_reg_1317_pp0_iter5_reg;
  input ap_enable_reg_pp0_iter4;

  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire OutputWriteEn_1_reg_720;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter5_reg;
  wire [15:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire [1:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire sum_18_reg_15820;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1 bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U
       (.E(E),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter5_reg(icmp_ln252_reg_1317_pp0_iter5_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .sum_18_reg_15820(sum_18_reg_15820));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1
   (P,
    E,
    FiltCoeff_1_ce0,
    sum_18_reg_15820,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_3,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter6,
    icmp_ln252_reg_1317_pp0_iter5_reg,
    ap_enable_reg_pp0_iter4);
  output [24:0]P;
  output [0:0]E;
  output FiltCoeff_1_ce0;
  output sum_18_reg_15820;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_3;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter6;
  input icmp_ln252_reg_1317_pp0_iter5_reg;
  input ap_enable_reg_pp0_iter4;

  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire OutputWriteEn_1_reg_720;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter5_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire sum_18_reg_15820;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_18_reg_15820),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__4
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(p_reg_reg_3),
        .O(E));
  LUT4 #(
    .INIT(16'hB888)) 
    p_reg_reg_i_2
       (.I0(E),
        .I1(p_reg_reg_2[1]),
        .I2(p_reg_reg_2[0]),
        .I3(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .O(FiltCoeff_1_ce0));
  LUT4 #(
    .INIT(16'h0040)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_3),
        .I1(OutputWriteEn_1_reg_720),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(icmp_ln252_reg_1317_pp0_iter5_reg),
        .O(sum_18_reg_15820));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_38
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_1_ce0,
    sum_18_reg_15820,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_1_ce0;
  input sum_18_reg_15820;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire sum_18_reg_15820;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_18_reg_15820),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_39
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    FiltCoeff_1_ce0,
    sum_18_reg_15820,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input FiltCoeff_1_ce0;
  input sum_18_reg_15820;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire sum_18_reg_15820;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1[23],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(FiltCoeff_1_ce0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_18_reg_15820),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg,
    sum_19_reg_16390,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg;
  input sum_19_reg_16390;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [24:0]p_reg_reg_1;

  wire [25:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire sum_19_reg_16390;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37 bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_19_reg_16390(sum_19_reg_16390));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg,
    sum_19_reg_16390,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg;
  input sum_19_reg_16390;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [24:0]p_reg_reg_1;

  wire [25:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire sum_19_reg_16390;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36 bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_19_reg_16390(sum_19_reg_16390));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23
   (P,
    \ap_CS_fsm_reg[1] ,
    sum_19_reg_16390,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter6,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter8,
    icmp_ln252_reg_1317_pp0_iter7_reg);
  output [25:0]P;
  output \ap_CS_fsm_reg[1] ;
  output sum_19_reg_16390;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]Q;
  input [24:0]p_reg_reg_0;
  input [1:0]p_reg_reg_1;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_2;
  input ap_enable_reg_pp0_iter6;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter8;
  input icmp_ln252_reg_1317_pp0_iter7_reg;

  wire OutputWriteEn_1_reg_720;
  wire [25:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter8;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter7_reg;
  wire [15:0]p_reg_reg;
  wire [24:0]p_reg_reg_0;
  wire [1:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire sum_19_reg_16390;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2 bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U
       (.OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter7_reg(icmp_ln252_reg_1317_pp0_iter7_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .sum_19_reg_16390(sum_19_reg_16390));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2
   (P,
    \ap_CS_fsm_reg[1] ,
    sum_19_reg_16390,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter6,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter8,
    icmp_ln252_reg_1317_pp0_iter7_reg);
  output [25:0]P;
  output \ap_CS_fsm_reg[1] ;
  output sum_19_reg_16390;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]Q;
  input [24:0]p_reg_reg_1;
  input [1:0]p_reg_reg_2;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_3;
  input ap_enable_reg_pp0_iter6;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter8;
  input icmp_ln252_reg_1317_pp0_iter7_reg;

  wire OutputWriteEn_1_reg_720;
  wire [25:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter8;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter7_reg;
  wire [15:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire sum_19_reg_16390;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_19_reg_16390),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F880088)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_2[0]),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_2[1]),
        .I4(ap_enable_reg_pp0_iter6),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h0040)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_3),
        .I1(OutputWriteEn_1_reg_720),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(icmp_ln252_reg_1317_pp0_iter7_reg),
        .O(sum_19_reg_16390));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_36
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_19_reg_16390,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_19_reg_16390;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [24:0]p_reg_reg_2;

  wire [25:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [24:0]p_reg_reg_2;
  wire sum_19_reg_16390;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_19_reg_16390),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_37
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_19_reg_16390,
    ap_clk,
    p_reg_reg_1,
    Q,
    p_reg_reg_2);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_19_reg_16390;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]Q;
  input [24:0]p_reg_reg_2;

  wire [25:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [24:0]p_reg_reg_2;
  wire sum_19_reg_16390;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2[24],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_19_reg_16390),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg,
    sum_20_reg_16960,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg;
  input sum_20_reg_16960;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire [25:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire sum_20_reg_16960;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35 bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_20_reg_16960(sum_20_reg_16960));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg,
    sum_20_reg_16960,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg;
  input sum_20_reg_16960;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire [25:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire sum_20_reg_16960;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34 bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_20_reg_16960(sum_20_reg_16960));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25
   (P,
    \ap_CS_fsm_reg[1] ,
    sum_20_reg_16960,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    A,
    p_reg_reg_0,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter8,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter10,
    icmp_ln252_reg_1317_pp0_iter9_reg);
  output [25:0]P;
  output \ap_CS_fsm_reg[1] ;
  output sum_20_reg_16960;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]A;
  input [25:0]p_reg_reg_0;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_1;
  input ap_enable_reg_pp0_iter8;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter10;
  input icmp_ln252_reg_1317_pp0_iter9_reg;

  wire [7:0]A;
  wire OutputWriteEn_1_reg_720;
  wire [25:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter8;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter9_reg;
  wire [15:0]p_reg_reg;
  wire [25:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire sum_20_reg_16960;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3 bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U
       (.A(A),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter9_reg(icmp_ln252_reg_1317_pp0_iter9_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_20_reg_16960(sum_20_reg_16960));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3
   (P,
    \ap_CS_fsm_reg[1] ,
    sum_20_reg_16960,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter8,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter10,
    icmp_ln252_reg_1317_pp0_iter9_reg);
  output [25:0]P;
  output \ap_CS_fsm_reg[1] ;
  output sum_20_reg_16960;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_2;
  input ap_enable_reg_pp0_iter8;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter10;
  input icmp_ln252_reg_1317_pp0_iter9_reg;

  wire [7:0]A;
  wire OutputWriteEn_1_reg_720;
  wire [25:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter8;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter9_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire sum_20_reg_16960;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_20_reg_16960),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F880088)) 
    p_reg_reg_i_1__2
       (.I0(Q[0]),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .I2(p_reg_reg_2),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter8),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h0040)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_2),
        .I1(OutputWriteEn_1_reg_720),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(icmp_ln252_reg_1317_pp0_iter9_reg),
        .O(sum_20_reg_16960));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_34
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_20_reg_16960,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_20_reg_16960;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire [25:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire sum_20_reg_16960;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_20_reg_16960),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_35
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_20_reg_16960,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [25:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_20_reg_16960;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire [25:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire sum_20_reg_16960;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_20_reg_16960),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg,
    sum_21_reg_17380,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [26:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg;
  input sum_21_reg_17380;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire [26:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire sum_21_reg_17380;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33 bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_21_reg_17380(sum_21_reg_17380));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg,
    sum_21_reg_17380,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1);
  output [26:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg;
  input sum_21_reg_17380;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;

  wire [7:0]A;
  wire [26:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire sum_21_reg_17380;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32 bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_21_reg_17380(sum_21_reg_17380));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27
   (P,
    \ap_CS_fsm_reg[1] ,
    sum_21_reg_17380,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    A,
    p_reg_reg_0,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter10,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter12,
    icmp_ln252_reg_1317_pp0_iter11_reg);
  output [26:0]P;
  output \ap_CS_fsm_reg[1] ;
  output sum_21_reg_17380;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]A;
  input [25:0]p_reg_reg_0;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_1;
  input ap_enable_reg_pp0_iter10;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter12;
  input icmp_ln252_reg_1317_pp0_iter11_reg;

  wire [7:0]A;
  wire OutputWriteEn_1_reg_720;
  wire [26:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter12;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter11_reg;
  wire [15:0]p_reg_reg;
  wire [25:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire sum_21_reg_17380;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4 bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U
       (.A(A),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter11_reg(icmp_ln252_reg_1317_pp0_iter11_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_21_reg_17380(sum_21_reg_17380));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4
   (P,
    \ap_CS_fsm_reg[1] ,
    sum_21_reg_17380,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter10,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter12,
    icmp_ln252_reg_1317_pp0_iter11_reg);
  output [26:0]P;
  output \ap_CS_fsm_reg[1] ;
  output sum_21_reg_17380;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [25:0]p_reg_reg_1;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input p_reg_reg_2;
  input ap_enable_reg_pp0_iter10;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter12;
  input icmp_ln252_reg_1317_pp0_iter11_reg;

  wire [7:0]A;
  wire OutputWriteEn_1_reg_720;
  wire [26:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter12;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317_pp0_iter11_reg;
  wire [15:0]p_reg_reg_0;
  wire [25:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire sum_21_reg_17380;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1[25],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_21_reg_17380),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F880088)) 
    p_reg_reg_i_1__1
       (.I0(Q[0]),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .I2(p_reg_reg_2),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter10),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h0040)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_2),
        .I1(OutputWriteEn_1_reg_720),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(icmp_ln252_reg_1317_pp0_iter11_reg),
        .O(sum_21_reg_17380));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_32
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_21_reg_17380,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [26:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_21_reg_17380;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire [26:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire sum_21_reg_17380;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_21_reg_17380),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_33
   (P,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_21_reg_17380,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2);
  output [26:0]P;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_21_reg_17380;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [25:0]p_reg_reg_2;

  wire [7:0]A;
  wire [26:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [25:0]p_reg_reg_2;
  wire sum_21_reg_17380;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2[25],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_21_reg_17380),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1
   (P,
    p_reg_reg,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_22_reg_17900,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    \icmp_ln352_reg_1816_reg[0] );
  output [14:0]P;
  output p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_22_reg_17900;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [26:0]p_reg_reg_2;
  input \icmp_ln352_reg_1816_reg[0] ;

  wire [7:0]A;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \icmp_ln352_reg_1816_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [26:0]p_reg_reg_2;
  wire sum_22_reg_17900;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31 bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln352_reg_1816_reg[0] (\icmp_ln352_reg_1816_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .sum_22_reg_17900(sum_22_reg_17900));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28
   (P,
    p_reg_reg,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_0,
    sum_22_reg_17900,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    \icmp_ln352_1_reg_1832_reg[0] );
  output [14:0]P;
  output p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_0;
  input sum_22_reg_17900;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [26:0]p_reg_reg_2;
  input \icmp_ln352_1_reg_1832_reg[0] ;

  wire [7:0]A;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \icmp_ln352_1_reg_1832_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [26:0]p_reg_reg_2;
  wire sum_22_reg_17900;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30 bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln352_1_reg_1832_reg[0] (\icmp_ln352_1_reg_1832_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .sum_22_reg_17900(sum_22_reg_17900));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29
   (P,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter12_reg,
    sum_22_reg_17900,
    ap_enable_reg_pp0_iter17_reg,
    p_reg_reg,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter12,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    ap_enable_reg_pp0_iter14,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter17,
    OutYUV_full_n,
    ap_enable_reg_pp0_iter1,
    SrcYUV_empty_n,
    icmp_ln252_reg_1317,
    brmerge_reg_715,
    cmp119_reg_730,
    \icmp_ln352_2_reg_1848_reg[0] );
  output [14:0]P;
  output ap_block_pp0_stage0_subdone;
  output ap_enable_reg_pp0_iter12_reg;
  output sum_22_reg_17900;
  output ap_enable_reg_pp0_iter17_reg;
  output p_reg_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]A;
  input [26:0]p_reg_reg_1;
  input ap_enable_reg_pp0_iter12;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input ap_enable_reg_pp0_iter14;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter17;
  input OutYUV_full_n;
  input ap_enable_reg_pp0_iter1;
  input SrcYUV_empty_n;
  input icmp_ln252_reg_1317;
  input brmerge_reg_715;
  input cmp119_reg_730;
  input \icmp_ln352_2_reg_1848_reg[0] ;

  wire [7:0]A;
  wire OutYUV_full_n;
  wire OutputWriteEn_1_reg_720;
  wire [14:0]P;
  wire [1:0]Q;
  wire SrcYUV_empty_n;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter17_reg;
  wire brmerge_reg_715;
  wire cmp119_reg_730;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317;
  wire \icmp_ln352_2_reg_1848_reg[0] ;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [26:0]p_reg_reg_1;
  wire sum_22_reg_17900;

  bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5 bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U
       (.A(A),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P(P),
        .Q(Q),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter17_reg(ap_block_pp0_stage0_subdone),
        .ap_enable_reg_pp0_iter17_reg_0(ap_enable_reg_pp0_iter17_reg),
        .brmerge_reg_715(brmerge_reg_715),
        .cmp119_reg_730(cmp119_reg_730),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317(icmp_ln252_reg_1317),
        .\icmp_ln352_2_reg_1848_reg[0] (\icmp_ln352_2_reg_1848_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .sum_22_reg_17900(sum_22_reg_17900));
endmodule

module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5
   (P,
    ap_enable_reg_pp0_iter17_reg,
    ap_enable_reg_pp0_iter12_reg,
    sum_22_reg_17900,
    ap_enable_reg_pp0_iter17_reg_0,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    A,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter12,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    ap_enable_reg_pp0_iter14,
    OutputWriteEn_1_reg_720,
    ap_enable_reg_pp0_iter17,
    OutYUV_full_n,
    ap_enable_reg_pp0_iter1,
    SrcYUV_empty_n,
    icmp_ln252_reg_1317,
    brmerge_reg_715,
    cmp119_reg_730,
    \icmp_ln352_2_reg_1848_reg[0] );
  output [14:0]P;
  output ap_enable_reg_pp0_iter17_reg;
  output ap_enable_reg_pp0_iter12_reg;
  output sum_22_reg_17900;
  output ap_enable_reg_pp0_iter17_reg_0;
  output p_reg_reg_0;
  input ap_clk;
  input [15:0]p_reg_reg_1;
  input [7:0]A;
  input [26:0]p_reg_reg_2;
  input ap_enable_reg_pp0_iter12;
  input [1:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input ap_enable_reg_pp0_iter14;
  input OutputWriteEn_1_reg_720;
  input ap_enable_reg_pp0_iter17;
  input OutYUV_full_n;
  input ap_enable_reg_pp0_iter1;
  input SrcYUV_empty_n;
  input icmp_ln252_reg_1317;
  input brmerge_reg_715;
  input cmp119_reg_730;
  input \icmp_ln352_2_reg_1848_reg[0] ;

  wire [7:0]A;
  wire OutYUV_full_n;
  wire OutputWriteEn_1_reg_720;
  wire [14:0]P;
  wire [1:0]Q;
  wire SrcYUV_empty_n;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter17_reg;
  wire ap_enable_reg_pp0_iter17_reg_0;
  wire brmerge_reg_715;
  wire cmp119_reg_730;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire icmp_ln252_reg_1317;
  wire \icmp_ln352_2_reg_1848_reg[0] ;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [26:0]p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_99;
  wire ram_reg_0_i_17_n_5;
  wire sum_22_reg_17900;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln252_reg_1317[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter17_reg_0),
        .O(ap_enable_reg_pp0_iter17_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln352_2_reg_1848[0]_i_1 
       (.I0(\icmp_ln352_2_reg_1848_reg[0] ),
        .I1(P[14]),
        .O(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2[26],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter17_reg),
        .CEA2(ap_enable_reg_pp0_iter17_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter12_reg),
        .CEB2(ap_enable_reg_pp0_iter17_reg),
        .CEC(sum_22_reg_17900),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter17_reg),
        .CEP(ap_enable_reg_pp0_iter17_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2F202020)) 
    p_reg_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(ap_enable_reg_pp0_iter17_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .O(ap_enable_reg_pp0_iter12_reg));
  LUT3 #(
    .INIT(8'h20)) 
    p_reg_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(ap_enable_reg_pp0_iter17_reg_0),
        .I2(OutputWriteEn_1_reg_720),
        .O(sum_22_reg_17900));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_0_i_16
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(OutputWriteEn_1_reg_720),
        .I2(OutYUV_full_n),
        .I3(ram_reg_0_i_17_n_5),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(SrcYUV_empty_n),
        .O(ap_enable_reg_pp0_iter17_reg_0));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_0_i_17
       (.I0(icmp_ln252_reg_1317),
        .I1(brmerge_reg_715),
        .I2(cmp119_reg_730),
        .O(ram_reg_0_i_17_n_5));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_30
   (P,
    p_reg_reg_0,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_1,
    sum_22_reg_17900,
    ap_clk,
    p_reg_reg_2,
    A,
    p_reg_reg_3,
    \icmp_ln352_1_reg_1832_reg[0] );
  output [14:0]P;
  output p_reg_reg_0;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_1;
  input sum_22_reg_17900;
  input ap_clk;
  input [15:0]p_reg_reg_2;
  input [7:0]A;
  input [26:0]p_reg_reg_3;
  input \icmp_ln352_1_reg_1832_reg[0] ;

  wire [7:0]A;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \icmp_ln352_1_reg_1832_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [26:0]p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_99;
  wire sum_22_reg_17900;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln352_1_reg_1832[0]_i_1 
       (.I0(\icmp_ln352_1_reg_1832_reg[0] ),
        .I1(P[14]),
        .O(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[15],p_reg_reg_2[15],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_22_reg_17900),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5" *) 
module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_31
   (P,
    p_reg_reg_0,
    ap_block_pp0_stage0_subdone,
    p_reg_reg_1,
    sum_22_reg_17900,
    ap_clk,
    p_reg_reg_2,
    A,
    p_reg_reg_3,
    \icmp_ln352_reg_1816_reg[0] );
  output [14:0]P;
  output p_reg_reg_0;
  input ap_block_pp0_stage0_subdone;
  input p_reg_reg_1;
  input sum_22_reg_17900;
  input ap_clk;
  input [15:0]p_reg_reg_2;
  input [7:0]A;
  input [26:0]p_reg_reg_3;
  input \icmp_ln352_reg_1816_reg[0] ;

  wire [7:0]A;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \icmp_ln352_reg_1816_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [26:0]p_reg_reg_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_99;
  wire sum_22_reg_17900;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln352_reg_1816[0]_i_2 
       (.I0(\icmp_ln352_reg_1816_reg[0] ),
        .I1(P[14]),
        .O(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_2[15],p_reg_reg_2[15],p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3[26],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(sum_22_reg_17900),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_3a92_vsc_0_reg_unsigned_short_s
   (Q,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_reg_unsigned_short_s" *) 
module bd_3a92_vsc_0_reg_unsigned_short_s_44
   (D,
    Q,
    \cmp20244_reg_227_reg[0] ,
    \cmp20244_reg_227_reg[0]_0 ,
    \cmp20244_reg_227_reg[0]_1 ,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [11:0]D;
  output [10:0]Q;
  output \cmp20244_reg_227_reg[0] ;
  input \cmp20244_reg_227_reg[0]_0 ;
  input [0:0]\cmp20244_reg_227_reg[0]_1 ;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [11:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire \cmp20244_reg_227[0]_i_2_n_5 ;
  wire \cmp20244_reg_227_reg[0] ;
  wire \cmp20244_reg_227_reg[0]_0 ;
  wire [0:0]\cmp20244_reg_227_reg[0]_1 ;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire \sub_reg_222[11]_i_2_n_5 ;

  LUT3 #(
    .INIT(8'h3A)) 
    \cmp20244_reg_227[0]_i_1 
       (.I0(\cmp20244_reg_227_reg[0]_0 ),
        .I1(\cmp20244_reg_227[0]_i_2_n_5 ),
        .I2(\cmp20244_reg_227_reg[0]_1 ),
        .O(\cmp20244_reg_227_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp20244_reg_227[0]_i_2 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\sub_reg_222[11]_i_2_n_5 ),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\cmp20244_reg_227[0]_i_2_n_5 ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_222[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_222[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\sub_reg_222[11]_i_2_n_5 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_reg_222[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\sub_reg_222[11]_i_2_n_5 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_reg_222[11]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\sub_reg_222[11]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_222[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_222[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_222[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_222[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_222[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_222[6]_i_1 
       (.I0(\sub_reg_222[11]_i_2_n_5 ),
        .I1(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_222[7]_i_1 
       (.I0(Q[6]),
        .I1(\sub_reg_222[11]_i_2_n_5 ),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_222[8]_i_1 
       (.I0(Q[7]),
        .I1(\sub_reg_222[11]_i_2_n_5 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_222[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\sub_reg_222[11]_i_2_n_5 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_reg_unsigned_short_s" *) 
module bd_3a92_vsc_0_reg_unsigned_short_s_54
   (Q,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_reg_unsigned_short_s" *) 
module bd_3a92_vsc_0_reg_unsigned_short_s_55
   (\ap_CS_fsm_reg[3] ,
    \d_read_reg_22_reg[10]_0 ,
    Q,
    \cmp8748_reg_421_reg[0] ,
    \d_read_reg_22_reg[10]_1 ,
    ap_clk);
  output \ap_CS_fsm_reg[3] ;
  output [10:0]\d_read_reg_22_reg[10]_0 ;
  input [0:0]Q;
  input \cmp8748_reg_421_reg[0] ;
  input [10:0]\d_read_reg_22_reg[10]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire \cmp8748_reg_421[0]_i_2_n_5 ;
  wire \cmp8748_reg_421[0]_i_3_n_5 ;
  wire \cmp8748_reg_421[0]_i_4_n_5 ;
  wire \cmp8748_reg_421_reg[0] ;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire [10:0]\d_read_reg_22_reg[10]_1 ;

  LUT5 #(
    .INIT(32'h444F4444)) 
    \cmp8748_reg_421[0]_i_1 
       (.I0(Q),
        .I1(\cmp8748_reg_421_reg[0] ),
        .I2(\cmp8748_reg_421[0]_i_2_n_5 ),
        .I3(\cmp8748_reg_421[0]_i_3_n_5 ),
        .I4(\cmp8748_reg_421[0]_i_4_n_5 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmp8748_reg_421[0]_i_2 
       (.I0(\d_read_reg_22_reg[10]_0 [10]),
        .I1(\d_read_reg_22_reg[10]_0 [4]),
        .I2(Q),
        .I3(\d_read_reg_22_reg[10]_0 [0]),
        .O(\cmp8748_reg_421[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp8748_reg_421[0]_i_3 
       (.I0(\d_read_reg_22_reg[10]_0 [7]),
        .I1(\d_read_reg_22_reg[10]_0 [6]),
        .I2(\d_read_reg_22_reg[10]_0 [1]),
        .I3(\d_read_reg_22_reg[10]_0 [5]),
        .O(\cmp8748_reg_421[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp8748_reg_421[0]_i_4 
       (.I0(\d_read_reg_22_reg[10]_0 [9]),
        .I1(\d_read_reg_22_reg[10]_0 [2]),
        .I2(\d_read_reg_22_reg[10]_0 [8]),
        .I3(\d_read_reg_22_reg[10]_0 [3]),
        .O(\cmp8748_reg_421[0]_i_4_n_5 ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [0]),
        .Q(\d_read_reg_22_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [10]),
        .Q(\d_read_reg_22_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [1]),
        .Q(\d_read_reg_22_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [2]),
        .Q(\d_read_reg_22_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [3]),
        .Q(\d_read_reg_22_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [4]),
        .Q(\d_read_reg_22_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [5]),
        .Q(\d_read_reg_22_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [6]),
        .Q(\d_read_reg_22_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [7]),
        .Q(\d_read_reg_22_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [8]),
        .Q(\d_read_reg_22_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[10]_1 [9]),
        .Q(\d_read_reg_22_reg[10]_0 [9]),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    D,
    \ap_CS_fsm_reg[5]_1 ,
    \ColorMode_read_reg_207_reg[0] ,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    Q,
    m_axis_video_TREADY,
    MultiPixStream2AXIvideo_U0_ap_start,
    \mOutPtr_reg[0] ,
    CO,
    MultiPixStream2AXIvideo_U0_ColorMode_read,
    \B_V_data_1_payload_A_reg[23]_0 ,
    \B_V_data_1_payload_A_reg[23]_1 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ColorMode_read_reg_207_reg[0] ;
  output [23:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input [2:0]Q;
  input m_axis_video_TREADY;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \mOutPtr_reg[0] ;
  input [0:0]CO;
  input MultiPixStream2AXIvideo_U0_ColorMode_read;
  input [7:0]\B_V_data_1_payload_A_reg[23]_0 ;
  input [23:0]\B_V_data_1_payload_A_reg[23]_1 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_1 ;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]CO;
  wire \ColorMode_read_reg_207_reg[0] ;
  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4_n_5 ;
  wire ap_rst_n_inv;
  wire \mOutPtr_reg[0] ;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_1 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_1 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4_n_5 ),
        .O(\ColorMode_read_reg_207_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .O(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    internal_empty_n_i_3
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h66A6A6A6AAAAAAAA)) 
    \mOutPtr[0]_i_2 
       (.I0(\mOutPtr_reg[0] ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(m_axis_video_TREADY),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h5DDD)) 
    \mOutPtr[2]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_regslice_both" *) 
module bd_3a92_vsc_0_regslice_both_56
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    \axi_data_V_14_fu_96_reg[23] ,
    D,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
    Q,
    \B_V_data_1_state_reg[0]_0 ,
    s_axis_video_TVALID,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    \axi_data_V_fu_98_reg[23] ,
    \axi_data_V_fu_98_reg[0] ,
    \axi_data_V_14_fu_96_reg[23]_0 ,
    \axi_data_V_14_fu_96_reg[0] ,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output [23:0]\axi_data_V_14_fu_96_reg[23] ;
  output [23:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  input [2:0]Q;
  input \B_V_data_1_state_reg[0]_0 ;
  input s_axis_video_TVALID;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input [23:0]\axi_data_V_fu_98_reg[23] ;
  input \axi_data_V_fu_98_reg[0] ;
  input [23:0]\axi_data_V_14_fu_96_reg[23]_0 ;
  input \axi_data_V_14_fu_96_reg[0] ;
  input B_V_data_1_sel_rd_reg_0;
  input [23:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_rd_i_2_n_5;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [23:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \axi_data_V_14_fu_96_reg[0] ;
  wire [23:0]\axi_data_V_14_fu_96_reg[23] ;
  wire [23:0]\axi_data_V_14_fu_96_reg[23]_0 ;
  wire \axi_data_V_fu_98_reg[0] ;
  wire [23:0]\axi_data_V_fu_98_reg[23] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00D1FFD1FF2E002E)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(B_V_data_1_sel_rd_i_2_n_5),
        .I1(Q[1]),
        .I2(B_V_data_1_sel_rd_reg_0),
        .I3(Q[2]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    B_V_data_1_sel_rd_i_2
       (.I0(Q[0]),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .O(B_V_data_1_sel_rd_i_2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8F8D8D8D8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I4(Q[2]),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hDFD5FFFFDFD5DFD5)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(s_axis_video_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[0]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [0]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[10]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [10]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[11]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [11]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[12]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [12]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[13]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [13]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[14]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [14]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[15]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [15]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[16]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [16]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[17]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [17]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[18]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [18]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[19]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [19]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[1]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [1]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[20]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [20]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[21]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [21]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[22]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [22]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[23]_i_2 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [23]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[2]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [2]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[3]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [3]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[4]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [4]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[5]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [5]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[6]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [6]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[7]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [7]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[8]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [8]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_14_fu_96[9]_i_1 
       (.I0(\axi_data_V_14_fu_96_reg[23]_0 [9]),
        .I1(\axi_data_V_14_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[0]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [0]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .O(\axi_data_V_14_fu_96_reg[23] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[10]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [10]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .O(\axi_data_V_14_fu_96_reg[23] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[11]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [11]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .O(\axi_data_V_14_fu_96_reg[23] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[12]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [12]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .O(\axi_data_V_14_fu_96_reg[23] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[13]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [13]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .O(\axi_data_V_14_fu_96_reg[23] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[14]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [14]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .O(\axi_data_V_14_fu_96_reg[23] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[15]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [15]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .O(\axi_data_V_14_fu_96_reg[23] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[16]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [16]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .O(\axi_data_V_14_fu_96_reg[23] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[17]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [17]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .O(\axi_data_V_14_fu_96_reg[23] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[18]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [18]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .O(\axi_data_V_14_fu_96_reg[23] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[19]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [19]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .O(\axi_data_V_14_fu_96_reg[23] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[1]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [1]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .O(\axi_data_V_14_fu_96_reg[23] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[20]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [20]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .O(\axi_data_V_14_fu_96_reg[23] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[21]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [21]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .O(\axi_data_V_14_fu_96_reg[23] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[22]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [22]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .O(\axi_data_V_14_fu_96_reg[23] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[23]_i_2 
       (.I0(\axi_data_V_fu_98_reg[23] [23]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .O(\axi_data_V_14_fu_96_reg[23] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[2]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [2]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .O(\axi_data_V_14_fu_96_reg[23] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[3]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [3]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .O(\axi_data_V_14_fu_96_reg[23] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[4]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [4]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .O(\axi_data_V_14_fu_96_reg[23] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[5]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [5]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .O(\axi_data_V_14_fu_96_reg[23] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[6]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [6]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .O(\axi_data_V_14_fu_96_reg[23] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[7]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [7]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .O(\axi_data_V_14_fu_96_reg[23] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[8]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [8]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .O(\axi_data_V_14_fu_96_reg[23] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_fu_98[9]_i_1 
       (.I0(\axi_data_V_fu_98_reg[23] [9]),
        .I1(\axi_data_V_fu_98_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .O(\axi_data_V_14_fu_96_reg[23] [9]));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_regslice_both" *) 
module bd_3a92_vsc_0_regslice_both__parameterized1
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    m_axis_video_TLAST,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    tmp_last_V_reg_386_pp0_iter1_reg,
    m_axis_video_TREADY);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input tmp_last_V_reg_386_pp0_iter1_reg;
  input m_axis_video_TREADY;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire tmp_last_V_reg_386_pp0_iter1_reg;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(tmp_last_V_reg_386_pp0_iter1_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(tmp_last_V_reg_386_pp0_iter1_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_regslice_both" *) 
module bd_3a92_vsc_0_regslice_both__parameterized1_45
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    m_axis_video_TUSER,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    \B_V_data_1_payload_A_reg[0]_0 ,
    m_axis_video_TREADY);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input m_axis_video_TREADY;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_regslice_both" *) 
module bd_3a92_vsc_0_regslice_both__parameterized1_57
   (\axi_last_V_2_reg_154_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
    Q,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    axi_last_V_2_reg_154,
    \axi_last_V_fu_102_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out,
    s_axis_video_TLAST);
  output \axi_last_V_2_reg_154_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  input [0:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input axi_last_V_2_reg_154;
  input \axi_last_V_fu_102_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out;
  input [0:0]s_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_2_reg_154;
  wire \axi_last_V_2_reg_154_reg[0] ;
  wire \axi_last_V_fu_102_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h757F8A80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I2(Q),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8F8D8D8D8F8F8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I4(Q),
        .I5(B_V_data_1_sel_rd_reg_0),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hDFD5FFFFDFD5DFD5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I2(Q),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(s_axis_video_TVALID),
        .I5(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_4_reg_99[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_fu_102[0]_i_1 
       (.I0(axi_last_V_2_reg_154),
        .I1(\axi_last_V_fu_102_reg[0] ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_V_2_reg_154_reg[0] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_48[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_axi_last_V_out),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_regslice_both" *) 
module bd_3a92_vsc_0_regslice_both__parameterized1_58
   (D,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg,
    ap_done_cache,
    HwReg_ColorMode_channel_empty_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output [1:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  input ap_done_cache;
  input HwReg_ColorMode_channel_empty_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [1:0]D;
  wire HwReg_ColorMode_channel_empty_n;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_rst_n_inv;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY;
  wire \grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h757F8A80)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I2(Q[3]),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8F8D8D8D8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I4(Q[3]),
        .I5(B_V_data_1_sel_rd_reg_0),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hDFD5FFFFDFD5DFD5)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246_s_axis_video_TREADY),
        .I2(Q[3]),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(s_axis_video_TVALID),
        .I5(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(\grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(HwReg_ColorMode_channel_empty_n),
        .I1(Q[2]),
        .I2(\grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .O(\grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197/ap_done_reg1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ap_done_cache_i_1
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBABFAAAAFFFFAAAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197_ap_start_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

module bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0
   (start_for_AXIvideo2MultiPixStream_U0_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    Q,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output start_for_AXIvideo2MultiPixStream_U0_full_n;
  output AXIvideo2MultiPixStream_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]Q;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__5_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_5;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(internal_empty_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_5),
        .Q(AXIvideo2MultiPixStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_5),
        .Q(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(AXIvideo2MultiPixStream_U0_ap_start),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(AXIvideo2MultiPixStream_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_idle,
    internal_full_n_reg_0,
    D,
    ap_clk,
    Q,
    int_ap_idle_reg,
    AXIvideo2MultiPixStream_U0_ap_start,
    int_ap_idle_reg_0,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    shiftReg_ce,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output ap_idle;
  output internal_full_n_reg_0;
  output [0:0]D;
  input ap_clk;
  input [0:0]Q;
  input int_ap_idle_reg;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[2]_1 ;
  input shiftReg_ce;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [0:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire internal_empty_n_i_1__12_n_5;
  wire internal_empty_n_i_2_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_5;
  wire internal_full_n_i_2__3_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire shiftReg_ce;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'h8B)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(shiftReg_ce),
        .O(D));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_ap_idle_i_1
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(int_ap_idle_reg),
        .I3(AXIvideo2MultiPixStream_U0_ap_start),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(int_ap_idle_reg_0),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2_n_5),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDFFD5DDD5DD)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(internal_full_n_i_2__3_n_5),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg[2]_1 ),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(internal_full_n_i_1__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFE7F7F80018080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "12" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module bd_3a92_vsc_0_v_vscaler
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [11:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [11:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write;
  wire [23:0]AXIvideo2MultiPixStream_U0_SrcYUV_din;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_n_15;
  wire AXIvideo2MultiPixStream_U0_n_16;
  wire AXIvideo2MultiPixStream_U0_n_18;
  wire AXIvideo2MultiPixStream_U0_n_19;
  wire AXIvideo2MultiPixStream_U0_n_6;
  wire AXIvideo2MultiPixStream_U0_n_7;
  wire AXIvideo2MultiPixStream_U0_n_8;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [0:0]Block_entry4_proc_U0_ColorMode_vcr_din;
  wire Block_entry4_proc_U0_n_7;
  wire CTRL_s_axi_U_n_44;
  wire CTRL_s_axi_U_n_46;
  wire CTRL_s_axi_U_n_47;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_91;
  wire [7:0]ColorMode;
  wire ColorMode_vcr_channel_U_n_8;
  wire [7:0]ColorMode_vcr_channel_dout;
  wire ColorMode_vcr_channel_empty_n;
  wire ColorMode_vcr_channel_full_n;
  wire [10:0]HeightIn;
  wire [10:0]HeightOut;
  wire HwReg_ColorMode_channel_U_n_10;
  wire HwReg_ColorMode_channel_U_n_9;
  wire HwReg_ColorMode_channel_empty_n;
  wire HwReg_ColorMode_channel_full_n;
  wire [10:0]HwReg_HeightIn_c12_channel_dout;
  wire HwReg_HeightIn_c12_channel_empty_n;
  wire HwReg_HeightIn_c12_channel_full_n;
  wire [10:0]HwReg_HeightIn_c_dout;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightIn_c_full_n;
  wire HwReg_HeightOut_c15_channel_U_n_21;
  wire HwReg_HeightOut_c15_channel_U_n_7;
  wire HwReg_HeightOut_c15_channel_U_n_9;
  wire [10:0]HwReg_HeightOut_c15_channel_dout;
  wire HwReg_HeightOut_c15_channel_empty_n;
  wire HwReg_HeightOut_c_U_n_7;
  wire [10:0]HwReg_HeightOut_c_dout;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_channel_U_n_6;
  wire [31:0]HwReg_LineRate_channel_dout;
  wire HwReg_LineRate_channel_empty_n;
  wire HwReg_Width_c13_U_n_7;
  wire [10:0]HwReg_Width_c13_dout;
  wire HwReg_Width_c13_empty_n;
  wire HwReg_Width_c13_full_n;
  wire [10:0]HwReg_Width_c14_channel_dout;
  wire HwReg_Width_c14_channel_empty_n;
  wire HwReg_Width_c14_channel_full_n;
  wire HwReg_Width_c_U_n_7;
  wire [10:0]HwReg_Width_c_dout;
  wire HwReg_Width_c_empty_n;
  wire HwReg_Width_c_full_n;
  wire [31:0]LineRate;
  wire MultiPixStream2AXIvideo_U0_ColorMode_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_10;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_13;
  wire MultiPixStream2AXIvideo_U0_n_14;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_5;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire OutYUV_U_n_10;
  wire OutYUV_U_n_11;
  wire OutYUV_U_n_12;
  wire OutYUV_U_n_13;
  wire OutYUV_U_n_14;
  wire OutYUV_U_n_7;
  wire OutYUV_U_n_8;
  wire OutYUV_U_n_9;
  wire [23:0]OutYUV_dout;
  wire OutYUV_empty_n;
  wire OutYUV_full_n;
  wire SrcYUV_U_n_8;
  wire [23:0]SrcYUV_dout;
  wire SrcYUV_empty_n;
  wire SrcYUV_full_n;
  wire [10:0]Width;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_2;
  wire ap_CS_fsm_state1_4;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5;
  wire internal_empty_n4_out;
  wire interrupt;
  wire [0:0]mOutPtr;
  wire [1:0]mOutPtr_0;
  wire [0:0]mOutPtr_reg;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_3;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_8;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [15:0]vfltCoeff_q0;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  wire [23:0]vscale_core_polyphase_U0_OutYUV_din;
  wire vscale_core_polyphase_U0_n_16;
  wire vscale_core_polyphase_U0_n_18;
  wire vscale_core_polyphase_U0_n_19;
  wire vscale_core_polyphase_U0_n_21;
  wire vscale_core_polyphase_U0_n_22;
  wire [8:1]vscale_core_polyphase_U0_vfltCoeff_address0;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_3a92_vsc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .\B_V_data_1_state_reg[0] (AXIvideo2MultiPixStream_U0_n_16),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .D(HwReg_Width_c14_channel_dout),
        .E(AXIvideo2MultiPixStream_U0_n_9),
        .\Height_read_reg_403_reg[10]_0 (HwReg_HeightIn_c12_channel_dout),
        .HwReg_ColorMode_channel_empty_n(HwReg_ColorMode_channel_empty_n),
        .HwReg_HeightIn_c12_channel_empty_n(HwReg_HeightIn_c12_channel_empty_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .HwReg_Width_c13_full_n(HwReg_Width_c13_full_n),
        .HwReg_Width_c14_channel_empty_n(HwReg_Width_c14_channel_empty_n),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .SrcYUV_full_n(SrcYUV_full_n),
        .\ap_CS_fsm_reg[0]_0 (HwReg_Width_c13_U_n_7),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2MultiPixStream_U0_n_18),
        .\ap_CS_fsm_reg[6]_0 (AXIvideo2MultiPixStream_U0_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_ln767_reg_435_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_6),
        .\icmp_ln797_1_reg_430_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_8),
        .\icmp_ln797_1_reg_430_reg[0]_1 (HwReg_ColorMode_channel_U_n_9),
        .\icmp_ln797_reg_425_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_7),
        .\icmp_ln797_reg_425_reg[0]_1 (HwReg_ColorMode_channel_U_n_10),
        .in(AXIvideo2MultiPixStream_U0_SrcYUV_din),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(AXIvideo2MultiPixStream_U0_n_19),
        .internal_empty_n_reg_0(vscale_core_polyphase_U0_n_19),
        .internal_empty_n_reg_1(SrcYUV_U_n_8),
        .internal_empty_n_reg_2(mOutPtr_reg),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_Block_entry4_proc Block_entry4_proc_U0
       (.D(ap_NS_fsm),
        .Q({ap_CS_fsm_state2,Block_entry4_proc_U0_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(CTRL_s_axi_U_n_91));
  bd_3a92_vsc_0_CTRL_s_axi CTRL_s_axi_U
       (.ADDRBWRADDR(vscale_core_polyphase_U0_vfltCoeff_address0),
        .Block_entry4_proc_U0_ColorMode_vcr_din(Block_entry4_proc_U0_ColorMode_vcr_din),
        .D(vfltCoeff_q0),
        .HwReg_HeightOut_c15_channel_empty_n(HwReg_HeightOut_c15_channel_empty_n),
        .HwReg_Width_c13_empty_n(HwReg_Width_c13_empty_n),
        .Q(LineRate),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg(CTRL_s_axi_U_n_47),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg_0(CTRL_s_axi_U_n_91),
        .ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg(CTRL_s_axi_U_n_44),
        .ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_0(CTRL_s_axi_U_n_46),
        .\int_ColorMode_reg[7]_0 (ColorMode),
        .\int_HeightIn_reg[10]_0 (HeightIn),
        .\int_HeightOut_reg[10]_0 (HeightOut),
        .\int_Width_reg[10]_0 (Width),
        .int_ap_idle_reg_0(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5),
        .int_ap_idle_reg_1(ap_CS_fsm_state1_4),
        .int_ap_idle_reg_2(ap_CS_fsm_state1_2),
        .\int_isr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_10),
        .\int_vfltCoeff_shift0_reg[0]_0 (CTRL_s_axi_U_n_7),
        .\int_vfltCoeff_shift0_reg[0]_1 (vscale_core_polyphase_U0_n_21),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .shiftReg_ce(shiftReg_ce_1),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .vscale_core_polyphase_U0_vfltCoeff_ce0(vscale_core_polyphase_U0_vfltCoeff_ce0));
  bd_3a92_vsc_0_fifo_w8_d2_S ColorMode_vcr_channel_U
       (.Block_entry4_proc_U0_ColorMode_vcr_din(Block_entry4_proc_U0_ColorMode_vcr_din),
        .ColorMode_vcr_channel_empty_n(ColorMode_vcr_channel_empty_n),
        .ColorMode_vcr_channel_full_n(ColorMode_vcr_channel_full_n),
        .D(ColorMode_vcr_channel_dout),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .Q(ap_CS_fsm_state4),
        .\SRL_SIG_reg[0][7] (ColorMode[7:1]),
        .\ap_CS_fsm_reg[3] (ColorMode_vcr_channel_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr(mOutPtr_0),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (HwReg_HeightOut_c_U_n_7),
        .shiftReg_ce(shiftReg_ce_1));
  GND GND
       (.G(\<const0> ));
  bd_3a92_vsc_0_fifo_w8_d2_S_0 HwReg_ColorMode_channel_U
       (.HwReg_ColorMode_channel_empty_n(HwReg_ColorMode_channel_empty_n),
        .HwReg_ColorMode_channel_full_n(HwReg_ColorMode_channel_full_n),
        .Q(ap_CS_fsm_state4),
        .\SRL_SIG_reg[0][0] (ColorMode[0]),
        .\ap_CS_fsm_reg[3] (HwReg_ColorMode_channel_U_n_9),
        .\ap_CS_fsm_reg[3]_0 (HwReg_ColorMode_channel_U_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_ln797_1_reg_430_reg[0] (AXIvideo2MultiPixStream_U0_n_8),
        .\icmp_ln797_reg_425_reg[0] (ColorMode_vcr_channel_U_n_8),
        .\icmp_ln797_reg_425_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_7),
        .internal_full_n_reg_0(AXIvideo2MultiPixStream_U0_n_18),
        .mOutPtr(mOutPtr_0),
        .shiftReg_ce(shiftReg_ce_1));
  bd_3a92_vsc_0_fifo_w11_d2_S HwReg_HeightIn_c12_channel_U
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(HwReg_HeightIn_c12_channel_dout),
        .E(HwReg_HeightOut_c15_channel_U_n_9),
        .HwReg_HeightIn_c12_channel_empty_n(HwReg_HeightIn_c12_channel_empty_n),
        .HwReg_HeightIn_c12_channel_full_n(HwReg_HeightIn_c12_channel_full_n),
        .\SRL_SIG_reg[0][10] (HeightIn),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_1));
  bd_3a92_vsc_0_fifo_w11_d2_S_1 HwReg_HeightIn_c_U
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(HwReg_HeightIn_c_dout),
        .E(AXIvideo2MultiPixStream_U0_n_9),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .\SRL_SIG_reg[0][10] (HwReg_HeightIn_c12_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_fifo_w11_d2_S_2 HwReg_HeightOut_c15_channel_U
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .ColorMode_vcr_channel_full_n(ColorMode_vcr_channel_full_n),
        .D(ap_NS_fsm[0]),
        .E(HwReg_HeightOut_c15_channel_U_n_7),
        .HwReg_HeightIn_c12_channel_full_n(HwReg_HeightIn_c12_channel_full_n),
        .HwReg_HeightOut_c15_channel_empty_n(HwReg_HeightOut_c15_channel_empty_n),
        .Q(Block_entry4_proc_U0_n_7),
        .\SRL_SIG_reg[0][10] (HeightOut),
        .\SRL_SIG_reg[1][0] (HwReg_LineRate_channel_U_n_6),
        .\SRL_SIG_reg[1][10] (HwReg_HeightOut_c15_channel_dout),
        .\ap_CS_fsm_reg[0] (start_for_MultiPixStream2AXIvideo_U0_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg(HwReg_HeightOut_c15_channel_U_n_21),
        .internal_full_n_reg_0(HwReg_HeightOut_c15_channel_U_n_9),
        .shiftReg_ce(shiftReg_ce_1),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_fifo_w11_d2_S_3 HwReg_HeightOut_c_U
       (.ColorMode_vcr_channel_empty_n(ColorMode_vcr_channel_empty_n),
        .D(HwReg_HeightOut_c_dout),
        .E(vscale_core_polyphase_U0_n_16),
        .HwReg_HeightOut_c_empty_n(HwReg_HeightOut_c_empty_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][10] (HwReg_HeightOut_c15_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (HwReg_HeightOut_c_U_n_7),
        .\mOutPtr_reg[0]_1 (mOutPtr),
        .shiftReg_ce(shiftReg_ce_1),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_fifo_w32_d2_S HwReg_LineRate_channel_U
       (.D(HwReg_LineRate_channel_dout),
        .E(HwReg_HeightOut_c15_channel_U_n_7),
        .HwReg_ColorMode_channel_full_n(HwReg_ColorMode_channel_full_n),
        .HwReg_LineRate_channel_empty_n(HwReg_LineRate_channel_empty_n),
        .HwReg_Width_c14_channel_full_n(HwReg_Width_c14_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][31] (LineRate),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(HwReg_LineRate_channel_U_n_6),
        .shiftReg_ce(shiftReg_ce_1),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_fifo_w11_d2_S_4 HwReg_Width_c13_U
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .D(HwReg_Width_c13_dout),
        .E(AXIvideo2MultiPixStream_U0_n_9),
        .HwReg_HeightIn_c12_channel_empty_n(HwReg_HeightIn_c12_channel_empty_n),
        .HwReg_HeightIn_c_full_n(HwReg_HeightIn_c_full_n),
        .HwReg_Width_c13_empty_n(HwReg_Width_c13_empty_n),
        .HwReg_Width_c13_full_n(HwReg_Width_c13_full_n),
        .HwReg_Width_c14_channel_empty_n(HwReg_Width_c14_channel_empty_n),
        .\SRL_SIG_reg[0][10] (HwReg_Width_c14_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(HwReg_Width_c13_U_n_7),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_fifo_w11_d2_S_5 HwReg_Width_c14_channel_U
       (.AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write(AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write),
        .D(Width),
        .E(HwReg_HeightOut_c15_channel_U_n_9),
        .HwReg_Width_c14_channel_empty_n(HwReg_Width_c14_channel_empty_n),
        .HwReg_Width_c14_channel_full_n(HwReg_Width_c14_channel_full_n),
        .\SRL_SIG_reg[1][10] (HwReg_Width_c14_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_1));
  bd_3a92_vsc_0_fifo_w11_d2_S_6 HwReg_Width_c_U
       (.D(HwReg_Width_c_dout),
        .E(vscale_core_polyphase_U0_n_16),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_LineRate_channel_empty_n(HwReg_LineRate_channel_empty_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .\SRL_SIG_reg[0][10] (HwReg_Width_c13_dout),
        .\ap_CS_fsm_reg[0] (CTRL_s_axi_U_n_46),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(HwReg_Width_c_U_n_7),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  bd_3a92_vsc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .\ColorMode_read_reg_207_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_14),
        .\ColorMode_read_reg_207_reg[7]_0 (ColorMode_vcr_channel_dout),
        .D(HwReg_Width_c_dout),
        .E(MultiPixStream2AXIvideo_U0_n_11),
        .MultiPixStream2AXIvideo_U0_ColorMode_read(MultiPixStream2AXIvideo_U0_ColorMode_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .OutYUV_empty_n(OutYUV_empty_n),
        .Q(ap_CS_fsm_state1_2),
        .\ap_CS_fsm_reg[4]_0 (MultiPixStream2AXIvideo_U0_n_13),
        .\ap_CS_fsm_reg[4]_1 (MultiPixStream2AXIvideo_U0_n_15),
        .\ap_CS_fsm_reg[5]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .\ap_CS_fsm_reg[5]_1 (MultiPixStream2AXIvideo_U0_n_8),
        .\ap_CS_fsm_reg[5]_2 (MultiPixStream2AXIvideo_U0_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(MultiPixStream2AXIvideo_U0_n_12),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] ({OutYUV_U_n_7,OutYUV_U_n_8,OutYUV_U_n_9,OutYUV_U_n_10,OutYUV_U_n_11,OutYUV_U_n_12,OutYUV_U_n_13,OutYUV_U_n_14}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[10] (HwReg_HeightOut_c_dout),
        .\icmp_ln895_reg_382_reg[0] (MultiPixStream2AXIvideo_U0_n_5),
        .\mOutPtr_reg[0] (CTRL_s_axi_U_n_47),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .out(OutYUV_dout),
        .shiftReg_ce(shiftReg_ce_3));
  bd_3a92_vsc_0_fifo_w24_d16_S OutYUV_U
       (.E(MultiPixStream2AXIvideo_U0_n_11),
        .OutYUV_empty_n(OutYUV_empty_n),
        .OutYUV_full_n(OutYUV_full_n),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7] (MultiPixStream2AXIvideo_U0_n_14),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg[7]_0 (MultiPixStream2AXIvideo_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_ln895_reg_382_reg[0] ({OutYUV_U_n_7,OutYUV_U_n_8,OutYUV_U_n_9,OutYUV_U_n_10,OutYUV_U_n_11,OutYUV_U_n_12,OutYUV_U_n_13,OutYUV_U_n_14}),
        .in(vscale_core_polyphase_U0_OutYUV_din),
        .internal_empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_15),
        .internal_empty_n_reg_1(MultiPixStream2AXIvideo_U0_n_12),
        .internal_full_n_reg_0(MultiPixStream2AXIvideo_U0_n_13),
        .out(OutYUV_dout),
        .shiftReg_ce(shiftReg_ce_3));
  bd_3a92_vsc_0_fifo_w24_d16_S_7 SrcYUV_U
       (.E(vscale_core_polyphase_U0_n_18),
        .Q(mOutPtr_reg),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .SrcYUV_full_n(SrcYUV_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(AXIvideo2MultiPixStream_U0_SrcYUV_din),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_15),
        .internal_full_n_reg_0(vscale_core_polyphase_U0_n_19),
        .\mOutPtr_reg[2]_0 (SrcYUV_U_n_8),
        .\mOutPtr_reg[3]_0 (AXIvideo2MultiPixStream_U0_n_16),
        .out(SrcYUV_dout),
        .shiftReg_ce(shiftReg_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry4_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(HwReg_HeightOut_c15_channel_U_n_21),
        .Q(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(vscale_core_polyphase_U0_n_22),
        .Q(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5),
        .R(1'b0));
  bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0 start_for_AXIvideo2MultiPixStream_U0_U
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .Q(ap_CS_fsm_state6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_19),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_47),
        .\mOutPtr_reg[1]_1 (AXIvideo2MultiPixStream_U0_n_6),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n));
  bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .D(ap_NS_fsm[1]),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(Block_entry4_proc_U0_n_7),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .int_ap_idle_reg(CTRL_s_axi_U_n_44),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .internal_empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_7),
        .internal_full_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_8),
        .\mOutPtr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\mOutPtr_reg[2]_0 (CTRL_s_axi_U_n_47),
        .\mOutPtr_reg[2]_1 (MultiPixStream2AXIvideo_U0_n_10),
        .shiftReg_ce(shiftReg_ce_1),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  bd_3a92_vsc_0_vscale_core_polyphase vscale_core_polyphase_U0
       (.ADDRBWRADDR(vscale_core_polyphase_U0_vfltCoeff_address0),
        .ColorMode_vcr_channel_empty_n(ColorMode_vcr_channel_empty_n),
        .D(HwReg_Width_c13_dout),
        .E(vscale_core_polyphase_U0_n_16),
        .HwReg_HeightIn_c_empty_n(HwReg_HeightIn_c_empty_n),
        .HwReg_HeightOut_c_empty_n(HwReg_HeightOut_c_empty_n),
        .HwReg_HeightOut_c_full_n(HwReg_HeightOut_c_full_n),
        .HwReg_LineRate_channel_empty_n(HwReg_LineRate_channel_empty_n),
        .HwReg_Width_c_empty_n(HwReg_Width_c_empty_n),
        .HwReg_Width_c_full_n(HwReg_Width_c_full_n),
        .\InLines_reg_608_reg[10]_0 (HwReg_HeightIn_c_dout),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .\OutLines_reg_596_reg[10]_0 (HwReg_HeightOut_c15_channel_dout),
        .OutYUV_full_n(OutYUV_full_n),
        .\PhaseV_fu_118_reg[5]_0 (CTRL_s_axi_U_n_46),
        .Q(ap_CS_fsm_state1_4),
        .\Rate_reg_615_reg[31]_0 (HwReg_LineRate_channel_dout),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .\add_ln209_reg_365_reg[0] (vscale_core_polyphase_U0_n_21),
        .\ap_CS_fsm_reg[0]_0 (HwReg_Width_c_U_n_7),
        .\ap_CS_fsm_reg[2]_0 (vscale_core_polyphase_U0_n_22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(vscale_core_polyphase_U0_n_19),
        .\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] (SrcYUV_dout),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry4_proc_U0_ap_ready(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_5),
        .\cmp119_reg_730_reg[0]_0 (vscale_core_polyphase_U0_n_18),
        .in(vscale_core_polyphase_U0_OutYUV_din),
        .\int_vfltCoeff_shift0_reg[0] (CTRL_s_axi_U_n_7),
        .\mOutPtr_reg[0] (ap_CS_fsm_state1_2),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce),
        .\vfltCoeff_load_reg_375_reg[15] (vfltCoeff_q0),
        .vscale_core_polyphase_U0_HwReg_HeightOut_c_write(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .vscale_core_polyphase_U0_vfltCoeff_ce0(vscale_core_polyphase_U0_vfltCoeff_ce0));
endmodule

module bd_3a92_vsc_0_vscale_core_polyphase
   (vscale_core_polyphase_U0_vfltCoeff_ce0,
    ADDRBWRADDR,
    Q,
    vscale_core_polyphase_U0_HwReg_HeightOut_c_write,
    E,
    ap_sync_ready,
    \cmp119_reg_730_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    shiftReg_ce,
    \add_ln209_reg_365_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    in,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    ColorMode_vcr_channel_empty_n,
    HwReg_Width_c_empty_n,
    \mOutPtr_reg[0] ,
    HwReg_HeightOut_c_empty_n,
    \PhaseV_fu_118_reg[5]_0 ,
    HwReg_LineRate_channel_empty_n,
    HwReg_HeightOut_c_full_n,
    HwReg_HeightIn_c_empty_n,
    HwReg_Width_c_full_n,
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
    shiftReg_ce_0,
    ap_sync_reg_Block_entry4_proc_U0_ap_ready,
    shiftReg_ce_1,
    OutYUV_full_n,
    SrcYUV_empty_n,
    \int_vfltCoeff_shift0_reg[0] ,
    ap_start,
    D,
    \vfltCoeff_load_reg_375_reg[15] ,
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ,
    \InLines_reg_608_reg[10]_0 ,
    \OutLines_reg_596_reg[10]_0 ,
    \Rate_reg_615_reg[31]_0 );
  output vscale_core_polyphase_U0_vfltCoeff_ce0;
  output [7:0]ADDRBWRADDR;
  output [0:0]Q;
  output vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  output [0:0]E;
  output ap_sync_ready;
  output [0:0]\cmp119_reg_730_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output shiftReg_ce;
  output \add_ln209_reg_365_reg[0] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [23:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ColorMode_vcr_channel_empty_n;
  input HwReg_Width_c_empty_n;
  input [0:0]\mOutPtr_reg[0] ;
  input HwReg_HeightOut_c_empty_n;
  input \PhaseV_fu_118_reg[5]_0 ;
  input HwReg_LineRate_channel_empty_n;
  input HwReg_HeightOut_c_full_n;
  input HwReg_HeightIn_c_empty_n;
  input HwReg_Width_c_full_n;
  input ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  input shiftReg_ce_0;
  input ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  input shiftReg_ce_1;
  input OutYUV_full_n;
  input SrcYUV_empty_n;
  input \int_vfltCoeff_shift0_reg[0] ;
  input ap_start;
  input [10:0]D;
  input [15:0]\vfltCoeff_load_reg_375_reg[15] ;
  input [23:0]\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ;
  input [10:0]\InLines_reg_608_reg[10]_0 ;
  input [10:0]\OutLines_reg_596_reg[10]_0 ;
  input [31:0]\Rate_reg_615_reg[31]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire ColorMode_vcr_channel_empty_n;
  wire [10:0]D;
  wire [0:0]E;
  wire FiltCoeff_1_U_n_10;
  wire FiltCoeff_1_U_n_11;
  wire FiltCoeff_1_U_n_12;
  wire FiltCoeff_1_U_n_13;
  wire FiltCoeff_1_U_n_14;
  wire FiltCoeff_1_U_n_15;
  wire FiltCoeff_1_U_n_16;
  wire FiltCoeff_1_U_n_17;
  wire FiltCoeff_1_U_n_18;
  wire FiltCoeff_1_U_n_19;
  wire FiltCoeff_1_U_n_20;
  wire FiltCoeff_1_U_n_5;
  wire FiltCoeff_1_U_n_6;
  wire FiltCoeff_1_U_n_7;
  wire FiltCoeff_1_U_n_8;
  wire FiltCoeff_1_U_n_9;
  wire FiltCoeff_2_U_n_10;
  wire FiltCoeff_2_U_n_11;
  wire FiltCoeff_2_U_n_12;
  wire FiltCoeff_2_U_n_13;
  wire FiltCoeff_2_U_n_14;
  wire FiltCoeff_2_U_n_15;
  wire FiltCoeff_2_U_n_16;
  wire FiltCoeff_2_U_n_17;
  wire FiltCoeff_2_U_n_18;
  wire FiltCoeff_2_U_n_19;
  wire FiltCoeff_2_U_n_20;
  wire FiltCoeff_2_U_n_5;
  wire FiltCoeff_2_U_n_6;
  wire FiltCoeff_2_U_n_7;
  wire FiltCoeff_2_U_n_8;
  wire FiltCoeff_2_U_n_9;
  wire FiltCoeff_2_ce0;
  wire FiltCoeff_3_U_n_10;
  wire FiltCoeff_3_U_n_11;
  wire FiltCoeff_3_U_n_12;
  wire FiltCoeff_3_U_n_13;
  wire FiltCoeff_3_U_n_14;
  wire FiltCoeff_3_U_n_15;
  wire FiltCoeff_3_U_n_16;
  wire FiltCoeff_3_U_n_17;
  wire FiltCoeff_3_U_n_18;
  wire FiltCoeff_3_U_n_19;
  wire FiltCoeff_3_U_n_20;
  wire FiltCoeff_3_U_n_5;
  wire FiltCoeff_3_U_n_6;
  wire FiltCoeff_3_U_n_7;
  wire FiltCoeff_3_U_n_8;
  wire FiltCoeff_3_U_n_9;
  wire FiltCoeff_3_ce0;
  wire FiltCoeff_4_U_n_10;
  wire FiltCoeff_4_U_n_11;
  wire FiltCoeff_4_U_n_12;
  wire FiltCoeff_4_U_n_13;
  wire FiltCoeff_4_U_n_14;
  wire FiltCoeff_4_U_n_15;
  wire FiltCoeff_4_U_n_16;
  wire FiltCoeff_4_U_n_17;
  wire FiltCoeff_4_U_n_18;
  wire FiltCoeff_4_U_n_19;
  wire FiltCoeff_4_U_n_20;
  wire FiltCoeff_4_U_n_5;
  wire FiltCoeff_4_U_n_6;
  wire FiltCoeff_4_U_n_7;
  wire FiltCoeff_4_U_n_8;
  wire FiltCoeff_4_U_n_9;
  wire FiltCoeff_4_ce0;
  wire FiltCoeff_5_U_n_10;
  wire FiltCoeff_5_U_n_11;
  wire FiltCoeff_5_U_n_12;
  wire FiltCoeff_5_U_n_13;
  wire FiltCoeff_5_U_n_14;
  wire FiltCoeff_5_U_n_15;
  wire FiltCoeff_5_U_n_16;
  wire FiltCoeff_5_U_n_17;
  wire FiltCoeff_5_U_n_18;
  wire FiltCoeff_5_U_n_19;
  wire FiltCoeff_5_U_n_20;
  wire FiltCoeff_5_U_n_5;
  wire FiltCoeff_5_U_n_6;
  wire FiltCoeff_5_U_n_7;
  wire FiltCoeff_5_U_n_8;
  wire FiltCoeff_5_U_n_9;
  wire [5:0]FiltCoeff_5_address0;
  wire FiltCoeff_5_ce0;
  wire GetNewLine_2_fu_426_p3;
  wire GetNewLine_2_reg_679;
  wire \GetNewLine_2_reg_679[0]_i_2_n_5 ;
  wire \GetNewLine_2_reg_679[0]_i_3_n_5 ;
  wire \GetNewLine_2_reg_679[0]_i_4_n_5 ;
  wire \GetNewLine_2_reg_679[0]_i_5_n_5 ;
  wire GetNewLine_reg_218;
  wire HwReg_HeightIn_c_empty_n;
  wire HwReg_HeightOut_c_empty_n;
  wire HwReg_HeightOut_c_full_n;
  wire HwReg_LineRate_channel_empty_n;
  wire HwReg_Width_c_empty_n;
  wire HwReg_Width_c_full_n;
  wire [10:0]InLines_reg_608;
  wire [10:0]\InLines_reg_608_reg[10]_0 ;
  wire [10:0]InPixels_reg_603;
  wire [23:0]LineBuf_val_V_1_q1;
  wire [23:0]LineBuf_val_V_2_q1;
  wire [23:0]LineBuf_val_V_3_q1;
  wire [23:0]LineBuf_val_V_4_q1;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [10:0]OutLines_reg_596;
  wire [10:0]\OutLines_reg_596_reg[10]_0 ;
  wire OutYUV_full_n;
  wire OutputWriteEn_1_fu_536_p2;
  wire OutputWriteEn_1_reg_720;
  wire OutputWriteEn_reg_695;
  wire \OutputWriteEn_reg_695[0]_i_2_n_5 ;
  wire \OutputWriteEn_reg_695[0]_i_3_n_5 ;
  wire \OutputWriteEn_reg_695[0]_i_4_n_5 ;
  wire \OutputWriteEn_reg_695[0]_i_5_n_5 ;
  wire [5:0]PhaseV_fu_118;
  wire \PhaseV_fu_118[0]_i_1_n_5 ;
  wire \PhaseV_fu_118[1]_i_1_n_5 ;
  wire \PhaseV_fu_118[2]_i_1_n_5 ;
  wire \PhaseV_fu_118[3]_i_1_n_5 ;
  wire \PhaseV_fu_118[4]_i_1_n_5 ;
  wire \PhaseV_fu_118[5]_i_2_n_5 ;
  wire \PhaseV_fu_118_reg[5]_0 ;
  wire [15:0]PixArrayLoc_3_fu_418_p3;
  wire [15:0]PixArrayLoc_3_reg_673;
  wire \PixArrayLoc_3_reg_673[3]_i_2_n_5 ;
  wire \PixArrayLoc_3_reg_673_reg[11]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_673_reg[11]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_673_reg[11]_i_1_n_7 ;
  wire \PixArrayLoc_3_reg_673_reg[11]_i_1_n_8 ;
  wire \PixArrayLoc_3_reg_673_reg[15]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_673_reg[15]_i_1_n_7 ;
  wire \PixArrayLoc_3_reg_673_reg[15]_i_1_n_8 ;
  wire \PixArrayLoc_3_reg_673_reg[3]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_673_reg[3]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_673_reg[3]_i_1_n_7 ;
  wire \PixArrayLoc_3_reg_673_reg[3]_i_1_n_8 ;
  wire \PixArrayLoc_3_reg_673_reg[7]_i_1_n_5 ;
  wire \PixArrayLoc_3_reg_673_reg[7]_i_1_n_6 ;
  wire \PixArrayLoc_3_reg_673_reg[7]_i_1_n_7 ;
  wire \PixArrayLoc_3_reg_673_reg[7]_i_1_n_8 ;
  wire [15:0]PixArrayLoc_fu_122;
  wire [7:0]PixArrayVal_val_V_18_reg_1357;
  wire PixArrayVal_val_V_18_reg_13570;
  wire [7:0]PixArrayVal_val_V_19_reg_1365;
  wire [7:0]PixArrayVal_val_V_20_reg_1373;
  wire [7:0]PixArray_val_V_16_reg_1478;
  wire [7:0]PixArray_val_V_17_reg_1483;
  wire [7:0]PixArray_val_V_18_reg_1488;
  wire [0:0]Q;
  wire [31:0]Rate_reg_615;
  wire [31:0]\Rate_reg_615_reg[31]_0 ;
  wire SrcYUV_empty_n;
  wire [31:0]WriteLocNext_2_fu_494_p3;
  wire [31:0]WriteLocNext_2_reg_700;
  wire \WriteLocNext_2_reg_700[3]_i_2_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[11]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[11]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[11]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[11]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[15]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[15]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[15]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[15]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[19]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[19]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[19]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[19]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[23]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[23]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[23]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[23]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[27]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[27]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[27]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[27]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[31]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[31]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[31]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[3]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[3]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[3]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[3]_i_1_n_8 ;
  wire \WriteLocNext_2_reg_700_reg[7]_i_1_n_5 ;
  wire \WriteLocNext_2_reg_700_reg[7]_i_1_n_6 ;
  wire \WriteLocNext_2_reg_700_reg[7]_i_1_n_7 ;
  wire \WriteLocNext_2_reg_700_reg[7]_i_1_n_8 ;
  wire [31:0]WriteLoc_fu_110;
  wire [10:0]YLoopSize_fu_314_p2;
  wire [10:0]YLoopSize_reg_630;
  wire \YLoopSize_reg_630[10]_i_2_n_5 ;
  wire \YLoopSize_reg_630[10]_i_3_n_5 ;
  wire \YLoopSize_reg_630[3]_i_2_n_5 ;
  wire \YLoopSize_reg_630[3]_i_3_n_5 ;
  wire \YLoopSize_reg_630[4]_i_2_n_5 ;
  wire \YLoopSize_reg_630[4]_i_3_n_5 ;
  wire \YLoopSize_reg_630[5]_i_2_n_5 ;
  wire \YLoopSize_reg_630[5]_i_3_n_5 ;
  wire \YLoopSize_reg_630[6]_i_2_n_5 ;
  wire \YLoopSize_reg_630[7]_i_2_n_5 ;
  wire \YLoopSize_reg_630[8]_i_2_n_5 ;
  wire \YLoopSize_reg_630[8]_i_3_n_5 ;
  wire \YLoopSize_reg_630[9]_i_2_n_5 ;
  wire [16:0]add117_fu_509_p2;
  wire [16:0]add117_reg_710;
  wire \add117_reg_710[4]_i_2_n_5 ;
  wire \add117_reg_710_reg[12]_i_1_n_5 ;
  wire \add117_reg_710_reg[12]_i_1_n_6 ;
  wire \add117_reg_710_reg[12]_i_1_n_7 ;
  wire \add117_reg_710_reg[12]_i_1_n_8 ;
  wire \add117_reg_710_reg[16]_i_1_n_7 ;
  wire \add117_reg_710_reg[16]_i_1_n_8 ;
  wire \add117_reg_710_reg[4]_i_1_n_5 ;
  wire \add117_reg_710_reg[4]_i_1_n_6 ;
  wire \add117_reg_710_reg[4]_i_1_n_7 ;
  wire \add117_reg_710_reg[4]_i_1_n_8 ;
  wire \add117_reg_710_reg[8]_i_1_n_5 ;
  wire \add117_reg_710_reg[8]_i_1_n_6 ;
  wire \add117_reg_710_reg[8]_i_1_n_7 ;
  wire \add117_reg_710_reg[8]_i_1_n_8 ;
  wire \add_ln209_reg_365_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [23:0]\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry4_proc_U0_ap_ready;
  wire ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg;
  wire brmerge_fu_515_p2;
  wire brmerge_reg_715;
  wire cmp119_fu_544_p2;
  wire cmp119_reg_730;
  wire \cmp119_reg_730[0]_i_10_n_5 ;
  wire \cmp119_reg_730[0]_i_11_n_5 ;
  wire \cmp119_reg_730[0]_i_12_n_5 ;
  wire \cmp119_reg_730[0]_i_13_n_5 ;
  wire \cmp119_reg_730[0]_i_14_n_5 ;
  wire \cmp119_reg_730[0]_i_15_n_5 ;
  wire \cmp119_reg_730[0]_i_16_n_5 ;
  wire \cmp119_reg_730[0]_i_17_n_5 ;
  wire \cmp119_reg_730[0]_i_18_n_5 ;
  wire \cmp119_reg_730[0]_i_3_n_5 ;
  wire \cmp119_reg_730[0]_i_5_n_5 ;
  wire \cmp119_reg_730[0]_i_6_n_5 ;
  wire \cmp119_reg_730[0]_i_7_n_5 ;
  wire \cmp119_reg_730[0]_i_8_n_5 ;
  wire \cmp119_reg_730[0]_i_9_n_5 ;
  wire [0:0]\cmp119_reg_730_reg[0]_0 ;
  wire \cmp119_reg_730_reg[0]_i_2_n_5 ;
  wire \cmp119_reg_730_reg[0]_i_2_n_6 ;
  wire \cmp119_reg_730_reg[0]_i_2_n_7 ;
  wire \cmp119_reg_730_reg[0]_i_2_n_8 ;
  wire \cmp119_reg_730_reg[0]_i_4_n_5 ;
  wire \cmp119_reg_730_reg[0]_i_4_n_6 ;
  wire \cmp119_reg_730_reg[0]_i_4_n_7 ;
  wire \cmp119_reg_730_reg[0]_i_4_n_8 ;
  wire \cmp159_reg_690[0]_i_1_n_5 ;
  wire \cmp159_reg_690[0]_i_2_n_5 ;
  wire \cmp159_reg_690_reg_n_5_[0] ;
  wire [5:0]empty_reg_725;
  wire [5:0]grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_21;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_23;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
  wire [10:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0;
  wire [10:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire [23:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0;
  wire [23:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0;
  wire [23:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0;
  wire [23:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0;
  wire [23:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0;
  wire [10:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0;
  wire [10:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1;
  wire [23:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_10;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_38;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_39;
  wire \icmp124_reg_685[0]_i_1_n_5 ;
  wire \icmp124_reg_685_reg_n_5_[0] ;
  wire icmp_ln180_fu_304_p2_carry__0_i_1_n_5;
  wire icmp_ln180_fu_304_p2_carry__0_i_2_n_5;
  wire icmp_ln180_fu_304_p2_carry__0_i_3_n_5;
  wire icmp_ln180_fu_304_p2_carry__0_i_4_n_5;
  wire icmp_ln180_fu_304_p2_carry__0_n_7;
  wire icmp_ln180_fu_304_p2_carry__0_n_8;
  wire icmp_ln180_fu_304_p2_carry_i_1_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_2_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_3_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_4_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_5_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_6_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_7_n_5;
  wire icmp_ln180_fu_304_p2_carry_i_8_n_5;
  wire icmp_ln180_fu_304_p2_carry_n_5;
  wire icmp_ln180_fu_304_p2_carry_n_6;
  wire icmp_ln180_fu_304_p2_carry_n_7;
  wire icmp_ln180_fu_304_p2_carry_n_8;
  wire icmp_ln214_fu_323_p2;
  wire icmp_ln214_fu_323_p2_carry__0_i_1_n_5;
  wire icmp_ln214_fu_323_p2_carry__0_i_2_n_5;
  wire icmp_ln214_fu_323_p2_carry__0_i_3_n_5;
  wire icmp_ln214_fu_323_p2_carry__0_i_4_n_5;
  wire icmp_ln214_fu_323_p2_carry__0_n_8;
  wire icmp_ln214_fu_323_p2_carry_i_1_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_2_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_3_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_4_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_5_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_6_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_7_n_5;
  wire icmp_ln214_fu_323_p2_carry_i_8_n_5;
  wire icmp_ln214_fu_323_p2_carry_n_5;
  wire icmp_ln214_fu_323_p2_carry_n_6;
  wire icmp_ln214_fu_323_p2_carry_n_7;
  wire icmp_ln214_fu_323_p2_carry_n_8;
  wire icmp_ln222_reg_644;
  wire \icmp_ln222_reg_644[0]_i_2_n_5 ;
  wire icmp_ln241_1_fu_413_p2;
  wire icmp_ln241_1_fu_413_p2_carry__0_i_1_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_i_2_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_i_3_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_i_4_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_i_5_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_i_6_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__0_n_6;
  wire icmp_ln241_1_fu_413_p2_carry__0_n_7;
  wire icmp_ln241_1_fu_413_p2_carry__0_n_8;
  wire icmp_ln241_1_fu_413_p2_carry__1_i_1_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__1_i_2_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__1_i_3_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__1_i_4_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__1_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__1_n_6;
  wire icmp_ln241_1_fu_413_p2_carry__1_n_7;
  wire icmp_ln241_1_fu_413_p2_carry__1_n_8;
  wire icmp_ln241_1_fu_413_p2_carry__2_i_1_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__2_i_2_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__2_i_3_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__2_i_4_n_5;
  wire icmp_ln241_1_fu_413_p2_carry__2_n_6;
  wire icmp_ln241_1_fu_413_p2_carry__2_n_7;
  wire icmp_ln241_1_fu_413_p2_carry__2_n_8;
  wire icmp_ln241_1_fu_413_p2_carry_i_1_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_2_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_3_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_4_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_5_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_6_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_7_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_i_8_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_n_5;
  wire icmp_ln241_1_fu_413_p2_carry_n_6;
  wire icmp_ln241_1_fu_413_p2_carry_n_7;
  wire icmp_ln241_1_fu_413_p2_carry_n_8;
  wire icmp_ln241_1_reg_668;
  wire [23:0]in;
  wire \int_vfltCoeff_shift0_reg[0] ;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [15:0]offset_2_reg_657;
  wire [31:0]offset_5_reg_705;
  wire \offset_5_reg_705[11]_i_2_n_5 ;
  wire \offset_5_reg_705[11]_i_3_n_5 ;
  wire \offset_5_reg_705[11]_i_4_n_5 ;
  wire \offset_5_reg_705[11]_i_5_n_5 ;
  wire \offset_5_reg_705[11]_i_6_n_5 ;
  wire \offset_5_reg_705[11]_i_7_n_5 ;
  wire \offset_5_reg_705[11]_i_8_n_5 ;
  wire \offset_5_reg_705[11]_i_9_n_5 ;
  wire \offset_5_reg_705[15]_i_2_n_5 ;
  wire \offset_5_reg_705[15]_i_3_n_5 ;
  wire \offset_5_reg_705[15]_i_4_n_5 ;
  wire \offset_5_reg_705[15]_i_5_n_5 ;
  wire \offset_5_reg_705[15]_i_6_n_5 ;
  wire \offset_5_reg_705[15]_i_7_n_5 ;
  wire \offset_5_reg_705[15]_i_8_n_5 ;
  wire \offset_5_reg_705[15]_i_9_n_5 ;
  wire \offset_5_reg_705[19]_i_2_n_5 ;
  wire \offset_5_reg_705[19]_i_3_n_5 ;
  wire \offset_5_reg_705[19]_i_4_n_5 ;
  wire \offset_5_reg_705[19]_i_5_n_5 ;
  wire \offset_5_reg_705[19]_i_6_n_5 ;
  wire \offset_5_reg_705[19]_i_7_n_5 ;
  wire \offset_5_reg_705[19]_i_8_n_5 ;
  wire \offset_5_reg_705[19]_i_9_n_5 ;
  wire \offset_5_reg_705[23]_i_2_n_5 ;
  wire \offset_5_reg_705[23]_i_3_n_5 ;
  wire \offset_5_reg_705[23]_i_4_n_5 ;
  wire \offset_5_reg_705[23]_i_5_n_5 ;
  wire \offset_5_reg_705[23]_i_6_n_5 ;
  wire \offset_5_reg_705[23]_i_7_n_5 ;
  wire \offset_5_reg_705[23]_i_8_n_5 ;
  wire \offset_5_reg_705[23]_i_9_n_5 ;
  wire \offset_5_reg_705[27]_i_2_n_5 ;
  wire \offset_5_reg_705[27]_i_3_n_5 ;
  wire \offset_5_reg_705[27]_i_4_n_5 ;
  wire \offset_5_reg_705[27]_i_5_n_5 ;
  wire \offset_5_reg_705[27]_i_6_n_5 ;
  wire \offset_5_reg_705[27]_i_7_n_5 ;
  wire \offset_5_reg_705[27]_i_8_n_5 ;
  wire \offset_5_reg_705[27]_i_9_n_5 ;
  wire \offset_5_reg_705[31]_i_2_n_5 ;
  wire \offset_5_reg_705[31]_i_3_n_5 ;
  wire \offset_5_reg_705[31]_i_4_n_5 ;
  wire \offset_5_reg_705[31]_i_5_n_5 ;
  wire \offset_5_reg_705[31]_i_6_n_5 ;
  wire \offset_5_reg_705[31]_i_7_n_5 ;
  wire \offset_5_reg_705[31]_i_8_n_5 ;
  wire \offset_5_reg_705[3]_i_2_n_5 ;
  wire \offset_5_reg_705[3]_i_3_n_5 ;
  wire \offset_5_reg_705[3]_i_4_n_5 ;
  wire \offset_5_reg_705[3]_i_5_n_5 ;
  wire \offset_5_reg_705[3]_i_6_n_5 ;
  wire \offset_5_reg_705[3]_i_7_n_5 ;
  wire \offset_5_reg_705[3]_i_8_n_5 ;
  wire \offset_5_reg_705[3]_i_9_n_5 ;
  wire \offset_5_reg_705[7]_i_2_n_5 ;
  wire \offset_5_reg_705[7]_i_3_n_5 ;
  wire \offset_5_reg_705[7]_i_4_n_5 ;
  wire \offset_5_reg_705[7]_i_5_n_5 ;
  wire \offset_5_reg_705[7]_i_6_n_5 ;
  wire \offset_5_reg_705[7]_i_7_n_5 ;
  wire \offset_5_reg_705[7]_i_8_n_5 ;
  wire \offset_5_reg_705[7]_i_9_n_5 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[11]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[15]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[19]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[23]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[27]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[31]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[3]_i_1_n_9 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_10 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_11 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_12 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_5 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_6 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_7 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_8 ;
  wire \offset_5_reg_705_reg[7]_i_1_n_9 ;
  wire \offset_fu_114_reg_n_5_[0] ;
  wire \offset_fu_114_reg_n_5_[10] ;
  wire \offset_fu_114_reg_n_5_[11] ;
  wire \offset_fu_114_reg_n_5_[12] ;
  wire \offset_fu_114_reg_n_5_[13] ;
  wire \offset_fu_114_reg_n_5_[14] ;
  wire \offset_fu_114_reg_n_5_[15] ;
  wire \offset_fu_114_reg_n_5_[1] ;
  wire \offset_fu_114_reg_n_5_[2] ;
  wire \offset_fu_114_reg_n_5_[3] ;
  wire \offset_fu_114_reg_n_5_[4] ;
  wire \offset_fu_114_reg_n_5_[5] ;
  wire \offset_fu_114_reg_n_5_[6] ;
  wire \offset_fu_114_reg_n_5_[7] ;
  wire \offset_fu_114_reg_n_5_[8] ;
  wire \offset_fu_114_reg_n_5_[9] ;
  wire p_0_in;
  wire p_0_in3_in;
  wire p_0_in7_out;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_1_out__0_carry__0_i_1_n_5;
  wire p_1_out__0_carry__0_i_2_n_5;
  wire p_1_out__0_carry__0_i_3_n_5;
  wire p_1_out__0_carry__0_i_4_n_5;
  wire p_1_out__0_carry__0_n_10;
  wire p_1_out__0_carry__0_n_11;
  wire p_1_out__0_carry__0_n_12;
  wire p_1_out__0_carry__0_n_5;
  wire p_1_out__0_carry__0_n_6;
  wire p_1_out__0_carry__0_n_7;
  wire p_1_out__0_carry__0_n_8;
  wire p_1_out__0_carry__0_n_9;
  wire p_1_out__0_carry__1_i_1_n_5;
  wire p_1_out__0_carry__1_i_2_n_5;
  wire p_1_out__0_carry__1_i_3_n_5;
  wire p_1_out__0_carry__1_i_4_n_5;
  wire p_1_out__0_carry__1_n_10;
  wire p_1_out__0_carry__1_n_11;
  wire p_1_out__0_carry__1_n_12;
  wire p_1_out__0_carry__1_n_5;
  wire p_1_out__0_carry__1_n_6;
  wire p_1_out__0_carry__1_n_7;
  wire p_1_out__0_carry__1_n_8;
  wire p_1_out__0_carry__1_n_9;
  wire p_1_out__0_carry__2_i_1_n_5;
  wire p_1_out__0_carry__2_i_2_n_5;
  wire p_1_out__0_carry__2_i_3_n_5;
  wire p_1_out__0_carry__2_i_4_n_5;
  wire p_1_out__0_carry__2_n_10;
  wire p_1_out__0_carry__2_n_11;
  wire p_1_out__0_carry__2_n_12;
  wire p_1_out__0_carry__2_n_6;
  wire p_1_out__0_carry__2_n_7;
  wire p_1_out__0_carry__2_n_8;
  wire p_1_out__0_carry__2_n_9;
  wire p_1_out__0_carry_i_1_n_5;
  wire p_1_out__0_carry_i_2_n_5;
  wire p_1_out__0_carry_i_3_n_5;
  wire p_1_out__0_carry_i_4_n_5;
  wire p_1_out__0_carry_i_5_n_5;
  wire p_1_out__0_carry_n_10;
  wire p_1_out__0_carry_n_11;
  wire p_1_out__0_carry_n_12;
  wire p_1_out__0_carry_n_5;
  wire p_1_out__0_carry_n_6;
  wire p_1_out__0_carry_n_7;
  wire p_1_out__0_carry_n_8;
  wire p_1_out__0_carry_n_9;
  wire [15:0]q00;
  wire [8:0]sel0;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [15:0]tmp_6_reg_663;
  wire [15:0]tmp_fu_359_p4;
  wire [15:0]vfltCoeff_load_reg_375;
  wire [15:0]\vfltCoeff_load_reg_375_reg[15] ;
  wire vscale_core_polyphase_U0_HwReg_HeightOut_c_write;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire [10:1]y_2_fu_328_p2;
  wire y_fu_1260;
  wire \y_fu_126[0]_i_1_n_5 ;
  wire \y_fu_126[10]_i_2_n_5 ;
  wire \y_fu_126[6]_i_2_n_5 ;
  wire \y_fu_126_reg_n_5_[0] ;
  wire \y_fu_126_reg_n_5_[1] ;
  wire [10:0]zext_ln177_reg_620;
  wire [10:0]zext_ln180_reg_625;
  wire [3:3]\NLW_PixArrayLoc_3_reg_673_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_WriteLocNext_2_reg_700_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_add117_reg_710_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add117_reg_710_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_cmp119_reg_730_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp119_reg_730_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp119_reg_730_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp119_reg_730_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln180_fu_304_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln180_fu_304_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln180_fu_304_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln214_fu_323_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln214_fu_323_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln214_fu_323_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_1_fu_413_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_1_fu_413_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_1_fu_413_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_1_fu_413_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_offset_5_reg_705_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_p_1_out__0_carry__2_CO_UNCONNECTED;

  bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W FiltCoeff_1_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(vfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_1),
        .q00({FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18,FiltCoeff_1_U_n_19,FiltCoeff_1_U_n_20}));
  bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 FiltCoeff_2_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(vfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .q00({FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18,FiltCoeff_2_U_n_19,FiltCoeff_2_U_n_20}));
  bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 FiltCoeff_3_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(vfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_0),
        .q00({FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18,FiltCoeff_3_U_n_19,FiltCoeff_3_U_n_20}));
  bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 FiltCoeff_4_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(vfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_3),
        .q00({FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18,FiltCoeff_4_U_n_19,FiltCoeff_4_U_n_20}));
  bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 FiltCoeff_5_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(vfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_4),
        .q00({FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18,FiltCoeff_5_U_n_19,FiltCoeff_5_U_n_20}));
  bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12 FiltCoeff_U
       (.FiltCoeff_5_address0(FiltCoeff_5_address0),
        .Q(vfltCoeff_load_reg_375),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in_2),
        .q00(q00));
  LUT3 #(
    .INIT(8'h74)) 
    \GetNewLine_2_reg_679[0]_i_1 
       (.I0(\GetNewLine_2_reg_679[0]_i_2_n_5 ),
        .I1(p_0_in3_in),
        .I2(GetNewLine_reg_218),
        .O(GetNewLine_2_fu_426_p3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GetNewLine_2_reg_679[0]_i_2 
       (.I0(\GetNewLine_2_reg_679[0]_i_3_n_5 ),
        .I1(tmp_fu_359_p4[8]),
        .I2(tmp_fu_359_p4[12]),
        .I3(tmp_fu_359_p4[9]),
        .I4(tmp_fu_359_p4[6]),
        .I5(\GetNewLine_2_reg_679[0]_i_4_n_5 ),
        .O(\GetNewLine_2_reg_679[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GetNewLine_2_reg_679[0]_i_3 
       (.I0(tmp_fu_359_p4[1]),
        .I1(tmp_fu_359_p4[7]),
        .I2(tmp_fu_359_p4[0]),
        .I3(tmp_fu_359_p4[11]),
        .O(\GetNewLine_2_reg_679[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GetNewLine_2_reg_679[0]_i_4 
       (.I0(tmp_fu_359_p4[4]),
        .I1(tmp_fu_359_p4[14]),
        .I2(tmp_fu_359_p4[2]),
        .I3(tmp_fu_359_p4[15]),
        .I4(\GetNewLine_2_reg_679[0]_i_5_n_5 ),
        .O(\GetNewLine_2_reg_679[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GetNewLine_2_reg_679[0]_i_5 
       (.I0(tmp_fu_359_p4[3]),
        .I1(tmp_fu_359_p4[10]),
        .I2(tmp_fu_359_p4[5]),
        .I3(tmp_fu_359_p4[13]),
        .O(\GetNewLine_2_reg_679[0]_i_5_n_5 ));
  FDRE \GetNewLine_2_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(GetNewLine_2_fu_426_p3),
        .Q(GetNewLine_2_reg_679),
        .R(1'b0));
  FDRE \GetNewLine_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_10),
        .Q(GetNewLine_reg_218),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [0]),
        .Q(InLines_reg_608[0]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [10]),
        .Q(InLines_reg_608[10]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [1]),
        .Q(InLines_reg_608[1]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [2]),
        .Q(InLines_reg_608[2]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [3]),
        .Q(InLines_reg_608[3]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [4]),
        .Q(InLines_reg_608[4]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [5]),
        .Q(InLines_reg_608[5]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [6]),
        .Q(InLines_reg_608[6]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [7]),
        .Q(InLines_reg_608[7]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [8]),
        .Q(InLines_reg_608[8]),
        .R(1'b0));
  FDRE \InLines_reg_608_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\InLines_reg_608_reg[10]_0 [9]),
        .Q(InLines_reg_608[9]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(InPixels_reg_603[0]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(InPixels_reg_603[10]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(InPixels_reg_603[1]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(InPixels_reg_603[2]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(InPixels_reg_603[3]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(InPixels_reg_603[4]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(InPixels_reg_603[5]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(InPixels_reg_603[6]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(InPixels_reg_603[7]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(InPixels_reg_603[8]),
        .R(1'b0));
  FDRE \InPixels_reg_603_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(InPixels_reg_603[9]),
        .R(1'b0));
  bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W LineBuf_val_V_1_U
       (.Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .q1(LineBuf_val_V_1_q1),
        .ram_reg_1_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0));
  bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13 LineBuf_val_V_2_U
       (.Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .q1(LineBuf_val_V_2_q1),
        .ram_reg_1_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
        .ram_reg_1_1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0));
  bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14 LineBuf_val_V_3_U
       (.Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .q1(LineBuf_val_V_3_q1),
        .ram_reg_1_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
        .ram_reg_1_1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0));
  bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15 LineBuf_val_V_4_U
       (.Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .q1(LineBuf_val_V_4_q1),
        .ram_reg_1_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
        .ram_reg_1_1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0));
  bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16 LineBuf_val_V_5_U
       (.E(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_39),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
        .ap_clk(ap_clk),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .q1({PixArray_val_V_18_reg_1488,PixArray_val_V_17_reg_1483,PixArray_val_V_16_reg_1478}),
        .ram_reg_1_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
        .ram_reg_1_1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0));
  bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17 LineBuf_val_V_U
       (.PixArrayVal_val_V_18_reg_13570(PixArrayVal_val_V_18_reg_13570),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0),
        .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1),
        .ap_clk(ap_clk),
        .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1),
        .q1({PixArrayVal_val_V_20_reg_1373,PixArrayVal_val_V_19_reg_1365,PixArrayVal_val_V_18_reg_1357}),
        .ram_reg_1_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0));
  FDRE \OutLines_reg_596_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [0]),
        .Q(OutLines_reg_596[0]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [10]),
        .Q(OutLines_reg_596[10]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [1]),
        .Q(OutLines_reg_596[1]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [2]),
        .Q(OutLines_reg_596[2]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [3]),
        .Q(OutLines_reg_596[3]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [4]),
        .Q(OutLines_reg_596[4]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [5]),
        .Q(OutLines_reg_596[5]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [6]),
        .Q(OutLines_reg_596[6]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [7]),
        .Q(OutLines_reg_596[7]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [8]),
        .Q(OutLines_reg_596[8]),
        .R(1'b0));
  FDRE \OutLines_reg_596_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\OutLines_reg_596_reg[10]_0 [9]),
        .Q(OutLines_reg_596[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \OutputWriteEn_1_reg_720[0]_i_1 
       (.I0(icmp_ln222_reg_644),
        .I1(OutputWriteEn_reg_695),
        .O(OutputWriteEn_1_fu_536_p2));
  FDRE \OutputWriteEn_1_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(OutputWriteEn_1_fu_536_p2),
        .Q(OutputWriteEn_1_reg_720),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \OutputWriteEn_reg_695[0]_i_1 
       (.I0(\OutputWriteEn_reg_695[0]_i_2_n_5 ),
        .I1(\OutputWriteEn_reg_695[0]_i_3_n_5 ),
        .I2(\OutputWriteEn_reg_695[0]_i_4_n_5 ),
        .I3(\OutputWriteEn_reg_695[0]_i_5_n_5 ),
        .I4(icmp_ln241_1_reg_668),
        .O(p_0_in7_out));
  LUT4 #(
    .INIT(16'h0001)) 
    \OutputWriteEn_reg_695[0]_i_2 
       (.I0(tmp_6_reg_663[3]),
        .I1(tmp_6_reg_663[2]),
        .I2(tmp_6_reg_663[1]),
        .I3(tmp_6_reg_663[0]),
        .O(\OutputWriteEn_reg_695[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \OutputWriteEn_reg_695[0]_i_3 
       (.I0(tmp_6_reg_663[7]),
        .I1(tmp_6_reg_663[6]),
        .I2(tmp_6_reg_663[5]),
        .I3(tmp_6_reg_663[4]),
        .O(\OutputWriteEn_reg_695[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \OutputWriteEn_reg_695[0]_i_4 
       (.I0(tmp_6_reg_663[11]),
        .I1(tmp_6_reg_663[10]),
        .I2(tmp_6_reg_663[9]),
        .I3(tmp_6_reg_663[8]),
        .O(\OutputWriteEn_reg_695[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \OutputWriteEn_reg_695[0]_i_5 
       (.I0(tmp_6_reg_663[15]),
        .I1(tmp_6_reg_663[14]),
        .I2(tmp_6_reg_663[13]),
        .I3(tmp_6_reg_663[12]),
        .O(\OutputWriteEn_reg_695[0]_i_5_n_5 ));
  FDRE \OutputWriteEn_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in7_out),
        .Q(OutputWriteEn_reg_695),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseV_fu_118[0]_i_1 
       (.I0(offset_2_reg_657[10]),
        .I1(icmp_ln222_reg_644),
        .I2(PhaseV_fu_118[0]),
        .O(\PhaseV_fu_118[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseV_fu_118[1]_i_1 
       (.I0(offset_2_reg_657[11]),
        .I1(icmp_ln222_reg_644),
        .I2(PhaseV_fu_118[1]),
        .O(\PhaseV_fu_118[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseV_fu_118[2]_i_1 
       (.I0(offset_2_reg_657[12]),
        .I1(icmp_ln222_reg_644),
        .I2(PhaseV_fu_118[2]),
        .O(\PhaseV_fu_118[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseV_fu_118[3]_i_1 
       (.I0(offset_2_reg_657[13]),
        .I1(icmp_ln222_reg_644),
        .I2(PhaseV_fu_118[3]),
        .O(\PhaseV_fu_118[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseV_fu_118[4]_i_1 
       (.I0(offset_2_reg_657[14]),
        .I1(icmp_ln222_reg_644),
        .I2(PhaseV_fu_118[4]),
        .O(\PhaseV_fu_118[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \PhaseV_fu_118[5]_i_1 
       (.I0(Q),
        .I1(\PhaseV_fu_118_reg[5]_0 ),
        .I2(HwReg_LineRate_channel_empty_n),
        .I3(HwReg_HeightOut_c_full_n),
        .I4(HwReg_HeightIn_c_empty_n),
        .I5(HwReg_Width_c_full_n),
        .O(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PhaseV_fu_118[5]_i_2 
       (.I0(offset_2_reg_657[15]),
        .I1(icmp_ln222_reg_644),
        .I2(PhaseV_fu_118[5]),
        .O(\PhaseV_fu_118[5]_i_2_n_5 ));
  FDRE \PhaseV_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[0]_i_1_n_5 ),
        .Q(PhaseV_fu_118[0]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PhaseV_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[1]_i_1_n_5 ),
        .Q(PhaseV_fu_118[1]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PhaseV_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[2]_i_1_n_5 ),
        .Q(PhaseV_fu_118[2]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PhaseV_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[3]_i_1_n_5 ),
        .Q(PhaseV_fu_118[3]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PhaseV_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[4]_i_1_n_5 ),
        .Q(PhaseV_fu_118[4]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PhaseV_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[5]_i_2_n_5 ),
        .Q(PhaseV_fu_118[5]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  LUT3 #(
    .INIT(8'h9A)) 
    \PixArrayLoc_3_reg_673[3]_i_2 
       (.I0(PixArrayLoc_fu_122[0]),
        .I1(\GetNewLine_2_reg_679[0]_i_2_n_5 ),
        .I2(p_0_in3_in),
        .O(\PixArrayLoc_3_reg_673[3]_i_2_n_5 ));
  FDRE \PixArrayLoc_3_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[0]),
        .Q(PixArrayLoc_3_reg_673[0]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[10]),
        .Q(PixArrayLoc_3_reg_673[10]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[11] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[11]),
        .Q(PixArrayLoc_3_reg_673[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_673_reg[11]_i_1 
       (.CI(\PixArrayLoc_3_reg_673_reg[7]_i_1_n_5 ),
        .CO({\PixArrayLoc_3_reg_673_reg[11]_i_1_n_5 ,\PixArrayLoc_3_reg_673_reg[11]_i_1_n_6 ,\PixArrayLoc_3_reg_673_reg[11]_i_1_n_7 ,\PixArrayLoc_3_reg_673_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_418_p3[11:8]),
        .S(PixArrayLoc_fu_122[11:8]));
  FDRE \PixArrayLoc_3_reg_673_reg[12] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[12]),
        .Q(PixArrayLoc_3_reg_673[12]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[13] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[13]),
        .Q(PixArrayLoc_3_reg_673[13]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[14] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[14]),
        .Q(PixArrayLoc_3_reg_673[14]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[15] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[15]),
        .Q(PixArrayLoc_3_reg_673[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_673_reg[15]_i_1 
       (.CI(\PixArrayLoc_3_reg_673_reg[11]_i_1_n_5 ),
        .CO({\NLW_PixArrayLoc_3_reg_673_reg[15]_i_1_CO_UNCONNECTED [3],\PixArrayLoc_3_reg_673_reg[15]_i_1_n_6 ,\PixArrayLoc_3_reg_673_reg[15]_i_1_n_7 ,\PixArrayLoc_3_reg_673_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_418_p3[15:12]),
        .S(PixArrayLoc_fu_122[15:12]));
  FDRE \PixArrayLoc_3_reg_673_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[1]),
        .Q(PixArrayLoc_3_reg_673[1]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[2]),
        .Q(PixArrayLoc_3_reg_673[2]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[3]),
        .Q(PixArrayLoc_3_reg_673[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_673_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\PixArrayLoc_3_reg_673_reg[3]_i_1_n_5 ,\PixArrayLoc_3_reg_673_reg[3]_i_1_n_6 ,\PixArrayLoc_3_reg_673_reg[3]_i_1_n_7 ,\PixArrayLoc_3_reg_673_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PixArrayLoc_fu_122[0]}),
        .O(PixArrayLoc_3_fu_418_p3[3:0]),
        .S({PixArrayLoc_fu_122[3:1],\PixArrayLoc_3_reg_673[3]_i_2_n_5 }));
  FDRE \PixArrayLoc_3_reg_673_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[4]),
        .Q(PixArrayLoc_3_reg_673[4]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[5]),
        .Q(PixArrayLoc_3_reg_673[5]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[6]),
        .Q(PixArrayLoc_3_reg_673[6]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[7]),
        .Q(PixArrayLoc_3_reg_673[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PixArrayLoc_3_reg_673_reg[7]_i_1 
       (.CI(\PixArrayLoc_3_reg_673_reg[3]_i_1_n_5 ),
        .CO({\PixArrayLoc_3_reg_673_reg[7]_i_1_n_5 ,\PixArrayLoc_3_reg_673_reg[7]_i_1_n_6 ,\PixArrayLoc_3_reg_673_reg[7]_i_1_n_7 ,\PixArrayLoc_3_reg_673_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PixArrayLoc_3_fu_418_p3[7:4]),
        .S(PixArrayLoc_fu_122[7:4]));
  FDRE \PixArrayLoc_3_reg_673_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[8]),
        .Q(PixArrayLoc_3_reg_673[8]),
        .R(1'b0));
  FDRE \PixArrayLoc_3_reg_673_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(PixArrayLoc_3_fu_418_p3[9]),
        .Q(PixArrayLoc_3_reg_673[9]),
        .R(1'b0));
  FDRE \PixArrayLoc_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[0]),
        .Q(PixArrayLoc_fu_122[0]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[10]),
        .Q(PixArrayLoc_fu_122[10]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[11]),
        .Q(PixArrayLoc_fu_122[11]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[12]),
        .Q(PixArrayLoc_fu_122[12]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[13]),
        .Q(PixArrayLoc_fu_122[13]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[14]),
        .Q(PixArrayLoc_fu_122[14]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[15]),
        .Q(PixArrayLoc_fu_122[15]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[1]),
        .Q(PixArrayLoc_fu_122[1]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[2]),
        .Q(PixArrayLoc_fu_122[2]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[3]),
        .Q(PixArrayLoc_fu_122[3]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[4]),
        .Q(PixArrayLoc_fu_122[4]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[5]),
        .Q(PixArrayLoc_fu_122[5]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[6]),
        .Q(PixArrayLoc_fu_122[6]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[7]),
        .Q(PixArrayLoc_fu_122[7]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[8]),
        .Q(PixArrayLoc_fu_122[8]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \PixArrayLoc_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PixArrayLoc_3_reg_673[9]),
        .Q(PixArrayLoc_fu_122[9]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \Rate_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [0]),
        .Q(Rate_reg_615[0]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [10]),
        .Q(Rate_reg_615[10]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [11]),
        .Q(Rate_reg_615[11]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [12]),
        .Q(Rate_reg_615[12]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [13]),
        .Q(Rate_reg_615[13]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [14]),
        .Q(Rate_reg_615[14]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [15]),
        .Q(Rate_reg_615[15]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [16]),
        .Q(Rate_reg_615[16]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [17]),
        .Q(Rate_reg_615[17]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [18]),
        .Q(Rate_reg_615[18]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [19]),
        .Q(Rate_reg_615[19]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [1]),
        .Q(Rate_reg_615[1]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [20]),
        .Q(Rate_reg_615[20]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [21]),
        .Q(Rate_reg_615[21]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [22]),
        .Q(Rate_reg_615[22]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [23]),
        .Q(Rate_reg_615[23]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [24]),
        .Q(Rate_reg_615[24]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [25]),
        .Q(Rate_reg_615[25]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [26]),
        .Q(Rate_reg_615[26]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [27]),
        .Q(Rate_reg_615[27]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [28]),
        .Q(Rate_reg_615[28]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [29]),
        .Q(Rate_reg_615[29]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [2]),
        .Q(Rate_reg_615[2]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [30]),
        .Q(Rate_reg_615[30]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [31]),
        .Q(Rate_reg_615[31]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [3]),
        .Q(Rate_reg_615[3]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [4]),
        .Q(Rate_reg_615[4]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [5]),
        .Q(Rate_reg_615[5]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [6]),
        .Q(Rate_reg_615[6]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [7]),
        .Q(Rate_reg_615[7]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [8]),
        .Q(Rate_reg_615[8]),
        .R(1'b0));
  FDRE \Rate_reg_615_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\Rate_reg_615_reg[31]_0 [9]),
        .Q(Rate_reg_615[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \WriteLocNext_2_reg_700[3]_i_2 
       (.I0(WriteLoc_fu_110[0]),
        .I1(icmp_ln222_reg_644),
        .I2(p_0_in7_out),
        .O(\WriteLocNext_2_reg_700[3]_i_2_n_5 ));
  FDRE \WriteLocNext_2_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[0]),
        .Q(WriteLocNext_2_reg_700[0]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[10]),
        .Q(WriteLocNext_2_reg_700[10]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[11]),
        .Q(WriteLocNext_2_reg_700[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[11]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[7]_i_1_n_5 ),
        .CO({\WriteLocNext_2_reg_700_reg[11]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[11]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[11]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[11:8]),
        .S(WriteLoc_fu_110[11:8]));
  FDRE \WriteLocNext_2_reg_700_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[12]),
        .Q(WriteLocNext_2_reg_700[12]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[13]),
        .Q(WriteLocNext_2_reg_700[13]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[14]),
        .Q(WriteLocNext_2_reg_700[14]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[15]),
        .Q(WriteLocNext_2_reg_700[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[15]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[11]_i_1_n_5 ),
        .CO({\WriteLocNext_2_reg_700_reg[15]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[15]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[15]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[15:12]),
        .S(WriteLoc_fu_110[15:12]));
  FDRE \WriteLocNext_2_reg_700_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[16]),
        .Q(WriteLocNext_2_reg_700[16]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[17]),
        .Q(WriteLocNext_2_reg_700[17]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[18]),
        .Q(WriteLocNext_2_reg_700[18]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[19]),
        .Q(WriteLocNext_2_reg_700[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[19]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[15]_i_1_n_5 ),
        .CO({\WriteLocNext_2_reg_700_reg[19]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[19]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[19]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[19:16]),
        .S(WriteLoc_fu_110[19:16]));
  FDRE \WriteLocNext_2_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[1]),
        .Q(WriteLocNext_2_reg_700[1]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[20]),
        .Q(WriteLocNext_2_reg_700[20]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[21]),
        .Q(WriteLocNext_2_reg_700[21]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[22]),
        .Q(WriteLocNext_2_reg_700[22]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[23]),
        .Q(WriteLocNext_2_reg_700[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[23]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[19]_i_1_n_5 ),
        .CO({\WriteLocNext_2_reg_700_reg[23]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[23]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[23]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[23]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[23:20]),
        .S(WriteLoc_fu_110[23:20]));
  FDRE \WriteLocNext_2_reg_700_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[24]),
        .Q(WriteLocNext_2_reg_700[24]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[25]),
        .Q(WriteLocNext_2_reg_700[25]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[26]),
        .Q(WriteLocNext_2_reg_700[26]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[27]),
        .Q(WriteLocNext_2_reg_700[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[27]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[23]_i_1_n_5 ),
        .CO({\WriteLocNext_2_reg_700_reg[27]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[27]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[27]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[27]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[27:24]),
        .S(WriteLoc_fu_110[27:24]));
  FDRE \WriteLocNext_2_reg_700_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[28]),
        .Q(WriteLocNext_2_reg_700[28]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[29]),
        .Q(WriteLocNext_2_reg_700[29]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[2]),
        .Q(WriteLocNext_2_reg_700[2]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[30]),
        .Q(WriteLocNext_2_reg_700[30]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[31]),
        .Q(WriteLocNext_2_reg_700[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[31]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[27]_i_1_n_5 ),
        .CO({\NLW_WriteLocNext_2_reg_700_reg[31]_i_1_CO_UNCONNECTED [3],\WriteLocNext_2_reg_700_reg[31]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[31]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[31]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[31:28]),
        .S(WriteLoc_fu_110[31:28]));
  FDRE \WriteLocNext_2_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[3]),
        .Q(WriteLocNext_2_reg_700[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\WriteLocNext_2_reg_700_reg[3]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[3]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[3]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,WriteLoc_fu_110[0]}),
        .O(WriteLocNext_2_fu_494_p3[3:0]),
        .S({WriteLoc_fu_110[3:1],\WriteLocNext_2_reg_700[3]_i_2_n_5 }));
  FDRE \WriteLocNext_2_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[4]),
        .Q(WriteLocNext_2_reg_700[4]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[5]),
        .Q(WriteLocNext_2_reg_700[5]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[6]),
        .Q(WriteLocNext_2_reg_700[6]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[7]),
        .Q(WriteLocNext_2_reg_700[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \WriteLocNext_2_reg_700_reg[7]_i_1 
       (.CI(\WriteLocNext_2_reg_700_reg[3]_i_1_n_5 ),
        .CO({\WriteLocNext_2_reg_700_reg[7]_i_1_n_5 ,\WriteLocNext_2_reg_700_reg[7]_i_1_n_6 ,\WriteLocNext_2_reg_700_reg[7]_i_1_n_7 ,\WriteLocNext_2_reg_700_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(WriteLocNext_2_fu_494_p3[7:4]),
        .S(WriteLoc_fu_110[7:4]));
  FDRE \WriteLocNext_2_reg_700_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[8]),
        .Q(WriteLocNext_2_reg_700[8]),
        .R(1'b0));
  FDRE \WriteLocNext_2_reg_700_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(WriteLocNext_2_fu_494_p3[9]),
        .Q(WriteLocNext_2_reg_700[9]),
        .R(1'b0));
  FDRE \WriteLoc_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[0]),
        .Q(WriteLoc_fu_110[0]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[10]),
        .Q(WriteLoc_fu_110[10]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[11]),
        .Q(WriteLoc_fu_110[11]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[12]),
        .Q(WriteLoc_fu_110[12]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[13]),
        .Q(WriteLoc_fu_110[13]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[14]),
        .Q(WriteLoc_fu_110[14]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[15]),
        .Q(WriteLoc_fu_110[15]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[16]),
        .Q(WriteLoc_fu_110[16]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[17]),
        .Q(WriteLoc_fu_110[17]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[18]),
        .Q(WriteLoc_fu_110[18]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[19]),
        .Q(WriteLoc_fu_110[19]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[1]),
        .Q(WriteLoc_fu_110[1]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[20]),
        .Q(WriteLoc_fu_110[20]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[21]),
        .Q(WriteLoc_fu_110[21]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[22]),
        .Q(WriteLoc_fu_110[22]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[23]),
        .Q(WriteLoc_fu_110[23]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[24]),
        .Q(WriteLoc_fu_110[24]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[25]),
        .Q(WriteLoc_fu_110[25]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[26]),
        .Q(WriteLoc_fu_110[26]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[27]),
        .Q(WriteLoc_fu_110[27]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[28]),
        .Q(WriteLoc_fu_110[28]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[29]),
        .Q(WriteLoc_fu_110[29]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[2]),
        .Q(WriteLoc_fu_110[2]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[30]),
        .Q(WriteLoc_fu_110[30]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[31]),
        .Q(WriteLoc_fu_110[31]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[3]),
        .Q(WriteLoc_fu_110[3]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[4]),
        .Q(WriteLoc_fu_110[4]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[5]),
        .Q(WriteLoc_fu_110[5]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[6]),
        .Q(WriteLoc_fu_110[6]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[7]),
        .Q(WriteLoc_fu_110[7]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[8]),
        .Q(WriteLoc_fu_110[8]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \WriteLoc_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(WriteLocNext_2_reg_700[9]),
        .Q(WriteLoc_fu_110[9]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \YLoopSize_reg_630[0]_i_1 
       (.I0(OutLines_reg_596[0]),
        .I1(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I2(InLines_reg_608[0]),
        .O(YLoopSize_fu_314_p2[0]));
  LUT6 #(
    .INIT(64'hFF00A6A600FFA6A6)) 
    \YLoopSize_reg_630[10]_i_1 
       (.I0(InLines_reg_608[10]),
        .I1(InLines_reg_608[9]),
        .I2(\YLoopSize_reg_630[10]_i_2_n_5 ),
        .I3(OutLines_reg_596[10]),
        .I4(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I5(\YLoopSize_reg_630[10]_i_3_n_5 ),
        .O(YLoopSize_fu_314_p2[10]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \YLoopSize_reg_630[10]_i_2 
       (.I0(InLines_reg_608[7]),
        .I1(\YLoopSize_reg_630[6]_i_2_n_5 ),
        .I2(InLines_reg_608[6]),
        .I3(InLines_reg_608[8]),
        .O(\YLoopSize_reg_630[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \YLoopSize_reg_630[10]_i_3 
       (.I0(OutLines_reg_596[8]),
        .I1(OutLines_reg_596[6]),
        .I2(\YLoopSize_reg_630[7]_i_2_n_5 ),
        .I3(OutLines_reg_596[7]),
        .I4(OutLines_reg_596[9]),
        .O(\YLoopSize_reg_630[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hD78282D7)) 
    \YLoopSize_reg_630[1]_i_1 
       (.I0(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I1(OutLines_reg_596[1]),
        .I2(OutLines_reg_596[0]),
        .I3(InLines_reg_608[0]),
        .I4(InLines_reg_608[1]),
        .O(YLoopSize_fu_314_p2[1]));
  LUT6 #(
    .INIT(64'h0F660F660F66F066)) 
    \YLoopSize_reg_630[2]_i_1 
       (.I0(InLines_reg_608[2]),
        .I1(\YLoopSize_reg_630[3]_i_2_n_5 ),
        .I2(OutLines_reg_596[2]),
        .I3(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I4(OutLines_reg_596[1]),
        .I5(OutLines_reg_596[0]),
        .O(YLoopSize_fu_314_p2[2]));
  LUT6 #(
    .INIT(64'hFF006A6A00FF6A6A)) 
    \YLoopSize_reg_630[3]_i_1 
       (.I0(InLines_reg_608[3]),
        .I1(InLines_reg_608[2]),
        .I2(\YLoopSize_reg_630[3]_i_2_n_5 ),
        .I3(OutLines_reg_596[3]),
        .I4(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I5(\YLoopSize_reg_630[3]_i_3_n_5 ),
        .O(YLoopSize_fu_314_p2[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \YLoopSize_reg_630[3]_i_2 
       (.I0(InLines_reg_608[0]),
        .I1(InLines_reg_608[1]),
        .O(\YLoopSize_reg_630[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \YLoopSize_reg_630[3]_i_3 
       (.I0(OutLines_reg_596[1]),
        .I1(OutLines_reg_596[0]),
        .I2(OutLines_reg_596[2]),
        .O(\YLoopSize_reg_630[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_630[4]_i_1 
       (.I0(InLines_reg_608[4]),
        .I1(\YLoopSize_reg_630[4]_i_2_n_5 ),
        .I2(OutLines_reg_596[4]),
        .I3(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I4(\YLoopSize_reg_630[4]_i_3_n_5 ),
        .O(YLoopSize_fu_314_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \YLoopSize_reg_630[4]_i_2 
       (.I0(InLines_reg_608[2]),
        .I1(InLines_reg_608[0]),
        .I2(InLines_reg_608[1]),
        .I3(InLines_reg_608[3]),
        .O(\YLoopSize_reg_630[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \YLoopSize_reg_630[4]_i_3 
       (.I0(OutLines_reg_596[2]),
        .I1(OutLines_reg_596[0]),
        .I2(OutLines_reg_596[1]),
        .I3(OutLines_reg_596[3]),
        .O(\YLoopSize_reg_630[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_630[5]_i_1 
       (.I0(InLines_reg_608[5]),
        .I1(\YLoopSize_reg_630[5]_i_2_n_5 ),
        .I2(OutLines_reg_596[5]),
        .I3(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I4(\YLoopSize_reg_630[5]_i_3_n_5 ),
        .O(YLoopSize_fu_314_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \YLoopSize_reg_630[5]_i_2 
       (.I0(InLines_reg_608[3]),
        .I1(InLines_reg_608[1]),
        .I2(InLines_reg_608[0]),
        .I3(InLines_reg_608[2]),
        .I4(InLines_reg_608[4]),
        .O(\YLoopSize_reg_630[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \YLoopSize_reg_630[5]_i_3 
       (.I0(OutLines_reg_596[3]),
        .I1(OutLines_reg_596[1]),
        .I2(OutLines_reg_596[0]),
        .I3(OutLines_reg_596[2]),
        .I4(OutLines_reg_596[4]),
        .O(\YLoopSize_reg_630[5]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_630[6]_i_1 
       (.I0(InLines_reg_608[6]),
        .I1(\YLoopSize_reg_630[6]_i_2_n_5 ),
        .I2(OutLines_reg_596[6]),
        .I3(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I4(\YLoopSize_reg_630[7]_i_2_n_5 ),
        .O(YLoopSize_fu_314_p2[6]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \YLoopSize_reg_630[6]_i_2 
       (.I0(InLines_reg_608[4]),
        .I1(InLines_reg_608[2]),
        .I2(InLines_reg_608[0]),
        .I3(InLines_reg_608[1]),
        .I4(InLines_reg_608[3]),
        .I5(InLines_reg_608[5]),
        .O(\YLoopSize_reg_630[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF099F0990F99F099)) 
    \YLoopSize_reg_630[7]_i_1 
       (.I0(InLines_reg_608[7]),
        .I1(\YLoopSize_reg_630[8]_i_2_n_5 ),
        .I2(OutLines_reg_596[7]),
        .I3(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I4(OutLines_reg_596[6]),
        .I5(\YLoopSize_reg_630[7]_i_2_n_5 ),
        .O(YLoopSize_fu_314_p2[7]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \YLoopSize_reg_630[7]_i_2 
       (.I0(OutLines_reg_596[4]),
        .I1(OutLines_reg_596[2]),
        .I2(OutLines_reg_596[0]),
        .I3(OutLines_reg_596[1]),
        .I4(OutLines_reg_596[3]),
        .I5(OutLines_reg_596[5]),
        .O(\YLoopSize_reg_630[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00A6A600FFA6A6)) 
    \YLoopSize_reg_630[8]_i_1 
       (.I0(InLines_reg_608[8]),
        .I1(InLines_reg_608[7]),
        .I2(\YLoopSize_reg_630[8]_i_2_n_5 ),
        .I3(OutLines_reg_596[8]),
        .I4(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I5(\YLoopSize_reg_630[8]_i_3_n_5 ),
        .O(YLoopSize_fu_314_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \YLoopSize_reg_630[8]_i_2 
       (.I0(InLines_reg_608[5]),
        .I1(InLines_reg_608[3]),
        .I2(\YLoopSize_reg_630[3]_i_2_n_5 ),
        .I3(InLines_reg_608[2]),
        .I4(InLines_reg_608[4]),
        .I5(InLines_reg_608[6]),
        .O(\YLoopSize_reg_630[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \YLoopSize_reg_630[8]_i_3 
       (.I0(OutLines_reg_596[6]),
        .I1(\YLoopSize_reg_630[7]_i_2_n_5 ),
        .I2(OutLines_reg_596[7]),
        .O(\YLoopSize_reg_630[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \YLoopSize_reg_630[9]_i_1 
       (.I0(InLines_reg_608[9]),
        .I1(\YLoopSize_reg_630[10]_i_2_n_5 ),
        .I2(OutLines_reg_596[9]),
        .I3(icmp_ln180_fu_304_p2_carry__0_n_7),
        .I4(\YLoopSize_reg_630[9]_i_2_n_5 ),
        .O(YLoopSize_fu_314_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \YLoopSize_reg_630[9]_i_2 
       (.I0(OutLines_reg_596[7]),
        .I1(\YLoopSize_reg_630[7]_i_2_n_5 ),
        .I2(OutLines_reg_596[6]),
        .I3(OutLines_reg_596[8]),
        .O(\YLoopSize_reg_630[9]_i_2_n_5 ));
  FDRE \YLoopSize_reg_630_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[0]),
        .Q(YLoopSize_reg_630[0]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[10]),
        .Q(YLoopSize_reg_630[10]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[1]),
        .Q(YLoopSize_reg_630[1]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[2]),
        .Q(YLoopSize_reg_630[2]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[3]),
        .Q(YLoopSize_reg_630[3]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[4]),
        .Q(YLoopSize_reg_630[4]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[5]),
        .Q(YLoopSize_reg_630[5]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[6]),
        .Q(YLoopSize_reg_630[6]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[7]),
        .Q(YLoopSize_reg_630[7]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[8]),
        .Q(YLoopSize_reg_630[8]),
        .R(1'b0));
  FDRE \YLoopSize_reg_630_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(YLoopSize_fu_314_p2[9]),
        .Q(YLoopSize_reg_630[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add117_reg_710[0]_i_1 
       (.I0(PixArrayLoc_3_reg_673[0]),
        .O(add117_fu_509_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add117_reg_710[4]_i_2 
       (.I0(PixArrayLoc_3_reg_673[1]),
        .O(\add117_reg_710[4]_i_2_n_5 ));
  FDRE \add117_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[0]),
        .Q(add117_reg_710[0]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[10]),
        .Q(add117_reg_710[10]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[11]),
        .Q(add117_reg_710[11]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[12]),
        .Q(add117_reg_710[12]),
        .R(1'b0));
  CARRY4 \add117_reg_710_reg[12]_i_1 
       (.CI(\add117_reg_710_reg[8]_i_1_n_5 ),
        .CO({\add117_reg_710_reg[12]_i_1_n_5 ,\add117_reg_710_reg[12]_i_1_n_6 ,\add117_reg_710_reg[12]_i_1_n_7 ,\add117_reg_710_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add117_fu_509_p2[12:9]),
        .S(PixArrayLoc_3_reg_673[12:9]));
  FDRE \add117_reg_710_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[13]),
        .Q(add117_reg_710[13]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[14]),
        .Q(add117_reg_710[14]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[15]),
        .Q(add117_reg_710[15]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[16]),
        .Q(add117_reg_710[16]),
        .R(1'b0));
  CARRY4 \add117_reg_710_reg[16]_i_1 
       (.CI(\add117_reg_710_reg[12]_i_1_n_5 ),
        .CO({add117_fu_509_p2[16],\NLW_add117_reg_710_reg[16]_i_1_CO_UNCONNECTED [2],\add117_reg_710_reg[16]_i_1_n_7 ,\add117_reg_710_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add117_reg_710_reg[16]_i_1_O_UNCONNECTED [3],add117_fu_509_p2[15:13]}),
        .S({1'b1,PixArrayLoc_3_reg_673[15:13]}));
  FDRE \add117_reg_710_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[1]),
        .Q(add117_reg_710[1]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[2]),
        .Q(add117_reg_710[2]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[3]),
        .Q(add117_reg_710[3]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[4]),
        .Q(add117_reg_710[4]),
        .R(1'b0));
  CARRY4 \add117_reg_710_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add117_reg_710_reg[4]_i_1_n_5 ,\add117_reg_710_reg[4]_i_1_n_6 ,\add117_reg_710_reg[4]_i_1_n_7 ,\add117_reg_710_reg[4]_i_1_n_8 }),
        .CYINIT(PixArrayLoc_3_reg_673[0]),
        .DI({1'b0,1'b0,1'b0,PixArrayLoc_3_reg_673[1]}),
        .O(add117_fu_509_p2[4:1]),
        .S({PixArrayLoc_3_reg_673[4:2],\add117_reg_710[4]_i_2_n_5 }));
  FDRE \add117_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[5]),
        .Q(add117_reg_710[5]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[6]),
        .Q(add117_reg_710[6]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[7]),
        .Q(add117_reg_710[7]),
        .R(1'b0));
  FDRE \add117_reg_710_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[8]),
        .Q(add117_reg_710[8]),
        .R(1'b0));
  CARRY4 \add117_reg_710_reg[8]_i_1 
       (.CI(\add117_reg_710_reg[4]_i_1_n_5 ),
        .CO({\add117_reg_710_reg[8]_i_1_n_5 ,\add117_reg_710_reg[8]_i_1_n_6 ,\add117_reg_710_reg[8]_i_1_n_7 ,\add117_reg_710_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add117_fu_509_p2[8:5]),
        .S(PixArrayLoc_3_reg_673[8:5]));
  FDRE \add117_reg_710_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add117_fu_509_p2[9]),
        .Q(add117_reg_710[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln214_fu_323_p2),
        .I1(ap_CS_fsm_state3),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(icmp_ln214_fu_323_p2),
        .I1(ap_CS_fsm_state3),
        .O(y_fu_1260));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(y_fu_1260),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000F200F200F200)) 
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln214_fu_323_p2),
        .I2(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I3(ap_rst_n),
        .I4(ap_start),
        .I5(ap_sync_ready),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_715[0]_i_1 
       (.I0(\icmp124_reg_685_reg_n_5_[0] ),
        .I1(GetNewLine_2_reg_679),
        .O(brmerge_fu_515_p2));
  FDRE \brmerge_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(brmerge_fu_515_p2),
        .Q(brmerge_reg_715),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp119_reg_730[0]_i_10 
       (.I0(zext_ln180_reg_625[8]),
        .I1(add117_reg_710[8]),
        .I2(zext_ln180_reg_625[9]),
        .I3(add117_reg_710[9]),
        .O(\cmp119_reg_730[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp119_reg_730[0]_i_11 
       (.I0(zext_ln180_reg_625[6]),
        .I1(add117_reg_710[6]),
        .I2(add117_reg_710[7]),
        .I3(zext_ln180_reg_625[7]),
        .O(\cmp119_reg_730[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp119_reg_730[0]_i_12 
       (.I0(zext_ln180_reg_625[4]),
        .I1(add117_reg_710[4]),
        .I2(add117_reg_710[5]),
        .I3(zext_ln180_reg_625[5]),
        .O(\cmp119_reg_730[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp119_reg_730[0]_i_13 
       (.I0(zext_ln180_reg_625[2]),
        .I1(add117_reg_710[2]),
        .I2(add117_reg_710[3]),
        .I3(zext_ln180_reg_625[3]),
        .O(\cmp119_reg_730[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp119_reg_730[0]_i_14 
       (.I0(zext_ln180_reg_625[0]),
        .I1(add117_reg_710[0]),
        .I2(add117_reg_710[1]),
        .I3(zext_ln180_reg_625[1]),
        .O(\cmp119_reg_730[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp119_reg_730[0]_i_15 
       (.I0(zext_ln180_reg_625[6]),
        .I1(add117_reg_710[6]),
        .I2(zext_ln180_reg_625[7]),
        .I3(add117_reg_710[7]),
        .O(\cmp119_reg_730[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp119_reg_730[0]_i_16 
       (.I0(zext_ln180_reg_625[4]),
        .I1(add117_reg_710[4]),
        .I2(zext_ln180_reg_625[5]),
        .I3(add117_reg_710[5]),
        .O(\cmp119_reg_730[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp119_reg_730[0]_i_17 
       (.I0(zext_ln180_reg_625[2]),
        .I1(add117_reg_710[2]),
        .I2(zext_ln180_reg_625[3]),
        .I3(add117_reg_710[3]),
        .O(\cmp119_reg_730[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp119_reg_730[0]_i_18 
       (.I0(zext_ln180_reg_625[0]),
        .I1(add117_reg_710[0]),
        .I2(zext_ln180_reg_625[1]),
        .I3(add117_reg_710[1]),
        .O(\cmp119_reg_730[0]_i_18_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp119_reg_730[0]_i_3 
       (.I0(add117_reg_710[16]),
        .O(\cmp119_reg_730[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \cmp119_reg_730[0]_i_5 
       (.I0(add117_reg_710[10]),
        .I1(zext_ln180_reg_625[10]),
        .I2(add117_reg_710[11]),
        .O(\cmp119_reg_730[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp119_reg_730[0]_i_6 
       (.I0(zext_ln180_reg_625[8]),
        .I1(add117_reg_710[8]),
        .I2(add117_reg_710[9]),
        .I3(zext_ln180_reg_625[9]),
        .O(\cmp119_reg_730[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp119_reg_730[0]_i_7 
       (.I0(add117_reg_710[14]),
        .I1(add117_reg_710[15]),
        .O(\cmp119_reg_730[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp119_reg_730[0]_i_8 
       (.I0(add117_reg_710[12]),
        .I1(add117_reg_710[13]),
        .O(\cmp119_reg_730[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp119_reg_730[0]_i_9 
       (.I0(zext_ln180_reg_625[10]),
        .I1(add117_reg_710[10]),
        .I2(add117_reg_710[11]),
        .O(\cmp119_reg_730[0]_i_9_n_5 ));
  FDRE \cmp119_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(cmp119_fu_544_p2),
        .Q(cmp119_reg_730),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp119_reg_730_reg[0]_i_1 
       (.CI(\cmp119_reg_730_reg[0]_i_2_n_5 ),
        .CO({\NLW_cmp119_reg_730_reg[0]_i_1_CO_UNCONNECTED [3:1],cmp119_fu_544_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp119_reg_730_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cmp119_reg_730[0]_i_3_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp119_reg_730_reg[0]_i_2 
       (.CI(\cmp119_reg_730_reg[0]_i_4_n_5 ),
        .CO({\cmp119_reg_730_reg[0]_i_2_n_5 ,\cmp119_reg_730_reg[0]_i_2_n_6 ,\cmp119_reg_730_reg[0]_i_2_n_7 ,\cmp119_reg_730_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cmp119_reg_730[0]_i_5_n_5 ,\cmp119_reg_730[0]_i_6_n_5 }),
        .O(\NLW_cmp119_reg_730_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp119_reg_730[0]_i_7_n_5 ,\cmp119_reg_730[0]_i_8_n_5 ,\cmp119_reg_730[0]_i_9_n_5 ,\cmp119_reg_730[0]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp119_reg_730_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\cmp119_reg_730_reg[0]_i_4_n_5 ,\cmp119_reg_730_reg[0]_i_4_n_6 ,\cmp119_reg_730_reg[0]_i_4_n_7 ,\cmp119_reg_730_reg[0]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp119_reg_730[0]_i_11_n_5 ,\cmp119_reg_730[0]_i_12_n_5 ,\cmp119_reg_730[0]_i_13_n_5 ,\cmp119_reg_730[0]_i_14_n_5 }),
        .O(\NLW_cmp119_reg_730_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cmp119_reg_730[0]_i_15_n_5 ,\cmp119_reg_730[0]_i_16_n_5 ,\cmp119_reg_730[0]_i_17_n_5 ,\cmp119_reg_730[0]_i_18_n_5 }));
  LUT6 #(
    .INIT(64'h00AAAAAA03AAAAAA)) 
    \cmp159_reg_690[0]_i_1 
       (.I0(\cmp159_reg_690_reg_n_5_[0] ),
        .I1(\y_fu_126_reg_n_5_[0] ),
        .I2(\y_fu_126_reg_n_5_[1] ),
        .I3(ap_CS_fsm_state3),
        .I4(icmp_ln214_fu_323_p2),
        .I5(\cmp159_reg_690[0]_i_2_n_5 ),
        .O(\cmp159_reg_690[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp159_reg_690[0]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(\icmp_ln222_reg_644[0]_i_2_n_5 ),
        .O(\cmp159_reg_690[0]_i_2_n_5 ));
  FDRE \cmp159_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp159_reg_690[0]_i_1_n_5 ),
        .Q(\cmp159_reg_690_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \empty_reg_725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[0]_i_1_n_5 ),
        .Q(empty_reg_725[0]),
        .R(1'b0));
  FDRE \empty_reg_725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[1]_i_1_n_5 ),
        .Q(empty_reg_725[1]),
        .R(1'b0));
  FDRE \empty_reg_725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[2]_i_1_n_5 ),
        .Q(empty_reg_725[2]),
        .R(1'b0));
  FDRE \empty_reg_725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[3]_i_1_n_5 ),
        .Q(empty_reg_725[3]),
        .R(1'b0));
  FDRE \empty_reg_725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[4]_i_1_n_5 ),
        .Q(empty_reg_725[4]),
        .R(1'b0));
  FDRE \empty_reg_725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\PhaseV_fu_118[5]_i_2_n_5 ),
        .Q(empty_reg_725[5]),
        .R(1'b0));
  bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(ap_NS_fsm[2:1]),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state2}),
        .SR(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0),
        .\add_ln209_reg_365_reg[0]_0 (\add_ln209_reg_365_reg[0] ),
        .\ap_CS_fsm_reg[1] (grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_21),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_23),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .\int_vfltCoeff_shift0_reg[0] (\int_vfltCoeff_shift0_reg[0] ),
        .p_0_in(p_0_in_4),
        .p_0_in_0(p_0_in_3),
        .p_0_in_1(p_0_in_2),
        .p_0_in_2(p_0_in_1),
        .p_0_in_3(p_0_in_0),
        .p_0_in_4(p_0_in),
        .\vfltCoeff_load_reg_375_reg[15]_0 (vfltCoeff_load_reg_375),
        .\vfltCoeff_load_reg_375_reg[15]_1 (\vfltCoeff_load_reg_375_reg[15] ),
        .vscale_core_polyphase_U0_vfltCoeff_ce0(vscale_core_polyphase_U0_vfltCoeff_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_23),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247
       (.D(ap_NS_fsm[6]),
        .E(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_39),
        .FiltCoeff_2_ce0(FiltCoeff_2_ce0),
        .FiltCoeff_3_ce0(FiltCoeff_3_ce0),
        .FiltCoeff_4_ce0(FiltCoeff_4_ce0),
        .FiltCoeff_5_address0(FiltCoeff_5_address0),
        .FiltCoeff_5_ce0(FiltCoeff_5_ce0),
        .GetNewLine_2_reg_679(GetNewLine_2_reg_679),
        .GetNewLine_reg_218(GetNewLine_reg_218),
        .\GetNewLine_reg_218_reg[0] (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_10),
        .\GetNewLine_reg_218_reg[0]_0 (grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_n_21),
        .\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0),
        .\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
        .\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .PixArrayVal_val_V_18_reg_13570(PixArrayVal_val_V_18_reg_13570),
        .\PixArrayVal_val_V_23_reg_1418_reg[7]_0 (LineBuf_val_V_1_q1),
        .\PixArrayVal_val_V_26_reg_1436_reg[7]_0 (LineBuf_val_V_2_q1),
        .\PixArrayVal_val_V_29_reg_1454_reg[7]_0 (LineBuf_val_V_3_q1),
        .\PixArray_val_V_15_reg_1472_reg[7]_0 (LineBuf_val_V_4_q1),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state2}),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .WEA(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0),
        .\ap_CS_fsm_reg[5] (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_38),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3_reg_0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
        .\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 (\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .brmerge_reg_715(brmerge_reg_715),
        .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1),
        .cmp119_reg_730(cmp119_reg_730),
        .\cmp119_reg_730_reg[0] (\cmp119_reg_730_reg[0]_0 ),
        .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .\icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0),
        .\icmp_ln252_reg_1317_reg[0]_0 (InPixels_reg_603),
        .\idxprom11_i_cast_reg_1307_reg[5]_0 (empty_reg_725),
        .in(in),
        .\p_Result_2_reg_1381_reg[23]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0),
        .p_reg_reg({FiltCoeff_1_U_n_5,FiltCoeff_1_U_n_6,FiltCoeff_1_U_n_7,FiltCoeff_1_U_n_8,FiltCoeff_1_U_n_9,FiltCoeff_1_U_n_10,FiltCoeff_1_U_n_11,FiltCoeff_1_U_n_12,FiltCoeff_1_U_n_13,FiltCoeff_1_U_n_14,FiltCoeff_1_U_n_15,FiltCoeff_1_U_n_16,FiltCoeff_1_U_n_17,FiltCoeff_1_U_n_18,FiltCoeff_1_U_n_19,FiltCoeff_1_U_n_20}),
        .p_reg_reg_0({FiltCoeff_2_U_n_5,FiltCoeff_2_U_n_6,FiltCoeff_2_U_n_7,FiltCoeff_2_U_n_8,FiltCoeff_2_U_n_9,FiltCoeff_2_U_n_10,FiltCoeff_2_U_n_11,FiltCoeff_2_U_n_12,FiltCoeff_2_U_n_13,FiltCoeff_2_U_n_14,FiltCoeff_2_U_n_15,FiltCoeff_2_U_n_16,FiltCoeff_2_U_n_17,FiltCoeff_2_U_n_18,FiltCoeff_2_U_n_19,FiltCoeff_2_U_n_20}),
        .p_reg_reg_1({FiltCoeff_3_U_n_5,FiltCoeff_3_U_n_6,FiltCoeff_3_U_n_7,FiltCoeff_3_U_n_8,FiltCoeff_3_U_n_9,FiltCoeff_3_U_n_10,FiltCoeff_3_U_n_11,FiltCoeff_3_U_n_12,FiltCoeff_3_U_n_13,FiltCoeff_3_U_n_14,FiltCoeff_3_U_n_15,FiltCoeff_3_U_n_16,FiltCoeff_3_U_n_17,FiltCoeff_3_U_n_18,FiltCoeff_3_U_n_19,FiltCoeff_3_U_n_20}),
        .p_reg_reg_2({FiltCoeff_4_U_n_5,FiltCoeff_4_U_n_6,FiltCoeff_4_U_n_7,FiltCoeff_4_U_n_8,FiltCoeff_4_U_n_9,FiltCoeff_4_U_n_10,FiltCoeff_4_U_n_11,FiltCoeff_4_U_n_12,FiltCoeff_4_U_n_13,FiltCoeff_4_U_n_14,FiltCoeff_4_U_n_15,FiltCoeff_4_U_n_16,FiltCoeff_4_U_n_17,FiltCoeff_4_U_n_18,FiltCoeff_4_U_n_19,FiltCoeff_4_U_n_20}),
        .p_reg_reg_3({FiltCoeff_5_U_n_5,FiltCoeff_5_U_n_6,FiltCoeff_5_U_n_7,FiltCoeff_5_U_n_8,FiltCoeff_5_U_n_9,FiltCoeff_5_U_n_10,FiltCoeff_5_U_n_11,FiltCoeff_5_U_n_12,FiltCoeff_5_U_n_13,FiltCoeff_5_U_n_14,FiltCoeff_5_U_n_15,FiltCoeff_5_U_n_16,FiltCoeff_5_U_n_17,FiltCoeff_5_U_n_18,FiltCoeff_5_U_n_19,FiltCoeff_5_U_n_20}),
        .p_reg_reg_4({PixArray_val_V_18_reg_1488,PixArray_val_V_17_reg_1483,PixArray_val_V_16_reg_1478}),
        .q00(q00),
        .q1({PixArrayVal_val_V_20_reg_1373,PixArrayVal_val_V_19_reg_1365,PixArrayVal_val_V_18_reg_1357}),
        .\select_ln302_1_reg_1498_reg[23]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0),
        .\select_ln302_2_reg_1503_reg[23]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0),
        .\select_ln302_3_reg_1508_reg[23]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0),
        .\select_ln302_reg_1493_reg[23]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0),
        .\select_ln302_reg_1493_reg[23]_1 (\cmp159_reg_690_reg_n_5_[0] ),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_1(shiftReg_ce_1),
        .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0),
        .\x_fu_122_reg[10]_0 (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_n_38),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h3AAA)) 
    \icmp124_reg_685[0]_i_1 
       (.I0(\icmp124_reg_685_reg_n_5_[0] ),
        .I1(\cmp159_reg_690[0]_i_2_n_5 ),
        .I2(icmp_ln214_fu_323_p2),
        .I3(ap_CS_fsm_state3),
        .O(\icmp124_reg_685[0]_i_1_n_5 ));
  FDRE \icmp124_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp124_reg_685[0]_i_1_n_5 ),
        .Q(\icmp124_reg_685_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln180_fu_304_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln180_fu_304_p2_carry_n_5,icmp_ln180_fu_304_p2_carry_n_6,icmp_ln180_fu_304_p2_carry_n_7,icmp_ln180_fu_304_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln180_fu_304_p2_carry_i_1_n_5,icmp_ln180_fu_304_p2_carry_i_2_n_5,icmp_ln180_fu_304_p2_carry_i_3_n_5,icmp_ln180_fu_304_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln180_fu_304_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln180_fu_304_p2_carry_i_5_n_5,icmp_ln180_fu_304_p2_carry_i_6_n_5,icmp_ln180_fu_304_p2_carry_i_7_n_5,icmp_ln180_fu_304_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln180_fu_304_p2_carry__0
       (.CI(icmp_ln180_fu_304_p2_carry_n_5),
        .CO({NLW_icmp_ln180_fu_304_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln180_fu_304_p2_carry__0_n_7,icmp_ln180_fu_304_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln180_fu_304_p2_carry__0_i_1_n_5,icmp_ln180_fu_304_p2_carry__0_i_2_n_5}),
        .O(NLW_icmp_ln180_fu_304_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln180_fu_304_p2_carry__0_i_3_n_5,icmp_ln180_fu_304_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln180_fu_304_p2_carry__0_i_1
       (.I0(OutLines_reg_596[10]),
        .I1(InLines_reg_608[10]),
        .O(icmp_ln180_fu_304_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln180_fu_304_p2_carry__0_i_2
       (.I0(OutLines_reg_596[9]),
        .I1(InLines_reg_608[9]),
        .I2(OutLines_reg_596[8]),
        .I3(InLines_reg_608[8]),
        .O(icmp_ln180_fu_304_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln180_fu_304_p2_carry__0_i_3
       (.I0(InLines_reg_608[10]),
        .I1(OutLines_reg_596[10]),
        .O(icmp_ln180_fu_304_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln180_fu_304_p2_carry__0_i_4
       (.I0(InLines_reg_608[9]),
        .I1(OutLines_reg_596[9]),
        .I2(InLines_reg_608[8]),
        .I3(OutLines_reg_596[8]),
        .O(icmp_ln180_fu_304_p2_carry__0_i_4_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln180_fu_304_p2_carry_i_1
       (.I0(OutLines_reg_596[7]),
        .I1(InLines_reg_608[7]),
        .I2(OutLines_reg_596[6]),
        .I3(InLines_reg_608[6]),
        .O(icmp_ln180_fu_304_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln180_fu_304_p2_carry_i_2
       (.I0(OutLines_reg_596[5]),
        .I1(InLines_reg_608[5]),
        .I2(OutLines_reg_596[4]),
        .I3(InLines_reg_608[4]),
        .O(icmp_ln180_fu_304_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln180_fu_304_p2_carry_i_3
       (.I0(OutLines_reg_596[3]),
        .I1(InLines_reg_608[3]),
        .I2(OutLines_reg_596[2]),
        .I3(InLines_reg_608[2]),
        .O(icmp_ln180_fu_304_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2B0A)) 
    icmp_ln180_fu_304_p2_carry_i_4
       (.I0(OutLines_reg_596[1]),
        .I1(InLines_reg_608[0]),
        .I2(InLines_reg_608[1]),
        .I3(OutLines_reg_596[0]),
        .O(icmp_ln180_fu_304_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln180_fu_304_p2_carry_i_5
       (.I0(InLines_reg_608[7]),
        .I1(OutLines_reg_596[7]),
        .I2(InLines_reg_608[6]),
        .I3(OutLines_reg_596[6]),
        .O(icmp_ln180_fu_304_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln180_fu_304_p2_carry_i_6
       (.I0(InLines_reg_608[5]),
        .I1(OutLines_reg_596[5]),
        .I2(InLines_reg_608[4]),
        .I3(OutLines_reg_596[4]),
        .O(icmp_ln180_fu_304_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln180_fu_304_p2_carry_i_7
       (.I0(InLines_reg_608[3]),
        .I1(OutLines_reg_596[3]),
        .I2(InLines_reg_608[2]),
        .I3(OutLines_reg_596[2]),
        .O(icmp_ln180_fu_304_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln180_fu_304_p2_carry_i_8
       (.I0(OutLines_reg_596[0]),
        .I1(InLines_reg_608[0]),
        .I2(OutLines_reg_596[1]),
        .I3(InLines_reg_608[1]),
        .O(icmp_ln180_fu_304_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln214_fu_323_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln214_fu_323_p2_carry_n_5,icmp_ln214_fu_323_p2_carry_n_6,icmp_ln214_fu_323_p2_carry_n_7,icmp_ln214_fu_323_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln214_fu_323_p2_carry_i_1_n_5,icmp_ln214_fu_323_p2_carry_i_2_n_5,icmp_ln214_fu_323_p2_carry_i_3_n_5,icmp_ln214_fu_323_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln214_fu_323_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln214_fu_323_p2_carry_i_5_n_5,icmp_ln214_fu_323_p2_carry_i_6_n_5,icmp_ln214_fu_323_p2_carry_i_7_n_5,icmp_ln214_fu_323_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln214_fu_323_p2_carry__0
       (.CI(icmp_ln214_fu_323_p2_carry_n_5),
        .CO({NLW_icmp_ln214_fu_323_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln214_fu_323_p2,icmp_ln214_fu_323_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln214_fu_323_p2_carry__0_i_1_n_5,icmp_ln214_fu_323_p2_carry__0_i_2_n_5}),
        .O(NLW_icmp_ln214_fu_323_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln214_fu_323_p2_carry__0_i_3_n_5,icmp_ln214_fu_323_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln214_fu_323_p2_carry__0_i_1
       (.I0(YLoopSize_reg_630[10]),
        .I1(sel0[8]),
        .O(icmp_ln214_fu_323_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln214_fu_323_p2_carry__0_i_2
       (.I0(sel0[7]),
        .I1(YLoopSize_reg_630[9]),
        .I2(YLoopSize_reg_630[8]),
        .I3(sel0[6]),
        .O(icmp_ln214_fu_323_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln214_fu_323_p2_carry__0_i_3
       (.I0(sel0[8]),
        .I1(YLoopSize_reg_630[10]),
        .O(icmp_ln214_fu_323_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln214_fu_323_p2_carry__0_i_4
       (.I0(YLoopSize_reg_630[9]),
        .I1(sel0[7]),
        .I2(YLoopSize_reg_630[8]),
        .I3(sel0[6]),
        .O(icmp_ln214_fu_323_p2_carry__0_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln214_fu_323_p2_carry_i_1
       (.I0(sel0[5]),
        .I1(YLoopSize_reg_630[7]),
        .I2(YLoopSize_reg_630[6]),
        .I3(sel0[4]),
        .O(icmp_ln214_fu_323_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln214_fu_323_p2_carry_i_2
       (.I0(sel0[3]),
        .I1(YLoopSize_reg_630[5]),
        .I2(YLoopSize_reg_630[4]),
        .I3(sel0[2]),
        .O(icmp_ln214_fu_323_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln214_fu_323_p2_carry_i_3
       (.I0(sel0[1]),
        .I1(YLoopSize_reg_630[3]),
        .I2(YLoopSize_reg_630[2]),
        .I3(sel0[0]),
        .O(icmp_ln214_fu_323_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln214_fu_323_p2_carry_i_4
       (.I0(\y_fu_126_reg_n_5_[1] ),
        .I1(YLoopSize_reg_630[1]),
        .I2(YLoopSize_reg_630[0]),
        .I3(\y_fu_126_reg_n_5_[0] ),
        .O(icmp_ln214_fu_323_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln214_fu_323_p2_carry_i_5
       (.I0(YLoopSize_reg_630[7]),
        .I1(sel0[5]),
        .I2(YLoopSize_reg_630[6]),
        .I3(sel0[4]),
        .O(icmp_ln214_fu_323_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln214_fu_323_p2_carry_i_6
       (.I0(YLoopSize_reg_630[5]),
        .I1(sel0[3]),
        .I2(YLoopSize_reg_630[4]),
        .I3(sel0[2]),
        .O(icmp_ln214_fu_323_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln214_fu_323_p2_carry_i_7
       (.I0(YLoopSize_reg_630[3]),
        .I1(sel0[1]),
        .I2(YLoopSize_reg_630[2]),
        .I3(sel0[0]),
        .O(icmp_ln214_fu_323_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln214_fu_323_p2_carry_i_8
       (.I0(YLoopSize_reg_630[1]),
        .I1(\y_fu_126_reg_n_5_[1] ),
        .I2(YLoopSize_reg_630[0]),
        .I3(\y_fu_126_reg_n_5_[0] ),
        .O(icmp_ln214_fu_323_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \icmp_ln222_reg_644[0]_i_1 
       (.I0(\icmp_ln222_reg_644[0]_i_2_n_5 ),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\y_fu_126_reg_n_5_[1] ),
        .I5(\y_fu_126_reg_n_5_[0] ),
        .O(p_0_in3_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln222_reg_644[0]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[8]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(sel0[6]),
        .I5(sel0[1]),
        .O(\icmp_ln222_reg_644[0]_i_2_n_5 ));
  FDRE \icmp_ln222_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_0_in3_in),
        .Q(icmp_ln222_reg_644),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln241_1_fu_413_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln241_1_fu_413_p2_carry_n_5,icmp_ln241_1_fu_413_p2_carry_n_6,icmp_ln241_1_fu_413_p2_carry_n_7,icmp_ln241_1_fu_413_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln241_1_fu_413_p2_carry_i_1_n_5,icmp_ln241_1_fu_413_p2_carry_i_2_n_5,icmp_ln241_1_fu_413_p2_carry_i_3_n_5,icmp_ln241_1_fu_413_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln241_1_fu_413_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_1_fu_413_p2_carry_i_5_n_5,icmp_ln241_1_fu_413_p2_carry_i_6_n_5,icmp_ln241_1_fu_413_p2_carry_i_7_n_5,icmp_ln241_1_fu_413_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln241_1_fu_413_p2_carry__0
       (.CI(icmp_ln241_1_fu_413_p2_carry_n_5),
        .CO({icmp_ln241_1_fu_413_p2_carry__0_n_5,icmp_ln241_1_fu_413_p2_carry__0_n_6,icmp_ln241_1_fu_413_p2_carry__0_n_7,icmp_ln241_1_fu_413_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln241_1_fu_413_p2_carry__0_i_1_n_5,icmp_ln241_1_fu_413_p2_carry__0_i_2_n_5}),
        .O(NLW_icmp_ln241_1_fu_413_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_1_fu_413_p2_carry__0_i_3_n_5,icmp_ln241_1_fu_413_p2_carry__0_i_4_n_5,icmp_ln241_1_fu_413_p2_carry__0_i_5_n_5,icmp_ln241_1_fu_413_p2_carry__0_i_6_n_5}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln241_1_fu_413_p2_carry__0_i_1
       (.I0(WriteLoc_fu_110[11]),
        .I1(zext_ln177_reg_620[10]),
        .I2(WriteLoc_fu_110[10]),
        .O(icmp_ln241_1_fu_413_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln241_1_fu_413_p2_carry__0_i_2
       (.I0(zext_ln177_reg_620[9]),
        .I1(WriteLoc_fu_110[9]),
        .I2(zext_ln177_reg_620[8]),
        .I3(WriteLoc_fu_110[8]),
        .O(icmp_ln241_1_fu_413_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__0_i_3
       (.I0(WriteLoc_fu_110[14]),
        .I1(WriteLoc_fu_110[15]),
        .O(icmp_ln241_1_fu_413_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__0_i_4
       (.I0(WriteLoc_fu_110[12]),
        .I1(WriteLoc_fu_110[13]),
        .O(icmp_ln241_1_fu_413_p2_carry__0_i_4_n_5));
  LUT3 #(
    .INIT(8'h21)) 
    icmp_ln241_1_fu_413_p2_carry__0_i_5
       (.I0(WriteLoc_fu_110[10]),
        .I1(WriteLoc_fu_110[11]),
        .I2(zext_ln177_reg_620[10]),
        .O(icmp_ln241_1_fu_413_p2_carry__0_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln241_1_fu_413_p2_carry__0_i_6
       (.I0(WriteLoc_fu_110[9]),
        .I1(zext_ln177_reg_620[9]),
        .I2(WriteLoc_fu_110[8]),
        .I3(zext_ln177_reg_620[8]),
        .O(icmp_ln241_1_fu_413_p2_carry__0_i_6_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln241_1_fu_413_p2_carry__1
       (.CI(icmp_ln241_1_fu_413_p2_carry__0_n_5),
        .CO({icmp_ln241_1_fu_413_p2_carry__1_n_5,icmp_ln241_1_fu_413_p2_carry__1_n_6,icmp_ln241_1_fu_413_p2_carry__1_n_7,icmp_ln241_1_fu_413_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln241_1_fu_413_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_1_fu_413_p2_carry__1_i_1_n_5,icmp_ln241_1_fu_413_p2_carry__1_i_2_n_5,icmp_ln241_1_fu_413_p2_carry__1_i_3_n_5,icmp_ln241_1_fu_413_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__1_i_1
       (.I0(WriteLoc_fu_110[22]),
        .I1(WriteLoc_fu_110[23]),
        .O(icmp_ln241_1_fu_413_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__1_i_2
       (.I0(WriteLoc_fu_110[20]),
        .I1(WriteLoc_fu_110[21]),
        .O(icmp_ln241_1_fu_413_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__1_i_3
       (.I0(WriteLoc_fu_110[18]),
        .I1(WriteLoc_fu_110[19]),
        .O(icmp_ln241_1_fu_413_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__1_i_4
       (.I0(WriteLoc_fu_110[16]),
        .I1(WriteLoc_fu_110[17]),
        .O(icmp_ln241_1_fu_413_p2_carry__1_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln241_1_fu_413_p2_carry__2
       (.CI(icmp_ln241_1_fu_413_p2_carry__1_n_5),
        .CO({icmp_ln241_1_fu_413_p2,icmp_ln241_1_fu_413_p2_carry__2_n_6,icmp_ln241_1_fu_413_p2_carry__2_n_7,icmp_ln241_1_fu_413_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln241_1_fu_413_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_1_fu_413_p2_carry__2_i_1_n_5,icmp_ln241_1_fu_413_p2_carry__2_i_2_n_5,icmp_ln241_1_fu_413_p2_carry__2_i_3_n_5,icmp_ln241_1_fu_413_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__2_i_1
       (.I0(WriteLoc_fu_110[30]),
        .I1(WriteLoc_fu_110[31]),
        .O(icmp_ln241_1_fu_413_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__2_i_2
       (.I0(WriteLoc_fu_110[28]),
        .I1(WriteLoc_fu_110[29]),
        .O(icmp_ln241_1_fu_413_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__2_i_3
       (.I0(WriteLoc_fu_110[26]),
        .I1(WriteLoc_fu_110[27]),
        .O(icmp_ln241_1_fu_413_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln241_1_fu_413_p2_carry__2_i_4
       (.I0(WriteLoc_fu_110[24]),
        .I1(WriteLoc_fu_110[25]),
        .O(icmp_ln241_1_fu_413_p2_carry__2_i_4_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln241_1_fu_413_p2_carry_i_1
       (.I0(zext_ln177_reg_620[7]),
        .I1(WriteLoc_fu_110[7]),
        .I2(zext_ln177_reg_620[6]),
        .I3(WriteLoc_fu_110[6]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln241_1_fu_413_p2_carry_i_2
       (.I0(zext_ln177_reg_620[5]),
        .I1(WriteLoc_fu_110[5]),
        .I2(zext_ln177_reg_620[4]),
        .I3(WriteLoc_fu_110[4]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln241_1_fu_413_p2_carry_i_3
       (.I0(zext_ln177_reg_620[3]),
        .I1(WriteLoc_fu_110[3]),
        .I2(zext_ln177_reg_620[2]),
        .I3(WriteLoc_fu_110[2]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln241_1_fu_413_p2_carry_i_4
       (.I0(zext_ln177_reg_620[1]),
        .I1(WriteLoc_fu_110[1]),
        .I2(zext_ln177_reg_620[0]),
        .I3(WriteLoc_fu_110[0]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln241_1_fu_413_p2_carry_i_5
       (.I0(WriteLoc_fu_110[7]),
        .I1(zext_ln177_reg_620[7]),
        .I2(WriteLoc_fu_110[6]),
        .I3(zext_ln177_reg_620[6]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln241_1_fu_413_p2_carry_i_6
       (.I0(WriteLoc_fu_110[5]),
        .I1(zext_ln177_reg_620[5]),
        .I2(WriteLoc_fu_110[4]),
        .I3(zext_ln177_reg_620[4]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln241_1_fu_413_p2_carry_i_7
       (.I0(WriteLoc_fu_110[3]),
        .I1(zext_ln177_reg_620[3]),
        .I2(WriteLoc_fu_110[2]),
        .I3(zext_ln177_reg_620[2]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln241_1_fu_413_p2_carry_i_8
       (.I0(WriteLoc_fu_110[1]),
        .I1(zext_ln177_reg_620[1]),
        .I2(WriteLoc_fu_110[0]),
        .I3(zext_ln177_reg_620[0]),
        .O(icmp_ln241_1_fu_413_p2_carry_i_8_n_5));
  FDRE \icmp_ln241_1_reg_668_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(icmp_ln241_1_fu_413_p2),
        .Q(icmp_ln241_1_reg_668),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF2F2F200)) 
    int_ap_start_i_2
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln214_fu_323_p2),
        .I2(ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg),
        .I3(shiftReg_ce_0),
        .I4(ap_sync_reg_Block_entry4_proc_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mOutPtr[1]_i_1__6 
       (.I0(vscale_core_polyphase_U0_HwReg_HeightOut_c_write),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ColorMode_vcr_channel_empty_n),
        .I3(HwReg_Width_c_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .I5(HwReg_HeightOut_c_empty_n),
        .O(E));
  FDRE \offset_2_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[0] ),
        .Q(offset_2_reg_657[0]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[10] ),
        .Q(offset_2_reg_657[10]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[11] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[11] ),
        .Q(offset_2_reg_657[11]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[12] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[12] ),
        .Q(offset_2_reg_657[12]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[13] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[13] ),
        .Q(offset_2_reg_657[13]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[14] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[14] ),
        .Q(offset_2_reg_657[14]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[15] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[15] ),
        .Q(offset_2_reg_657[15]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[1] ),
        .Q(offset_2_reg_657[1]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[2] ),
        .Q(offset_2_reg_657[2]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[3] ),
        .Q(offset_2_reg_657[3]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[4] ),
        .Q(offset_2_reg_657[4]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[5] ),
        .Q(offset_2_reg_657[5]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[6] ),
        .Q(offset_2_reg_657[6]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[7] ),
        .Q(offset_2_reg_657[7]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[8] ),
        .Q(offset_2_reg_657[8]),
        .R(1'b0));
  FDRE \offset_2_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\offset_fu_114_reg_n_5_[9] ),
        .Q(offset_2_reg_657[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[11]_i_2 
       (.I0(Rate_reg_615[11]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[11]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[11]_i_3 
       (.I0(Rate_reg_615[10]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[11]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[11]_i_4 
       (.I0(Rate_reg_615[9]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[11]_i_5 
       (.I0(Rate_reg_615[8]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[11]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[11]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[11]),
        .I2(\offset_fu_114_reg_n_5_[11] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[11]),
        .O(\offset_5_reg_705[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[11]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[10]),
        .I2(\offset_fu_114_reg_n_5_[10] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[10]),
        .O(\offset_5_reg_705[11]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[11]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[9]),
        .I2(\offset_fu_114_reg_n_5_[9] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[9]),
        .O(\offset_5_reg_705[11]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[11]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[8]),
        .I2(\offset_fu_114_reg_n_5_[8] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[8]),
        .O(\offset_5_reg_705[11]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[15]_i_2 
       (.I0(Rate_reg_615[15]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[15]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[15]_i_3 
       (.I0(Rate_reg_615[14]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[15]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[15]_i_4 
       (.I0(Rate_reg_615[13]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[15]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[15]_i_5 
       (.I0(Rate_reg_615[12]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[15]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[15]),
        .I2(\offset_fu_114_reg_n_5_[15] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[15]),
        .O(\offset_5_reg_705[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[15]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[14]),
        .I2(\offset_fu_114_reg_n_5_[14] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[14]),
        .O(\offset_5_reg_705[15]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[15]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[13]),
        .I2(\offset_fu_114_reg_n_5_[13] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[13]),
        .O(\offset_5_reg_705[15]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[15]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[12]),
        .I2(\offset_fu_114_reg_n_5_[12] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[12]),
        .O(\offset_5_reg_705[15]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[19]_i_2 
       (.I0(Rate_reg_615[19]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[19]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[19]_i_3 
       (.I0(Rate_reg_615[18]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[19]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[19]_i_4 
       (.I0(Rate_reg_615[17]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[19]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[19]_i_5 
       (.I0(Rate_reg_615[16]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[19]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[19]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[19]),
        .I2(tmp_fu_359_p4[3]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[3]),
        .O(\offset_5_reg_705[19]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[19]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[18]),
        .I2(tmp_fu_359_p4[2]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[2]),
        .O(\offset_5_reg_705[19]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[19]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[17]),
        .I2(tmp_fu_359_p4[1]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[1]),
        .O(\offset_5_reg_705[19]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[19]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[16]),
        .I2(tmp_fu_359_p4[0]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[0]),
        .O(\offset_5_reg_705[19]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[23]_i_2 
       (.I0(Rate_reg_615[23]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[23]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[23]_i_3 
       (.I0(Rate_reg_615[22]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[23]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[23]_i_4 
       (.I0(Rate_reg_615[21]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[23]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[23]_i_5 
       (.I0(Rate_reg_615[20]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[23]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[23]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[23]),
        .I2(tmp_fu_359_p4[7]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[7]),
        .O(\offset_5_reg_705[23]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[23]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[22]),
        .I2(tmp_fu_359_p4[6]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[6]),
        .O(\offset_5_reg_705[23]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[23]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[21]),
        .I2(tmp_fu_359_p4[5]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[5]),
        .O(\offset_5_reg_705[23]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[23]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[20]),
        .I2(tmp_fu_359_p4[4]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[4]),
        .O(\offset_5_reg_705[23]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[27]_i_2 
       (.I0(Rate_reg_615[27]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[27]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[27]_i_3 
       (.I0(Rate_reg_615[26]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[27]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[27]_i_4 
       (.I0(Rate_reg_615[25]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[27]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[27]_i_5 
       (.I0(Rate_reg_615[24]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[27]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[27]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[27]),
        .I2(tmp_fu_359_p4[11]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[11]),
        .O(\offset_5_reg_705[27]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[27]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[26]),
        .I2(tmp_fu_359_p4[10]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[10]),
        .O(\offset_5_reg_705[27]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[27]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[25]),
        .I2(tmp_fu_359_p4[9]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[9]),
        .O(\offset_5_reg_705[27]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[27]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[24]),
        .I2(tmp_fu_359_p4[8]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[8]),
        .O(\offset_5_reg_705[27]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[31]_i_2 
       (.I0(Rate_reg_615[30]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[31]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[31]_i_3 
       (.I0(Rate_reg_615[29]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[31]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[31]_i_4 
       (.I0(Rate_reg_615[28]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[31]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[31]_i_5 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[31]),
        .I2(tmp_fu_359_p4[15]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[15]),
        .O(\offset_5_reg_705[31]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[31]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[30]),
        .I2(tmp_fu_359_p4[14]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[14]),
        .O(\offset_5_reg_705[31]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[31]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[29]),
        .I2(tmp_fu_359_p4[13]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[13]),
        .O(\offset_5_reg_705[31]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[31]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[28]),
        .I2(tmp_fu_359_p4[12]),
        .I3(icmp_ln222_reg_644),
        .I4(tmp_6_reg_663[12]),
        .O(\offset_5_reg_705[31]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[3]_i_2 
       (.I0(Rate_reg_615[3]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[3]_i_3 
       (.I0(Rate_reg_615[2]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[3]_i_4 
       (.I0(Rate_reg_615[1]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[3]_i_5 
       (.I0(Rate_reg_615[0]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[3]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[3]),
        .I2(\offset_fu_114_reg_n_5_[3] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[3]),
        .O(\offset_5_reg_705[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[3]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[2]),
        .I2(\offset_fu_114_reg_n_5_[2] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[2]),
        .O(\offset_5_reg_705[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[3]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[1]),
        .I2(\offset_fu_114_reg_n_5_[1] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[1]),
        .O(\offset_5_reg_705[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[3]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[0]),
        .I2(\offset_fu_114_reg_n_5_[0] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[0]),
        .O(\offset_5_reg_705[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[7]_i_2 
       (.I0(Rate_reg_615[7]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[7]_i_3 
       (.I0(Rate_reg_615[6]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[7]_i_4 
       (.I0(Rate_reg_615[5]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \offset_5_reg_705[7]_i_5 
       (.I0(Rate_reg_615[4]),
        .I1(p_0_in7_out),
        .I2(icmp_ln222_reg_644),
        .O(\offset_5_reg_705[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[7]_i_6 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[7]),
        .I2(\offset_fu_114_reg_n_5_[7] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[7]),
        .O(\offset_5_reg_705[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[7]_i_7 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[6]),
        .I2(\offset_fu_114_reg_n_5_[6] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[6]),
        .O(\offset_5_reg_705[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[7]_i_8 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[5]),
        .I2(\offset_fu_114_reg_n_5_[5] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[5]),
        .O(\offset_5_reg_705[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \offset_5_reg_705[7]_i_9 
       (.I0(p_0_in7_out),
        .I1(Rate_reg_615[4]),
        .I2(\offset_fu_114_reg_n_5_[4] ),
        .I3(icmp_ln222_reg_644),
        .I4(offset_2_reg_657[4]),
        .O(\offset_5_reg_705[7]_i_9_n_5 ));
  FDRE \offset_5_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[3]_i_1_n_12 ),
        .Q(offset_5_reg_705[0]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[11]_i_1_n_10 ),
        .Q(offset_5_reg_705[10]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[11]_i_1_n_9 ),
        .Q(offset_5_reg_705[11]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[11]_i_1 
       (.CI(\offset_5_reg_705_reg[7]_i_1_n_5 ),
        .CO({\offset_5_reg_705_reg[11]_i_1_n_5 ,\offset_5_reg_705_reg[11]_i_1_n_6 ,\offset_5_reg_705_reg[11]_i_1_n_7 ,\offset_5_reg_705_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[11]_i_2_n_5 ,\offset_5_reg_705[11]_i_3_n_5 ,\offset_5_reg_705[11]_i_4_n_5 ,\offset_5_reg_705[11]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[11]_i_1_n_9 ,\offset_5_reg_705_reg[11]_i_1_n_10 ,\offset_5_reg_705_reg[11]_i_1_n_11 ,\offset_5_reg_705_reg[11]_i_1_n_12 }),
        .S({\offset_5_reg_705[11]_i_6_n_5 ,\offset_5_reg_705[11]_i_7_n_5 ,\offset_5_reg_705[11]_i_8_n_5 ,\offset_5_reg_705[11]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[15]_i_1_n_12 ),
        .Q(offset_5_reg_705[12]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[15]_i_1_n_11 ),
        .Q(offset_5_reg_705[13]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[15]_i_1_n_10 ),
        .Q(offset_5_reg_705[14]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[15]_i_1_n_9 ),
        .Q(offset_5_reg_705[15]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[15]_i_1 
       (.CI(\offset_5_reg_705_reg[11]_i_1_n_5 ),
        .CO({\offset_5_reg_705_reg[15]_i_1_n_5 ,\offset_5_reg_705_reg[15]_i_1_n_6 ,\offset_5_reg_705_reg[15]_i_1_n_7 ,\offset_5_reg_705_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[15]_i_2_n_5 ,\offset_5_reg_705[15]_i_3_n_5 ,\offset_5_reg_705[15]_i_4_n_5 ,\offset_5_reg_705[15]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[15]_i_1_n_9 ,\offset_5_reg_705_reg[15]_i_1_n_10 ,\offset_5_reg_705_reg[15]_i_1_n_11 ,\offset_5_reg_705_reg[15]_i_1_n_12 }),
        .S({\offset_5_reg_705[15]_i_6_n_5 ,\offset_5_reg_705[15]_i_7_n_5 ,\offset_5_reg_705[15]_i_8_n_5 ,\offset_5_reg_705[15]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[19]_i_1_n_12 ),
        .Q(offset_5_reg_705[16]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[19]_i_1_n_11 ),
        .Q(offset_5_reg_705[17]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[19]_i_1_n_10 ),
        .Q(offset_5_reg_705[18]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[19]_i_1_n_9 ),
        .Q(offset_5_reg_705[19]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[19]_i_1 
       (.CI(\offset_5_reg_705_reg[15]_i_1_n_5 ),
        .CO({\offset_5_reg_705_reg[19]_i_1_n_5 ,\offset_5_reg_705_reg[19]_i_1_n_6 ,\offset_5_reg_705_reg[19]_i_1_n_7 ,\offset_5_reg_705_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[19]_i_2_n_5 ,\offset_5_reg_705[19]_i_3_n_5 ,\offset_5_reg_705[19]_i_4_n_5 ,\offset_5_reg_705[19]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[19]_i_1_n_9 ,\offset_5_reg_705_reg[19]_i_1_n_10 ,\offset_5_reg_705_reg[19]_i_1_n_11 ,\offset_5_reg_705_reg[19]_i_1_n_12 }),
        .S({\offset_5_reg_705[19]_i_6_n_5 ,\offset_5_reg_705[19]_i_7_n_5 ,\offset_5_reg_705[19]_i_8_n_5 ,\offset_5_reg_705[19]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[3]_i_1_n_11 ),
        .Q(offset_5_reg_705[1]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[23]_i_1_n_12 ),
        .Q(offset_5_reg_705[20]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[23]_i_1_n_11 ),
        .Q(offset_5_reg_705[21]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[23]_i_1_n_10 ),
        .Q(offset_5_reg_705[22]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[23]_i_1_n_9 ),
        .Q(offset_5_reg_705[23]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[23]_i_1 
       (.CI(\offset_5_reg_705_reg[19]_i_1_n_5 ),
        .CO({\offset_5_reg_705_reg[23]_i_1_n_5 ,\offset_5_reg_705_reg[23]_i_1_n_6 ,\offset_5_reg_705_reg[23]_i_1_n_7 ,\offset_5_reg_705_reg[23]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[23]_i_2_n_5 ,\offset_5_reg_705[23]_i_3_n_5 ,\offset_5_reg_705[23]_i_4_n_5 ,\offset_5_reg_705[23]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[23]_i_1_n_9 ,\offset_5_reg_705_reg[23]_i_1_n_10 ,\offset_5_reg_705_reg[23]_i_1_n_11 ,\offset_5_reg_705_reg[23]_i_1_n_12 }),
        .S({\offset_5_reg_705[23]_i_6_n_5 ,\offset_5_reg_705[23]_i_7_n_5 ,\offset_5_reg_705[23]_i_8_n_5 ,\offset_5_reg_705[23]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[27]_i_1_n_12 ),
        .Q(offset_5_reg_705[24]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[27]_i_1_n_11 ),
        .Q(offset_5_reg_705[25]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[27]_i_1_n_10 ),
        .Q(offset_5_reg_705[26]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[27]_i_1_n_9 ),
        .Q(offset_5_reg_705[27]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[27]_i_1 
       (.CI(\offset_5_reg_705_reg[23]_i_1_n_5 ),
        .CO({\offset_5_reg_705_reg[27]_i_1_n_5 ,\offset_5_reg_705_reg[27]_i_1_n_6 ,\offset_5_reg_705_reg[27]_i_1_n_7 ,\offset_5_reg_705_reg[27]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[27]_i_2_n_5 ,\offset_5_reg_705[27]_i_3_n_5 ,\offset_5_reg_705[27]_i_4_n_5 ,\offset_5_reg_705[27]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[27]_i_1_n_9 ,\offset_5_reg_705_reg[27]_i_1_n_10 ,\offset_5_reg_705_reg[27]_i_1_n_11 ,\offset_5_reg_705_reg[27]_i_1_n_12 }),
        .S({\offset_5_reg_705[27]_i_6_n_5 ,\offset_5_reg_705[27]_i_7_n_5 ,\offset_5_reg_705[27]_i_8_n_5 ,\offset_5_reg_705[27]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[31]_i_1_n_12 ),
        .Q(offset_5_reg_705[28]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[31]_i_1_n_11 ),
        .Q(offset_5_reg_705[29]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[3]_i_1_n_10 ),
        .Q(offset_5_reg_705[2]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[31]_i_1_n_10 ),
        .Q(offset_5_reg_705[30]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[31]_i_1_n_9 ),
        .Q(offset_5_reg_705[31]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[31]_i_1 
       (.CI(\offset_5_reg_705_reg[27]_i_1_n_5 ),
        .CO({\NLW_offset_5_reg_705_reg[31]_i_1_CO_UNCONNECTED [3],\offset_5_reg_705_reg[31]_i_1_n_6 ,\offset_5_reg_705_reg[31]_i_1_n_7 ,\offset_5_reg_705_reg[31]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\offset_5_reg_705[31]_i_2_n_5 ,\offset_5_reg_705[31]_i_3_n_5 ,\offset_5_reg_705[31]_i_4_n_5 }),
        .O({\offset_5_reg_705_reg[31]_i_1_n_9 ,\offset_5_reg_705_reg[31]_i_1_n_10 ,\offset_5_reg_705_reg[31]_i_1_n_11 ,\offset_5_reg_705_reg[31]_i_1_n_12 }),
        .S({\offset_5_reg_705[31]_i_5_n_5 ,\offset_5_reg_705[31]_i_6_n_5 ,\offset_5_reg_705[31]_i_7_n_5 ,\offset_5_reg_705[31]_i_8_n_5 }));
  FDRE \offset_5_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[3]_i_1_n_9 ),
        .Q(offset_5_reg_705[3]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\offset_5_reg_705_reg[3]_i_1_n_5 ,\offset_5_reg_705_reg[3]_i_1_n_6 ,\offset_5_reg_705_reg[3]_i_1_n_7 ,\offset_5_reg_705_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[3]_i_2_n_5 ,\offset_5_reg_705[3]_i_3_n_5 ,\offset_5_reg_705[3]_i_4_n_5 ,\offset_5_reg_705[3]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[3]_i_1_n_9 ,\offset_5_reg_705_reg[3]_i_1_n_10 ,\offset_5_reg_705_reg[3]_i_1_n_11 ,\offset_5_reg_705_reg[3]_i_1_n_12 }),
        .S({\offset_5_reg_705[3]_i_6_n_5 ,\offset_5_reg_705[3]_i_7_n_5 ,\offset_5_reg_705[3]_i_8_n_5 ,\offset_5_reg_705[3]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[7]_i_1_n_12 ),
        .Q(offset_5_reg_705[4]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[7]_i_1_n_11 ),
        .Q(offset_5_reg_705[5]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[7]_i_1_n_10 ),
        .Q(offset_5_reg_705[6]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[7]_i_1_n_9 ),
        .Q(offset_5_reg_705[7]),
        .R(1'b0));
  CARRY4 \offset_5_reg_705_reg[7]_i_1 
       (.CI(\offset_5_reg_705_reg[3]_i_1_n_5 ),
        .CO({\offset_5_reg_705_reg[7]_i_1_n_5 ,\offset_5_reg_705_reg[7]_i_1_n_6 ,\offset_5_reg_705_reg[7]_i_1_n_7 ,\offset_5_reg_705_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\offset_5_reg_705[7]_i_2_n_5 ,\offset_5_reg_705[7]_i_3_n_5 ,\offset_5_reg_705[7]_i_4_n_5 ,\offset_5_reg_705[7]_i_5_n_5 }),
        .O({\offset_5_reg_705_reg[7]_i_1_n_9 ,\offset_5_reg_705_reg[7]_i_1_n_10 ,\offset_5_reg_705_reg[7]_i_1_n_11 ,\offset_5_reg_705_reg[7]_i_1_n_12 }),
        .S({\offset_5_reg_705[7]_i_6_n_5 ,\offset_5_reg_705[7]_i_7_n_5 ,\offset_5_reg_705[7]_i_8_n_5 ,\offset_5_reg_705[7]_i_9_n_5 }));
  FDRE \offset_5_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[11]_i_1_n_12 ),
        .Q(offset_5_reg_705[8]),
        .R(1'b0));
  FDRE \offset_5_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\offset_5_reg_705_reg[11]_i_1_n_11 ),
        .Q(offset_5_reg_705[9]),
        .R(1'b0));
  FDRE \offset_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[0]),
        .Q(\offset_fu_114_reg_n_5_[0] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[10]),
        .Q(\offset_fu_114_reg_n_5_[10] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[11]),
        .Q(\offset_fu_114_reg_n_5_[11] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[12]),
        .Q(\offset_fu_114_reg_n_5_[12] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[13]),
        .Q(\offset_fu_114_reg_n_5_[13] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[14]),
        .Q(\offset_fu_114_reg_n_5_[14] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[15]),
        .Q(\offset_fu_114_reg_n_5_[15] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[16]),
        .Q(tmp_fu_359_p4[0]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[17]),
        .Q(tmp_fu_359_p4[1]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[18]),
        .Q(tmp_fu_359_p4[2]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[19]),
        .Q(tmp_fu_359_p4[3]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[1]),
        .Q(\offset_fu_114_reg_n_5_[1] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[20]),
        .Q(tmp_fu_359_p4[4]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[21]),
        .Q(tmp_fu_359_p4[5]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[22]),
        .Q(tmp_fu_359_p4[6]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[23]),
        .Q(tmp_fu_359_p4[7]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[24]),
        .Q(tmp_fu_359_p4[8]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[25]),
        .Q(tmp_fu_359_p4[9]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[26]),
        .Q(tmp_fu_359_p4[10]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[27]),
        .Q(tmp_fu_359_p4[11]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[28]),
        .Q(tmp_fu_359_p4[12]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[29]),
        .Q(tmp_fu_359_p4[13]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[2]),
        .Q(\offset_fu_114_reg_n_5_[2] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[30]),
        .Q(tmp_fu_359_p4[14]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[31]),
        .Q(tmp_fu_359_p4[15]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[3]),
        .Q(\offset_fu_114_reg_n_5_[3] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[4]),
        .Q(\offset_fu_114_reg_n_5_[4] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[5]),
        .Q(\offset_fu_114_reg_n_5_[5] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[6]),
        .Q(\offset_fu_114_reg_n_5_[6] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[7]),
        .Q(\offset_fu_114_reg_n_5_[7] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[8]),
        .Q(\offset_fu_114_reg_n_5_[8] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \offset_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(offset_5_reg_705[9]),
        .Q(\offset_fu_114_reg_n_5_[9] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_1_out__0_carry
       (.CI(1'b0),
        .CO({p_1_out__0_carry_n_5,p_1_out__0_carry_n_6,p_1_out__0_carry_n_7,p_1_out__0_carry_n_8}),
        .CYINIT(1'b0),
        .DI({tmp_fu_359_p4[2:1],p_1_out__0_carry_i_1_n_5,1'b0}),
        .O({p_1_out__0_carry_n_9,p_1_out__0_carry_n_10,p_1_out__0_carry_n_11,p_1_out__0_carry_n_12}),
        .S({p_1_out__0_carry_i_2_n_5,p_1_out__0_carry_i_3_n_5,p_1_out__0_carry_i_4_n_5,p_1_out__0_carry_i_5_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_1_out__0_carry__0
       (.CI(p_1_out__0_carry_n_5),
        .CO({p_1_out__0_carry__0_n_5,p_1_out__0_carry__0_n_6,p_1_out__0_carry__0_n_7,p_1_out__0_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(tmp_fu_359_p4[6:3]),
        .O({p_1_out__0_carry__0_n_9,p_1_out__0_carry__0_n_10,p_1_out__0_carry__0_n_11,p_1_out__0_carry__0_n_12}),
        .S({p_1_out__0_carry__0_i_1_n_5,p_1_out__0_carry__0_i_2_n_5,p_1_out__0_carry__0_i_3_n_5,p_1_out__0_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__0_i_1
       (.I0(tmp_fu_359_p4[6]),
        .I1(tmp_fu_359_p4[7]),
        .O(p_1_out__0_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__0_i_2
       (.I0(tmp_fu_359_p4[5]),
        .I1(tmp_fu_359_p4[6]),
        .O(p_1_out__0_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__0_i_3
       (.I0(tmp_fu_359_p4[4]),
        .I1(tmp_fu_359_p4[5]),
        .O(p_1_out__0_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__0_i_4
       (.I0(tmp_fu_359_p4[3]),
        .I1(tmp_fu_359_p4[4]),
        .O(p_1_out__0_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_1_out__0_carry__1
       (.CI(p_1_out__0_carry__0_n_5),
        .CO({p_1_out__0_carry__1_n_5,p_1_out__0_carry__1_n_6,p_1_out__0_carry__1_n_7,p_1_out__0_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(tmp_fu_359_p4[10:7]),
        .O({p_1_out__0_carry__1_n_9,p_1_out__0_carry__1_n_10,p_1_out__0_carry__1_n_11,p_1_out__0_carry__1_n_12}),
        .S({p_1_out__0_carry__1_i_1_n_5,p_1_out__0_carry__1_i_2_n_5,p_1_out__0_carry__1_i_3_n_5,p_1_out__0_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__1_i_1
       (.I0(tmp_fu_359_p4[10]),
        .I1(tmp_fu_359_p4[11]),
        .O(p_1_out__0_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__1_i_2
       (.I0(tmp_fu_359_p4[9]),
        .I1(tmp_fu_359_p4[10]),
        .O(p_1_out__0_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__1_i_3
       (.I0(tmp_fu_359_p4[8]),
        .I1(tmp_fu_359_p4[9]),
        .O(p_1_out__0_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__1_i_4
       (.I0(tmp_fu_359_p4[7]),
        .I1(tmp_fu_359_p4[8]),
        .O(p_1_out__0_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_1_out__0_carry__2
       (.CI(p_1_out__0_carry__1_n_5),
        .CO({NLW_p_1_out__0_carry__2_CO_UNCONNECTED[3],p_1_out__0_carry__2_n_6,p_1_out__0_carry__2_n_7,p_1_out__0_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_fu_359_p4[13:11]}),
        .O({p_1_out__0_carry__2_n_9,p_1_out__0_carry__2_n_10,p_1_out__0_carry__2_n_11,p_1_out__0_carry__2_n_12}),
        .S({p_1_out__0_carry__2_i_1_n_5,p_1_out__0_carry__2_i_2_n_5,p_1_out__0_carry__2_i_3_n_5,p_1_out__0_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__2_i_1
       (.I0(tmp_fu_359_p4[14]),
        .I1(tmp_fu_359_p4[15]),
        .O(p_1_out__0_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__2_i_2
       (.I0(tmp_fu_359_p4[13]),
        .I1(tmp_fu_359_p4[14]),
        .O(p_1_out__0_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__2_i_3
       (.I0(tmp_fu_359_p4[12]),
        .I1(tmp_fu_359_p4[13]),
        .O(p_1_out__0_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry__2_i_4
       (.I0(tmp_fu_359_p4[11]),
        .I1(tmp_fu_359_p4[12]),
        .O(p_1_out__0_carry__2_i_4_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    p_1_out__0_carry_i_1
       (.I0(tmp_fu_359_p4[0]),
        .I1(\GetNewLine_2_reg_679[0]_i_2_n_5 ),
        .O(p_1_out__0_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry_i_2
       (.I0(tmp_fu_359_p4[2]),
        .I1(tmp_fu_359_p4[3]),
        .O(p_1_out__0_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry_i_3
       (.I0(tmp_fu_359_p4[1]),
        .I1(tmp_fu_359_p4[2]),
        .O(p_1_out__0_carry_i_3_n_5));
  LUT3 #(
    .INIT(8'hE1)) 
    p_1_out__0_carry_i_4
       (.I0(\GetNewLine_2_reg_679[0]_i_2_n_5 ),
        .I1(tmp_fu_359_p4[0]),
        .I2(tmp_fu_359_p4[1]),
        .O(p_1_out__0_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out__0_carry_i_5
       (.I0(\GetNewLine_2_reg_679[0]_i_2_n_5 ),
        .I1(tmp_fu_359_p4[0]),
        .O(p_1_out__0_carry_i_5_n_5));
  FDRE \tmp_6_reg_663_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry_n_12),
        .Q(tmp_6_reg_663[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__1_n_10),
        .Q(tmp_6_reg_663[10]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[11] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__1_n_9),
        .Q(tmp_6_reg_663[11]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[12] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__2_n_12),
        .Q(tmp_6_reg_663[12]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[13] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__2_n_11),
        .Q(tmp_6_reg_663[13]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[14] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__2_n_10),
        .Q(tmp_6_reg_663[14]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[15] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__2_n_9),
        .Q(tmp_6_reg_663[15]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry_n_11),
        .Q(tmp_6_reg_663[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry_n_10),
        .Q(tmp_6_reg_663[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry_n_9),
        .Q(tmp_6_reg_663[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__0_n_12),
        .Q(tmp_6_reg_663[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__0_n_11),
        .Q(tmp_6_reg_663[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__0_n_10),
        .Q(tmp_6_reg_663[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__0_n_9),
        .Q(tmp_6_reg_663[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__1_n_12),
        .Q(tmp_6_reg_663[8]),
        .R(1'b0));
  FDRE \tmp_6_reg_663_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(p_1_out__0_carry__1_n_11),
        .Q(tmp_6_reg_663[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_126[0]_i_1 
       (.I0(\y_fu_126_reg_n_5_[0] ),
        .O(\y_fu_126[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_126[10]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(\y_fu_126[10]_i_2_n_5 ),
        .I4(sel0[5]),
        .I5(sel0[7]),
        .O(y_2_fu_328_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_126[10]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(\y_fu_126_reg_n_5_[0] ),
        .I3(\y_fu_126_reg_n_5_[1] ),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\y_fu_126[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_126[1]_i_1 
       (.I0(\y_fu_126_reg_n_5_[0] ),
        .I1(\y_fu_126_reg_n_5_[1] ),
        .O(y_2_fu_328_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_fu_126[2]_i_1 
       (.I0(sel0[0]),
        .I1(\y_fu_126_reg_n_5_[1] ),
        .I2(\y_fu_126_reg_n_5_[0] ),
        .O(y_2_fu_328_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_126[3]_i_1 
       (.I0(sel0[1]),
        .I1(\y_fu_126_reg_n_5_[0] ),
        .I2(\y_fu_126_reg_n_5_[1] ),
        .I3(sel0[0]),
        .O(y_2_fu_328_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_126[4]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(\y_fu_126_reg_n_5_[1] ),
        .I3(\y_fu_126_reg_n_5_[0] ),
        .I4(sel0[1]),
        .O(y_2_fu_328_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_126[5]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(\y_fu_126_reg_n_5_[0] ),
        .I3(\y_fu_126_reg_n_5_[1] ),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(y_2_fu_328_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_126[6]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\y_fu_126[6]_i_2_n_5 ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(y_2_fu_328_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_126[6]_i_2 
       (.I0(\y_fu_126_reg_n_5_[0] ),
        .I1(\y_fu_126_reg_n_5_[1] ),
        .O(\y_fu_126[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \y_fu_126[7]_i_1 
       (.I0(sel0[5]),
        .I1(\y_fu_126[10]_i_2_n_5 ),
        .I2(sel0[4]),
        .O(y_2_fu_328_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_126[8]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[4]),
        .I2(\y_fu_126[10]_i_2_n_5 ),
        .I3(sel0[5]),
        .O(y_2_fu_328_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_126[9]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[5]),
        .I2(\y_fu_126[10]_i_2_n_5 ),
        .I3(sel0[4]),
        .I4(sel0[6]),
        .O(y_2_fu_328_p2[9]));
  FDRE \y_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(\y_fu_126[0]_i_1_n_5 ),
        .Q(\y_fu_126_reg_n_5_[0] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[10]),
        .Q(sel0[8]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[1]),
        .Q(\y_fu_126_reg_n_5_[1] ),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[2]),
        .Q(sel0[0]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[3]),
        .Q(sel0[1]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[4]),
        .Q(sel0[2]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[5]),
        .Q(sel0[3]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[6]),
        .Q(sel0[4]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[7]),
        .Q(sel0[5]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[8]),
        .Q(sel0[6]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \y_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_1260),
        .D(y_2_fu_328_p2[9]),
        .Q(sel0[7]),
        .R(vscale_core_polyphase_U0_HwReg_HeightOut_c_write));
  FDRE \zext_ln177_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[0]),
        .Q(zext_ln177_reg_620[0]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[10]),
        .Q(zext_ln177_reg_620[10]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[1]),
        .Q(zext_ln177_reg_620[1]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[2]),
        .Q(zext_ln177_reg_620[2]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[3]),
        .Q(zext_ln177_reg_620[3]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[4]),
        .Q(zext_ln177_reg_620[4]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[5]),
        .Q(zext_ln177_reg_620[5]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[6]),
        .Q(zext_ln177_reg_620[6]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[7]),
        .Q(zext_ln177_reg_620[7]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[8]),
        .Q(zext_ln177_reg_620[8]),
        .R(1'b0));
  FDRE \zext_ln177_reg_620_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(OutLines_reg_596[9]),
        .Q(zext_ln177_reg_620[9]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[0]),
        .Q(zext_ln180_reg_625[0]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[10]),
        .Q(zext_ln180_reg_625[10]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[1]),
        .Q(zext_ln180_reg_625[1]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[2]),
        .Q(zext_ln180_reg_625[2]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[3]),
        .Q(zext_ln180_reg_625[3]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[4]),
        .Q(zext_ln180_reg_625[4]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[5]),
        .Q(zext_ln180_reg_625[5]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[6]),
        .Q(zext_ln180_reg_625[6]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[7]),
        .Q(zext_ln180_reg_625[7]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[8]),
        .Q(zext_ln180_reg_625[8]),
        .R(1'b0));
  FDRE \zext_ln180_reg_625_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(InLines_reg_608[9]),
        .Q(zext_ln180_reg_625[9]),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_12
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9
   (q00,
    ap_clk,
    Q,
    p_0_in,
    FiltCoeff_5_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]Q;
  input p_0_in;
  input [5:0]FiltCoeff_5_address0;

  wire [5:0]FiltCoeff_5_address0;
  wire [15:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_address0[0]),
        .A1(FiltCoeff_5_address0[1]),
        .A2(FiltCoeff_5_address0[2]),
        .A3(FiltCoeff_5_address0[3]),
        .A4(FiltCoeff_5_address0[4]),
        .A5(FiltCoeff_5_address0[5]),
        .D(Q[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W
   (q1,
    ap_clk,
    we0,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
    Q,
    ram_reg_1_0,
    d0,
    WEA);
  output [23:0]q1;
  input ap_clk;
  input we0;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_1_0;
  input [23:0]d0;
  input [0:0]WEA;

  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [23:0]d0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire [23:0]q1;
  wire [10:0]ram_reg_1_0;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_13
   (q1,
    ap_clk,
    we0,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
    Q,
    ram_reg_1_0,
    ram_reg_1_1,
    WEA);
  output [23:0]q1;
  input ap_clk;
  input we0;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_1_0;
  input [23:0]ram_reg_1_1;
  input [0:0]WEA;

  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire [23:0]q1;
  wire [10:0]ram_reg_1_0;
  wire [23:0]ram_reg_1_1;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,ram_reg_1_1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_14
   (q1,
    ap_clk,
    we0,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
    Q,
    ram_reg_1_0,
    ram_reg_1_1,
    WEA);
  output [23:0]q1;
  input ap_clk;
  input we0;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_1_0;
  input [23:0]ram_reg_1_1;
  input [0:0]WEA;

  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire [23:0]q1;
  wire [10:0]ram_reg_1_0;
  wire [23:0]ram_reg_1_1;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,ram_reg_1_1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_15
   (q1,
    ap_clk,
    we0,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
    Q,
    ram_reg_1_0,
    ram_reg_1_1,
    WEA);
  output [23:0]q1;
  input ap_clk;
  input we0;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  input [10:0]Q;
  input [10:0]ram_reg_1_0;
  input [23:0]ram_reg_1_1;
  input [0:0]WEA;

  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire [23:0]q1;
  wire [10:0]ram_reg_1_0;
  wire [23:0]ram_reg_1_1;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,ram_reg_1_1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_16
   (q1,
    ap_clk,
    we0,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
    E,
    Q,
    ram_reg_1_0,
    ram_reg_1_1,
    WEA);
  output [23:0]q1;
  input ap_clk;
  input we0;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  input [0:0]E;
  input [10:0]Q;
  input [10:0]ram_reg_1_0;
  input [23:0]ram_reg_1_1;
  input [0:0]WEA;

  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire [23:0]q1;
  wire [10:0]ram_reg_1_0;
  wire [23:0]ram_reg_1_1;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_0,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,ram_reg_1_1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W" *) 
module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_17
   (q1,
    ap_clk,
    we0,
    ce1,
    PixArrayVal_val_V_18_reg_13570,
    Q,
    address1,
    ram_reg_1_0,
    WEA);
  output [23:0]q1;
  input ap_clk;
  input we0;
  input ce1;
  input PixArrayVal_val_V_18_reg_13570;
  input [10:0]Q;
  input [10:0]address1;
  input [23:0]ram_reg_1_0;
  input [0:0]WEA;

  wire PixArrayVal_val_V_18_reg_13570;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [10:0]address1;
  wire ap_clk;
  wire ce1;
  wire [23:0]q1;
  wire [23:0]ram_reg_1_0;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,ram_reg_1_0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(PixArrayVal_val_V_18_reg_13570),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "inst/vscale_core_polyphase_U0/LineBuf_val_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(PixArrayVal_val_V_18_reg_13570),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap
   (vscale_core_polyphase_U0_vfltCoeff_ce0,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0,
    D,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    p_0_in_3,
    p_0_in_4,
    \ap_CS_fsm_reg[1] ,
    \add_ln209_reg_365_reg[0]_0 ,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg,
    ADDRBWRADDR,
    \vfltCoeff_load_reg_375_reg[15]_0 ,
    ap_rst_n_inv,
    ap_clk,
    SR,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg,
    Q,
    FiltCoeff_5_ce0,
    FiltCoeff_4_ce0,
    WEA,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0,
    FiltCoeff_3_ce0,
    FiltCoeff_2_ce0,
    ap_NS_fsm1,
    ap_rst_n,
    \int_vfltCoeff_shift0_reg[0] ,
    \vfltCoeff_load_reg_375_reg[15]_1 );
  output vscale_core_polyphase_U0_vfltCoeff_ce0;
  output grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  output [5:0]grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
  output [1:0]D;
  output p_0_in;
  output p_0_in_0;
  output p_0_in_1;
  output p_0_in_2;
  output p_0_in_3;
  output p_0_in_4;
  output \ap_CS_fsm_reg[1] ;
  output \add_ln209_reg_365_reg[0]_0 ;
  output grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg;
  output [7:0]ADDRBWRADDR;
  output [15:0]\vfltCoeff_load_reg_375_reg[15]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]SR;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;
  input [1:0]Q;
  input FiltCoeff_5_ce0;
  input FiltCoeff_4_ce0;
  input [0:0]WEA;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
  input FiltCoeff_3_ce0;
  input FiltCoeff_2_ce0;
  input ap_NS_fsm1;
  input ap_rst_n;
  input \int_vfltCoeff_shift0_reg[0] ;
  input [15:0]\vfltCoeff_load_reg_375_reg[15]_1 ;

  wire [7:0]ADDRBWRADDR;
  wire [1:0]D;
  wire FiltCoeff_2_ce0;
  wire FiltCoeff_3_ce0;
  wire FiltCoeff_4_ce0;
  wire FiltCoeff_5_ce0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [8:0]add_ln204_1_fu_209_p2;
  wire [2:0]add_ln207_fu_253_p2;
  wire [2:0]add_ln207_reg_360;
  wire [8:1]add_ln209_fu_291_p2;
  wire add_ln209_fu_291_p2_carry__0_i_1_n_5;
  wire add_ln209_fu_291_p2_carry__0_i_2_n_5;
  wire add_ln209_fu_291_p2_carry__0_i_3_n_5;
  wire add_ln209_fu_291_p2_carry__0_i_4_n_5;
  wire add_ln209_fu_291_p2_carry__0_i_5_n_5;
  wire add_ln209_fu_291_p2_carry__0_i_6_n_5;
  wire add_ln209_fu_291_p2_carry__0_i_7_n_5;
  wire add_ln209_fu_291_p2_carry__0_n_6;
  wire add_ln209_fu_291_p2_carry__0_n_7;
  wire add_ln209_fu_291_p2_carry__0_n_8;
  wire add_ln209_fu_291_p2_carry_i_1_n_5;
  wire add_ln209_fu_291_p2_carry_i_2_n_5;
  wire add_ln209_fu_291_p2_carry_i_3_n_5;
  wire add_ln209_fu_291_p2_carry_i_4_n_5;
  wire add_ln209_fu_291_p2_carry_i_5_n_5;
  wire add_ln209_fu_291_p2_carry_i_6_n_5;
  wire add_ln209_fu_291_p2_carry_i_7_n_5;
  wire add_ln209_fu_291_p2_carry_n_5;
  wire add_ln209_fu_291_p2_carry_n_6;
  wire add_ln209_fu_291_p2_carry_n_7;
  wire add_ln209_fu_291_p2_carry_n_8;
  wire \add_ln209_reg_365_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]ap_sig_allocacmp_i_load;
  wire [2:1]ap_sig_allocacmp_j_load;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire [5:0]grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
  wire [6:0]i_fu_86;
  wire indvar_flatten_fu_900;
  wire indvar_flatten_fu_901;
  wire \indvar_flatten_fu_90[8]_i_7_n_5 ;
  wire \indvar_flatten_fu_90_reg_n_5_[0] ;
  wire \indvar_flatten_fu_90_reg_n_5_[1] ;
  wire \indvar_flatten_fu_90_reg_n_5_[2] ;
  wire \indvar_flatten_fu_90_reg_n_5_[3] ;
  wire \indvar_flatten_fu_90_reg_n_5_[4] ;
  wire \indvar_flatten_fu_90_reg_n_5_[5] ;
  wire \indvar_flatten_fu_90_reg_n_5_[6] ;
  wire \indvar_flatten_fu_90_reg_n_5_[7] ;
  wire \indvar_flatten_fu_90_reg_n_5_[8] ;
  wire \int_vfltCoeff_shift0_reg[0] ;
  wire [2:0]j_fu_82;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire ram_reg_0_63_0_0_i_8_n_5;
  wire [6:5]select_ln204_1_reg_348;
  wire \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5 ;
  wire \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5 ;
  wire \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5 ;
  wire \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5 ;
  wire \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5 ;
  wire [2:0]select_ln204_fu_233_p3;
  wire [2:0]select_ln204_reg_343;
  wire [0:0]select_ln204_reg_343_pp0_iter2_reg;
  wire \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5 ;
  wire \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5 ;
  wire [2:0]select_ln204_reg_343_pp0_iter3_reg;
  wire [7:3]tmp_fu_264_p3;
  wire [15:0]\vfltCoeff_load_reg_375_reg[15]_0 ;
  wire [15:0]\vfltCoeff_load_reg_375_reg[15]_1 ;
  wire [0:0]vscale_core_polyphase_U0_vfltCoeff_address0;
  wire vscale_core_polyphase_U0_vfltCoeff_ce0;
  wire [3:3]NLW_add_ln209_fu_291_p2_carry__0_CO_UNCONNECTED;

  FDRE \add_ln207_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(add_ln207_fu_253_p2[0]),
        .Q(add_ln207_reg_360[0]),
        .R(1'b0));
  FDRE \add_ln207_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(add_ln207_fu_253_p2[1]),
        .Q(add_ln207_reg_360[1]),
        .R(1'b0));
  FDRE \add_ln207_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(add_ln207_fu_253_p2[2]),
        .Q(add_ln207_reg_360[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln209_fu_291_p2_carry
       (.CI(1'b0),
        .CO({add_ln209_fu_291_p2_carry_n_5,add_ln209_fu_291_p2_carry_n_6,add_ln209_fu_291_p2_carry_n_7,add_ln209_fu_291_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln209_fu_291_p2_carry_i_1_n_5,add_ln209_fu_291_p2_carry_i_2_n_5,add_ln209_fu_291_p2_carry_i_3_n_5,1'b0}),
        .O(add_ln209_fu_291_p2[4:1]),
        .S({add_ln209_fu_291_p2_carry_i_4_n_5,add_ln209_fu_291_p2_carry_i_5_n_5,add_ln209_fu_291_p2_carry_i_6_n_5,add_ln209_fu_291_p2_carry_i_7_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln209_fu_291_p2_carry__0
       (.CI(add_ln209_fu_291_p2_carry_n_5),
        .CO({NLW_add_ln209_fu_291_p2_carry__0_CO_UNCONNECTED[3],add_ln209_fu_291_p2_carry__0_n_6,add_ln209_fu_291_p2_carry__0_n_7,add_ln209_fu_291_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln209_fu_291_p2_carry__0_i_1_n_5,add_ln209_fu_291_p2_carry__0_i_2_n_5,add_ln209_fu_291_p2_carry__0_i_3_n_5}),
        .O(add_ln209_fu_291_p2[8:5]),
        .S({add_ln209_fu_291_p2_carry__0_i_4_n_5,add_ln209_fu_291_p2_carry__0_i_5_n_5,add_ln209_fu_291_p2_carry__0_i_6_n_5,add_ln209_fu_291_p2_carry__0_i_7_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln209_fu_291_p2_carry__0_i_1
       (.I0(tmp_fu_264_p3[6]),
        .I1(select_ln204_1_reg_348[5]),
        .O(add_ln209_fu_291_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln209_fu_291_p2_carry__0_i_2
       (.I0(tmp_fu_264_p3[5]),
        .I1(tmp_fu_264_p3[7]),
        .O(add_ln209_fu_291_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln209_fu_291_p2_carry__0_i_3
       (.I0(tmp_fu_264_p3[4]),
        .I1(tmp_fu_264_p3[6]),
        .O(add_ln209_fu_291_p2_carry__0_i_3_n_5));
  LUT3 #(
    .INIT(8'h65)) 
    add_ln209_fu_291_p2_carry__0_i_4
       (.I0(select_ln204_1_reg_348[5]),
        .I1(select_ln204_1_reg_348[6]),
        .I2(tmp_fu_264_p3[7]),
        .O(add_ln209_fu_291_p2_carry__0_i_4_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    add_ln209_fu_291_p2_carry__0_i_5
       (.I0(select_ln204_1_reg_348[5]),
        .I1(tmp_fu_264_p3[6]),
        .I2(tmp_fu_264_p3[7]),
        .I3(select_ln204_1_reg_348[6]),
        .O(add_ln209_fu_291_p2_carry__0_i_5_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    add_ln209_fu_291_p2_carry__0_i_6
       (.I0(tmp_fu_264_p3[7]),
        .I1(tmp_fu_264_p3[5]),
        .I2(select_ln204_1_reg_348[5]),
        .I3(tmp_fu_264_p3[6]),
        .O(add_ln209_fu_291_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    add_ln209_fu_291_p2_carry__0_i_7
       (.I0(tmp_fu_264_p3[6]),
        .I1(tmp_fu_264_p3[4]),
        .I2(tmp_fu_264_p3[7]),
        .I3(tmp_fu_264_p3[5]),
        .O(add_ln209_fu_291_p2_carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln209_fu_291_p2_carry_i_1
       (.I0(tmp_fu_264_p3[3]),
        .I1(tmp_fu_264_p3[5]),
        .O(add_ln209_fu_291_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln209_fu_291_p2_carry_i_2
       (.I0(select_ln204_reg_343[2]),
        .I1(tmp_fu_264_p3[4]),
        .O(add_ln209_fu_291_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln209_fu_291_p2_carry_i_3
       (.I0(select_ln204_reg_343[1]),
        .I1(tmp_fu_264_p3[3]),
        .O(add_ln209_fu_291_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    add_ln209_fu_291_p2_carry_i_4
       (.I0(tmp_fu_264_p3[5]),
        .I1(tmp_fu_264_p3[3]),
        .I2(tmp_fu_264_p3[6]),
        .I3(tmp_fu_264_p3[4]),
        .O(add_ln209_fu_291_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hB44B)) 
    add_ln209_fu_291_p2_carry_i_5
       (.I0(tmp_fu_264_p3[4]),
        .I1(select_ln204_reg_343[2]),
        .I2(tmp_fu_264_p3[5]),
        .I3(tmp_fu_264_p3[3]),
        .O(add_ln209_fu_291_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2DD2)) 
    add_ln209_fu_291_p2_carry_i_6
       (.I0(tmp_fu_264_p3[3]),
        .I1(select_ln204_reg_343[1]),
        .I2(select_ln204_reg_343[2]),
        .I3(tmp_fu_264_p3[4]),
        .O(add_ln209_fu_291_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln209_fu_291_p2_carry_i_7
       (.I0(select_ln204_reg_343[1]),
        .I1(tmp_fu_264_p3[3]),
        .O(add_ln209_fu_291_p2_carry_i_7_n_5));
  FDRE \add_ln209_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln204_reg_343[0]),
        .Q(vscale_core_polyphase_U0_vfltCoeff_address0),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[1]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[2]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[3]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[4]),
        .Q(ADDRBWRADDR[3]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[5]),
        .Q(ADDRBWRADDR[4]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[6]),
        .Q(ADDRBWRADDR[5]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[7]),
        .Q(ADDRBWRADDR[6]),
        .R(1'b0));
  FDRE \add_ln209_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln209_fu_291_p2[8]),
        .Q(ADDRBWRADDR[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(indvar_flatten_fu_900),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init_42 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(indvar_flatten_fu_901),
        .Q(Q[0]),
        .SR(SR),
        .add_ln204_1_fu_209_p2(add_ln204_1_fu_209_p2),
        .\add_ln207_reg_360_reg[1] (add_ln207_reg_360),
        .\add_ln207_reg_360_reg[1]_0 (j_fu_82),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten_fu_90[8]_i_7_n_5 ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_load(ap_sig_allocacmp_i_load),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_27),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg_0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg_reg),
        .\i_fu_86_reg[1] (flow_control_loop_pipe_sequential_init_U_n_28),
        .\i_fu_86_reg[2] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\i_fu_86_reg[3] (flow_control_loop_pipe_sequential_init_U_n_30),
        .\i_fu_86_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_39),
        .\i_fu_86_reg[6] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\i_fu_86_reg[6]_0 (i_fu_86),
        .indvar_flatten_fu_900(indvar_flatten_fu_900),
        .\indvar_flatten_fu_90_reg[4] (\indvar_flatten_fu_90_reg_n_5_[3] ),
        .\indvar_flatten_fu_90_reg[4]_0 (\indvar_flatten_fu_90_reg_n_5_[2] ),
        .\indvar_flatten_fu_90_reg[4]_1 (\indvar_flatten_fu_90_reg_n_5_[0] ),
        .\indvar_flatten_fu_90_reg[4]_2 (\indvar_flatten_fu_90_reg_n_5_[1] ),
        .\indvar_flatten_fu_90_reg[4]_3 (\indvar_flatten_fu_90_reg_n_5_[4] ),
        .\indvar_flatten_fu_90_reg[8] (\indvar_flatten_fu_90_reg_n_5_[7] ),
        .\indvar_flatten_fu_90_reg[8]_0 (\indvar_flatten_fu_90_reg_n_5_[5] ),
        .\indvar_flatten_fu_90_reg[8]_1 (\indvar_flatten_fu_90_reg_n_5_[6] ),
        .\indvar_flatten_fu_90_reg[8]_2 (\indvar_flatten_fu_90_reg_n_5_[8] ),
        .\j_fu_82_reg[2] (add_ln207_fu_253_p2),
        .select_ln204_1_reg_348(select_ln204_1_reg_348),
        .select_ln204_fu_233_p3(select_ln204_fu_233_p3),
        .tmp_fu_264_p3(tmp_fu_264_p3),
        .\trunc_ln204_reg_355_reg[3] (flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[0]),
        .Q(i_fu_86[0]),
        .R(1'b0));
  FDRE \i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[1]),
        .Q(i_fu_86[1]),
        .R(1'b0));
  FDRE \i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[2]),
        .Q(i_fu_86[2]),
        .R(1'b0));
  FDRE \i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[3]),
        .Q(i_fu_86[3]),
        .R(1'b0));
  FDRE \i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[4]),
        .Q(i_fu_86[4]),
        .R(1'b0));
  FDRE \i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[5]),
        .Q(i_fu_86[5]),
        .R(1'b0));
  FDRE \i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_load[6]),
        .Q(i_fu_86[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten_fu_90[8]_i_7 
       (.I0(\indvar_flatten_fu_90_reg_n_5_[2] ),
        .I1(\indvar_flatten_fu_90_reg_n_5_[4] ),
        .I2(\indvar_flatten_fu_90_reg_n_5_[0] ),
        .I3(\indvar_flatten_fu_90_reg_n_5_[1] ),
        .O(\indvar_flatten_fu_90[8]_i_7_n_5 ));
  FDRE \indvar_flatten_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[0]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[1]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[2]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[3]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[4]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[5]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[6]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[7]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_900),
        .D(add_ln204_1_fu_209_p2[8]),
        .Q(\indvar_flatten_fu_90_reg_n_5_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_vfltCoeff_shift0[0]_i_1 
       (.I0(vscale_core_polyphase_U0_vfltCoeff_address0),
        .I1(vscale_core_polyphase_U0_vfltCoeff_ce0),
        .I2(\int_vfltCoeff_shift0_reg[0] ),
        .O(\add_ln209_reg_365_reg[0]_0 ));
  FDRE \j_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln204_fu_233_p3[0]),
        .Q(j_fu_82[0]),
        .R(1'b0));
  FDRE \j_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_j_load[1]),
        .Q(j_fu_82[1]),
        .R(1'b0));
  FDRE \j_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_j_load[2]),
        .Q(j_fu_82[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    ram_reg_0_63_0_0_i_1
       (.I0(FiltCoeff_5_ce0),
        .I1(select_ln204_reg_343_pp0_iter3_reg[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .I3(Q[0]),
        .I4(select_ln204_reg_343_pp0_iter3_reg[0]),
        .I5(select_ln204_reg_343_pp0_iter3_reg[1]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(FiltCoeff_4_ce0),
        .I1(select_ln204_reg_343_pp0_iter3_reg[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .I3(Q[0]),
        .I4(select_ln204_reg_343_pp0_iter3_reg[1]),
        .I5(select_ln204_reg_343_pp0_iter3_reg[0]),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'h00000000000000D0)) 
    ram_reg_0_63_0_0_i_1__1
       (.I0(Q[1]),
        .I1(WEA),
        .I2(ram_reg_0_63_0_0_i_8_n_5),
        .I3(select_ln204_reg_343_pp0_iter3_reg[1]),
        .I4(select_ln204_reg_343_pp0_iter3_reg[0]),
        .I5(select_ln204_reg_343_pp0_iter3_reg[2]),
        .O(p_0_in_1));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    ram_reg_0_63_0_0_i_1__2
       (.I0(Q[1]),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .I2(ram_reg_0_63_0_0_i_8_n_5),
        .I3(select_ln204_reg_343_pp0_iter3_reg[2]),
        .I4(select_ln204_reg_343_pp0_iter3_reg[0]),
        .I5(select_ln204_reg_343_pp0_iter3_reg[1]),
        .O(p_0_in_2));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_0_63_0_0_i_1__3
       (.I0(FiltCoeff_3_ce0),
        .I1(select_ln204_reg_343_pp0_iter3_reg[1]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .I3(Q[0]),
        .I4(select_ln204_reg_343_pp0_iter3_reg[2]),
        .I5(select_ln204_reg_343_pp0_iter3_reg[0]),
        .O(p_0_in_3));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_0_63_0_0_i_1__4
       (.I0(FiltCoeff_2_ce0),
        .I1(select_ln204_reg_343_pp0_iter3_reg[0]),
        .I2(select_ln204_reg_343_pp0_iter3_reg[1]),
        .I3(select_ln204_reg_343_pp0_iter3_reg[2]),
        .I4(Q[0]),
        .I5(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .O(p_0_in_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_0_i_8
       (.I0(Q[0]),
        .I1(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .O(ram_reg_0_63_0_0_i_8_n_5));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[3]),
        .Q(\select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[4]),
        .Q(\select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[5]),
        .Q(\select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[6]),
        .Q(\select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_fu_264_p3[7]),
        .Q(\select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln204_1_reg_348[5]),
        .Q(\select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5 ));
  FDRE \select_ln204_1_reg_348_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[0]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5 ),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[1]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5 ),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[2]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5 ),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[3]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5 ),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[4]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5 ),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[5]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(select_ln204_1_reg_348[5]),
        .R(1'b0));
  FDRE \select_ln204_1_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(select_ln204_1_reg_348[6]),
        .R(1'b0));
  FDRE \select_ln204_reg_343_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vscale_core_polyphase_U0_vfltCoeff_address0),
        .Q(select_ln204_reg_343_pp0_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln204_reg_343[1]),
        .Q(\select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln204_reg_343[2]),
        .Q(\select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5 ));
  FDRE \select_ln204_reg_343_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln204_reg_343_pp0_iter2_reg),
        .Q(select_ln204_reg_343_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln204_reg_343_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5 ),
        .Q(select_ln204_reg_343_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln204_reg_343_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln204_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5 ),
        .Q(select_ln204_reg_343_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln204_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(select_ln204_fu_233_p3[0]),
        .Q(select_ln204_reg_343[0]),
        .R(1'b0));
  FDRE \select_ln204_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(select_ln204_fu_233_p3[1]),
        .Q(select_ln204_reg_343[1]),
        .R(1'b0));
  FDRE \select_ln204_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(select_ln204_fu_233_p3[2]),
        .Q(select_ln204_reg_343[2]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(tmp_fu_264_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(tmp_fu_264_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(tmp_fu_264_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(tmp_fu_264_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_901),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(tmp_fu_264_p3[7]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [0]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [10]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [11]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [12]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [13]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [14]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [15]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [1]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [2]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [3]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [4]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [5]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [6]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [7]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [8]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \vfltCoeff_load_reg_375_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vfltCoeff_load_reg_375_reg[15]_1 [9]),
        .Q(\vfltCoeff_load_reg_375_reg[15]_0 [9]),
        .R(1'b0));
endmodule

module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix
   (grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0,
    FiltCoeff_2_ce0,
    FiltCoeff_3_ce0,
    FiltCoeff_4_ce0,
    FiltCoeff_5_ce0,
    \GetNewLine_reg_218_reg[0] ,
    ap_NS_fsm1,
    \cmp119_reg_730_reg[0] ,
    WEA,
    ap_enable_reg_pp0_iter1_reg_0,
    shiftReg_ce,
    PixArrayVal_val_V_18_reg_13570,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1,
    ap_enable_reg_pp0_iter3_reg_0,
    ce1,
    D,
    \x_fu_122_reg[10]_0 ,
    FiltCoeff_5_address0,
    \ap_CS_fsm_reg[5] ,
    E,
    we0,
    \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0 ,
    \LineBuf_val_V_1_addr_reg_1327_reg[10]_0 ,
    \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 ,
    \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 ,
    \select_ln302_reg_1493_reg[23]_0 ,
    \select_ln302_1_reg_1498_reg[23]_0 ,
    \select_ln302_2_reg_1503_reg[23]_0 ,
    \select_ln302_3_reg_1508_reg[23]_0 ,
    d0,
    \p_Result_2_reg_1381_reg[23]_0 ,
    in,
    ap_clk,
    ap_rst_n_inv,
    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg,
    q00,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_rst_n,
    GetNewLine_reg_218,
    GetNewLine_2_reg_679,
    \GetNewLine_reg_218_reg[0]_0 ,
    cmp119_reg_730,
    brmerge_reg_715,
    shiftReg_ce_1,
    Q,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0,
    OutputWriteEn_1_reg_720,
    OutYUV_full_n,
    SrcYUV_empty_n,
    \icmp_ln252_reg_1317_reg[0]_0 ,
    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0,
    q1,
    \select_ln302_reg_1493_reg[23]_1 ,
    \PixArray_val_V_15_reg_1472_reg[7]_0 ,
    \PixArrayVal_val_V_29_reg_1454_reg[7]_0 ,
    \PixArrayVal_val_V_26_reg_1436_reg[7]_0 ,
    \PixArrayVal_val_V_23_reg_1418_reg[7]_0 ,
    p_reg_reg_4,
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ,
    \idxprom11_i_cast_reg_1307_reg[5]_0 );
  output grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
  output FiltCoeff_2_ce0;
  output FiltCoeff_3_ce0;
  output FiltCoeff_4_ce0;
  output FiltCoeff_5_ce0;
  output \GetNewLine_reg_218_reg[0] ;
  output ap_NS_fsm1;
  output [0:0]\cmp119_reg_730_reg[0] ;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter1_reg_0;
  output shiftReg_ce;
  output PixArrayVal_val_V_18_reg_13570;
  output grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output ce1;
  output [0:0]D;
  output [10:0]\x_fu_122_reg[10]_0 ;
  output [5:0]FiltCoeff_5_address0;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]E;
  output we0;
  output \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0 ;
  output [10:0]\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 ;
  output [10:0]\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 ;
  output [10:0]\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 ;
  output [23:0]\select_ln302_reg_1493_reg[23]_0 ;
  output [23:0]\select_ln302_1_reg_1498_reg[23]_0 ;
  output [23:0]\select_ln302_2_reg_1503_reg[23]_0 ;
  output [23:0]\select_ln302_3_reg_1508_reg[23]_0 ;
  output [23:0]d0;
  output [23:0]\p_Result_2_reg_1381_reg[23]_0 ;
  output [23:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;
  input [15:0]q00;
  input [15:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;
  input ap_rst_n;
  input GetNewLine_reg_218;
  input GetNewLine_2_reg_679;
  input \GetNewLine_reg_218_reg[0]_0 ;
  input cmp119_reg_730;
  input brmerge_reg_715;
  input shiftReg_ce_1;
  input [2:0]Q;
  input grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  input OutputWriteEn_1_reg_720;
  input OutYUV_full_n;
  input SrcYUV_empty_n;
  input [10:0]\icmp_ln252_reg_1317_reg[0]_0 ;
  input [5:0]grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
  input [23:0]q1;
  input \select_ln302_reg_1493_reg[23]_1 ;
  input [23:0]\PixArray_val_V_15_reg_1472_reg[7]_0 ;
  input [23:0]\PixArrayVal_val_V_29_reg_1454_reg[7]_0 ;
  input [23:0]\PixArrayVal_val_V_26_reg_1436_reg[7]_0 ;
  input [23:0]\PixArrayVal_val_V_23_reg_1418_reg[7]_0 ;
  input [23:0]p_reg_reg_4;
  input [23:0]\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ;
  input [5:0]\idxprom11_i_cast_reg_1307_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FiltCoeff_1_ce0;
  wire FiltCoeff_2_ce0;
  wire FiltCoeff_3_ce0;
  wire FiltCoeff_4_ce0;
  wire [5:0]FiltCoeff_5_address0;
  wire FiltCoeff_5_ce0;
  wire FiltCoeff_ce0;
  wire GetNewLine_2_reg_679;
  wire GetNewLine_reg_218;
  wire \GetNewLine_reg_218_reg[0] ;
  wire \GetNewLine_reg_218_reg[0]_0 ;
  wire [23:0]LineBufVal_V_7_fu_767_p4;
  wire [10:0]\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 ;
  wire [10:0]\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 ;
  wire [10:0]\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 ;
  wire OutYUV_full_n;
  wire OutputWriteEn_1_reg_720;
  wire [7:0]PixArrayVal_val_V_16_fu_811_p3;
  wire PixArrayVal_val_V_16_reg_15180;
  wire [7:0]PixArrayVal_val_V_17_fu_805_p3;
  wire PixArrayVal_val_V_18_reg_13570;
  wire [7:0]PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg;
  wire [7:0]PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg;
  wire [7:0]PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg;
  wire [7:0]PixArrayVal_val_V_21_reg_1406;
  wire [7:0]PixArrayVal_val_V_22_reg_1412;
  wire [7:0]PixArrayVal_val_V_23_reg_1418;
  wire [23:0]\PixArrayVal_val_V_23_reg_1418_reg[7]_0 ;
  wire [7:0]PixArrayVal_val_V_24_reg_1424;
  wire [7:0]PixArrayVal_val_V_25_reg_1430;
  wire [7:0]PixArrayVal_val_V_26_reg_1436;
  wire [23:0]\PixArrayVal_val_V_26_reg_1436_reg[7]_0 ;
  wire [7:0]PixArrayVal_val_V_27_reg_1442;
  wire [7:0]PixArrayVal_val_V_28_reg_1448;
  wire [7:0]PixArrayVal_val_V_29_reg_1454;
  wire [23:0]\PixArrayVal_val_V_29_reg_1454_reg[7]_0 ;
  wire [7:0]PixArrayVal_val_V_30_reg_350;
  wire [7:0]PixArrayVal_val_V_31_reg_360;
  wire [7:0]PixArrayVal_val_V_32_reg_370;
  wire [7:0]PixArrayVal_val_V_fu_817_p3;
  wire [7:0]PixArray_val_V_13_reg_1460;
  wire [7:0]PixArray_val_V_14_reg_1466;
  wire [7:0]PixArray_val_V_15_reg_1472;
  wire [23:0]\PixArray_val_V_15_reg_1472_reg[7]_0 ;
  wire [7:0]PixArray_val_V_30_reg_510;
  wire [7:0]PixArray_val_V_30_reg_510_pp0_iter5_reg;
  wire [7:0]PixArray_val_V_31_reg_500;
  wire [7:0]PixArray_val_V_31_reg_500_pp0_iter5_reg;
  wire [7:0]PixArray_val_V_33_reg_480;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2_n_5 ;
  wire \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2_n_5 ;
  wire [7:0]PixArray_val_V_33_reg_480_pp0_iter7_reg;
  wire [7:0]PixArray_val_V_34_reg_470;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2_n_5 ;
  wire \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2_n_5 ;
  wire [7:0]PixArray_val_V_34_reg_470_pp0_iter7_reg;
  wire [7:0]PixArray_val_V_36_reg_450;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4_n_5 ;
  wire \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4_n_5 ;
  wire [7:0]PixArray_val_V_36_reg_450_pp0_iter9_reg;
  wire [7:0]PixArray_val_V_37_reg_440;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4_n_5 ;
  wire \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4_n_5 ;
  wire [7:0]PixArray_val_V_37_reg_440_pp0_iter9_reg;
  wire [7:0]PixArray_val_V_39_reg_418;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6_n_5 ;
  wire \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6_n_5 ;
  wire [7:0]PixArray_val_V_39_reg_418_pp0_iter11_reg;
  wire [7:0]PixArray_val_V_40_reg_407;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6_n_5 ;
  wire \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6_n_5 ;
  wire [7:0]PixArray_val_V_40_reg_407_pp0_iter11_reg;
  wire [7:0]PixArray_val_V_43_reg_520;
  wire [7:0]PixArray_val_V_43_reg_520_pp0_iter5_reg;
  wire [7:0]PixArray_val_V_44_reg_490;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2_n_5 ;
  wire \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2_n_5 ;
  wire [7:0]PixArray_val_V_44_reg_490_pp0_iter7_reg;
  wire [7:0]PixArray_val_V_45_reg_460;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4_n_5 ;
  wire \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4_n_5 ;
  wire [7:0]PixArray_val_V_45_reg_460_pp0_iter9_reg;
  wire [7:0]PixArray_val_V_46_reg_429;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6_n_5 ;
  wire \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6_n_5 ;
  wire [7:0]PixArray_val_V_46_reg_429_pp0_iter11_reg;
  wire [2:0]Q;
  wire SrcYUV_empty_n;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_i_1_n_5;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_5;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire [7:0]ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350;
  wire [23:0]\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360;
  wire [7:0]ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370;
  wire \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1_n_5 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_reg_715;
  wire ce1;
  wire cmp119_reg_730;
  wire [0:0]\cmp119_reg_730_reg[0] ;
  wire [23:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire [5:0]grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
  wire grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
  wire [5:0]grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
  wire grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;
  wire icmp_ln252_fu_572_p2;
  wire icmp_ln252_fu_572_p2_carry_n_6;
  wire icmp_ln252_fu_572_p2_carry_n_7;
  wire icmp_ln252_fu_572_p2_carry_n_8;
  wire icmp_ln252_reg_1317;
  wire icmp_ln252_reg_1317_pp0_iter10_reg;
  wire icmp_ln252_reg_1317_pp0_iter11_reg;
  wire \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln252_reg_1317_pp0_iter5_reg;
  wire icmp_ln252_reg_1317_pp0_iter6_reg;
  wire icmp_ln252_reg_1317_pp0_iter7_reg;
  wire icmp_ln252_reg_1317_pp0_iter8_reg;
  wire icmp_ln252_reg_1317_pp0_iter9_reg;
  wire [10:0]\icmp_ln252_reg_1317_reg[0]_0 ;
  wire \icmp_ln352_1_fu_992_p2/i__n_5 ;
  wire icmp_ln352_1_reg_1832;
  wire icmp_ln352_1_reg_18320;
  wire \icmp_ln352_2_fu_1014_p2/i__n_5 ;
  wire icmp_ln352_2_reg_1848;
  wire \icmp_ln352_fu_970_p2/i__n_5 ;
  wire icmp_ln352_reg_1816;
  wire [5:0]\idxprom11_i_cast_reg_1307_reg[5]_0 ;
  wire [23:0]in;
  wire \mOutPtr[4]_i_3__0_n_5 ;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_10;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_11;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_12;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_13;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_14;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_15;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_16;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_17;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_18;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_19;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_20;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_21;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_22;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_23;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_24;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_25;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_26;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_27;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_28;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_5;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_6;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_7;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_8;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U77_n_9;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_10;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_11;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_12;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_13;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_14;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_15;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_16;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_17;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_18;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_19;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_20;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_21;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_22;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_23;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_24;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_25;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_26;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_27;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_28;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_5;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_6;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_7;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_8;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U78_n_9;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_10;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_11;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_12;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_13;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_14;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_15;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_16;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_17;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_18;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_19;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_20;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_21;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_22;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_23;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_24;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_25;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_26;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_27;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_28;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_5;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_6;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_7;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_8;
  wire mac_muladd_16s_8ns_12ns_24_4_1_U79_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_1_U80_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_1_U81_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_1_U82_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_30;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_5;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_6;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_1_U83_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_30;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_5;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_6;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_1_U84_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_30;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_5;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_6;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_1_U85_n_9;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_10;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_11;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_12;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_13;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_14;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_15;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_16;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_17;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_18;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_19;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_20;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_21;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_22;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_23;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_24;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_25;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_26;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_27;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_28;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_29;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_30;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_5;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_6;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_7;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_8;
  wire mac_muladd_16s_8ns_26s_26_4_1_U86_n_9;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_10;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_11;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_12;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_13;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_14;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_15;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_16;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_17;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_18;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_19;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_20;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_21;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_22;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_23;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_24;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_25;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_26;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_27;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_28;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_29;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_30;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_5;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_6;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_7;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_8;
  wire mac_muladd_16s_8ns_26s_26_4_1_U87_n_9;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_10;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_11;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_12;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_13;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_14;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_15;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_16;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_17;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_18;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_19;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_20;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_21;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_22;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_23;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_24;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_25;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_26;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_27;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_28;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_29;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_30;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_5;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_6;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_7;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_8;
  wire mac_muladd_16s_8ns_26s_26_4_1_U88_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_5;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_6;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_1_U89_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_5;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_6;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_1_U90_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_5;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_6;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_1_U91_n_9;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_12;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_13;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_14;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_15;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_16;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_17;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_18;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_19;
  wire mac_muladd_16s_8ns_27s_27_4_1_U92_n_20;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_12;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_13;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_14;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_15;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_16;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_17;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_18;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_19;
  wire mac_muladd_16s_8ns_27s_27_4_1_U93_n_20;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_12;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_13;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_14;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_15;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_16;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_17;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_18;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_19;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_23;
  wire mac_muladd_16s_8ns_27s_27_4_1_U94_n_24;
  wire p_Result_2_reg_13810;
  wire [23:0]\p_Result_2_reg_1381_reg[23]_0 ;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire [23:0]p_reg_reg_4;
  wire [15:0]q00;
  wire [23:0]q1;
  wire [23:0]select_ln302_1_fu_784_p3;
  wire [23:0]\select_ln302_1_reg_1498_reg[23]_0 ;
  wire [23:0]select_ln302_2_fu_791_p3;
  wire [23:0]\select_ln302_2_reg_1503_reg[23]_0 ;
  wire [23:0]select_ln302_3_fu_798_p3;
  wire [23:0]\select_ln302_3_reg_1508_reg[23]_0 ;
  wire [23:0]select_ln302_fu_777_p3;
  wire \select_ln302_reg_1493[23]_i_3_n_5 ;
  wire [23:0]\select_ln302_reg_1493_reg[23]_0 ;
  wire \select_ln302_reg_1493_reg[23]_1 ;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire [19:12]sum_11_reg_1821;
  wire sum_11_reg_18210;
  wire [19:12]sum_17_reg_1837;
  wire sum_18_reg_15820;
  wire sum_19_reg_16390;
  wire sum_20_reg_16960;
  wire sum_21_reg_17380;
  wire sum_22_reg_17900;
  wire [19:12]sum_reg_1805;
  wire [6:0]tmp_1_fu_961_p4;
  wire tmp_2_reg_1826;
  wire [6:0]tmp_3_fu_983_p4;
  wire tmp_4_reg_1842;
  wire [6:0]tmp_5_fu_1005_p4;
  wire tmp_reg_1810;
  wire we0;
  wire [10:0]x_2_fu_578_p2;
  wire x_fu_122;
  wire [10:0]\x_fu_122_reg[10]_0 ;
  wire \x_fu_122_reg_n_5_[0] ;
  wire \x_fu_122_reg_n_5_[10] ;
  wire \x_fu_122_reg_n_5_[1] ;
  wire \x_fu_122_reg_n_5_[2] ;
  wire \x_fu_122_reg_n_5_[3] ;
  wire \x_fu_122_reg_n_5_[4] ;
  wire \x_fu_122_reg_n_5_[5] ;
  wire \x_fu_122_reg_n_5_[6] ;
  wire \x_fu_122_reg_n_5_[7] ;
  wire \x_fu_122_reg_n_5_[8] ;
  wire \x_fu_122_reg_n_5_[9] ;
  wire [3:0]NLW_icmp_ln252_fu_572_p2_carry_O_UNCONNECTED;

  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [0]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [10]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [1]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [2]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [3]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [4]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [5]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [6]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [7]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [8]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [9]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [0]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [10]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [1]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [2]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [3]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [4]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [5]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [6]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [7]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [8]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg_reg[10]_0 [9]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [0]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [10]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [1]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [2]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [3]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [4]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [5]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [6]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [7]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [8]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \LineBuf_val_V_1_addr_reg_1327_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_31),
        .D(\x_fu_122_reg[10]_0 [9]),
        .Q(\LineBuf_val_V_1_addr_reg_1327_reg[10]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[0]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[8]),
        .O(PixArrayVal_val_V_16_fu_811_p3[0]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[1]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[9]),
        .O(PixArrayVal_val_V_16_fu_811_p3[1]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[2]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[10]),
        .O(PixArrayVal_val_V_16_fu_811_p3[2]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[3]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[11]),
        .O(PixArrayVal_val_V_16_fu_811_p3[3]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[4]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[12]),
        .O(PixArrayVal_val_V_16_fu_811_p3[4]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[5]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[13]),
        .O(PixArrayVal_val_V_16_fu_811_p3[5]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[6]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[14]),
        .O(PixArrayVal_val_V_16_fu_811_p3[6]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_16_reg_1518[7]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[15]),
        .O(PixArrayVal_val_V_16_fu_811_p3[7]));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[0]),
        .Q(d0[8]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[1]),
        .Q(d0[9]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[2]),
        .Q(d0[10]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[3]),
        .Q(d0[11]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[4]),
        .Q(d0[12]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[5]),
        .Q(d0[13]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[6]),
        .Q(d0[14]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_16_reg_1518_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_16_fu_811_p3[7]),
        .Q(d0[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[0]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[16]),
        .O(PixArrayVal_val_V_17_fu_805_p3[0]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[1]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[17]),
        .O(PixArrayVal_val_V_17_fu_805_p3[1]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[2]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[18]),
        .O(PixArrayVal_val_V_17_fu_805_p3[2]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[3]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[19]),
        .O(PixArrayVal_val_V_17_fu_805_p3[3]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[4]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[20]),
        .O(PixArrayVal_val_V_17_fu_805_p3[4]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[5]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[21]),
        .O(PixArrayVal_val_V_17_fu_805_p3[5]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[6]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[22]),
        .O(PixArrayVal_val_V_17_fu_805_p3[6]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_17_reg_1513[7]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[23]),
        .O(PixArrayVal_val_V_17_fu_805_p3[7]));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[0]),
        .Q(d0[16]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[1]),
        .Q(d0[17]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[2]),
        .Q(d0[18]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[3]),
        .Q(d0[19]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[4]),
        .Q(d0[20]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[5]),
        .Q(d0[21]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[6]),
        .Q(d0[22]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_17_reg_1513_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_17_fu_805_p3[7]),
        .Q(d0[23]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[0]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[1]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[2]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[3]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[4]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[5]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[6]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[7]),
        .Q(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[8]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[9]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[10]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[11]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[12]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[13]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[14]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[15]),
        .Q(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[16]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[17]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[18]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[19]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[20]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[21]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[22]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[23]),
        .Q(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [0]),
        .Q(PixArrayVal_val_V_21_reg_1406[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [1]),
        .Q(PixArrayVal_val_V_21_reg_1406[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [2]),
        .Q(PixArrayVal_val_V_21_reg_1406[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [3]),
        .Q(PixArrayVal_val_V_21_reg_1406[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [4]),
        .Q(PixArrayVal_val_V_21_reg_1406[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [5]),
        .Q(PixArrayVal_val_V_21_reg_1406[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [6]),
        .Q(PixArrayVal_val_V_21_reg_1406[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_21_reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [7]),
        .Q(PixArrayVal_val_V_21_reg_1406[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [8]),
        .Q(PixArrayVal_val_V_22_reg_1412[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [9]),
        .Q(PixArrayVal_val_V_22_reg_1412[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [10]),
        .Q(PixArrayVal_val_V_22_reg_1412[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [11]),
        .Q(PixArrayVal_val_V_22_reg_1412[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [12]),
        .Q(PixArrayVal_val_V_22_reg_1412[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [13]),
        .Q(PixArrayVal_val_V_22_reg_1412[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [14]),
        .Q(PixArrayVal_val_V_22_reg_1412[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_22_reg_1412_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [15]),
        .Q(PixArrayVal_val_V_22_reg_1412[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [16]),
        .Q(PixArrayVal_val_V_23_reg_1418[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [17]),
        .Q(PixArrayVal_val_V_23_reg_1418[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [18]),
        .Q(PixArrayVal_val_V_23_reg_1418[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [19]),
        .Q(PixArrayVal_val_V_23_reg_1418[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [20]),
        .Q(PixArrayVal_val_V_23_reg_1418[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [21]),
        .Q(PixArrayVal_val_V_23_reg_1418[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [22]),
        .Q(PixArrayVal_val_V_23_reg_1418[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_23_reg_1418_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [23]),
        .Q(PixArrayVal_val_V_23_reg_1418[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [0]),
        .Q(PixArrayVal_val_V_24_reg_1424[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [1]),
        .Q(PixArrayVal_val_V_24_reg_1424[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [2]),
        .Q(PixArrayVal_val_V_24_reg_1424[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [3]),
        .Q(PixArrayVal_val_V_24_reg_1424[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [4]),
        .Q(PixArrayVal_val_V_24_reg_1424[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [5]),
        .Q(PixArrayVal_val_V_24_reg_1424[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [6]),
        .Q(PixArrayVal_val_V_24_reg_1424[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_24_reg_1424_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [7]),
        .Q(PixArrayVal_val_V_24_reg_1424[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [8]),
        .Q(PixArrayVal_val_V_25_reg_1430[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [9]),
        .Q(PixArrayVal_val_V_25_reg_1430[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [10]),
        .Q(PixArrayVal_val_V_25_reg_1430[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [11]),
        .Q(PixArrayVal_val_V_25_reg_1430[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [12]),
        .Q(PixArrayVal_val_V_25_reg_1430[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [13]),
        .Q(PixArrayVal_val_V_25_reg_1430[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [14]),
        .Q(PixArrayVal_val_V_25_reg_1430[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_25_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [15]),
        .Q(PixArrayVal_val_V_25_reg_1430[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [16]),
        .Q(PixArrayVal_val_V_26_reg_1436[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [17]),
        .Q(PixArrayVal_val_V_26_reg_1436[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [18]),
        .Q(PixArrayVal_val_V_26_reg_1436[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [19]),
        .Q(PixArrayVal_val_V_26_reg_1436[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [20]),
        .Q(PixArrayVal_val_V_26_reg_1436[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [21]),
        .Q(PixArrayVal_val_V_26_reg_1436[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [22]),
        .Q(PixArrayVal_val_V_26_reg_1436[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_26_reg_1436_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [23]),
        .Q(PixArrayVal_val_V_26_reg_1436[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [0]),
        .Q(PixArrayVal_val_V_27_reg_1442[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [1]),
        .Q(PixArrayVal_val_V_27_reg_1442[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [2]),
        .Q(PixArrayVal_val_V_27_reg_1442[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [3]),
        .Q(PixArrayVal_val_V_27_reg_1442[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [4]),
        .Q(PixArrayVal_val_V_27_reg_1442[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [5]),
        .Q(PixArrayVal_val_V_27_reg_1442[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [6]),
        .Q(PixArrayVal_val_V_27_reg_1442[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_27_reg_1442_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [7]),
        .Q(PixArrayVal_val_V_27_reg_1442[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [8]),
        .Q(PixArrayVal_val_V_28_reg_1448[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [9]),
        .Q(PixArrayVal_val_V_28_reg_1448[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [10]),
        .Q(PixArrayVal_val_V_28_reg_1448[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [11]),
        .Q(PixArrayVal_val_V_28_reg_1448[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [12]),
        .Q(PixArrayVal_val_V_28_reg_1448[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [13]),
        .Q(PixArrayVal_val_V_28_reg_1448[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [14]),
        .Q(PixArrayVal_val_V_28_reg_1448[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_28_reg_1448_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [15]),
        .Q(PixArrayVal_val_V_28_reg_1448[7]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [16]),
        .Q(PixArrayVal_val_V_29_reg_1454[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [17]),
        .Q(PixArrayVal_val_V_29_reg_1454[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [18]),
        .Q(PixArrayVal_val_V_29_reg_1454[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [19]),
        .Q(PixArrayVal_val_V_29_reg_1454[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [20]),
        .Q(PixArrayVal_val_V_29_reg_1454[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [21]),
        .Q(PixArrayVal_val_V_29_reg_1454[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [22]),
        .Q(PixArrayVal_val_V_29_reg_1454[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_29_reg_1454_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [23]),
        .Q(PixArrayVal_val_V_29_reg_1454[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[0]_i_1 
       (.I0(q1[16]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .O(LineBufVal_V_7_fu_767_p4[16]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[1]_i_1 
       (.I0(q1[17]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .O(LineBufVal_V_7_fu_767_p4[17]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[2]_i_1 
       (.I0(q1[18]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .O(LineBufVal_V_7_fu_767_p4[18]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[3]_i_1 
       (.I0(q1[19]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .O(LineBufVal_V_7_fu_767_p4[19]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[4]_i_1 
       (.I0(q1[20]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .O(LineBufVal_V_7_fu_767_p4[20]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[5]_i_1 
       (.I0(q1[21]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .O(LineBufVal_V_7_fu_767_p4[21]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[6]_i_1 
       (.I0(q1[22]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .O(LineBufVal_V_7_fu_767_p4[22]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_30_reg_350[7]_i_1 
       (.I0(q1[23]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .O(LineBufVal_V_7_fu_767_p4[23]));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[16]),
        .Q(PixArrayVal_val_V_30_reg_350[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[17]),
        .Q(PixArrayVal_val_V_30_reg_350[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[18]),
        .Q(PixArrayVal_val_V_30_reg_350[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[19]),
        .Q(PixArrayVal_val_V_30_reg_350[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[20]),
        .Q(PixArrayVal_val_V_30_reg_350[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[5] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[21]),
        .Q(PixArrayVal_val_V_30_reg_350[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[6] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[22]),
        .Q(PixArrayVal_val_V_30_reg_350[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_30_reg_350_reg[7] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[23]),
        .Q(PixArrayVal_val_V_30_reg_350[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[0]_i_1 
       (.I0(q1[8]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .O(LineBufVal_V_7_fu_767_p4[8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[1]_i_1 
       (.I0(q1[9]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .O(LineBufVal_V_7_fu_767_p4[9]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[2]_i_1 
       (.I0(q1[10]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .O(LineBufVal_V_7_fu_767_p4[10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[3]_i_1 
       (.I0(q1[11]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .O(LineBufVal_V_7_fu_767_p4[11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[4]_i_1 
       (.I0(q1[12]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .O(LineBufVal_V_7_fu_767_p4[12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[5]_i_1 
       (.I0(q1[13]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .O(LineBufVal_V_7_fu_767_p4[13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[6]_i_1 
       (.I0(q1[14]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .O(LineBufVal_V_7_fu_767_p4[14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_31_reg_360[7]_i_1 
       (.I0(q1[15]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .O(LineBufVal_V_7_fu_767_p4[15]));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[8]),
        .Q(PixArrayVal_val_V_31_reg_360[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[9]),
        .Q(PixArrayVal_val_V_31_reg_360[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[10]),
        .Q(PixArrayVal_val_V_31_reg_360[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[11]),
        .Q(PixArrayVal_val_V_31_reg_360[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[12]),
        .Q(PixArrayVal_val_V_31_reg_360[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[13]),
        .Q(PixArrayVal_val_V_31_reg_360[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[14]),
        .Q(PixArrayVal_val_V_31_reg_360[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_31_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[15]),
        .Q(PixArrayVal_val_V_31_reg_360[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[0]_i_1 
       (.I0(q1[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .O(LineBufVal_V_7_fu_767_p4[0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[1]_i_1 
       (.I0(q1[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .O(LineBufVal_V_7_fu_767_p4[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[2]_i_1 
       (.I0(q1[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .O(LineBufVal_V_7_fu_767_p4[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[3]_i_1 
       (.I0(q1[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .O(LineBufVal_V_7_fu_767_p4[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[4]_i_1 
       (.I0(q1[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .O(LineBufVal_V_7_fu_767_p4[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[5]_i_1 
       (.I0(q1[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .O(LineBufVal_V_7_fu_767_p4[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[6]_i_1 
       (.I0(q1[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .O(LineBufVal_V_7_fu_767_p4[6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \PixArrayVal_val_V_32_reg_370[7]_i_1 
       (.I0(q1[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .O(LineBufVal_V_7_fu_767_p4[7]));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[0]),
        .Q(PixArrayVal_val_V_32_reg_370[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[1]),
        .Q(PixArrayVal_val_V_32_reg_370[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[2]),
        .Q(PixArrayVal_val_V_32_reg_370[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[3]),
        .Q(PixArrayVal_val_V_32_reg_370[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[4]),
        .Q(PixArrayVal_val_V_32_reg_370[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[5]),
        .Q(PixArrayVal_val_V_32_reg_370[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[6]),
        .Q(PixArrayVal_val_V_32_reg_370[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_32_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(WEA),
        .D(LineBufVal_V_7_fu_767_p4[7]),
        .Q(PixArrayVal_val_V_32_reg_370[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[0]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[0]),
        .O(PixArrayVal_val_V_fu_817_p3[0]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[1]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[1]),
        .O(PixArrayVal_val_V_fu_817_p3[1]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[2]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[2]),
        .O(PixArrayVal_val_V_fu_817_p3[2]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[3]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[3]),
        .O(PixArrayVal_val_V_fu_817_p3[3]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[4]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[4]),
        .O(PixArrayVal_val_V_fu_817_p3[4]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[5]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[5]),
        .O(PixArrayVal_val_V_fu_817_p3[5]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[6]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[6]),
        .O(PixArrayVal_val_V_fu_817_p3[6]));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \PixArrayVal_val_V_reg_1523[7]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(cmp119_reg_730),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(q1[7]),
        .O(PixArrayVal_val_V_fu_817_p3[7]));
  FDRE \PixArrayVal_val_V_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[0]),
        .Q(d0[0]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[1]),
        .Q(d0[1]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[2]),
        .Q(d0[2]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[3]),
        .Q(d0[3]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[4]),
        .Q(d0[4]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[5]),
        .Q(d0[5]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[6]),
        .Q(d0[6]),
        .R(1'b0));
  FDRE \PixArrayVal_val_V_reg_1523_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(PixArrayVal_val_V_fu_817_p3[7]),
        .Q(d0[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [0]),
        .Q(PixArray_val_V_13_reg_1460[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [1]),
        .Q(PixArray_val_V_13_reg_1460[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [2]),
        .Q(PixArray_val_V_13_reg_1460[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [3]),
        .Q(PixArray_val_V_13_reg_1460[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [4]),
        .Q(PixArray_val_V_13_reg_1460[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [5]),
        .Q(PixArray_val_V_13_reg_1460[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [6]),
        .Q(PixArray_val_V_13_reg_1460[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_13_reg_1460_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [7]),
        .Q(PixArray_val_V_13_reg_1460[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [8]),
        .Q(PixArray_val_V_14_reg_1466[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [9]),
        .Q(PixArray_val_V_14_reg_1466[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [10]),
        .Q(PixArray_val_V_14_reg_1466[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [11]),
        .Q(PixArray_val_V_14_reg_1466[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [12]),
        .Q(PixArray_val_V_14_reg_1466[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [13]),
        .Q(PixArray_val_V_14_reg_1466[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [14]),
        .Q(PixArray_val_V_14_reg_1466[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_14_reg_1466_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [15]),
        .Q(PixArray_val_V_14_reg_1466[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [16]),
        .Q(PixArray_val_V_15_reg_1472[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [17]),
        .Q(PixArray_val_V_15_reg_1472[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [18]),
        .Q(PixArray_val_V_15_reg_1472[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [19]),
        .Q(PixArray_val_V_15_reg_1472[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [20]),
        .Q(PixArray_val_V_15_reg_1472[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [21]),
        .Q(PixArray_val_V_15_reg_1472[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [22]),
        .Q(PixArray_val_V_15_reg_1472[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_15_reg_1472_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\PixArray_val_V_15_reg_1472_reg[7]_0 [23]),
        .Q(PixArray_val_V_15_reg_1472[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[0]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[1]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[2]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[3]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[4]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[5]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[6]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_30_reg_510[7]),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]),
        .Q(PixArray_val_V_30_reg_510[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]),
        .Q(PixArray_val_V_30_reg_510[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]),
        .Q(PixArray_val_V_30_reg_510[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]),
        .Q(PixArray_val_V_30_reg_510[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]),
        .Q(PixArray_val_V_30_reg_510[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]),
        .Q(PixArray_val_V_30_reg_510[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]),
        .Q(PixArray_val_V_30_reg_510[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_30_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]),
        .Q(PixArray_val_V_30_reg_510[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[0]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[1]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[2]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[3]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[4]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[5]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[6]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_31_reg_500[7]),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]),
        .Q(PixArray_val_V_31_reg_500[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]),
        .Q(PixArray_val_V_31_reg_500[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]),
        .Q(PixArray_val_V_31_reg_500[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]),
        .Q(PixArray_val_V_31_reg_500[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]),
        .Q(PixArray_val_V_31_reg_500[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]),
        .Q(PixArray_val_V_31_reg_500[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]),
        .Q(PixArray_val_V_31_reg_500[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_31_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]),
        .Q(PixArray_val_V_31_reg_500[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[0]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[1]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[2]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[3]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[4]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[5]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[6]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2 " *) 
  SRL16E \PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_33_reg_480[7]),
        .Q(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2_n_5 ));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[0]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[1]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[2]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[3]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[4]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[5]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[6]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_33_reg_480_pp0_iter6_reg_reg[7]_srl2_n_5 ),
        .Q(PixArray_val_V_33_reg_480_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]),
        .Q(PixArray_val_V_33_reg_480[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]),
        .Q(PixArray_val_V_33_reg_480[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]),
        .Q(PixArray_val_V_33_reg_480[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]),
        .Q(PixArray_val_V_33_reg_480[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]),
        .Q(PixArray_val_V_33_reg_480[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]),
        .Q(PixArray_val_V_33_reg_480[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]),
        .Q(PixArray_val_V_33_reg_480[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_33_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]),
        .Q(PixArray_val_V_33_reg_480[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[0]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[1]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[2]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[3]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[4]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[5]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[6]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2 " *) 
  SRL16E \PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_34_reg_470[7]),
        .Q(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2_n_5 ));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[0]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[1]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[2]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[3]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[4]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[5]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[6]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_34_reg_470_pp0_iter6_reg_reg[7]_srl2_n_5 ),
        .Q(PixArray_val_V_34_reg_470_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]),
        .Q(PixArray_val_V_34_reg_470[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]),
        .Q(PixArray_val_V_34_reg_470[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]),
        .Q(PixArray_val_V_34_reg_470[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]),
        .Q(PixArray_val_V_34_reg_470[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]),
        .Q(PixArray_val_V_34_reg_470[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]),
        .Q(PixArray_val_V_34_reg_470[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]),
        .Q(PixArray_val_V_34_reg_470[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_34_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]),
        .Q(PixArray_val_V_34_reg_470[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[0]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[1]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[2]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[3]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[4]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[5]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[6]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4 " *) 
  SRL16E \PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_36_reg_450[7]),
        .Q(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4_n_5 ));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[0]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[1]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[2]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[3]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[4]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[5]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[6]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_36_reg_450_pp0_iter8_reg_reg[7]_srl4_n_5 ),
        .Q(PixArray_val_V_36_reg_450_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]),
        .Q(PixArray_val_V_36_reg_450[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]),
        .Q(PixArray_val_V_36_reg_450[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]),
        .Q(PixArray_val_V_36_reg_450[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]),
        .Q(PixArray_val_V_36_reg_450[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]),
        .Q(PixArray_val_V_36_reg_450[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]),
        .Q(PixArray_val_V_36_reg_450[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]),
        .Q(PixArray_val_V_36_reg_450[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_36_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]),
        .Q(PixArray_val_V_36_reg_450[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[0]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[1]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[2]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[3]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[4]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[5]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[6]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4 " *) 
  SRL16E \PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_37_reg_440[7]),
        .Q(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4_n_5 ));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[0]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[1]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[2]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[3]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[4]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[5]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[6]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_37_reg_440_pp0_iter8_reg_reg[7]_srl4_n_5 ),
        .Q(PixArray_val_V_37_reg_440_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]),
        .Q(PixArray_val_V_37_reg_440[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]),
        .Q(PixArray_val_V_37_reg_440[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]),
        .Q(PixArray_val_V_37_reg_440[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]),
        .Q(PixArray_val_V_37_reg_440[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]),
        .Q(PixArray_val_V_37_reg_440[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]),
        .Q(PixArray_val_V_37_reg_440[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]),
        .Q(PixArray_val_V_37_reg_440[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_37_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]),
        .Q(PixArray_val_V_37_reg_440[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[0]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[1]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[2]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[3]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[4]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[5]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[6]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6 " *) 
  SRL16E \PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_39_reg_418[7]),
        .Q(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6_n_5 ));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[0]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[1]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[2]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[3]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[4]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[5]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[6]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_39_reg_418_pp0_iter10_reg_reg[7]_srl6_n_5 ),
        .Q(PixArray_val_V_39_reg_418_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]),
        .Q(PixArray_val_V_39_reg_418[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]),
        .Q(PixArray_val_V_39_reg_418[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]),
        .Q(PixArray_val_V_39_reg_418[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]),
        .Q(PixArray_val_V_39_reg_418[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]),
        .Q(PixArray_val_V_39_reg_418[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]),
        .Q(PixArray_val_V_39_reg_418[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]),
        .Q(PixArray_val_V_39_reg_418[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_39_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]),
        .Q(PixArray_val_V_39_reg_418[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[0]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[1]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[2]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[3]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[4]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[5]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[6]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6 " *) 
  SRL16E \PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_40_reg_407[7]),
        .Q(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6_n_5 ));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[0]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[1]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[2]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[3]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[4]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[5]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[6]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_40_reg_407_pp0_iter10_reg_reg[7]_srl6_n_5 ),
        .Q(PixArray_val_V_40_reg_407_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]),
        .Q(PixArray_val_V_40_reg_407[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]),
        .Q(PixArray_val_V_40_reg_407[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]),
        .Q(PixArray_val_V_40_reg_407[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]),
        .Q(PixArray_val_V_40_reg_407[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]),
        .Q(PixArray_val_V_40_reg_407[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]),
        .Q(PixArray_val_V_40_reg_407[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]),
        .Q(PixArray_val_V_40_reg_407[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_40_reg_407_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]),
        .Q(PixArray_val_V_40_reg_407[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[0]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[1]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[2]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[3]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[4]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[5]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[6]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixArray_val_V_43_reg_520[7]),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]),
        .Q(PixArray_val_V_43_reg_520[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]),
        .Q(PixArray_val_V_43_reg_520[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]),
        .Q(PixArray_val_V_43_reg_520[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]),
        .Q(PixArray_val_V_43_reg_520[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]),
        .Q(PixArray_val_V_43_reg_520[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]),
        .Q(PixArray_val_V_43_reg_520[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]),
        .Q(PixArray_val_V_43_reg_520[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_43_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]),
        .Q(PixArray_val_V_43_reg_520[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[0]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[1]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[2]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[3]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[4]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[5]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[6]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2 " *) 
  SRL16E \PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_44_reg_490[7]),
        .Q(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2_n_5 ));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[0]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[1]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[2]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[3]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[4]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[5]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[6]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_44_reg_490_pp0_iter6_reg_reg[7]_srl2_n_5 ),
        .Q(PixArray_val_V_44_reg_490_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]),
        .Q(PixArray_val_V_44_reg_490[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]),
        .Q(PixArray_val_V_44_reg_490[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]),
        .Q(PixArray_val_V_44_reg_490[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]),
        .Q(PixArray_val_V_44_reg_490[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]),
        .Q(PixArray_val_V_44_reg_490[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]),
        .Q(PixArray_val_V_44_reg_490[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]),
        .Q(PixArray_val_V_44_reg_490[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_44_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]),
        .Q(PixArray_val_V_44_reg_490[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[0]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[1]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[2]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[3]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[4]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[5]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[6]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4 " *) 
  SRL16E \PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_45_reg_460[7]),
        .Q(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4_n_5 ));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[0]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[1]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[2]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[3]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[4]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[5]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[6]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_45_reg_460_pp0_iter8_reg_reg[7]_srl4_n_5 ),
        .Q(PixArray_val_V_45_reg_460_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]),
        .Q(PixArray_val_V_45_reg_460[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]),
        .Q(PixArray_val_V_45_reg_460[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]),
        .Q(PixArray_val_V_45_reg_460[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]),
        .Q(PixArray_val_V_45_reg_460[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]),
        .Q(PixArray_val_V_45_reg_460[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]),
        .Q(PixArray_val_V_45_reg_460[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]),
        .Q(PixArray_val_V_45_reg_460[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_45_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]),
        .Q(PixArray_val_V_45_reg_460[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[0]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[1]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[2]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[3]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[4]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[5]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[6]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6 " *) 
  SRL16E \PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(PixArray_val_V_46_reg_429[7]),
        .Q(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6_n_5 ));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[0]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[1]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[2]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[3]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[4]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[5]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[6]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixArray_val_V_46_reg_429_pp0_iter10_reg_reg[7]_srl6_n_5 ),
        .Q(PixArray_val_V_46_reg_429_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]),
        .Q(PixArray_val_V_46_reg_429[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]),
        .Q(PixArray_val_V_46_reg_429[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]),
        .Q(PixArray_val_V_46_reg_429[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]),
        .Q(PixArray_val_V_46_reg_429[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]),
        .Q(PixArray_val_V_46_reg_429[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]),
        .Q(PixArray_val_V_46_reg_429[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]),
        .Q(PixArray_val_V_46_reg_429[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_46_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .D(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]),
        .Q(PixArray_val_V_46_reg_429[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(OutputWriteEn_1_reg_720),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(Q[2]),
        .I3(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[12]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[14]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[15]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[16]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[17]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[18]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[19]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[12]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[13]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[14]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[15]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[13]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[16]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[17]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[18]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(tmp_4_reg_1842),
        .I1(icmp_ln352_2_reg_1848),
        .I2(sum_17_reg_1837[19]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[14]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[15]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[16]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[17]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[18]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(tmp_reg_1810),
        .I1(icmp_ln352_reg_1816),
        .I2(sum_reg_1805[19]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[12]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(tmp_2_reg_1826),
        .I1(icmp_ln352_1_reg_1832),
        .I2(sum_11_reg_1821[13]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter13_i_1
       (.I0(icmp_ln252_reg_1317_pp0_iter11_reg),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter13_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter13_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter13),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/ap_loop_exit_ready_pp0_iter15_reg_reg_srl15 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter15_reg_reg_srl15
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_5));
  FDRE ap_loop_exit_ready_pp0_iter16_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_5),
        .Q(ap_loop_exit_ready_pp0_iter16_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [16]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [17]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [18]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [19]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [20]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [21]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [22]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [23]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [8]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [9]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [10]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [11]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [12]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [13]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [14]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [15]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h22220222)) 
    \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I2(cmp119_reg_730),
        .I3(brmerge_reg_715),
        .I4(icmp_ln252_reg_1317),
        .O(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .R(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1 
       (.I0(PixArray_val_V_14_reg_1466[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_28_reg_1448[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1 
       (.I0(PixArray_val_V_15_reg_1472[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_29_reg_1454[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1 
       (.I0(PixArrayVal_val_V_28_reg_1448[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_25_reg_1430[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1 
       (.I0(PixArrayVal_val_V_29_reg_1454[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_26_reg_1436[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1 
       (.I0(PixArrayVal_val_V_25_reg_1430[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_22_reg_1412[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1 
       (.I0(PixArrayVal_val_V_26_reg_1436[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_23_reg_1418[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1 
       (.I0(PixArrayVal_val_V_22_reg_1412[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1 
       (.I0(PixArrayVal_val_V_23_reg_1418[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1 
       (.I0(PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_31_reg_360[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1 
       (.I0(PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_30_reg_350[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1 
       (.I0(PixArray_val_V_13_reg_1460[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_27_reg_1442[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1 
       (.I0(PixArrayVal_val_V_27_reg_1442[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_24_reg_1424[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1 
       (.I0(PixArrayVal_val_V_24_reg_1424[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_21_reg_1406[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1 
       (.I0(PixArrayVal_val_V_21_reg_1406[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[0]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[0]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[1]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[1]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[2]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[2]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[3]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[3]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[4]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[4]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[5]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[5]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[6]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[6]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1 
       (.I0(PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg[7]),
        .I1(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(brmerge_reg_715),
        .I3(PixArrayVal_val_V_32_reg_370[7]),
        .O(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3_reg_0),
        .D(\ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429[7]),
        .R(1'b0));
  bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln252_fu_572_p2),
        .D(D),
        .E(x_fu_122),
        .GetNewLine_2_reg_679(GetNewLine_2_reg_679),
        .GetNewLine_reg_218(GetNewLine_reg_218),
        .\GetNewLine_reg_218_reg[0] (\GetNewLine_reg_218_reg[0] ),
        .\GetNewLine_reg_218_reg[0]_0 (\GetNewLine_reg_218_reg[0]_0 ),
        .\LineBuf_val_V_1_addr_reg_1327_reg[10] ({\x_fu_122_reg_n_5_[10] ,\x_fu_122_reg_n_5_[9] ,\x_fu_122_reg_n_5_[8] ,\x_fu_122_reg_n_5_[7] ,\x_fu_122_reg_n_5_[6] ,\x_fu_122_reg_n_5_[5] ,\x_fu_122_reg_n_5_[4] ,\x_fu_122_reg_n_5_[3] ,\x_fu_122_reg_n_5_[2] ,\x_fu_122_reg_n_5_[1] ,\x_fu_122_reg_n_5_[0] }),
        .Q(Q[2:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .ap_enable_reg_pp0_iter17_reg(flow_control_loop_pipe_sequential_init_U_n_31),
        .ap_loop_exit_ready_pp0_iter16_reg(ap_loop_exit_ready_pp0_iter16_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_38),
        .\icmp_ln252_reg_1317_reg[0] (\icmp_ln252_reg_1317_reg[0]_0 ),
        .x_2_fu_578_p2({x_2_fu_578_p2[10:9],x_2_fu_578_p2[7],x_2_fu_578_p2[2],x_2_fu_578_p2[0]}),
        .\x_fu_122_reg[10] (\x_fu_122_reg[10]_0 ),
        .\x_fu_122_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}));
  CARRY4 icmp_ln252_fu_572_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln252_fu_572_p2,icmp_ln252_fu_572_p2_carry_n_6,icmp_ln252_fu_572_p2_carry_n_7,icmp_ln252_fu_572_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln252_fu_572_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  FDRE \icmp_ln252_reg_1317_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317_pp0_iter9_reg),
        .Q(icmp_ln252_reg_1317_pp0_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317_pp0_iter10_reg),
        .Q(icmp_ln252_reg_1317_pp0_iter11_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317),
        .Q(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/icmp_ln252_reg_1317_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2_n_5 ));
  FDRE \icmp_ln252_reg_1317_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln252_reg_1317_pp0_iter4_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln252_reg_1317_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317_pp0_iter5_reg),
        .Q(icmp_ln252_reg_1317_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317_pp0_iter6_reg),
        .Q(icmp_ln252_reg_1317_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317_pp0_iter7_reg),
        .Q(icmp_ln252_reg_1317_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_reg_1317_pp0_iter8_reg),
        .Q(icmp_ln252_reg_1317_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln252_fu_572_p2),
        .Q(icmp_ln252_reg_1317),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln352_1_fu_992_p2/i_ 
       (.I0(tmp_3_fu_983_p4[0]),
        .I1(tmp_3_fu_983_p4[1]),
        .I2(tmp_3_fu_983_p4[2]),
        .I3(tmp_3_fu_983_p4[3]),
        .I4(tmp_3_fu_983_p4[4]),
        .I5(tmp_3_fu_983_p4[5]),
        .O(\icmp_ln352_1_fu_992_p2/i__n_5 ));
  FDRE \icmp_ln352_1_reg_1832_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln352_1_reg_18320),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_20),
        .Q(icmp_ln352_1_reg_1832),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln352_2_fu_1014_p2/i_ 
       (.I0(tmp_5_fu_1005_p4[0]),
        .I1(tmp_5_fu_1005_p4[1]),
        .I2(tmp_5_fu_1005_p4[2]),
        .I3(tmp_5_fu_1005_p4[3]),
        .I4(tmp_5_fu_1005_p4[4]),
        .I5(tmp_5_fu_1005_p4[5]),
        .O(\icmp_ln352_2_fu_1014_p2/i__n_5 ));
  FDRE \icmp_ln352_2_reg_1848_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln352_1_reg_18320),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_24),
        .Q(icmp_ln352_2_reg_1848),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln352_fu_970_p2/i_ 
       (.I0(tmp_1_fu_961_p4[0]),
        .I1(tmp_1_fu_961_p4[1]),
        .I2(tmp_1_fu_961_p4[2]),
        .I3(tmp_1_fu_961_p4[3]),
        .I4(tmp_1_fu_961_p4[4]),
        .I5(tmp_1_fu_961_p4[5]),
        .O(\icmp_ln352_fu_970_p2/i__n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln352_reg_1816[0]_i_1 
       (.I0(OutputWriteEn_1_reg_720),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(icmp_ln352_1_reg_18320));
  FDRE \icmp_ln352_reg_1816_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln352_1_reg_18320),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_20),
        .Q(icmp_ln352_reg_1816),
        .R(1'b0));
  FDRE \idxprom11_i_cast_reg_1307_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom11_i_cast_reg_1307_reg[5]_0 [0]),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[0]),
        .R(1'b0));
  FDRE \idxprom11_i_cast_reg_1307_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom11_i_cast_reg_1307_reg[5]_0 [1]),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[1]),
        .R(1'b0));
  FDRE \idxprom11_i_cast_reg_1307_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom11_i_cast_reg_1307_reg[5]_0 [2]),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[2]),
        .R(1'b0));
  FDRE \idxprom11_i_cast_reg_1307_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom11_i_cast_reg_1307_reg[5]_0 [3]),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[3]),
        .R(1'b0));
  FDRE \idxprom11_i_cast_reg_1307_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom11_i_cast_reg_1307_reg[5]_0 [4]),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[4]),
        .R(1'b0));
  FDRE \idxprom11_i_cast_reg_1307_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\idxprom11_i_cast_reg_1307_reg[5]_0 [5]),
        .Q(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    internal_full_n_i_3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln252_reg_1317),
        .I2(brmerge_reg_715),
        .I3(cmp119_reg_730),
        .I4(Q[2]),
        .I5(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00400000)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr[4]_i_3__0_n_5 ),
        .I1(cmp119_reg_730),
        .I2(brmerge_reg_715),
        .I3(icmp_ln252_reg_1317),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(shiftReg_ce_1),
        .O(\cmp119_reg_730_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[4]_i_3__0 
       (.I0(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I1(Q[2]),
        .O(\mOutPtr[4]_i_3__0_n_5 ));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1 mac_muladd_16s_8ns_12ns_24_4_1_U77
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P({mac_muladd_16s_8ns_12ns_24_4_1_U77_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_28}),
        .Q(PixArray_val_V_13_reg_1460),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .brmerge_reg_715(brmerge_reg_715),
        .p_reg_reg(p_reg_reg_4[7:0]),
        .q00(q00));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_18 mac_muladd_16s_8ns_12ns_24_4_1_U78
       (.FiltCoeff_ce0(FiltCoeff_ce0),
        .P({mac_muladd_16s_8ns_12ns_24_4_1_U78_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_28}),
        .Q(PixArray_val_V_14_reg_1466),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .brmerge_reg_715(brmerge_reg_715),
        .p_reg_reg(p_reg_reg_4[15:8]),
        .q00(q00));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_19 mac_muladd_16s_8ns_12ns_24_4_1_U79
       (.E(WEA),
        .FiltCoeff_ce0(FiltCoeff_ce0),
        .P({mac_muladd_16s_8ns_12ns_24_4_1_U79_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_28}),
        .\PixArrayVal_val_V_32_reg_370_reg[7] (mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .Q({Q[2],Q[0]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_715(brmerge_reg_715),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .p_reg_reg(PixArray_val_V_15_reg_1472),
        .p_reg_reg_0(p_reg_reg_4[23:16]),
        .q00(q00));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1 mac_muladd_16s_8ns_24s_25_4_1_U80
       (.E(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_16s_8ns_24s_25_4_1_U80_n_5,mac_muladd_16s_8ns_24s_25_4_1_U80_n_6,mac_muladd_16s_8ns_24s_25_4_1_U80_n_7,mac_muladd_16s_8ns_24s_25_4_1_U80_n_8,mac_muladd_16s_8ns_24s_25_4_1_U80_n_9,mac_muladd_16s_8ns_24s_25_4_1_U80_n_10,mac_muladd_16s_8ns_24s_25_4_1_U80_n_11,mac_muladd_16s_8ns_24s_25_4_1_U80_n_12,mac_muladd_16s_8ns_24s_25_4_1_U80_n_13,mac_muladd_16s_8ns_24s_25_4_1_U80_n_14,mac_muladd_16s_8ns_24s_25_4_1_U80_n_15,mac_muladd_16s_8ns_24s_25_4_1_U80_n_16,mac_muladd_16s_8ns_24s_25_4_1_U80_n_17,mac_muladd_16s_8ns_24s_25_4_1_U80_n_18,mac_muladd_16s_8ns_24s_25_4_1_U80_n_19,mac_muladd_16s_8ns_24s_25_4_1_U80_n_20,mac_muladd_16s_8ns_24s_25_4_1_U80_n_21,mac_muladd_16s_8ns_24s_25_4_1_U80_n_22,mac_muladd_16s_8ns_24s_25_4_1_U80_n_23,mac_muladd_16s_8ns_24s_25_4_1_U80_n_24,mac_muladd_16s_8ns_24s_25_4_1_U80_n_25,mac_muladd_16s_8ns_24s_25_4_1_U80_n_26,mac_muladd_16s_8ns_24s_25_4_1_U80_n_27,mac_muladd_16s_8ns_24s_25_4_1_U80_n_28,mac_muladd_16s_8ns_24s_25_4_1_U80_n_29}),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mac_muladd_16s_8ns_12ns_24_4_1_U77_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U77_n_28}),
        .sum_18_reg_15820(sum_18_reg_15820));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_20 mac_muladd_16s_8ns_24s_25_4_1_U81
       (.E(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .P({mac_muladd_16s_8ns_24s_25_4_1_U81_n_5,mac_muladd_16s_8ns_24s_25_4_1_U81_n_6,mac_muladd_16s_8ns_24s_25_4_1_U81_n_7,mac_muladd_16s_8ns_24s_25_4_1_U81_n_8,mac_muladd_16s_8ns_24s_25_4_1_U81_n_9,mac_muladd_16s_8ns_24s_25_4_1_U81_n_10,mac_muladd_16s_8ns_24s_25_4_1_U81_n_11,mac_muladd_16s_8ns_24s_25_4_1_U81_n_12,mac_muladd_16s_8ns_24s_25_4_1_U81_n_13,mac_muladd_16s_8ns_24s_25_4_1_U81_n_14,mac_muladd_16s_8ns_24s_25_4_1_U81_n_15,mac_muladd_16s_8ns_24s_25_4_1_U81_n_16,mac_muladd_16s_8ns_24s_25_4_1_U81_n_17,mac_muladd_16s_8ns_24s_25_4_1_U81_n_18,mac_muladd_16s_8ns_24s_25_4_1_U81_n_19,mac_muladd_16s_8ns_24s_25_4_1_U81_n_20,mac_muladd_16s_8ns_24s_25_4_1_U81_n_21,mac_muladd_16s_8ns_24s_25_4_1_U81_n_22,mac_muladd_16s_8ns_24s_25_4_1_U81_n_23,mac_muladd_16s_8ns_24s_25_4_1_U81_n_24,mac_muladd_16s_8ns_24s_25_4_1_U81_n_25,mac_muladd_16s_8ns_24s_25_4_1_U81_n_26,mac_muladd_16s_8ns_24s_25_4_1_U81_n_27,mac_muladd_16s_8ns_24s_25_4_1_U81_n_28,mac_muladd_16s_8ns_24s_25_4_1_U81_n_29}),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mac_muladd_16s_8ns_12ns_24_4_1_U78_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U78_n_28}),
        .sum_18_reg_15820(sum_18_reg_15820));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_21 mac_muladd_16s_8ns_24s_25_4_1_U82
       (.E(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
        .FiltCoeff_1_ce0(FiltCoeff_1_ce0),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P({mac_muladd_16s_8ns_24s_25_4_1_U82_n_5,mac_muladd_16s_8ns_24s_25_4_1_U82_n_6,mac_muladd_16s_8ns_24s_25_4_1_U82_n_7,mac_muladd_16s_8ns_24s_25_4_1_U82_n_8,mac_muladd_16s_8ns_24s_25_4_1_U82_n_9,mac_muladd_16s_8ns_24s_25_4_1_U82_n_10,mac_muladd_16s_8ns_24s_25_4_1_U82_n_11,mac_muladd_16s_8ns_24s_25_4_1_U82_n_12,mac_muladd_16s_8ns_24s_25_4_1_U82_n_13,mac_muladd_16s_8ns_24s_25_4_1_U82_n_14,mac_muladd_16s_8ns_24s_25_4_1_U82_n_15,mac_muladd_16s_8ns_24s_25_4_1_U82_n_16,mac_muladd_16s_8ns_24s_25_4_1_U82_n_17,mac_muladd_16s_8ns_24s_25_4_1_U82_n_18,mac_muladd_16s_8ns_24s_25_4_1_U82_n_19,mac_muladd_16s_8ns_24s_25_4_1_U82_n_20,mac_muladd_16s_8ns_24s_25_4_1_U82_n_21,mac_muladd_16s_8ns_24s_25_4_1_U82_n_22,mac_muladd_16s_8ns_24s_25_4_1_U82_n_23,mac_muladd_16s_8ns_24s_25_4_1_U82_n_24,mac_muladd_16s_8ns_24s_25_4_1_U82_n_25,mac_muladd_16s_8ns_24s_25_4_1_U82_n_26,mac_muladd_16s_8ns_24s_25_4_1_U82_n_27,mac_muladd_16s_8ns_24s_25_4_1_U82_n_28,mac_muladd_16s_8ns_24s_25_4_1_U82_n_29}),
        .Q(ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter5_reg(icmp_ln252_reg_1317_pp0_iter5_reg),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0({mac_muladd_16s_8ns_12ns_24_4_1_U79_n_5,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_6,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_7,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_8,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_9,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_10,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_11,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_12,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_13,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_14,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_15,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_16,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_17,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_18,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_19,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_20,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_21,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_22,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_23,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_24,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_25,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_26,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_27,mac_muladd_16s_8ns_12ns_24_4_1_U79_n_28}),
        .p_reg_reg_1({Q[2],Q[0]}),
        .p_reg_reg_2(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .sum_18_reg_15820(sum_18_reg_15820));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1 mac_muladd_16s_8ns_25s_26_4_1_U83
       (.P({mac_muladd_16s_8ns_25s_26_4_1_U83_n_5,mac_muladd_16s_8ns_25s_26_4_1_U83_n_6,mac_muladd_16s_8ns_25s_26_4_1_U83_n_7,mac_muladd_16s_8ns_25s_26_4_1_U83_n_8,mac_muladd_16s_8ns_25s_26_4_1_U83_n_9,mac_muladd_16s_8ns_25s_26_4_1_U83_n_10,mac_muladd_16s_8ns_25s_26_4_1_U83_n_11,mac_muladd_16s_8ns_25s_26_4_1_U83_n_12,mac_muladd_16s_8ns_25s_26_4_1_U83_n_13,mac_muladd_16s_8ns_25s_26_4_1_U83_n_14,mac_muladd_16s_8ns_25s_26_4_1_U83_n_15,mac_muladd_16s_8ns_25s_26_4_1_U83_n_16,mac_muladd_16s_8ns_25s_26_4_1_U83_n_17,mac_muladd_16s_8ns_25s_26_4_1_U83_n_18,mac_muladd_16s_8ns_25s_26_4_1_U83_n_19,mac_muladd_16s_8ns_25s_26_4_1_U83_n_20,mac_muladd_16s_8ns_25s_26_4_1_U83_n_21,mac_muladd_16s_8ns_25s_26_4_1_U83_n_22,mac_muladd_16s_8ns_25s_26_4_1_U83_n_23,mac_muladd_16s_8ns_25s_26_4_1_U83_n_24,mac_muladd_16s_8ns_25s_26_4_1_U83_n_25,mac_muladd_16s_8ns_25s_26_4_1_U83_n_26,mac_muladd_16s_8ns_25s_26_4_1_U83_n_27,mac_muladd_16s_8ns_25s_26_4_1_U83_n_28,mac_muladd_16s_8ns_25s_26_4_1_U83_n_29,mac_muladd_16s_8ns_25s_26_4_1_U83_n_30}),
        .Q(PixArray_val_V_43_reg_520_pp0_iter5_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(FiltCoeff_2_ce0),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1({mac_muladd_16s_8ns_24s_25_4_1_U80_n_5,mac_muladd_16s_8ns_24s_25_4_1_U80_n_6,mac_muladd_16s_8ns_24s_25_4_1_U80_n_7,mac_muladd_16s_8ns_24s_25_4_1_U80_n_8,mac_muladd_16s_8ns_24s_25_4_1_U80_n_9,mac_muladd_16s_8ns_24s_25_4_1_U80_n_10,mac_muladd_16s_8ns_24s_25_4_1_U80_n_11,mac_muladd_16s_8ns_24s_25_4_1_U80_n_12,mac_muladd_16s_8ns_24s_25_4_1_U80_n_13,mac_muladd_16s_8ns_24s_25_4_1_U80_n_14,mac_muladd_16s_8ns_24s_25_4_1_U80_n_15,mac_muladd_16s_8ns_24s_25_4_1_U80_n_16,mac_muladd_16s_8ns_24s_25_4_1_U80_n_17,mac_muladd_16s_8ns_24s_25_4_1_U80_n_18,mac_muladd_16s_8ns_24s_25_4_1_U80_n_19,mac_muladd_16s_8ns_24s_25_4_1_U80_n_20,mac_muladd_16s_8ns_24s_25_4_1_U80_n_21,mac_muladd_16s_8ns_24s_25_4_1_U80_n_22,mac_muladd_16s_8ns_24s_25_4_1_U80_n_23,mac_muladd_16s_8ns_24s_25_4_1_U80_n_24,mac_muladd_16s_8ns_24s_25_4_1_U80_n_25,mac_muladd_16s_8ns_24s_25_4_1_U80_n_26,mac_muladd_16s_8ns_24s_25_4_1_U80_n_27,mac_muladd_16s_8ns_24s_25_4_1_U80_n_28,mac_muladd_16s_8ns_24s_25_4_1_U80_n_29}),
        .sum_19_reg_16390(sum_19_reg_16390));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_22 mac_muladd_16s_8ns_25s_26_4_1_U84
       (.P({mac_muladd_16s_8ns_25s_26_4_1_U84_n_5,mac_muladd_16s_8ns_25s_26_4_1_U84_n_6,mac_muladd_16s_8ns_25s_26_4_1_U84_n_7,mac_muladd_16s_8ns_25s_26_4_1_U84_n_8,mac_muladd_16s_8ns_25s_26_4_1_U84_n_9,mac_muladd_16s_8ns_25s_26_4_1_U84_n_10,mac_muladd_16s_8ns_25s_26_4_1_U84_n_11,mac_muladd_16s_8ns_25s_26_4_1_U84_n_12,mac_muladd_16s_8ns_25s_26_4_1_U84_n_13,mac_muladd_16s_8ns_25s_26_4_1_U84_n_14,mac_muladd_16s_8ns_25s_26_4_1_U84_n_15,mac_muladd_16s_8ns_25s_26_4_1_U84_n_16,mac_muladd_16s_8ns_25s_26_4_1_U84_n_17,mac_muladd_16s_8ns_25s_26_4_1_U84_n_18,mac_muladd_16s_8ns_25s_26_4_1_U84_n_19,mac_muladd_16s_8ns_25s_26_4_1_U84_n_20,mac_muladd_16s_8ns_25s_26_4_1_U84_n_21,mac_muladd_16s_8ns_25s_26_4_1_U84_n_22,mac_muladd_16s_8ns_25s_26_4_1_U84_n_23,mac_muladd_16s_8ns_25s_26_4_1_U84_n_24,mac_muladd_16s_8ns_25s_26_4_1_U84_n_25,mac_muladd_16s_8ns_25s_26_4_1_U84_n_26,mac_muladd_16s_8ns_25s_26_4_1_U84_n_27,mac_muladd_16s_8ns_25s_26_4_1_U84_n_28,mac_muladd_16s_8ns_25s_26_4_1_U84_n_29,mac_muladd_16s_8ns_25s_26_4_1_U84_n_30}),
        .Q(PixArray_val_V_30_reg_510_pp0_iter5_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(FiltCoeff_2_ce0),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1({mac_muladd_16s_8ns_24s_25_4_1_U81_n_5,mac_muladd_16s_8ns_24s_25_4_1_U81_n_6,mac_muladd_16s_8ns_24s_25_4_1_U81_n_7,mac_muladd_16s_8ns_24s_25_4_1_U81_n_8,mac_muladd_16s_8ns_24s_25_4_1_U81_n_9,mac_muladd_16s_8ns_24s_25_4_1_U81_n_10,mac_muladd_16s_8ns_24s_25_4_1_U81_n_11,mac_muladd_16s_8ns_24s_25_4_1_U81_n_12,mac_muladd_16s_8ns_24s_25_4_1_U81_n_13,mac_muladd_16s_8ns_24s_25_4_1_U81_n_14,mac_muladd_16s_8ns_24s_25_4_1_U81_n_15,mac_muladd_16s_8ns_24s_25_4_1_U81_n_16,mac_muladd_16s_8ns_24s_25_4_1_U81_n_17,mac_muladd_16s_8ns_24s_25_4_1_U81_n_18,mac_muladd_16s_8ns_24s_25_4_1_U81_n_19,mac_muladd_16s_8ns_24s_25_4_1_U81_n_20,mac_muladd_16s_8ns_24s_25_4_1_U81_n_21,mac_muladd_16s_8ns_24s_25_4_1_U81_n_22,mac_muladd_16s_8ns_24s_25_4_1_U81_n_23,mac_muladd_16s_8ns_24s_25_4_1_U81_n_24,mac_muladd_16s_8ns_24s_25_4_1_U81_n_25,mac_muladd_16s_8ns_24s_25_4_1_U81_n_26,mac_muladd_16s_8ns_24s_25_4_1_U81_n_27,mac_muladd_16s_8ns_24s_25_4_1_U81_n_28,mac_muladd_16s_8ns_24s_25_4_1_U81_n_29}),
        .sum_19_reg_16390(sum_19_reg_16390));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_23 mac_muladd_16s_8ns_25s_26_4_1_U85
       (.OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P({mac_muladd_16s_8ns_25s_26_4_1_U85_n_5,mac_muladd_16s_8ns_25s_26_4_1_U85_n_6,mac_muladd_16s_8ns_25s_26_4_1_U85_n_7,mac_muladd_16s_8ns_25s_26_4_1_U85_n_8,mac_muladd_16s_8ns_25s_26_4_1_U85_n_9,mac_muladd_16s_8ns_25s_26_4_1_U85_n_10,mac_muladd_16s_8ns_25s_26_4_1_U85_n_11,mac_muladd_16s_8ns_25s_26_4_1_U85_n_12,mac_muladd_16s_8ns_25s_26_4_1_U85_n_13,mac_muladd_16s_8ns_25s_26_4_1_U85_n_14,mac_muladd_16s_8ns_25s_26_4_1_U85_n_15,mac_muladd_16s_8ns_25s_26_4_1_U85_n_16,mac_muladd_16s_8ns_25s_26_4_1_U85_n_17,mac_muladd_16s_8ns_25s_26_4_1_U85_n_18,mac_muladd_16s_8ns_25s_26_4_1_U85_n_19,mac_muladd_16s_8ns_25s_26_4_1_U85_n_20,mac_muladd_16s_8ns_25s_26_4_1_U85_n_21,mac_muladd_16s_8ns_25s_26_4_1_U85_n_22,mac_muladd_16s_8ns_25s_26_4_1_U85_n_23,mac_muladd_16s_8ns_25s_26_4_1_U85_n_24,mac_muladd_16s_8ns_25s_26_4_1_U85_n_25,mac_muladd_16s_8ns_25s_26_4_1_U85_n_26,mac_muladd_16s_8ns_25s_26_4_1_U85_n_27,mac_muladd_16s_8ns_25s_26_4_1_U85_n_28,mac_muladd_16s_8ns_25s_26_4_1_U85_n_29,mac_muladd_16s_8ns_25s_26_4_1_U85_n_30}),
        .Q(PixArray_val_V_31_reg_500_pp0_iter5_reg),
        .\ap_CS_fsm_reg[1] (FiltCoeff_2_ce0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter7_reg(icmp_ln252_reg_1317_pp0_iter7_reg),
        .p_reg_reg(p_reg_reg_0),
        .p_reg_reg_0({mac_muladd_16s_8ns_24s_25_4_1_U82_n_5,mac_muladd_16s_8ns_24s_25_4_1_U82_n_6,mac_muladd_16s_8ns_24s_25_4_1_U82_n_7,mac_muladd_16s_8ns_24s_25_4_1_U82_n_8,mac_muladd_16s_8ns_24s_25_4_1_U82_n_9,mac_muladd_16s_8ns_24s_25_4_1_U82_n_10,mac_muladd_16s_8ns_24s_25_4_1_U82_n_11,mac_muladd_16s_8ns_24s_25_4_1_U82_n_12,mac_muladd_16s_8ns_24s_25_4_1_U82_n_13,mac_muladd_16s_8ns_24s_25_4_1_U82_n_14,mac_muladd_16s_8ns_24s_25_4_1_U82_n_15,mac_muladd_16s_8ns_24s_25_4_1_U82_n_16,mac_muladd_16s_8ns_24s_25_4_1_U82_n_17,mac_muladd_16s_8ns_24s_25_4_1_U82_n_18,mac_muladd_16s_8ns_24s_25_4_1_U82_n_19,mac_muladd_16s_8ns_24s_25_4_1_U82_n_20,mac_muladd_16s_8ns_24s_25_4_1_U82_n_21,mac_muladd_16s_8ns_24s_25_4_1_U82_n_22,mac_muladd_16s_8ns_24s_25_4_1_U82_n_23,mac_muladd_16s_8ns_24s_25_4_1_U82_n_24,mac_muladd_16s_8ns_24s_25_4_1_U82_n_25,mac_muladd_16s_8ns_24s_25_4_1_U82_n_26,mac_muladd_16s_8ns_24s_25_4_1_U82_n_27,mac_muladd_16s_8ns_24s_25_4_1_U82_n_28,mac_muladd_16s_8ns_24s_25_4_1_U82_n_29}),
        .p_reg_reg_1({Q[2],Q[0]}),
        .p_reg_reg_2(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .sum_19_reg_16390(sum_19_reg_16390));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1 mac_muladd_16s_8ns_26s_26_4_1_U86
       (.A(PixArray_val_V_44_reg_490_pp0_iter7_reg),
        .P({mac_muladd_16s_8ns_26s_26_4_1_U86_n_5,mac_muladd_16s_8ns_26s_26_4_1_U86_n_6,mac_muladd_16s_8ns_26s_26_4_1_U86_n_7,mac_muladd_16s_8ns_26s_26_4_1_U86_n_8,mac_muladd_16s_8ns_26s_26_4_1_U86_n_9,mac_muladd_16s_8ns_26s_26_4_1_U86_n_10,mac_muladd_16s_8ns_26s_26_4_1_U86_n_11,mac_muladd_16s_8ns_26s_26_4_1_U86_n_12,mac_muladd_16s_8ns_26s_26_4_1_U86_n_13,mac_muladd_16s_8ns_26s_26_4_1_U86_n_14,mac_muladd_16s_8ns_26s_26_4_1_U86_n_15,mac_muladd_16s_8ns_26s_26_4_1_U86_n_16,mac_muladd_16s_8ns_26s_26_4_1_U86_n_17,mac_muladd_16s_8ns_26s_26_4_1_U86_n_18,mac_muladd_16s_8ns_26s_26_4_1_U86_n_19,mac_muladd_16s_8ns_26s_26_4_1_U86_n_20,mac_muladd_16s_8ns_26s_26_4_1_U86_n_21,mac_muladd_16s_8ns_26s_26_4_1_U86_n_22,mac_muladd_16s_8ns_26s_26_4_1_U86_n_23,mac_muladd_16s_8ns_26s_26_4_1_U86_n_24,mac_muladd_16s_8ns_26s_26_4_1_U86_n_25,mac_muladd_16s_8ns_26s_26_4_1_U86_n_26,mac_muladd_16s_8ns_26s_26_4_1_U86_n_27,mac_muladd_16s_8ns_26s_26_4_1_U86_n_28,mac_muladd_16s_8ns_26s_26_4_1_U86_n_29,mac_muladd_16s_8ns_26s_26_4_1_U86_n_30}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(FiltCoeff_3_ce0),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1({mac_muladd_16s_8ns_25s_26_4_1_U83_n_5,mac_muladd_16s_8ns_25s_26_4_1_U83_n_6,mac_muladd_16s_8ns_25s_26_4_1_U83_n_7,mac_muladd_16s_8ns_25s_26_4_1_U83_n_8,mac_muladd_16s_8ns_25s_26_4_1_U83_n_9,mac_muladd_16s_8ns_25s_26_4_1_U83_n_10,mac_muladd_16s_8ns_25s_26_4_1_U83_n_11,mac_muladd_16s_8ns_25s_26_4_1_U83_n_12,mac_muladd_16s_8ns_25s_26_4_1_U83_n_13,mac_muladd_16s_8ns_25s_26_4_1_U83_n_14,mac_muladd_16s_8ns_25s_26_4_1_U83_n_15,mac_muladd_16s_8ns_25s_26_4_1_U83_n_16,mac_muladd_16s_8ns_25s_26_4_1_U83_n_17,mac_muladd_16s_8ns_25s_26_4_1_U83_n_18,mac_muladd_16s_8ns_25s_26_4_1_U83_n_19,mac_muladd_16s_8ns_25s_26_4_1_U83_n_20,mac_muladd_16s_8ns_25s_26_4_1_U83_n_21,mac_muladd_16s_8ns_25s_26_4_1_U83_n_22,mac_muladd_16s_8ns_25s_26_4_1_U83_n_23,mac_muladd_16s_8ns_25s_26_4_1_U83_n_24,mac_muladd_16s_8ns_25s_26_4_1_U83_n_25,mac_muladd_16s_8ns_25s_26_4_1_U83_n_26,mac_muladd_16s_8ns_25s_26_4_1_U83_n_27,mac_muladd_16s_8ns_25s_26_4_1_U83_n_28,mac_muladd_16s_8ns_25s_26_4_1_U83_n_29,mac_muladd_16s_8ns_25s_26_4_1_U83_n_30}),
        .sum_20_reg_16960(sum_20_reg_16960));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_24 mac_muladd_16s_8ns_26s_26_4_1_U87
       (.A(PixArray_val_V_33_reg_480_pp0_iter7_reg),
        .P({mac_muladd_16s_8ns_26s_26_4_1_U87_n_5,mac_muladd_16s_8ns_26s_26_4_1_U87_n_6,mac_muladd_16s_8ns_26s_26_4_1_U87_n_7,mac_muladd_16s_8ns_26s_26_4_1_U87_n_8,mac_muladd_16s_8ns_26s_26_4_1_U87_n_9,mac_muladd_16s_8ns_26s_26_4_1_U87_n_10,mac_muladd_16s_8ns_26s_26_4_1_U87_n_11,mac_muladd_16s_8ns_26s_26_4_1_U87_n_12,mac_muladd_16s_8ns_26s_26_4_1_U87_n_13,mac_muladd_16s_8ns_26s_26_4_1_U87_n_14,mac_muladd_16s_8ns_26s_26_4_1_U87_n_15,mac_muladd_16s_8ns_26s_26_4_1_U87_n_16,mac_muladd_16s_8ns_26s_26_4_1_U87_n_17,mac_muladd_16s_8ns_26s_26_4_1_U87_n_18,mac_muladd_16s_8ns_26s_26_4_1_U87_n_19,mac_muladd_16s_8ns_26s_26_4_1_U87_n_20,mac_muladd_16s_8ns_26s_26_4_1_U87_n_21,mac_muladd_16s_8ns_26s_26_4_1_U87_n_22,mac_muladd_16s_8ns_26s_26_4_1_U87_n_23,mac_muladd_16s_8ns_26s_26_4_1_U87_n_24,mac_muladd_16s_8ns_26s_26_4_1_U87_n_25,mac_muladd_16s_8ns_26s_26_4_1_U87_n_26,mac_muladd_16s_8ns_26s_26_4_1_U87_n_27,mac_muladd_16s_8ns_26s_26_4_1_U87_n_28,mac_muladd_16s_8ns_26s_26_4_1_U87_n_29,mac_muladd_16s_8ns_26s_26_4_1_U87_n_30}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(FiltCoeff_3_ce0),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1({mac_muladd_16s_8ns_25s_26_4_1_U84_n_5,mac_muladd_16s_8ns_25s_26_4_1_U84_n_6,mac_muladd_16s_8ns_25s_26_4_1_U84_n_7,mac_muladd_16s_8ns_25s_26_4_1_U84_n_8,mac_muladd_16s_8ns_25s_26_4_1_U84_n_9,mac_muladd_16s_8ns_25s_26_4_1_U84_n_10,mac_muladd_16s_8ns_25s_26_4_1_U84_n_11,mac_muladd_16s_8ns_25s_26_4_1_U84_n_12,mac_muladd_16s_8ns_25s_26_4_1_U84_n_13,mac_muladd_16s_8ns_25s_26_4_1_U84_n_14,mac_muladd_16s_8ns_25s_26_4_1_U84_n_15,mac_muladd_16s_8ns_25s_26_4_1_U84_n_16,mac_muladd_16s_8ns_25s_26_4_1_U84_n_17,mac_muladd_16s_8ns_25s_26_4_1_U84_n_18,mac_muladd_16s_8ns_25s_26_4_1_U84_n_19,mac_muladd_16s_8ns_25s_26_4_1_U84_n_20,mac_muladd_16s_8ns_25s_26_4_1_U84_n_21,mac_muladd_16s_8ns_25s_26_4_1_U84_n_22,mac_muladd_16s_8ns_25s_26_4_1_U84_n_23,mac_muladd_16s_8ns_25s_26_4_1_U84_n_24,mac_muladd_16s_8ns_25s_26_4_1_U84_n_25,mac_muladd_16s_8ns_25s_26_4_1_U84_n_26,mac_muladd_16s_8ns_25s_26_4_1_U84_n_27,mac_muladd_16s_8ns_25s_26_4_1_U84_n_28,mac_muladd_16s_8ns_25s_26_4_1_U84_n_29,mac_muladd_16s_8ns_25s_26_4_1_U84_n_30}),
        .sum_20_reg_16960(sum_20_reg_16960));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_25 mac_muladd_16s_8ns_26s_26_4_1_U88
       (.A(PixArray_val_V_34_reg_470_pp0_iter7_reg),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P({mac_muladd_16s_8ns_26s_26_4_1_U88_n_5,mac_muladd_16s_8ns_26s_26_4_1_U88_n_6,mac_muladd_16s_8ns_26s_26_4_1_U88_n_7,mac_muladd_16s_8ns_26s_26_4_1_U88_n_8,mac_muladd_16s_8ns_26s_26_4_1_U88_n_9,mac_muladd_16s_8ns_26s_26_4_1_U88_n_10,mac_muladd_16s_8ns_26s_26_4_1_U88_n_11,mac_muladd_16s_8ns_26s_26_4_1_U88_n_12,mac_muladd_16s_8ns_26s_26_4_1_U88_n_13,mac_muladd_16s_8ns_26s_26_4_1_U88_n_14,mac_muladd_16s_8ns_26s_26_4_1_U88_n_15,mac_muladd_16s_8ns_26s_26_4_1_U88_n_16,mac_muladd_16s_8ns_26s_26_4_1_U88_n_17,mac_muladd_16s_8ns_26s_26_4_1_U88_n_18,mac_muladd_16s_8ns_26s_26_4_1_U88_n_19,mac_muladd_16s_8ns_26s_26_4_1_U88_n_20,mac_muladd_16s_8ns_26s_26_4_1_U88_n_21,mac_muladd_16s_8ns_26s_26_4_1_U88_n_22,mac_muladd_16s_8ns_26s_26_4_1_U88_n_23,mac_muladd_16s_8ns_26s_26_4_1_U88_n_24,mac_muladd_16s_8ns_26s_26_4_1_U88_n_25,mac_muladd_16s_8ns_26s_26_4_1_U88_n_26,mac_muladd_16s_8ns_26s_26_4_1_U88_n_27,mac_muladd_16s_8ns_26s_26_4_1_U88_n_28,mac_muladd_16s_8ns_26s_26_4_1_U88_n_29,mac_muladd_16s_8ns_26s_26_4_1_U88_n_30}),
        .Q({Q[2],Q[0]}),
        .\ap_CS_fsm_reg[1] (FiltCoeff_3_ce0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter9_reg(icmp_ln252_reg_1317_pp0_iter9_reg),
        .p_reg_reg(p_reg_reg_1),
        .p_reg_reg_0({mac_muladd_16s_8ns_25s_26_4_1_U85_n_5,mac_muladd_16s_8ns_25s_26_4_1_U85_n_6,mac_muladd_16s_8ns_25s_26_4_1_U85_n_7,mac_muladd_16s_8ns_25s_26_4_1_U85_n_8,mac_muladd_16s_8ns_25s_26_4_1_U85_n_9,mac_muladd_16s_8ns_25s_26_4_1_U85_n_10,mac_muladd_16s_8ns_25s_26_4_1_U85_n_11,mac_muladd_16s_8ns_25s_26_4_1_U85_n_12,mac_muladd_16s_8ns_25s_26_4_1_U85_n_13,mac_muladd_16s_8ns_25s_26_4_1_U85_n_14,mac_muladd_16s_8ns_25s_26_4_1_U85_n_15,mac_muladd_16s_8ns_25s_26_4_1_U85_n_16,mac_muladd_16s_8ns_25s_26_4_1_U85_n_17,mac_muladd_16s_8ns_25s_26_4_1_U85_n_18,mac_muladd_16s_8ns_25s_26_4_1_U85_n_19,mac_muladd_16s_8ns_25s_26_4_1_U85_n_20,mac_muladd_16s_8ns_25s_26_4_1_U85_n_21,mac_muladd_16s_8ns_25s_26_4_1_U85_n_22,mac_muladd_16s_8ns_25s_26_4_1_U85_n_23,mac_muladd_16s_8ns_25s_26_4_1_U85_n_24,mac_muladd_16s_8ns_25s_26_4_1_U85_n_25,mac_muladd_16s_8ns_25s_26_4_1_U85_n_26,mac_muladd_16s_8ns_25s_26_4_1_U85_n_27,mac_muladd_16s_8ns_25s_26_4_1_U85_n_28,mac_muladd_16s_8ns_25s_26_4_1_U85_n_29,mac_muladd_16s_8ns_25s_26_4_1_U85_n_30}),
        .p_reg_reg_1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .sum_20_reg_16960(sum_20_reg_16960));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1 mac_muladd_16s_8ns_26s_27_4_1_U89
       (.A(PixArray_val_V_45_reg_460_pp0_iter9_reg),
        .P({mac_muladd_16s_8ns_26s_27_4_1_U89_n_5,mac_muladd_16s_8ns_26s_27_4_1_U89_n_6,mac_muladd_16s_8ns_26s_27_4_1_U89_n_7,mac_muladd_16s_8ns_26s_27_4_1_U89_n_8,mac_muladd_16s_8ns_26s_27_4_1_U89_n_9,mac_muladd_16s_8ns_26s_27_4_1_U89_n_10,mac_muladd_16s_8ns_26s_27_4_1_U89_n_11,mac_muladd_16s_8ns_26s_27_4_1_U89_n_12,mac_muladd_16s_8ns_26s_27_4_1_U89_n_13,mac_muladd_16s_8ns_26s_27_4_1_U89_n_14,mac_muladd_16s_8ns_26s_27_4_1_U89_n_15,mac_muladd_16s_8ns_26s_27_4_1_U89_n_16,mac_muladd_16s_8ns_26s_27_4_1_U89_n_17,mac_muladd_16s_8ns_26s_27_4_1_U89_n_18,mac_muladd_16s_8ns_26s_27_4_1_U89_n_19,mac_muladd_16s_8ns_26s_27_4_1_U89_n_20,mac_muladd_16s_8ns_26s_27_4_1_U89_n_21,mac_muladd_16s_8ns_26s_27_4_1_U89_n_22,mac_muladd_16s_8ns_26s_27_4_1_U89_n_23,mac_muladd_16s_8ns_26s_27_4_1_U89_n_24,mac_muladd_16s_8ns_26s_27_4_1_U89_n_25,mac_muladd_16s_8ns_26s_27_4_1_U89_n_26,mac_muladd_16s_8ns_26s_27_4_1_U89_n_27,mac_muladd_16s_8ns_26s_27_4_1_U89_n_28,mac_muladd_16s_8ns_26s_27_4_1_U89_n_29,mac_muladd_16s_8ns_26s_27_4_1_U89_n_30,mac_muladd_16s_8ns_26s_27_4_1_U89_n_31}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(FiltCoeff_4_ce0),
        .p_reg_reg_0(p_reg_reg_2),
        .p_reg_reg_1({mac_muladd_16s_8ns_26s_26_4_1_U86_n_5,mac_muladd_16s_8ns_26s_26_4_1_U86_n_6,mac_muladd_16s_8ns_26s_26_4_1_U86_n_7,mac_muladd_16s_8ns_26s_26_4_1_U86_n_8,mac_muladd_16s_8ns_26s_26_4_1_U86_n_9,mac_muladd_16s_8ns_26s_26_4_1_U86_n_10,mac_muladd_16s_8ns_26s_26_4_1_U86_n_11,mac_muladd_16s_8ns_26s_26_4_1_U86_n_12,mac_muladd_16s_8ns_26s_26_4_1_U86_n_13,mac_muladd_16s_8ns_26s_26_4_1_U86_n_14,mac_muladd_16s_8ns_26s_26_4_1_U86_n_15,mac_muladd_16s_8ns_26s_26_4_1_U86_n_16,mac_muladd_16s_8ns_26s_26_4_1_U86_n_17,mac_muladd_16s_8ns_26s_26_4_1_U86_n_18,mac_muladd_16s_8ns_26s_26_4_1_U86_n_19,mac_muladd_16s_8ns_26s_26_4_1_U86_n_20,mac_muladd_16s_8ns_26s_26_4_1_U86_n_21,mac_muladd_16s_8ns_26s_26_4_1_U86_n_22,mac_muladd_16s_8ns_26s_26_4_1_U86_n_23,mac_muladd_16s_8ns_26s_26_4_1_U86_n_24,mac_muladd_16s_8ns_26s_26_4_1_U86_n_25,mac_muladd_16s_8ns_26s_26_4_1_U86_n_26,mac_muladd_16s_8ns_26s_26_4_1_U86_n_27,mac_muladd_16s_8ns_26s_26_4_1_U86_n_28,mac_muladd_16s_8ns_26s_26_4_1_U86_n_29,mac_muladd_16s_8ns_26s_26_4_1_U86_n_30}),
        .sum_21_reg_17380(sum_21_reg_17380));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_26 mac_muladd_16s_8ns_26s_27_4_1_U90
       (.A(PixArray_val_V_36_reg_450_pp0_iter9_reg),
        .P({mac_muladd_16s_8ns_26s_27_4_1_U90_n_5,mac_muladd_16s_8ns_26s_27_4_1_U90_n_6,mac_muladd_16s_8ns_26s_27_4_1_U90_n_7,mac_muladd_16s_8ns_26s_27_4_1_U90_n_8,mac_muladd_16s_8ns_26s_27_4_1_U90_n_9,mac_muladd_16s_8ns_26s_27_4_1_U90_n_10,mac_muladd_16s_8ns_26s_27_4_1_U90_n_11,mac_muladd_16s_8ns_26s_27_4_1_U90_n_12,mac_muladd_16s_8ns_26s_27_4_1_U90_n_13,mac_muladd_16s_8ns_26s_27_4_1_U90_n_14,mac_muladd_16s_8ns_26s_27_4_1_U90_n_15,mac_muladd_16s_8ns_26s_27_4_1_U90_n_16,mac_muladd_16s_8ns_26s_27_4_1_U90_n_17,mac_muladd_16s_8ns_26s_27_4_1_U90_n_18,mac_muladd_16s_8ns_26s_27_4_1_U90_n_19,mac_muladd_16s_8ns_26s_27_4_1_U90_n_20,mac_muladd_16s_8ns_26s_27_4_1_U90_n_21,mac_muladd_16s_8ns_26s_27_4_1_U90_n_22,mac_muladd_16s_8ns_26s_27_4_1_U90_n_23,mac_muladd_16s_8ns_26s_27_4_1_U90_n_24,mac_muladd_16s_8ns_26s_27_4_1_U90_n_25,mac_muladd_16s_8ns_26s_27_4_1_U90_n_26,mac_muladd_16s_8ns_26s_27_4_1_U90_n_27,mac_muladd_16s_8ns_26s_27_4_1_U90_n_28,mac_muladd_16s_8ns_26s_27_4_1_U90_n_29,mac_muladd_16s_8ns_26s_27_4_1_U90_n_30,mac_muladd_16s_8ns_26s_27_4_1_U90_n_31}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(FiltCoeff_4_ce0),
        .p_reg_reg_0(p_reg_reg_2),
        .p_reg_reg_1({mac_muladd_16s_8ns_26s_26_4_1_U87_n_5,mac_muladd_16s_8ns_26s_26_4_1_U87_n_6,mac_muladd_16s_8ns_26s_26_4_1_U87_n_7,mac_muladd_16s_8ns_26s_26_4_1_U87_n_8,mac_muladd_16s_8ns_26s_26_4_1_U87_n_9,mac_muladd_16s_8ns_26s_26_4_1_U87_n_10,mac_muladd_16s_8ns_26s_26_4_1_U87_n_11,mac_muladd_16s_8ns_26s_26_4_1_U87_n_12,mac_muladd_16s_8ns_26s_26_4_1_U87_n_13,mac_muladd_16s_8ns_26s_26_4_1_U87_n_14,mac_muladd_16s_8ns_26s_26_4_1_U87_n_15,mac_muladd_16s_8ns_26s_26_4_1_U87_n_16,mac_muladd_16s_8ns_26s_26_4_1_U87_n_17,mac_muladd_16s_8ns_26s_26_4_1_U87_n_18,mac_muladd_16s_8ns_26s_26_4_1_U87_n_19,mac_muladd_16s_8ns_26s_26_4_1_U87_n_20,mac_muladd_16s_8ns_26s_26_4_1_U87_n_21,mac_muladd_16s_8ns_26s_26_4_1_U87_n_22,mac_muladd_16s_8ns_26s_26_4_1_U87_n_23,mac_muladd_16s_8ns_26s_26_4_1_U87_n_24,mac_muladd_16s_8ns_26s_26_4_1_U87_n_25,mac_muladd_16s_8ns_26s_26_4_1_U87_n_26,mac_muladd_16s_8ns_26s_26_4_1_U87_n_27,mac_muladd_16s_8ns_26s_26_4_1_U87_n_28,mac_muladd_16s_8ns_26s_26_4_1_U87_n_29,mac_muladd_16s_8ns_26s_26_4_1_U87_n_30}),
        .sum_21_reg_17380(sum_21_reg_17380));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_27 mac_muladd_16s_8ns_26s_27_4_1_U91
       (.A(PixArray_val_V_37_reg_440_pp0_iter9_reg),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P({mac_muladd_16s_8ns_26s_27_4_1_U91_n_5,mac_muladd_16s_8ns_26s_27_4_1_U91_n_6,mac_muladd_16s_8ns_26s_27_4_1_U91_n_7,mac_muladd_16s_8ns_26s_27_4_1_U91_n_8,mac_muladd_16s_8ns_26s_27_4_1_U91_n_9,mac_muladd_16s_8ns_26s_27_4_1_U91_n_10,mac_muladd_16s_8ns_26s_27_4_1_U91_n_11,mac_muladd_16s_8ns_26s_27_4_1_U91_n_12,mac_muladd_16s_8ns_26s_27_4_1_U91_n_13,mac_muladd_16s_8ns_26s_27_4_1_U91_n_14,mac_muladd_16s_8ns_26s_27_4_1_U91_n_15,mac_muladd_16s_8ns_26s_27_4_1_U91_n_16,mac_muladd_16s_8ns_26s_27_4_1_U91_n_17,mac_muladd_16s_8ns_26s_27_4_1_U91_n_18,mac_muladd_16s_8ns_26s_27_4_1_U91_n_19,mac_muladd_16s_8ns_26s_27_4_1_U91_n_20,mac_muladd_16s_8ns_26s_27_4_1_U91_n_21,mac_muladd_16s_8ns_26s_27_4_1_U91_n_22,mac_muladd_16s_8ns_26s_27_4_1_U91_n_23,mac_muladd_16s_8ns_26s_27_4_1_U91_n_24,mac_muladd_16s_8ns_26s_27_4_1_U91_n_25,mac_muladd_16s_8ns_26s_27_4_1_U91_n_26,mac_muladd_16s_8ns_26s_27_4_1_U91_n_27,mac_muladd_16s_8ns_26s_27_4_1_U91_n_28,mac_muladd_16s_8ns_26s_27_4_1_U91_n_29,mac_muladd_16s_8ns_26s_27_4_1_U91_n_30,mac_muladd_16s_8ns_26s_27_4_1_U91_n_31}),
        .Q({Q[2],Q[0]}),
        .\ap_CS_fsm_reg[1] (FiltCoeff_4_ce0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317_pp0_iter11_reg(icmp_ln252_reg_1317_pp0_iter11_reg),
        .p_reg_reg(p_reg_reg_2),
        .p_reg_reg_0({mac_muladd_16s_8ns_26s_26_4_1_U88_n_5,mac_muladd_16s_8ns_26s_26_4_1_U88_n_6,mac_muladd_16s_8ns_26s_26_4_1_U88_n_7,mac_muladd_16s_8ns_26s_26_4_1_U88_n_8,mac_muladd_16s_8ns_26s_26_4_1_U88_n_9,mac_muladd_16s_8ns_26s_26_4_1_U88_n_10,mac_muladd_16s_8ns_26s_26_4_1_U88_n_11,mac_muladd_16s_8ns_26s_26_4_1_U88_n_12,mac_muladd_16s_8ns_26s_26_4_1_U88_n_13,mac_muladd_16s_8ns_26s_26_4_1_U88_n_14,mac_muladd_16s_8ns_26s_26_4_1_U88_n_15,mac_muladd_16s_8ns_26s_26_4_1_U88_n_16,mac_muladd_16s_8ns_26s_26_4_1_U88_n_17,mac_muladd_16s_8ns_26s_26_4_1_U88_n_18,mac_muladd_16s_8ns_26s_26_4_1_U88_n_19,mac_muladd_16s_8ns_26s_26_4_1_U88_n_20,mac_muladd_16s_8ns_26s_26_4_1_U88_n_21,mac_muladd_16s_8ns_26s_26_4_1_U88_n_22,mac_muladd_16s_8ns_26s_26_4_1_U88_n_23,mac_muladd_16s_8ns_26s_26_4_1_U88_n_24,mac_muladd_16s_8ns_26s_26_4_1_U88_n_25,mac_muladd_16s_8ns_26s_26_4_1_U88_n_26,mac_muladd_16s_8ns_26s_26_4_1_U88_n_27,mac_muladd_16s_8ns_26s_26_4_1_U88_n_28,mac_muladd_16s_8ns_26s_26_4_1_U88_n_29,mac_muladd_16s_8ns_26s_26_4_1_U88_n_30}),
        .p_reg_reg_1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .sum_21_reg_17380(sum_21_reg_17380));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1 mac_muladd_16s_8ns_27s_27_4_1_U92
       (.A(PixArray_val_V_46_reg_429_pp0_iter11_reg),
        .P({tmp_1_fu_961_p4,mac_muladd_16s_8ns_27s_27_4_1_U92_n_12,mac_muladd_16s_8ns_27s_27_4_1_U92_n_13,mac_muladd_16s_8ns_27s_27_4_1_U92_n_14,mac_muladd_16s_8ns_27s_27_4_1_U92_n_15,mac_muladd_16s_8ns_27s_27_4_1_U92_n_16,mac_muladd_16s_8ns_27s_27_4_1_U92_n_17,mac_muladd_16s_8ns_27s_27_4_1_U92_n_18,mac_muladd_16s_8ns_27s_27_4_1_U92_n_19}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln352_reg_1816_reg[0] (\icmp_ln352_fu_970_p2/i__n_5 ),
        .p_reg_reg(mac_muladd_16s_8ns_27s_27_4_1_U92_n_20),
        .p_reg_reg_0(FiltCoeff_5_ce0),
        .p_reg_reg_1(p_reg_reg_3),
        .p_reg_reg_2({mac_muladd_16s_8ns_26s_27_4_1_U89_n_5,mac_muladd_16s_8ns_26s_27_4_1_U89_n_6,mac_muladd_16s_8ns_26s_27_4_1_U89_n_7,mac_muladd_16s_8ns_26s_27_4_1_U89_n_8,mac_muladd_16s_8ns_26s_27_4_1_U89_n_9,mac_muladd_16s_8ns_26s_27_4_1_U89_n_10,mac_muladd_16s_8ns_26s_27_4_1_U89_n_11,mac_muladd_16s_8ns_26s_27_4_1_U89_n_12,mac_muladd_16s_8ns_26s_27_4_1_U89_n_13,mac_muladd_16s_8ns_26s_27_4_1_U89_n_14,mac_muladd_16s_8ns_26s_27_4_1_U89_n_15,mac_muladd_16s_8ns_26s_27_4_1_U89_n_16,mac_muladd_16s_8ns_26s_27_4_1_U89_n_17,mac_muladd_16s_8ns_26s_27_4_1_U89_n_18,mac_muladd_16s_8ns_26s_27_4_1_U89_n_19,mac_muladd_16s_8ns_26s_27_4_1_U89_n_20,mac_muladd_16s_8ns_26s_27_4_1_U89_n_21,mac_muladd_16s_8ns_26s_27_4_1_U89_n_22,mac_muladd_16s_8ns_26s_27_4_1_U89_n_23,mac_muladd_16s_8ns_26s_27_4_1_U89_n_24,mac_muladd_16s_8ns_26s_27_4_1_U89_n_25,mac_muladd_16s_8ns_26s_27_4_1_U89_n_26,mac_muladd_16s_8ns_26s_27_4_1_U89_n_27,mac_muladd_16s_8ns_26s_27_4_1_U89_n_28,mac_muladd_16s_8ns_26s_27_4_1_U89_n_29,mac_muladd_16s_8ns_26s_27_4_1_U89_n_30,mac_muladd_16s_8ns_26s_27_4_1_U89_n_31}),
        .sum_22_reg_17900(sum_22_reg_17900));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_28 mac_muladd_16s_8ns_27s_27_4_1_U93
       (.A(PixArray_val_V_39_reg_418_pp0_iter11_reg),
        .P({tmp_3_fu_983_p4,mac_muladd_16s_8ns_27s_27_4_1_U93_n_12,mac_muladd_16s_8ns_27s_27_4_1_U93_n_13,mac_muladd_16s_8ns_27s_27_4_1_U93_n_14,mac_muladd_16s_8ns_27s_27_4_1_U93_n_15,mac_muladd_16s_8ns_27s_27_4_1_U93_n_16,mac_muladd_16s_8ns_27s_27_4_1_U93_n_17,mac_muladd_16s_8ns_27s_27_4_1_U93_n_18,mac_muladd_16s_8ns_27s_27_4_1_U93_n_19}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln352_1_reg_1832_reg[0] (\icmp_ln352_1_fu_992_p2/i__n_5 ),
        .p_reg_reg(mac_muladd_16s_8ns_27s_27_4_1_U93_n_20),
        .p_reg_reg_0(FiltCoeff_5_ce0),
        .p_reg_reg_1(p_reg_reg_3),
        .p_reg_reg_2({mac_muladd_16s_8ns_26s_27_4_1_U90_n_5,mac_muladd_16s_8ns_26s_27_4_1_U90_n_6,mac_muladd_16s_8ns_26s_27_4_1_U90_n_7,mac_muladd_16s_8ns_26s_27_4_1_U90_n_8,mac_muladd_16s_8ns_26s_27_4_1_U90_n_9,mac_muladd_16s_8ns_26s_27_4_1_U90_n_10,mac_muladd_16s_8ns_26s_27_4_1_U90_n_11,mac_muladd_16s_8ns_26s_27_4_1_U90_n_12,mac_muladd_16s_8ns_26s_27_4_1_U90_n_13,mac_muladd_16s_8ns_26s_27_4_1_U90_n_14,mac_muladd_16s_8ns_26s_27_4_1_U90_n_15,mac_muladd_16s_8ns_26s_27_4_1_U90_n_16,mac_muladd_16s_8ns_26s_27_4_1_U90_n_17,mac_muladd_16s_8ns_26s_27_4_1_U90_n_18,mac_muladd_16s_8ns_26s_27_4_1_U90_n_19,mac_muladd_16s_8ns_26s_27_4_1_U90_n_20,mac_muladd_16s_8ns_26s_27_4_1_U90_n_21,mac_muladd_16s_8ns_26s_27_4_1_U90_n_22,mac_muladd_16s_8ns_26s_27_4_1_U90_n_23,mac_muladd_16s_8ns_26s_27_4_1_U90_n_24,mac_muladd_16s_8ns_26s_27_4_1_U90_n_25,mac_muladd_16s_8ns_26s_27_4_1_U90_n_26,mac_muladd_16s_8ns_26s_27_4_1_U90_n_27,mac_muladd_16s_8ns_26s_27_4_1_U90_n_28,mac_muladd_16s_8ns_26s_27_4_1_U90_n_29,mac_muladd_16s_8ns_26s_27_4_1_U90_n_30,mac_muladd_16s_8ns_26s_27_4_1_U90_n_31}),
        .sum_22_reg_17900(sum_22_reg_17900));
  bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_29 mac_muladd_16s_8ns_27s_27_4_1_U94
       (.A(PixArray_val_V_40_reg_407_pp0_iter11_reg),
        .OutYUV_full_n(OutYUV_full_n),
        .OutputWriteEn_1_reg_720(OutputWriteEn_1_reg_720),
        .P({tmp_5_fu_1005_p4,mac_muladd_16s_8ns_27s_27_4_1_U94_n_12,mac_muladd_16s_8ns_27s_27_4_1_U94_n_13,mac_muladd_16s_8ns_27s_27_4_1_U94_n_14,mac_muladd_16s_8ns_27s_27_4_1_U94_n_15,mac_muladd_16s_8ns_27s_27_4_1_U94_n_16,mac_muladd_16s_8ns_27s_27_4_1_U94_n_17,mac_muladd_16s_8ns_27s_27_4_1_U94_n_18,mac_muladd_16s_8ns_27s_27_4_1_U94_n_19}),
        .Q({Q[2],Q[0]}),
        .SrcYUV_empty_n(SrcYUV_empty_n),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter12_reg(FiltCoeff_5_ce0),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter17_reg(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .brmerge_reg_715(brmerge_reg_715),
        .cmp119_reg_730(cmp119_reg_730),
        .grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
        .icmp_ln252_reg_1317(icmp_ln252_reg_1317),
        .\icmp_ln352_2_reg_1848_reg[0] (\icmp_ln352_2_fu_1014_p2/i__n_5 ),
        .p_reg_reg(mac_muladd_16s_8ns_27s_27_4_1_U94_n_24),
        .p_reg_reg_0(p_reg_reg_3),
        .p_reg_reg_1({mac_muladd_16s_8ns_26s_27_4_1_U91_n_5,mac_muladd_16s_8ns_26s_27_4_1_U91_n_6,mac_muladd_16s_8ns_26s_27_4_1_U91_n_7,mac_muladd_16s_8ns_26s_27_4_1_U91_n_8,mac_muladd_16s_8ns_26s_27_4_1_U91_n_9,mac_muladd_16s_8ns_26s_27_4_1_U91_n_10,mac_muladd_16s_8ns_26s_27_4_1_U91_n_11,mac_muladd_16s_8ns_26s_27_4_1_U91_n_12,mac_muladd_16s_8ns_26s_27_4_1_U91_n_13,mac_muladd_16s_8ns_26s_27_4_1_U91_n_14,mac_muladd_16s_8ns_26s_27_4_1_U91_n_15,mac_muladd_16s_8ns_26s_27_4_1_U91_n_16,mac_muladd_16s_8ns_26s_27_4_1_U91_n_17,mac_muladd_16s_8ns_26s_27_4_1_U91_n_18,mac_muladd_16s_8ns_26s_27_4_1_U91_n_19,mac_muladd_16s_8ns_26s_27_4_1_U91_n_20,mac_muladd_16s_8ns_26s_27_4_1_U91_n_21,mac_muladd_16s_8ns_26s_27_4_1_U91_n_22,mac_muladd_16s_8ns_26s_27_4_1_U91_n_23,mac_muladd_16s_8ns_26s_27_4_1_U91_n_24,mac_muladd_16s_8ns_26s_27_4_1_U91_n_25,mac_muladd_16s_8ns_26s_27_4_1_U91_n_26,mac_muladd_16s_8ns_26s_27_4_1_U91_n_27,mac_muladd_16s_8ns_26s_27_4_1_U91_n_28,mac_muladd_16s_8ns_26s_27_4_1_U91_n_29,mac_muladd_16s_8ns_26s_27_4_1_U91_n_30,mac_muladd_16s_8ns_26s_27_4_1_U91_n_31}),
        .sum_22_reg_17900(sum_22_reg_17900));
  LUT4 #(
    .INIT(16'h0008)) 
    \p_Result_2_reg_1381[23]_i_1 
       (.I0(cmp119_reg_730),
        .I1(brmerge_reg_715),
        .I2(icmp_ln252_reg_1317),
        .I3(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(p_Result_2_reg_13810));
  FDRE \p_Result_2_reg_1381_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [0]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[10] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [10]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[11] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [11]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[12] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [12]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[13] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [13]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[14] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [14]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[15] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [15]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[16] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [16]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[17] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [17]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[18] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [18]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[19] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [19]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [1]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[20] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [20]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[21] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [21]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[22] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [22]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[23] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [23]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [2]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [3]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [4]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [5]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [6]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [7]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [8]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1381_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_2_reg_13810),
        .D(\ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350_reg[7]_0 [9]),
        .Q(\p_Result_2_reg_1381_reg[23]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[0]),
        .I1(Q[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[0]),
        .O(FiltCoeff_5_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[1]),
        .I1(Q[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[1]),
        .O(FiltCoeff_5_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[2]),
        .I1(Q[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[2]),
        .O(FiltCoeff_5_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[3]),
        .I1(Q[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[3]),
        .O(FiltCoeff_5_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[4]),
        .I1(Q[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[4]),
        .O(FiltCoeff_5_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0[5]),
        .I1(Q[2]),
        .I2(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0[5]),
        .O(FiltCoeff_5_address0[5]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_1
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(E));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_0_i_1__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I2(brmerge_reg_715),
        .I3(\icmp_ln252_reg_1317_pp0_iter2_reg_reg_n_5_[0] ),
        .O(we0));
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_0_i_1__1
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(cmp119_reg_730),
        .I4(brmerge_reg_715),
        .O(\icmp_ln252_reg_1317_pp0_iter1_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_2__0
       (.I0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(ce1));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_3
       (.I0(icmp_ln252_reg_1317),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(PixArrayVal_val_V_18_reg_13570));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_3__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[0]_i_1 
       (.I0(q1[0]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [0]),
        .O(select_ln302_1_fu_784_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[10]_i_1 
       (.I0(q1[10]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [10]),
        .O(select_ln302_1_fu_784_p3[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[11]_i_1 
       (.I0(q1[11]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [11]),
        .O(select_ln302_1_fu_784_p3[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[12]_i_1 
       (.I0(q1[12]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [12]),
        .O(select_ln302_1_fu_784_p3[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[13]_i_1 
       (.I0(q1[13]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [13]),
        .O(select_ln302_1_fu_784_p3[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[14]_i_1 
       (.I0(q1[14]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [14]),
        .O(select_ln302_1_fu_784_p3[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[15]_i_1 
       (.I0(q1[15]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [15]),
        .O(select_ln302_1_fu_784_p3[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[16]_i_1 
       (.I0(q1[16]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [16]),
        .O(select_ln302_1_fu_784_p3[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[17]_i_1 
       (.I0(q1[17]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [17]),
        .O(select_ln302_1_fu_784_p3[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[18]_i_1 
       (.I0(q1[18]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [18]),
        .O(select_ln302_1_fu_784_p3[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[19]_i_1 
       (.I0(q1[19]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [19]),
        .O(select_ln302_1_fu_784_p3[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[1]_i_1 
       (.I0(q1[1]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [1]),
        .O(select_ln302_1_fu_784_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[20]_i_1 
       (.I0(q1[20]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [20]),
        .O(select_ln302_1_fu_784_p3[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[21]_i_1 
       (.I0(q1[21]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [21]),
        .O(select_ln302_1_fu_784_p3[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[22]_i_1 
       (.I0(q1[22]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [22]),
        .O(select_ln302_1_fu_784_p3[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[23]_i_1 
       (.I0(q1[23]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [23]),
        .O(select_ln302_1_fu_784_p3[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[2]_i_1 
       (.I0(q1[2]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [2]),
        .O(select_ln302_1_fu_784_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[3]_i_1 
       (.I0(q1[3]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [3]),
        .O(select_ln302_1_fu_784_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[4]_i_1 
       (.I0(q1[4]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [4]),
        .O(select_ln302_1_fu_784_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[5]_i_1 
       (.I0(q1[5]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [5]),
        .O(select_ln302_1_fu_784_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[6]_i_1 
       (.I0(q1[6]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [6]),
        .O(select_ln302_1_fu_784_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[7]_i_1 
       (.I0(q1[7]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [7]),
        .O(select_ln302_1_fu_784_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[8]_i_1 
       (.I0(q1[8]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [8]),
        .O(select_ln302_1_fu_784_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_1_reg_1498[9]_i_1 
       (.I0(q1[9]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_29_reg_1454_reg[7]_0 [9]),
        .O(select_ln302_1_fu_784_p3[9]));
  FDRE \select_ln302_1_reg_1498_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[0]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[10] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[10]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[11] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[11]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[12] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[12]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[13] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[13]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[14] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[14]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[15] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[15]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[16] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[16]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[17] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[17]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[18] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[18]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[19] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[19]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[1]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[20] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[20]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[21] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[21]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[22] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[22]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[23] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[23]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[2]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[3]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[4]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[5]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[6]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[7]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[8] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[8]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \select_ln302_1_reg_1498_reg[9] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_1_fu_784_p3[9]),
        .Q(\select_ln302_1_reg_1498_reg[23]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[0]_i_1 
       (.I0(q1[0]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [0]),
        .O(select_ln302_2_fu_791_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[10]_i_1 
       (.I0(q1[10]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [10]),
        .O(select_ln302_2_fu_791_p3[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[11]_i_1 
       (.I0(q1[11]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [11]),
        .O(select_ln302_2_fu_791_p3[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[12]_i_1 
       (.I0(q1[12]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [12]),
        .O(select_ln302_2_fu_791_p3[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[13]_i_1 
       (.I0(q1[13]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [13]),
        .O(select_ln302_2_fu_791_p3[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[14]_i_1 
       (.I0(q1[14]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [14]),
        .O(select_ln302_2_fu_791_p3[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[15]_i_1 
       (.I0(q1[15]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [15]),
        .O(select_ln302_2_fu_791_p3[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[16]_i_1 
       (.I0(q1[16]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [16]),
        .O(select_ln302_2_fu_791_p3[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[17]_i_1 
       (.I0(q1[17]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [17]),
        .O(select_ln302_2_fu_791_p3[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[18]_i_1 
       (.I0(q1[18]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [18]),
        .O(select_ln302_2_fu_791_p3[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[19]_i_1 
       (.I0(q1[19]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [19]),
        .O(select_ln302_2_fu_791_p3[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[1]_i_1 
       (.I0(q1[1]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [1]),
        .O(select_ln302_2_fu_791_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[20]_i_1 
       (.I0(q1[20]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [20]),
        .O(select_ln302_2_fu_791_p3[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[21]_i_1 
       (.I0(q1[21]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [21]),
        .O(select_ln302_2_fu_791_p3[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[22]_i_1 
       (.I0(q1[22]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [22]),
        .O(select_ln302_2_fu_791_p3[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[23]_i_1 
       (.I0(q1[23]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [23]),
        .O(select_ln302_2_fu_791_p3[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[2]_i_1 
       (.I0(q1[2]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [2]),
        .O(select_ln302_2_fu_791_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[3]_i_1 
       (.I0(q1[3]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [3]),
        .O(select_ln302_2_fu_791_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[4]_i_1 
       (.I0(q1[4]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [4]),
        .O(select_ln302_2_fu_791_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[5]_i_1 
       (.I0(q1[5]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [5]),
        .O(select_ln302_2_fu_791_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[6]_i_1 
       (.I0(q1[6]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [6]),
        .O(select_ln302_2_fu_791_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[7]_i_1 
       (.I0(q1[7]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [7]),
        .O(select_ln302_2_fu_791_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[8]_i_1 
       (.I0(q1[8]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [8]),
        .O(select_ln302_2_fu_791_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_2_reg_1503[9]_i_1 
       (.I0(q1[9]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_26_reg_1436_reg[7]_0 [9]),
        .O(select_ln302_2_fu_791_p3[9]));
  FDRE \select_ln302_2_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[0]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[10] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[10]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[11] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[11]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[12] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[12]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[13] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[13]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[14] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[14]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[15] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[15]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[16] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[16]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[17] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[17]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[18] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[18]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[19] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[19]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[1]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[20] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[20]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[21] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[21]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[22] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[22]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[23] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[23]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[2]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[3]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[4]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[5]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[6]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[7]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[8] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[8]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \select_ln302_2_reg_1503_reg[9] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_2_fu_791_p3[9]),
        .Q(\select_ln302_2_reg_1503_reg[23]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[0]_i_1 
       (.I0(q1[0]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [0]),
        .O(select_ln302_3_fu_798_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[10]_i_1 
       (.I0(q1[10]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [10]),
        .O(select_ln302_3_fu_798_p3[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[11]_i_1 
       (.I0(q1[11]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [11]),
        .O(select_ln302_3_fu_798_p3[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[12]_i_1 
       (.I0(q1[12]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [12]),
        .O(select_ln302_3_fu_798_p3[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[13]_i_1 
       (.I0(q1[13]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [13]),
        .O(select_ln302_3_fu_798_p3[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[14]_i_1 
       (.I0(q1[14]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [14]),
        .O(select_ln302_3_fu_798_p3[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[15]_i_1 
       (.I0(q1[15]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [15]),
        .O(select_ln302_3_fu_798_p3[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[16]_i_1 
       (.I0(q1[16]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [16]),
        .O(select_ln302_3_fu_798_p3[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[17]_i_1 
       (.I0(q1[17]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [17]),
        .O(select_ln302_3_fu_798_p3[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[18]_i_1 
       (.I0(q1[18]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [18]),
        .O(select_ln302_3_fu_798_p3[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[19]_i_1 
       (.I0(q1[19]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [19]),
        .O(select_ln302_3_fu_798_p3[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[1]_i_1 
       (.I0(q1[1]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [1]),
        .O(select_ln302_3_fu_798_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[20]_i_1 
       (.I0(q1[20]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [20]),
        .O(select_ln302_3_fu_798_p3[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[21]_i_1 
       (.I0(q1[21]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [21]),
        .O(select_ln302_3_fu_798_p3[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[22]_i_1 
       (.I0(q1[22]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [22]),
        .O(select_ln302_3_fu_798_p3[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[23]_i_1 
       (.I0(q1[23]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [23]),
        .O(select_ln302_3_fu_798_p3[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[2]_i_1 
       (.I0(q1[2]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [2]),
        .O(select_ln302_3_fu_798_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[3]_i_1 
       (.I0(q1[3]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [3]),
        .O(select_ln302_3_fu_798_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[4]_i_1 
       (.I0(q1[4]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [4]),
        .O(select_ln302_3_fu_798_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[5]_i_1 
       (.I0(q1[5]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [5]),
        .O(select_ln302_3_fu_798_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[6]_i_1 
       (.I0(q1[6]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [6]),
        .O(select_ln302_3_fu_798_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[7]_i_1 
       (.I0(q1[7]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [7]),
        .O(select_ln302_3_fu_798_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[8]_i_1 
       (.I0(q1[8]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [8]),
        .O(select_ln302_3_fu_798_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_3_reg_1508[9]_i_1 
       (.I0(q1[9]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArrayVal_val_V_23_reg_1418_reg[7]_0 [9]),
        .O(select_ln302_3_fu_798_p3[9]));
  FDRE \select_ln302_3_reg_1508_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[0]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[10] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[10]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[11] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[11]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[12] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[12]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[13] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[13]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[14] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[14]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[15] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[15]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[16] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[16]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[17] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[17]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[18] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[18]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[19] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[19]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[1]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[20] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[20]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[21] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[21]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[22] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[22]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[23] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[23]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[2]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[3]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[4]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[5]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[6]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[7]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[8] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[8]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \select_ln302_3_reg_1508_reg[9] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_3_fu_798_p3[9]),
        .Q(\select_ln302_3_reg_1508_reg[23]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[0]_i_1 
       (.I0(q1[0]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [0]),
        .O(select_ln302_fu_777_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[10]_i_1 
       (.I0(q1[10]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [10]),
        .O(select_ln302_fu_777_p3[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[11]_i_1 
       (.I0(q1[11]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [11]),
        .O(select_ln302_fu_777_p3[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[12]_i_1 
       (.I0(q1[12]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [12]),
        .O(select_ln302_fu_777_p3[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[13]_i_1 
       (.I0(q1[13]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [13]),
        .O(select_ln302_fu_777_p3[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[14]_i_1 
       (.I0(q1[14]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [14]),
        .O(select_ln302_fu_777_p3[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[15]_i_1 
       (.I0(q1[15]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [15]),
        .O(select_ln302_fu_777_p3[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[16]_i_1 
       (.I0(q1[16]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [16]),
        .O(select_ln302_fu_777_p3[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[17]_i_1 
       (.I0(q1[17]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [17]),
        .O(select_ln302_fu_777_p3[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[18]_i_1 
       (.I0(q1[18]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [18]),
        .O(select_ln302_fu_777_p3[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[19]_i_1 
       (.I0(q1[19]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [19]),
        .O(select_ln302_fu_777_p3[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[1]_i_1 
       (.I0(q1[1]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [1]),
        .O(select_ln302_fu_777_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[20]_i_1 
       (.I0(q1[20]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [20]),
        .O(select_ln302_fu_777_p3[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[21]_i_1 
       (.I0(q1[21]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [21]),
        .O(select_ln302_fu_777_p3[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[22]_i_1 
       (.I0(q1[22]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [22]),
        .O(select_ln302_fu_777_p3[22]));
  LUT3 #(
    .INIT(8'h10)) 
    \select_ln302_reg_1493[23]_i_1 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I2(brmerge_reg_715),
        .O(PixArrayVal_val_V_16_reg_15180));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[23]_i_2 
       (.I0(q1[23]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [23]),
        .O(select_ln302_fu_777_p3[23]));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln302_reg_1493[23]_i_3 
       (.I0(\icmp_ln252_reg_1317_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(brmerge_reg_715),
        .I2(cmp119_reg_730),
        .O(\select_ln302_reg_1493[23]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[2]_i_1 
       (.I0(q1[2]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[2]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [2]),
        .O(select_ln302_fu_777_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[3]_i_1 
       (.I0(q1[3]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[3]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [3]),
        .O(select_ln302_fu_777_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[4]_i_1 
       (.I0(q1[4]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[4]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [4]),
        .O(select_ln302_fu_777_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[5]_i_1 
       (.I0(q1[5]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[5]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [5]),
        .O(select_ln302_fu_777_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[6]_i_1 
       (.I0(q1[6]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[6]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [6]),
        .O(select_ln302_fu_777_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[7]_i_1 
       (.I0(q1[7]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [7]),
        .O(select_ln302_fu_777_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[8]_i_1 
       (.I0(q1[8]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[0]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [8]),
        .O(select_ln302_fu_777_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln302_reg_1493[9]_i_1 
       (.I0(q1[9]),
        .I1(\select_ln302_reg_1493[23]_i_3_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360[1]),
        .I3(\select_ln302_reg_1493_reg[23]_1 ),
        .I4(\PixArray_val_V_15_reg_1472_reg[7]_0 [9]),
        .O(select_ln302_fu_777_p3[9]));
  FDRE \select_ln302_reg_1493_reg[0] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[0]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[10] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[10]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[11] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[11]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[12] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[12]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[13] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[13]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[14] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[14]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[15] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[15]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[16] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[16]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[17] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[17]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[18] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[18]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[19] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[19]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[1] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[1]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[20] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[20]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[21] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[21]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[22] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[22]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[23] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[23]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[2] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[2]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[3] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[3]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[4] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[4]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[5] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[5]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[6] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[6]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[7] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[7]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[8] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[8]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \select_ln302_reg_1493_reg[9] 
       (.C(ap_clk),
        .CE(PixArrayVal_val_V_16_reg_15180),
        .D(select_ln302_fu_777_p3[9]),
        .Q(\select_ln302_reg_1493_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[12] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_19),
        .Q(sum_11_reg_1821[12]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[13] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_18),
        .Q(sum_11_reg_1821[13]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[14] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_17),
        .Q(sum_11_reg_1821[14]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[15] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_16),
        .Q(sum_11_reg_1821[15]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[16] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_15),
        .Q(sum_11_reg_1821[16]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[17] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_14),
        .Q(sum_11_reg_1821[17]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[18] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_13),
        .Q(sum_11_reg_1821[18]),
        .R(1'b0));
  FDRE \sum_11_reg_1821_reg[19] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U93_n_12),
        .Q(sum_11_reg_1821[19]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[12] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_19),
        .Q(sum_17_reg_1837[12]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[13] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_18),
        .Q(sum_17_reg_1837[13]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[14] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_17),
        .Q(sum_17_reg_1837[14]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[15] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_16),
        .Q(sum_17_reg_1837[15]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[16] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_15),
        .Q(sum_17_reg_1837[16]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[17] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_14),
        .Q(sum_17_reg_1837[17]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[18] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_13),
        .Q(sum_17_reg_1837[18]),
        .R(1'b0));
  FDRE \sum_17_reg_1837_reg[19] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U94_n_12),
        .Q(sum_17_reg_1837[19]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \sum_reg_1805[19]_i_1 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(mac_muladd_16s_8ns_27s_27_4_1_U94_n_23),
        .I2(OutputWriteEn_1_reg_720),
        .O(sum_11_reg_18210));
  FDRE \sum_reg_1805_reg[12] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_19),
        .Q(sum_reg_1805[12]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[13] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_18),
        .Q(sum_reg_1805[13]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[14] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_17),
        .Q(sum_reg_1805[14]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[15] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_16),
        .Q(sum_reg_1805[15]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[16] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_15),
        .Q(sum_reg_1805[16]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[17] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_14),
        .Q(sum_reg_1805[17]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[18] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_13),
        .Q(sum_reg_1805[18]),
        .R(1'b0));
  FDRE \sum_reg_1805_reg[19] 
       (.C(ap_clk),
        .CE(sum_11_reg_18210),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U92_n_12),
        .Q(sum_reg_1805[19]),
        .R(1'b0));
  FDRE \tmp_2_reg_1826_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln352_1_reg_18320),
        .D(tmp_3_fu_983_p4[6]),
        .Q(tmp_2_reg_1826),
        .R(1'b0));
  FDRE \tmp_4_reg_1842_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln352_1_reg_18320),
        .D(tmp_5_fu_1005_p4[6]),
        .Q(tmp_4_reg_1842),
        .R(1'b0));
  FDRE \tmp_reg_1810_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln352_1_reg_18320),
        .D(tmp_1_fu_961_p4[6]),
        .Q(tmp_reg_1810),
        .R(1'b0));
  FDRE \x_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(x_2_fu_578_p2[0]),
        .Q(\x_fu_122_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(x_2_fu_578_p2[10]),
        .Q(\x_fu_122_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\x_fu_122_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(x_2_fu_578_p2[2]),
        .Q(\x_fu_122_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\x_fu_122_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\x_fu_122_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\x_fu_122_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\x_fu_122_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(x_2_fu_578_p2[7]),
        .Q(\x_fu_122_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\x_fu_122_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_122),
        .D(x_2_fu_578_p2[9]),
        .Q(\x_fu_122_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
