
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006163                       # Number of seconds simulated (Second)
simTicks                                   6163131000                       # Number of ticks simulated (Tick)
finalTick                                  6163131000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    407.50                       # Real time elapsed on the host (Second)
hostTickRate                                 15124269                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8814332                       # Number of bytes of host memory used (Byte)
simInsts                                     13093343                       # Number of instructions simulated (Count)
simOps                                       24987724                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    32131                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      61319                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         12326263                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29682220                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    68341                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       28120834                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 111375                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4762822                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6566636                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               39180                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            12050137                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.333653                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.629081                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5530637     45.90%     45.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    784888      6.51%     52.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    710866      5.90%     58.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1040980      8.64%     66.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    764551      6.34%     73.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    899065      7.46%     80.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1257604     10.44%     91.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    800247      6.64%     97.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    261299      2.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12050137                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1242658     97.13%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    130      0.01%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    976      0.08%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    14      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   23      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  25365      1.98%     99.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9211      0.72%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               745      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              252      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       105808      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23806060     84.66%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121633      0.43%     85.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40481      0.14%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8592      0.03%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         2535      0.01%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7811      0.03%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15989      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16940      0.06%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14877      0.05%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2348      0.01%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2826004     10.05%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1108571      3.94%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        25442      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        17709      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       28120834                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.281375                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1279376                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.045496                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 69447958                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                34352986                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27760831                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    234598                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   160632                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           112681                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29176127                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       118275                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27979678                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2813210                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    141156                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3929035                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3381971                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1115825                       # Number of stores executed (Count)
system.cpu.numRate                           2.269924                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2466                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          276126                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    13093343                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.941415                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.941415                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.062231                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.062231                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39834015                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  23404292                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152752                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84976                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19101298                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   12156120                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10999223                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1296                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        3053277                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1215291                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       224307                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        68266                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3973994                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3698298                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             81999                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2391757                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2387024                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998021                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   49483                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 23                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           47397                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              38722                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8675                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1651                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4758366                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             81437                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11393181                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.193218                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.052281                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6197239     54.39%     54.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          973899      8.55%     62.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          336300      2.95%     65.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1026482      9.01%     74.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          275865      2.42%     77.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          310996      2.73%     80.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          202631      1.78%     81.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          170599      1.50%     83.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1899170     16.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11393181                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             13093343                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3436531                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2425840                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3174388                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      96484                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24822528                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44854                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1899170                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3354871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3354871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3354871                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3354871                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       385737                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          385737                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       385737                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         385737                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  15828347970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  15828347970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  15828347970                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  15828347970                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3740608                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3740608                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3740608                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3740608                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.103121                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.103121                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.103121                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.103121                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41034.041251                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 41034.041251                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41034.041251                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 41034.041251                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        55504                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2097                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1807                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           72                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      30.716104                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    29.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        47982                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             47982                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       287742                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        287742                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       287742                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       287742                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        97995                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        97995                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        97995                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        97995                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4386312470                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4386312470                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4386312470                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4386312470                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 44760.574213                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 44760.574213                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 44760.574213                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 44760.574213                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  93832                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2373106                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2373106                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       356798                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        356798                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14170026500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14170026500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2729904                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2729904                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.130700                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.130700                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39714.422446                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39714.422446                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       287731                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       287731                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        69067                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        69067                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2757133500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2757133500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.025300                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.025300                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 39919.693920                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 39919.693920                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       981765                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         981765                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28939                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28939                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1658321470                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1658321470                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.028633                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.028633                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57304.035039                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57304.035039                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28928                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28928                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1629178970                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1629178970                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.028622                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.028622                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 56318.410191                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 56318.410191                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           508.533395                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3453685                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              94344                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              36.607362                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.533395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          406                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7575560                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7575560                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1362744                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5919671                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4164572                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                520876                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  82274                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2293323                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1558                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30954593                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7251                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1359224                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       17134606                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3973994                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2475229                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10598866                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  167572                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1074                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          6923                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1228700                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12850                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12050137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.677828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.369455                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6631081     55.03%     55.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   265063      2.20%     57.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   507467      4.21%     61.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   532602      4.42%     65.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   226102      1.88%     67.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   243050      2.02%     69.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   740322      6.14%     75.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   406800      3.38%     79.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2497650     20.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12050137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.322401                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.390089                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1224033                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1224033                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1224033                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1224033                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4665                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4665                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4665                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4665                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    345447996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    345447996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    345447996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    345447996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1228698                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1228698                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1228698                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1228698                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003797                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003797                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003797                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003797                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74051.017363                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 74051.017363                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74051.017363                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 74051.017363                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1600                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           27                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      59.259259                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3211                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3211                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          941                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           941                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          941                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          941                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3724                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3724                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3724                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3724                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    277633496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    277633496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    277633496                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    277633496                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74552.496241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74552.496241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74552.496241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74552.496241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3211                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1224033                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1224033                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4665                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4665                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    345447996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    345447996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1228698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1228698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003797                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003797                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74051.017363                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74051.017363                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          941                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          941                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3724                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3724                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    277633496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    277633496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74552.496241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74552.496241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           502.312894                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1227756                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3723                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             329.775987                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   502.312894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.981080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.981080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          117                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          286                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2461119                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2461119                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     82274                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2637908                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   108231                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               29750561                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1669                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3053277                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1215291                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 23757                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     36984                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    51294                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            238                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          53691                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        57978                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               111669                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27914275                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27873512                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21641672                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  35614275                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.261311                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.607668                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       76980                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  627437                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  202                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 238                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 204600                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1420                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.367423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.569931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2145621     88.45%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                15008      0.62%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                49028      2.02%     91.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4656      0.19%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3776      0.16%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12252      0.51%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                24164      1.00%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                47534      1.96%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                70055      2.89%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  211      0.01%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                157      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                126      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                130      0.01%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                320      0.01%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                492      0.02%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1364      0.06%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3761      0.16%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5543      0.23%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              15028      0.62%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              25486      1.05%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1083      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2808982                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1115840                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3800                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2480                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1229747                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1419                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  82274                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1590342                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3391953                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          24786                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4395236                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2565546                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               30506031                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 44893                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 597571                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 241195                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1544121                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             208                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            39085222                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    78348635                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44426544                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    188031                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31841328                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  7243880                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1346                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1317                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2532074                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         39231911                       # The number of ROB reads (Count)
system.cpu.rob.writes                        60150229                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13093343                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24987724                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    682                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  23888                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     24570                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   682                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 23888                       # number of overall hits (Count)
system.l2.overallHits::total                    24570                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3040                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                70456                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   73496                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3040                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               70456                       # number of overall misses (Count)
system.l2.overallMisses::total                  73496                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       264640500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3945601500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4210242000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      264640500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3945601500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4210242000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3722                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              94344                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 98066                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3722                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             94344                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                98066                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.816765                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.746799                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.749454                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.816765                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.746799                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.749454                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87052.796053                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 56000.929658                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    57285.321650                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 87052.796053                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 56000.929658                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   57285.321650                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                58269                       # number of writebacks (Count)
system.l2.writebacks::total                     58269                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3040                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            70456                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               73496                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3040                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           70456                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              73496                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    234250500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3241041500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3475292000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    234250500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3241041500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3475292000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.816765                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.746799                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.749454                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.816765                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.746799                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.749454                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77056.085526                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 46000.929658                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 47285.457712                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77056.085526                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 46000.929658                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 47285.457712                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          74391                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          867                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            867                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             682                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                682                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3040                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3040                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    264640500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    264640500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3722                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3722                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.816765                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.816765                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87052.796053                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87052.796053                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3040                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3040                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    234250500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    234250500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.816765                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.816765                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77056.085526                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77056.085526                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            21990                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               21990                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1511341000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1511341000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          25277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             25277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.869961                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.869961                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 68728.558436                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 68728.558436                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        21990                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           21990                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1291441000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1291441000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.869961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.869961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 58728.558436                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 58728.558436                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20601                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20601                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        48466                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           48466                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2434260500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2434260500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        69067                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         69067                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.701724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.701724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 50226.148228                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 50226.148228                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        48466                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        48466                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1949600500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1949600500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.701724                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.701724                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 40226.148228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 40226.148228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              3655                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 3655                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          3657                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             3657                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.000547                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.000547                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.000547                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.000547                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         3209                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3209                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3209                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3209                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        47982                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            47982                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        47982                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        47982                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2023.405359                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       197888                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      76439                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.588836                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      56.313584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        60.446746                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1906.645028                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.027497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.029515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.930979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.987991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  315                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1302                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  431                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     871467                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    871467                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.inst                    375                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                  47359                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     47734                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.inst                   375                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                 47359                       # number of overall hits (Count)
system.l3.overallHits::total                    47734                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                 2665                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                23097                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   25762                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                2665                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               23097                       # number of overall misses (Count)
system.l3.overallMisses::total                  25762                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst       194601000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      1683255500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1877856500                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst      194601000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     1683255500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1877856500                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.inst               3040                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              70456                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 73496                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst              3040                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             70456                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                73496                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.876645                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.327822                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.350522                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.876645                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.327822                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.350522                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 73021.013133                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 72877.668095                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72892.496701                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 73021.013133                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 72877.668095                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72892.496701                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                    7                       # number of writebacks (Count)
system.l3.writebacks::total                         7                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst             2665                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            23097                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               25762                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst            2665                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           23097                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              25762                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu.inst    151977000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   1313703500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1465680500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst    151977000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   1313703500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1465680500                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.876645                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.327822                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.350522                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.876645                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.327822                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.350522                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 57027.016886                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 56877.668095                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 56893.117770                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57027.016886                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 56877.668095                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 56893.117770                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                             63                       # number of replacements (Count)
system.l3.ReadExReq.hits::cpu.data               9787                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  9787                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            12203                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               12203                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data    887615000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      887615000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          21990                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             21990                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.554934                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.554934                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 72737.441613                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72737.441613                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        12203                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           12203                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    692367000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    692367000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.554934                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.554934                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 56737.441613                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56737.441613                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.inst            375                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data          37572                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             37947                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst         2665                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data        10894                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           13559                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst    194601000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data    795640500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    990241500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.inst         3040                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data        48466                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         51506                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.876645                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.224776                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.263251                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 73021.013133                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 73034.743896                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73032.045136                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst         2665                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data        10894                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        13559                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst    151977000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data    621336500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    773313500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.876645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.224776                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.263251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57027.016886                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 57034.743896                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57033.225164                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        58269                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            58269                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        58269                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        58269                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 18329.524246                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       144903                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      25761                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       5.624898                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.inst      1850.900167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     16478.624079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.inst             0.056485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.502888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.559373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          25698                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   90                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  417                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   20                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                25171                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.784241                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2344225                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2344225                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           170560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1478208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1648768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       170560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          170560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total              448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2665                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23097                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                25762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks              7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                   7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            27674245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           239846922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              267521167                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        27674245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           27674245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks            72690                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                 72690                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks            72690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           27674245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          239846922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             267593858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13558                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             7                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                56                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12203                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12203                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13559                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        51586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        51586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51586                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1649152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1649152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1649152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27097                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27097    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27097                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            33598060                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128805000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27160                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              72790                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       106251                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3211                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            61972                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             3657                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            3657                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             25277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            25277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3724                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         69067                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10656                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       289834                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 300490                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       443648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9108864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9552512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           74393                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3729344                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            176116                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.023229                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.150631                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  172025     97.68%     97.68% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4091      2.32%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              176116                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          150577000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5586496                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         143345997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        198768                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       100700                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            4080                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         4080                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              51505                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        58276                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            13193                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             21990                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            21990                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         51506                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       218401                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port      8432896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                              63                       # Total snoops (Count)
system.tol3bus.snoopTraffic                       448                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             73561                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   73561    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               73561                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6163131000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          130721000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         110243500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        144904                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        71411                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
