parent	,	V_2
"create channel dma size %d\n"	,	L_1
NV03_PFIFO_RAMHT	,	V_58
data	,	V_6
NVDEV_ENGINE_DMAOBJ	,	V_19
nv_ioctl	,	F_2
sclass	,	V_47
NV03_PFIFO_CACHE1_PUSH1	,	V_62
NV04_PFIFO_CACHE1_PULL0	,	V_67
NV03_PFIFO_CACHE1_PUSH0	,	V_66
nvif_unpack	,	F_3
nv04_fifo_start	,	V_52
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_34
NV04_PFIFO_DELAY_0	,	V_56
NV03_PFIFO_INTR_0	,	V_64
u32	,	T_1
pobject	,	V_8
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_36
priv	,	V_12
ret	,	V_15
nv_engine	,	F_15
offset	,	V_18
nv04_fifo_intr	,	V_44
bits	,	V_59
nv17_fifo_sclass	,	V_48
nv_wr32	,	F_18
version	,	V_16
pause	,	V_49
ramfc	,	V_31
ramro	,	V_41
unit	,	V_42
size	,	V_7
pushgpu	,	V_32
nv_object	,	F_5
nouveau_gpuobj_ref	,	F_13
"offset %016llx\n"	,	L_3
nouveau_oclass	,	V_4
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_35
nouveau_fifo_create	,	F_11
object	,	V_55
"create channel dma vers %d pushbuf %08x "	,	L_2
object_detach	,	V_27
nv04_fifo_object_attach	,	V_26
nv04_fifo_context_attach	,	V_30
nv17_fifo_chan_ctor	,	F_1
nv04_fifo_pause	,	V_50
nv_parent	,	F_6
object_attach	,	V_25
nv17_fifo_ctor	,	F_9
nv_subdev	,	F_14
intr	,	V_43
NV03_PFIFO_INTR_EN_0	,	V_65
nv17_fifo_init	,	F_16
engine	,	V_3
NV03_PFIFO_RAMRO	,	V_60
NV03_PFIFO_RAMFC	,	V_61
nv04_fifo_chan	,	V_13
nouveau_ramht_ref	,	F_12
nouveau_fifo_channel_create	,	F_4
addr	,	V_33
nv04_fifo_object_detach	,	V_28
ramht	,	V_40
cclass	,	V_45
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_37
nv04_instmem_priv	,	V_38
ramfc_desc	,	V_53
nouveau_fifo_init	,	F_17
nv04_fifo_priv	,	V_11
max	,	V_63
oclass	,	V_5
start	,	V_51
NVDEV_ENGINE_SW	,	V_20
NVDEV_ENGINE_MPEG	,	V_22
chid	,	V_23
NVDEV_ENGINE_GR	,	V_21
__BIG_ENDIAN	,	F_8
nv17_ramfc	,	V_54
NV04_PFIFO_DMA_TIMESLICE	,	V_57
nv_wo32	,	F_7
nv04_instmem	,	F_10
NV03_PFIFO_CACHES	,	V_68
nv17_fifo_cclass	,	V_46
v0	,	V_10
context_attach	,	V_29
nv03_channel_dma_v0	,	V_9
chan	,	V_14
imem	,	V_39
nouveau_object	,	V_1
pushbuf	,	V_17
base	,	V_24
