

================================================================
== Vivado HLS Report for 'final_perm'
================================================================
* Date:           Sat Aug 15 11:40:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.980|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   42|   42|        14|          -|          -|     3|    no    |
        | + L2     |   12|   12|         4|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    488|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|      91|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      91|    565|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln228_1_fu_353_p2  |     +    |      0|  0|   15|           5|           5|
    |add_ln228_fu_347_p2    |     +    |      0|  0|   15|           5|           5|
    |add_ln339_fu_200_p2    |     +    |      0|  0|   15|           8|           9|
    |i_fu_156_p2            |     +    |      0|  0|   10|           2|           1|
    |j_fu_172_p2            |     +    |      0|  0|   10|           2|           1|
    |sub_ln1311_fu_214_p2   |     -    |      0|  0|   15|           7|           8|
    |sub_ln228_1_fu_307_p2  |     -    |      0|  0|   15|           1|           5|
    |sub_ln228_fu_341_p2    |     -    |      0|  0|   15|           5|           5|
    |icmp_ln224_fu_150_p2   |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln226_fu_166_p2   |   icmp   |      0|  0|    8|           2|           2|
    |r_V_fu_262_p2          |   lshr   |      0|  0|   73|          25|          25|
    |p_Val2_4_fu_296_p3     |  select  |      0|  0|   32|           1|          32|
    |select_ln59_fu_317_p3  |  select  |      0|  0|    5|           1|           5|
    |ush_fu_224_p3          |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_268_p2        |    shl   |      0|  0|  243|          79|          79|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  488|         146|         193|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  38|          7|    1|          7|
    |ap_phi_mux_phi_ln228_phi_fu_142_p6  |  21|          4|   32|        128|
    |i_0_reg_115                         |   9|          2|    2|          4|
    |j_0_reg_127                         |   9|          2|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  77|         15|   37|        143|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln228_1_reg_428  |   5|   0|    5|          0|
    |add_ln228_reg_423    |   5|   0|    5|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_115          |   2|   0|    2|          0|
    |i_reg_384            |   2|   0|    2|          0|
    |isNeg_reg_412        |   1|   0|    1|          0|
    |j_0_reg_127          |   2|   0|    2|          0|
    |j_reg_397            |   2|   0|    2|          0|
    |p_Val2_s_reg_402     |  32|   0|   32|          0|
    |tmp_V_1_reg_407      |  23|   0|   23|          0|
    |ush_reg_417          |   9|   0|    9|          0|
    |zext_ln226_reg_389   |   2|   0|    5|          3|
    +---------------------+----+----+-----+-----------+
    |Total                |  91|   0|   94|          3|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  final_perm  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  final_perm  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  final_perm  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  final_perm  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  final_perm  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  final_perm  | return value |
|UL_inv_address0  | out |    4|  ap_memory |    UL_inv    |     array    |
|UL_inv_ce0       | out |    1|  ap_memory |    UL_inv    |     array    |
|UL_inv_q0        |  in |   32|  ap_memory |    UL_inv    |     array    |
|P_0_read         |  in |   32|   ap_none  |   P_0_read   |    scalar    |
|P_1_read         |  in |   32|   ap_none  |   P_1_read   |    scalar    |
|P_2_read         |  in |   32|   ap_none  |   P_2_read   |    scalar    |
|A_inv_address0   | out |    4|  ap_memory |     A_inv    |     array    |
|A_inv_ce0        | out |    1|  ap_memory |     A_inv    |     array    |
|A_inv_we0        | out |    1|  ap_memory |     A_inv    |     array    |
|A_inv_d0         | out |   32|  ap_memory |     A_inv    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

