%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:5:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    5 | module sky130_ef_sc_hd__decap_12();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.018
                       ... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:8:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    8 | module sky130_ef_sc_hd__fakediode_2(DIODE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:13:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   13 | module sky130_ef_sc_hd__fill_12();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:16:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   16 | module sky130_ef_sc_hd__fill_8();
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:19:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   19 | module sky130_fd_sc_hd__a2111o_1(X, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:34:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   34 | module sky130_fd_sc_hd__a2111o_2(X, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:49:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   49 | module sky130_fd_sc_hd__a2111o_4(X, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:64:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   64 | module sky130_fd_sc_hd__a2111oi_0(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:79:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   79 | module sky130_fd_sc_hd__a2111oi_1(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:94:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   94 | module sky130_fd_sc_hd__a2111oi_2(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:109:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  109 | module sky130_fd_sc_hd__a2111oi_4(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:124:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  124 | module sky130_fd_sc_hd__a211o_1(X, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:137:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  137 | module sky130_fd_sc_hd__a211o_2(X, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:150:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  150 | module sky130_fd_sc_hd__a211o_4(X, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:163:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  163 | module sky130_fd_sc_hd__a211oi_1(Y, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:176:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  176 | module sky130_fd_sc_hd__a211oi_2(Y, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:189:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  189 | module sky130_fd_sc_hd__a211oi_4(Y, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:202:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  202 | module sky130_fd_sc_hd__a21bo_1(X, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:213:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  213 | module sky130_fd_sc_hd__a21bo_2(X, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:224:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  224 | module sky130_fd_sc_hd__a21bo_4(X, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:235:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  235 | module sky130_fd_sc_hd__a21boi_0(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:246:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  246 | module sky130_fd_sc_hd__a21boi_1(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:257:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  257 | module sky130_fd_sc_hd__a21boi_2(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:268:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  268 | module sky130_fd_sc_hd__a21boi_4(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:279:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  279 | module sky130_fd_sc_hd__a21o_1(X, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:290:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  290 | module sky130_fd_sc_hd__a21o_2(X, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  301 | module sky130_fd_sc_hd__a21o_4(X, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:312:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  312 | module sky130_fd_sc_hd__a21oi_1(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:323:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  323 | module sky130_fd_sc_hd__a21oi_2(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:334:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  334 | module sky130_fd_sc_hd__a21oi_4(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:345:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  345 | module sky130_fd_sc_hd__a221o_1(X, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:360:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  360 | module sky130_fd_sc_hd__a221o_2(X, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  375 | module sky130_fd_sc_hd__a221o_4(X, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:390:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  390 | module sky130_fd_sc_hd__a221oi_1(Y, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:405:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  405 | module sky130_fd_sc_hd__a221oi_2(Y, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:420:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  420 | module sky130_fd_sc_hd__a221oi_4(Y, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:435:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  435 | module sky130_fd_sc_hd__a222oi_1(Y, A1, A2, B1, B2, C1, C2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:452:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  452 | module sky130_fd_sc_hd__a22o_1(X, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:465:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  465 | module sky130_fd_sc_hd__a22o_2(X, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:478:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  478 | module sky130_fd_sc_hd__a22o_4(X, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:491:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  491 | module sky130_fd_sc_hd__a22oi_1(Y, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:504:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  504 | module sky130_fd_sc_hd__a22oi_2(Y, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:517:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  517 | module sky130_fd_sc_hd__a22oi_4(Y, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:530:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  530 | module sky130_fd_sc_hd__a2bb2o_1(X, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:543:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  543 | module sky130_fd_sc_hd__a2bb2o_2(X, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:556:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  556 | module sky130_fd_sc_hd__a2bb2o_4(X, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:569:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  569 | module sky130_fd_sc_hd__a2bb2oi_1(Y, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:582:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  582 | module sky130_fd_sc_hd__a2bb2oi_2(Y, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:595:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  595 | module sky130_fd_sc_hd__a2bb2oi_4(Y, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:608:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  608 | module sky130_fd_sc_hd__a311o_1(X, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:623:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  623 | module sky130_fd_sc_hd__a311o_2(X, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:638:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  638 | module sky130_fd_sc_hd__a311o_4(X, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:653:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  653 | module sky130_fd_sc_hd__a311oi_1(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:668:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  668 | module sky130_fd_sc_hd__a311oi_2(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:683:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  683 | module sky130_fd_sc_hd__a311oi_4(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:698:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  698 | module sky130_fd_sc_hd__a31o_1(X, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:711:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  711 | module sky130_fd_sc_hd__a31o_2(X, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:724:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  724 | module sky130_fd_sc_hd__a31o_4(X, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:737:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  737 | module sky130_fd_sc_hd__a31oi_1(Y, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  750 | module sky130_fd_sc_hd__a31oi_2(Y, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:763:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  763 | module sky130_fd_sc_hd__a31oi_4(Y, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:776:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  776 | module sky130_fd_sc_hd__a32o_1(X, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:791:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  791 | module sky130_fd_sc_hd__a32o_2(X, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:806:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  806 | module sky130_fd_sc_hd__a32o_4(X, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:821:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  821 | module sky130_fd_sc_hd__a32oi_1(Y, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:836:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  836 | module sky130_fd_sc_hd__a32oi_2(Y, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:851:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  851 | module sky130_fd_sc_hd__a32oi_4(Y, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:866:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  866 | module sky130_fd_sc_hd__a41o_1(X, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:881:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  881 | module sky130_fd_sc_hd__a41o_2(X, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:896:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  896 | module sky130_fd_sc_hd__a41o_4(X, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:911:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  911 | module sky130_fd_sc_hd__a41oi_1(Y, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:926:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  926 | module sky130_fd_sc_hd__a41oi_2(Y, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:941:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  941 | module sky130_fd_sc_hd__a41oi_4(Y, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:956:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  956 | module sky130_fd_sc_hd__and2_0(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:965:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  965 | module sky130_fd_sc_hd__and2_1(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  974 | module sky130_fd_sc_hd__and2_2(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:983:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  983 | module sky130_fd_sc_hd__and2_4(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:992:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  992 | module sky130_fd_sc_hd__and2b_1(X, A_N, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1001:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1001 | module sky130_fd_sc_hd__and2b_2(X, A_N, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1010:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1010 | module sky130_fd_sc_hd__and2b_4(X, A_N, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1019 | module sky130_fd_sc_hd__and3_1(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1030:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1030 | module sky130_fd_sc_hd__and3_2(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1041:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1041 | module sky130_fd_sc_hd__and3_4(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1052:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1052 | module sky130_fd_sc_hd__and3b_1(X, A_N, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1063:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1063 | module sky130_fd_sc_hd__and3b_2(X, A_N, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1074:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1074 | module sky130_fd_sc_hd__and3b_4(X, A_N, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1085:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1085 | module sky130_fd_sc_hd__and4_1(X, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1098:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1098 | module sky130_fd_sc_hd__and4_2(X, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1111 | module sky130_fd_sc_hd__and4_4(X, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1124:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1124 | module sky130_fd_sc_hd__and4b_1(X, A_N, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1137:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1137 | module sky130_fd_sc_hd__and4b_2(X, A_N, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1150:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1150 | module sky130_fd_sc_hd__and4b_4(X, A_N, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1163:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1163 | module sky130_fd_sc_hd__and4bb_1(X, A_N, B_N, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1176:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1176 | module sky130_fd_sc_hd__and4bb_2(X, A_N, B_N, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1189:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1189 | module sky130_fd_sc_hd__and4bb_4(X, A_N, B_N, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1202:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1202 | module sky130_fd_sc_hd__buf_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1209:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1209 | module sky130_fd_sc_hd__buf_12(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1216:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1216 | module sky130_fd_sc_hd__buf_16(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1223:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1223 | module sky130_fd_sc_hd__buf_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1230:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1230 | module sky130_fd_sc_hd__buf_4(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1237:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1237 | module sky130_fd_sc_hd__buf_6(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1244:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1244 | module sky130_fd_sc_hd__buf_8(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1251:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1251 | module sky130_fd_sc_hd__bufbuf_16(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1258:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1258 | module sky130_fd_sc_hd__bufbuf_8(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1265:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1265 | module sky130_fd_sc_hd__bufinv_16(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1272:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1272 | module sky130_fd_sc_hd__bufinv_8(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1279:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1279 | module sky130_fd_sc_hd__clkbuf_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1286:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1286 | module sky130_fd_sc_hd__clkbuf_16(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1293:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1293 | module sky130_fd_sc_hd__clkbuf_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1300:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1300 | module sky130_fd_sc_hd__clkbuf_4(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1307:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1307 | module sky130_fd_sc_hd__clkbuf_8(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1314:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1314 | module sky130_fd_sc_hd__clkdlybuf4s15_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1321:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1321 | module sky130_fd_sc_hd__clkdlybuf4s15_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1328:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1328 | module sky130_fd_sc_hd__clkdlybuf4s18_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1335:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1335 | module sky130_fd_sc_hd__clkdlybuf4s18_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1342:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1342 | module sky130_fd_sc_hd__clkdlybuf4s25_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1349:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1349 | module sky130_fd_sc_hd__clkdlybuf4s25_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1356:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1356 | module sky130_fd_sc_hd__clkdlybuf4s50_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1363:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1363 | module sky130_fd_sc_hd__clkdlybuf4s50_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1370:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1370 | module sky130_fd_sc_hd__clkinv_1(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1377:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1377 | module sky130_fd_sc_hd__clkinv_16(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1384:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1384 | module sky130_fd_sc_hd__clkinv_2(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1391:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1391 | module sky130_fd_sc_hd__clkinv_4(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1398:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1398 | module sky130_fd_sc_hd__clkinv_8(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1405:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1405 | module sky130_fd_sc_hd__clkinvlp_2(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1412:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1412 | module sky130_fd_sc_hd__clkinvlp_4(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1419:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1419 | module sky130_fd_sc_hd__conb_1(HI, LO);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1426:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1426 | module sky130_fd_sc_hd__decap_12();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1429:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1429 | module sky130_fd_sc_hd__decap_3();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1432:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1432 | module sky130_fd_sc_hd__decap_4();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1435:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1435 | module sky130_fd_sc_hd__decap_6();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1438:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1438 | module sky130_fd_sc_hd__decap_8();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1441:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1441 | module sky130_fd_sc_hd__dfbbn_1(Q, Q_N, D, CLK_N, SET_B, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1456:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1456 | module sky130_fd_sc_hd__dfbbn_2(Q, Q_N, D, CLK_N, SET_B, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1471:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1471 | module sky130_fd_sc_hd__dfbbp_1(Q, Q_N, D, CLK, SET_B, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1486:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1486 | module sky130_fd_sc_hd__dfrbp_1(Q, Q_N, CLK, D, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1499:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1499 | module sky130_fd_sc_hd__dfrbp_2(Q, Q_N, CLK, D, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1512:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1512 | module sky130_fd_sc_hd__dfrtn_1(Q, CLK_N, D, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1523:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1523 | module sky130_fd_sc_hd__dfrtp_1(Q, CLK, D, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1534:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1534 | module sky130_fd_sc_hd__dfrtp_2(Q, CLK, D, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1545:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1545 | module sky130_fd_sc_hd__dfrtp_4(Q, CLK, D, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1556:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1556 | module sky130_fd_sc_hd__dfsbp_1(Q, Q_N, CLK, D, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1569:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1569 | module sky130_fd_sc_hd__dfsbp_2(Q, Q_N, CLK, D, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1582:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1582 | module sky130_fd_sc_hd__dfstp_1(Q, CLK, D, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1593:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1593 | module sky130_fd_sc_hd__dfstp_2(Q, CLK, D, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1604 | module sky130_fd_sc_hd__dfstp_4(Q, CLK, D, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1615:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1615 | module sky130_fd_sc_hd__dfxbp_1(Q, Q_N, CLK, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1626:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1626 | module sky130_fd_sc_hd__dfxbp_2(Q, Q_N, CLK, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1637:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1637 | module sky130_fd_sc_hd__dfxtp_1(Q, CLK, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1646:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1646 | module sky130_fd_sc_hd__dfxtp_2(Q, CLK, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1655:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1655 | module sky130_fd_sc_hd__dfxtp_4(Q, CLK, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1664:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1664 | module sky130_fd_sc_hd__diode_2(DIODE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1669:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1669 | module sky130_fd_sc_hd__dlclkp_1(GCLK, GATE, CLK);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1678:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1678 | module sky130_fd_sc_hd__dlclkp_2(GCLK, GATE, CLK);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1687:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1687 | module sky130_fd_sc_hd__dlclkp_4(GCLK, GATE, CLK);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1696 | module sky130_fd_sc_hd__dlrbn_1(Q, Q_N, RESET_B, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1709:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1709 | module sky130_fd_sc_hd__dlrbn_2(Q, Q_N, RESET_B, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1722:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1722 | module sky130_fd_sc_hd__dlrbp_1(Q, Q_N, RESET_B, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1735:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1735 | module sky130_fd_sc_hd__dlrbp_2(Q, Q_N, RESET_B, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1748:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1748 | module sky130_fd_sc_hd__dlrtn_1(Q, RESET_B, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1759:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1759 | module sky130_fd_sc_hd__dlrtn_2(Q, RESET_B, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1770:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1770 | module sky130_fd_sc_hd__dlrtn_4(Q, RESET_B, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1781:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1781 | module sky130_fd_sc_hd__dlrtp_1(Q, RESET_B, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1792:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1792 | module sky130_fd_sc_hd__dlrtp_2(Q, RESET_B, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1803:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1803 | module sky130_fd_sc_hd__dlrtp_4(Q, RESET_B, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1814:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1814 | module sky130_fd_sc_hd__dlxbn_1(Q, Q_N, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1825:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1825 | module sky130_fd_sc_hd__dlxbn_2(Q, Q_N, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1836:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1836 | module sky130_fd_sc_hd__dlxbp_1(Q, Q_N, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1847:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1847 | module sky130_fd_sc_hd__dlxtn_1(Q, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1856:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1856 | module sky130_fd_sc_hd__dlxtn_2(Q, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1865:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1865 | module sky130_fd_sc_hd__dlxtn_4(Q, D, GATE_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1874:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1874 | module sky130_fd_sc_hd__dlxtp_1(Q, D, GATE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1883:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1883 | module sky130_fd_sc_hd__dlygate4sd1_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1890:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1890 | module sky130_fd_sc_hd__dlygate4sd2_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1897:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1897 | module sky130_fd_sc_hd__dlygate4sd3_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1904:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1904 | module sky130_fd_sc_hd__dlymetal6s2s_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1911:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1911 | module sky130_fd_sc_hd__dlymetal6s4s_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1918:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1918 | module sky130_fd_sc_hd__dlymetal6s6s_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1925:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1925 | module sky130_fd_sc_hd__ebufn_1(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1934:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1934 | module sky130_fd_sc_hd__ebufn_2(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1943:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1943 | module sky130_fd_sc_hd__ebufn_4(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1952:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1952 | module sky130_fd_sc_hd__ebufn_8(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1961:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1961 | module sky130_fd_sc_hd__edfxbp_1(Q, Q_N, CLK, D, DE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1974 | module sky130_fd_sc_hd__edfxtp_1(Q, CLK, D, DE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1985:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1985 | module sky130_fd_sc_hd__einvn_0(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:1994:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1994 | module sky130_fd_sc_hd__einvn_1(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2003:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2003 | module sky130_fd_sc_hd__einvn_2(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2012:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2012 | module sky130_fd_sc_hd__einvn_4(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2021:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2021 | module sky130_fd_sc_hd__einvn_8(Z, A, TE_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2030:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2030 | module sky130_fd_sc_hd__einvp_1(Z, A, TE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2039:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2039 | module sky130_fd_sc_hd__einvp_2(Z, A, TE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2048:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2048 | module sky130_fd_sc_hd__einvp_4(Z, A, TE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2057:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2057 | module sky130_fd_sc_hd__einvp_8(Z, A, TE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2066:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2066 | module sky130_fd_sc_hd__fa_1(COUT, SUM, A, B, CIN);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2079:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2079 | module sky130_fd_sc_hd__fa_2(COUT, SUM, A, B, CIN);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2092:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2092 | module sky130_fd_sc_hd__fa_4(COUT, SUM, A, B, CIN);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2105:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2105 | module sky130_fd_sc_hd__fah_1(COUT, SUM, A, B, CI);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2118:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2118 | module sky130_fd_sc_hd__fahcin_1(COUT, SUM, A, B, CIN);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2131:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2131 | module sky130_fd_sc_hd__fahcon_1(COUT_N, SUM, A, B, CI);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2144:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2144 | module sky130_fd_sc_hd__fill_1();
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2147 | module sky130_fd_sc_hd__fill_2();
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2150:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2150 | module sky130_fd_sc_hd__fill_4();
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2153 | module sky130_fd_sc_hd__fill_8();
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2156:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2156 | module sky130_fd_sc_hd__ha_1(COUT, SUM, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2167:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2167 | module sky130_fd_sc_hd__ha_2(COUT, SUM, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2178:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2178 | module sky130_fd_sc_hd__ha_4(COUT, SUM, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2189:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2189 | module sky130_fd_sc_hd__inv_1(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2196:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2196 | module sky130_fd_sc_hd__inv_12(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2203:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2203 | module sky130_fd_sc_hd__inv_16(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2210:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2210 | module sky130_fd_sc_hd__inv_2(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2217:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2217 | module sky130_fd_sc_hd__inv_4(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2224:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2224 | module sky130_fd_sc_hd__inv_6(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2231:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2231 | module sky130_fd_sc_hd__inv_8(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2238:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2238 | module sky130_fd_sc_hd__lpflow_bleeder_1(SHORT);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2243:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2243 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2250 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_16(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2257:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2257 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2264:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2264 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_4(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2271 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_8(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2278:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2278 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_1(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2285:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2285 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_16(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2292:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2292 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_2(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2299:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2299 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_4(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2306:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2306 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_8(Y, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2313:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2313 | module sky130_fd_sc_hd__lpflow_decapkapwr_12();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2316:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2316 | module sky130_fd_sc_hd__lpflow_decapkapwr_3();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2319:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2319 | module sky130_fd_sc_hd__lpflow_decapkapwr_4();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2322 | module sky130_fd_sc_hd__lpflow_decapkapwr_6();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2325:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2325 | module sky130_fd_sc_hd__lpflow_decapkapwr_8();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2328:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2328 | module sky130_fd_sc_hd__lpflow_inputiso0n_1(X, A, SLEEP_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2337:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2337 | module sky130_fd_sc_hd__lpflow_inputiso0p_1(X, A, SLEEP);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2346:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2346 | module sky130_fd_sc_hd__lpflow_inputiso1n_1(X, A, SLEEP_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2355:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2355 | module sky130_fd_sc_hd__lpflow_inputiso1p_1(X, A, SLEEP);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2364:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2364 | module sky130_fd_sc_hd__lpflow_inputisolatch_1(Q, D, SLEEP_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2373:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2373 | module sky130_fd_sc_hd__lpflow_isobufsrc_1(X, SLEEP, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2382:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2382 | module sky130_fd_sc_hd__lpflow_isobufsrc_16(X, SLEEP, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2391:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2391 | module sky130_fd_sc_hd__lpflow_isobufsrc_2(X, SLEEP, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2400:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2400 | module sky130_fd_sc_hd__lpflow_isobufsrc_4(X, SLEEP, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2409:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2409 | module sky130_fd_sc_hd__lpflow_isobufsrc_8(X, SLEEP, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2418:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2418 | module sky130_fd_sc_hd__lpflow_isobufsrckapwr_16(X, SLEEP, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2427:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2427 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2434:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2434 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2441:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2441 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2448 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2455:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2455 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2462:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2462 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2469:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2469 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2476:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2476 | module sky130_fd_sc_hd__macro_sparecell(LO);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2481:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2481 | module sky130_fd_sc_hd__maj3_1(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2492:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2492 | module sky130_fd_sc_hd__maj3_2(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2503:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2503 | module sky130_fd_sc_hd__maj3_4(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2514:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2514 | module sky130_fd_sc_hd__mux2_1(X, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2525:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2525 | module sky130_fd_sc_hd__mux2_2(X, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2536:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2536 | module sky130_fd_sc_hd__mux2_4(X, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2547:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2547 | module sky130_fd_sc_hd__mux2_8(X, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2558:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2558 | module sky130_fd_sc_hd__mux2i_1(Y, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2569:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2569 | module sky130_fd_sc_hd__mux2i_2(Y, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2580:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2580 | module sky130_fd_sc_hd__mux2i_4(Y, A0, A1, S);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2591:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2591 | module sky130_fd_sc_hd__mux4_1(X, A0, A1, A2, A3, S0, S1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2608:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2608 | module sky130_fd_sc_hd__mux4_2(X, A0, A1, A2, A3, S0, S1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2625:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2625 | module sky130_fd_sc_hd__mux4_4(X, A0, A1, A2, A3, S0, S1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2642:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2642 | module sky130_fd_sc_hd__nand2_1(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2651:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2651 | module sky130_fd_sc_hd__nand2_2(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2660:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2660 | module sky130_fd_sc_hd__nand2_4(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2669:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2669 | module sky130_fd_sc_hd__nand2_8(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2678:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2678 | module sky130_fd_sc_hd__nand2b_1(Y, A_N, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2687:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2687 | module sky130_fd_sc_hd__nand2b_2(Y, A_N, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2696 | module sky130_fd_sc_hd__nand2b_4(Y, A_N, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2705:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2705 | module sky130_fd_sc_hd__nand3_1(Y, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2716:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2716 | module sky130_fd_sc_hd__nand3_2(Y, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2727:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2727 | module sky130_fd_sc_hd__nand3_4(Y, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2738:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2738 | module sky130_fd_sc_hd__nand3b_1(Y, A_N, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2749:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2749 | module sky130_fd_sc_hd__nand3b_2(Y, A_N, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2760 | module sky130_fd_sc_hd__nand3b_4(Y, A_N, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2771:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2771 | module sky130_fd_sc_hd__nand4_1(Y, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2784:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2784 | module sky130_fd_sc_hd__nand4_2(Y, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2797:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2797 | module sky130_fd_sc_hd__nand4_4(Y, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2810:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2810 | module sky130_fd_sc_hd__nand4b_1(Y, A_N, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2823:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2823 | module sky130_fd_sc_hd__nand4b_2(Y, A_N, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2836:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2836 | module sky130_fd_sc_hd__nand4b_4(Y, A_N, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2849:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2849 | module sky130_fd_sc_hd__nand4bb_1(Y, A_N, B_N, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2862 | module sky130_fd_sc_hd__nand4bb_2(Y, A_N, B_N, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2875:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2875 | module sky130_fd_sc_hd__nand4bb_4(Y, A_N, B_N, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2888:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2888 | module sky130_fd_sc_hd__nor2_1(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2897:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2897 | module sky130_fd_sc_hd__nor2_2(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2906:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2906 | module sky130_fd_sc_hd__nor2_4(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2915:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2915 | module sky130_fd_sc_hd__nor2_8(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2924:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2924 | module sky130_fd_sc_hd__nor2b_1(Y, A, B_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2933:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2933 | module sky130_fd_sc_hd__nor2b_2(Y, A, B_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2942:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2942 | module sky130_fd_sc_hd__nor2b_4(Y, A, B_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2951:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2951 | module sky130_fd_sc_hd__nor3_1(Y, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2962:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2962 | module sky130_fd_sc_hd__nor3_2(Y, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2973:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2973 | module sky130_fd_sc_hd__nor3_4(Y, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2984:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2984 | module sky130_fd_sc_hd__nor3b_1(Y, A, B, C_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:2995:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2995 | module sky130_fd_sc_hd__nor3b_2(Y, A, B, C_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3006:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3006 | module sky130_fd_sc_hd__nor3b_4(Y, A, B, C_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3017:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3017 | module sky130_fd_sc_hd__nor4_1(Y, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3030:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3030 | module sky130_fd_sc_hd__nor4_2(Y, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3043:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3043 | module sky130_fd_sc_hd__nor4_4(Y, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3056:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3056 | module sky130_fd_sc_hd__nor4b_1(Y, A, B, C, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3069:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3069 | module sky130_fd_sc_hd__nor4b_2(Y, A, B, C, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3082:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3082 | module sky130_fd_sc_hd__nor4b_4(Y, A, B, C, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3095:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3095 | module sky130_fd_sc_hd__nor4bb_1(Y, A, B, C_N, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3108:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3108 | module sky130_fd_sc_hd__nor4bb_2(Y, A, B, C_N, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3121:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3121 | module sky130_fd_sc_hd__nor4bb_4(Y, A, B, C_N, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3134 | module sky130_fd_sc_hd__o2111a_1(X, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3149:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3149 | module sky130_fd_sc_hd__o2111a_2(X, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3164:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3164 | module sky130_fd_sc_hd__o2111a_4(X, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3179:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3179 | module sky130_fd_sc_hd__o2111ai_1(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3194:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3194 | module sky130_fd_sc_hd__o2111ai_2(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3209:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3209 | module sky130_fd_sc_hd__o2111ai_4(Y, A1, A2, B1, C1, D1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3224:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3224 | module sky130_fd_sc_hd__o211a_1(X, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3237:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3237 | module sky130_fd_sc_hd__o211a_2(X, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3250 | module sky130_fd_sc_hd__o211a_4(X, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3263:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3263 | module sky130_fd_sc_hd__o211ai_1(Y, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3276:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3276 | module sky130_fd_sc_hd__o211ai_2(Y, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3289:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3289 | module sky130_fd_sc_hd__o211ai_4(Y, A1, A2, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3302:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3302 | module sky130_fd_sc_hd__o21a_1(X, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3313:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3313 | module sky130_fd_sc_hd__o21a_2(X, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3324:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3324 | module sky130_fd_sc_hd__o21a_4(X, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3335:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3335 | module sky130_fd_sc_hd__o21ai_0(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3346:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3346 | module sky130_fd_sc_hd__o21ai_1(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3357:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3357 | module sky130_fd_sc_hd__o21ai_2(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3368:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3368 | module sky130_fd_sc_hd__o21ai_4(Y, A1, A2, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3379 | module sky130_fd_sc_hd__o21ba_1(X, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3390:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3390 | module sky130_fd_sc_hd__o21ba_2(X, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3401:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3401 | module sky130_fd_sc_hd__o21ba_4(X, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3412:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3412 | module sky130_fd_sc_hd__o21bai_1(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3423:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3423 | module sky130_fd_sc_hd__o21bai_2(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3434:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3434 | module sky130_fd_sc_hd__o21bai_4(Y, A1, A2, B1_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3445:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3445 | module sky130_fd_sc_hd__o221a_1(X, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3460:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3460 | module sky130_fd_sc_hd__o221a_2(X, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3475:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3475 | module sky130_fd_sc_hd__o221a_4(X, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3490 | module sky130_fd_sc_hd__o221ai_1(Y, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3505 | module sky130_fd_sc_hd__o221ai_2(Y, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3520 | module sky130_fd_sc_hd__o221ai_4(Y, A1, A2, B1, B2, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3535:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3535 | module sky130_fd_sc_hd__o22a_1(X, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3548:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3548 | module sky130_fd_sc_hd__o22a_2(X, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3561:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3561 | module sky130_fd_sc_hd__o22a_4(X, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3574 | module sky130_fd_sc_hd__o22ai_1(Y, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3587:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3587 | module sky130_fd_sc_hd__o22ai_2(Y, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3600:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3600 | module sky130_fd_sc_hd__o22ai_4(Y, A1, A2, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3613:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3613 | module sky130_fd_sc_hd__o2bb2a_1(X, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3626:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3626 | module sky130_fd_sc_hd__o2bb2a_2(X, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3639:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3639 | module sky130_fd_sc_hd__o2bb2a_4(X, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3652:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3652 | module sky130_fd_sc_hd__o2bb2ai_1(Y, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3665:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3665 | module sky130_fd_sc_hd__o2bb2ai_2(Y, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3678:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3678 | module sky130_fd_sc_hd__o2bb2ai_4(Y, A1_N, A2_N, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3691:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3691 | module sky130_fd_sc_hd__o311a_1(X, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3706:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3706 | module sky130_fd_sc_hd__o311a_2(X, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3721:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3721 | module sky130_fd_sc_hd__o311a_4(X, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3736:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3736 | module sky130_fd_sc_hd__o311ai_0(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3751:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3751 | module sky130_fd_sc_hd__o311ai_1(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3766:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3766 | module sky130_fd_sc_hd__o311ai_2(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3781:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3781 | module sky130_fd_sc_hd__o311ai_4(Y, A1, A2, A3, B1, C1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3796:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3796 | module sky130_fd_sc_hd__o31a_1(X, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3809:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3809 | module sky130_fd_sc_hd__o31a_2(X, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3822:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3822 | module sky130_fd_sc_hd__o31a_4(X, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3835:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3835 | module sky130_fd_sc_hd__o31ai_1(Y, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3848:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3848 | module sky130_fd_sc_hd__o31ai_2(Y, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3861:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3861 | module sky130_fd_sc_hd__o31ai_4(Y, A1, A2, A3, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3874:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3874 | module sky130_fd_sc_hd__o32a_1(X, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3889:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3889 | module sky130_fd_sc_hd__o32a_2(X, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3904:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3904 | module sky130_fd_sc_hd__o32a_4(X, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3919:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3919 | module sky130_fd_sc_hd__o32ai_1(Y, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3934:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3934 | module sky130_fd_sc_hd__o32ai_2(Y, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3949:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3949 | module sky130_fd_sc_hd__o32ai_4(Y, A1, A2, A3, B1, B2);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3964:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3964 | module sky130_fd_sc_hd__o41a_1(X, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3979:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3979 | module sky130_fd_sc_hd__o41a_2(X, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:3994:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3994 | module sky130_fd_sc_hd__o41a_4(X, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4009:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4009 | module sky130_fd_sc_hd__o41ai_1(Y, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4024:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4024 | module sky130_fd_sc_hd__o41ai_2(Y, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4039:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4039 | module sky130_fd_sc_hd__o41ai_4(Y, A1, A2, A3, A4, B1);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4054:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4054 | module sky130_fd_sc_hd__or2_0(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4063:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4063 | module sky130_fd_sc_hd__or2_1(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4072:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4072 | module sky130_fd_sc_hd__or2_2(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4081:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4081 | module sky130_fd_sc_hd__or2_4(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4090:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4090 | module sky130_fd_sc_hd__or2b_1(X, A, B_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4099:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4099 | module sky130_fd_sc_hd__or2b_2(X, A, B_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4108:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4108 | module sky130_fd_sc_hd__or2b_4(X, A, B_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4117:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4117 | module sky130_fd_sc_hd__or3_1(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4128:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4128 | module sky130_fd_sc_hd__or3_2(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4139:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4139 | module sky130_fd_sc_hd__or3_4(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4150:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4150 | module sky130_fd_sc_hd__or3b_1(X, A, B, C_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4161 | module sky130_fd_sc_hd__or3b_2(X, A, B, C_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4172:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4172 | module sky130_fd_sc_hd__or3b_4(X, A, B, C_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4183:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4183 | module sky130_fd_sc_hd__or4_1(X, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4196:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4196 | module sky130_fd_sc_hd__or4_2(X, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4209:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4209 | module sky130_fd_sc_hd__or4_4(X, A, B, C, D);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4222:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4222 | module sky130_fd_sc_hd__or4b_1(X, A, B, C, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4235:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4235 | module sky130_fd_sc_hd__or4b_2(X, A, B, C, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4248:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4248 | module sky130_fd_sc_hd__or4b_4(X, A, B, C, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4261:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4261 | module sky130_fd_sc_hd__or4bb_1(X, A, B, C_N, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4274:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4274 | module sky130_fd_sc_hd__or4bb_2(X, A, B, C_N, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4287:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4287 | module sky130_fd_sc_hd__or4bb_4(X, A, B, C_N, D_N);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4300:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4300 | module sky130_fd_sc_hd__probe_p_8(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4307:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4307 | module sky130_fd_sc_hd__probec_p_8(X, A);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4314:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4314 | module sky130_fd_sc_hd__sdfbbn_1(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4333:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4333 | module sky130_fd_sc_hd__sdfbbn_2(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4352:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4352 | module sky130_fd_sc_hd__sdfbbp_1(Q, Q_N, D, SCD, SCE, CLK, SET_B, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4371:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4371 | module sky130_fd_sc_hd__sdfrbp_1(Q, Q_N, CLK, D, SCD, SCE, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4388:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4388 | module sky130_fd_sc_hd__sdfrbp_2(Q, Q_N, CLK, D, SCD, SCE, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4405:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4405 | module sky130_fd_sc_hd__sdfrtn_1(Q, CLK_N, D, SCD, SCE, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4420:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4420 | module sky130_fd_sc_hd__sdfrtp_1(Q, CLK, D, SCD, SCE, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4435:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4435 | module sky130_fd_sc_hd__sdfrtp_2(Q, CLK, D, SCD, SCE, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4450:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4450 | module sky130_fd_sc_hd__sdfrtp_4(Q, CLK, D, SCD, SCE, RESET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4465:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4465 | module sky130_fd_sc_hd__sdfsbp_1(Q, Q_N, CLK, D, SCD, SCE, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4482 | module sky130_fd_sc_hd__sdfsbp_2(Q, Q_N, CLK, D, SCD, SCE, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4499:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4499 | module sky130_fd_sc_hd__sdfstp_1(Q, CLK, D, SCD, SCE, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4514:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4514 | module sky130_fd_sc_hd__sdfstp_2(Q, CLK, D, SCD, SCE, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4529:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4529 | module sky130_fd_sc_hd__sdfstp_4(Q, CLK, D, SCD, SCE, SET_B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4544:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4544 | module sky130_fd_sc_hd__sdfxbp_1(Q, Q_N, CLK, D, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4559:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4559 | module sky130_fd_sc_hd__sdfxbp_2(Q, Q_N, CLK, D, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4574 | module sky130_fd_sc_hd__sdfxtp_1(Q, CLK, D, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4587:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4587 | module sky130_fd_sc_hd__sdfxtp_2(Q, CLK, D, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4600:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4600 | module sky130_fd_sc_hd__sdfxtp_4(Q, CLK, D, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4613:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4613 | module sky130_fd_sc_hd__sdlclkp_1(GCLK, SCE, GATE, CLK);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4624:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4624 | module sky130_fd_sc_hd__sdlclkp_2(GCLK, SCE, GATE, CLK);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4635:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4635 | module sky130_fd_sc_hd__sdlclkp_4(GCLK, SCE, GATE, CLK);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4646:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4646 | module sky130_fd_sc_hd__sedfxbp_1(Q, Q_N, CLK, D, DE, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4663:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4663 | module sky130_fd_sc_hd__sedfxbp_2(Q, Q_N, CLK, D, DE, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4680:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4680 | module sky130_fd_sc_hd__sedfxtp_1(Q, CLK, D, DE, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4695:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4695 | module sky130_fd_sc_hd__sedfxtp_2(Q, CLK, D, DE, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4710:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4710 | module sky130_fd_sc_hd__sedfxtp_4(Q, CLK, D, DE, SCD, SCE);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4725:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4725 | module sky130_fd_sc_hd__tap_1();
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4728:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4728 | module sky130_fd_sc_hd__tap_2();
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4731:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4731 | module sky130_fd_sc_hd__tapvgnd2_1();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4734:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4734 | module sky130_fd_sc_hd__tapvgnd_1();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4737:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4737 | module sky130_fd_sc_hd__tapvpwrvgnd_1();
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4740:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4740 | module sky130_fd_sc_hd__xnor2_1(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4749:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4749 | module sky130_fd_sc_hd__xnor2_2(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4758:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4758 | module sky130_fd_sc_hd__xnor2_4(Y, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4767:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4767 | module sky130_fd_sc_hd__xnor3_1(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4778:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4778 | module sky130_fd_sc_hd__xnor3_2(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4789:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4789 | module sky130_fd_sc_hd__xnor3_4(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4800:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4800 | module sky130_fd_sc_hd__xor2_1(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4809:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4809 | module sky130_fd_sc_hd__xor2_2(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4818:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4818 | module sky130_fd_sc_hd__xor2_4(X, A, B);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4827:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4827 | module sky130_fd_sc_hd__xor3_1(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4838:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4838 | module sky130_fd_sc_hd__xor3_2(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: runs/RUN_2023-12-27_17-33-29/01-verilator-lint/bb.v:4849:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4849 | module sky130_fd_sc_hd__xor3_4(X, A, B, C);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:10:8: ... Location of module with timescale
   10 | module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:162:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  162 | #0 ap_CS_fsm = 1'd1;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:163:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  163 | #0 ap_enable_reg_pp0_iter1 = 1'b0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:164:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  164 | #0 ap_enable_reg_pp0_iter2 = 1'b0;
      | ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:355:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  355 |             ap_NS_fsm = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:398:28: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln255_fu_360_p1' generates 64 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  398 | assign exp_table1_address0 = zext_ln255_fu_360_p1;
      |                            ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:400:28: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln255_1_fu_399_p1' generates 64 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  400 | assign exp_table1_address1 = zext_ln255_1_fu_399_p1;
      |                            ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:402:28: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln255_2_fu_438_p1' generates 64 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  402 | assign exp_table1_address2 = zext_ln255_2_fu_438_p1;
      |                            ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:414:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln265_fu_519_p1' generates 64 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  414 | assign invert_table2_address0 = zext_ln265_fu_519_p1;
      |                               ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:416:31: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1118_1_fu_589_p00' generates 26 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  416 | assign mul_ln1118_1_fu_589_p0 = mul_ln1118_1_fu_589_p00;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:418:32: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'exp_res_1_V_reg_623' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  418 | assign mul_ln1118_1_fu_589_p00 = exp_res_1_V_reg_623;
      |                                ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:420:31: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1116_fu_524_p1' generates 26 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  420 | assign mul_ln1118_1_fu_589_p1 = sext_ln1116_fu_524_p1;
      |                               ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:422:31: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1118_2_fu_596_p00' generates 26 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  422 | assign mul_ln1118_2_fu_596_p0 = mul_ln1118_2_fu_596_p00;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:424:32: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'exp_res_2_V_reg_628' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  424 | assign mul_ln1118_2_fu_596_p00 = exp_res_2_V_reg_628;
      |                                ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:426:31: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1116_fu_524_p1' generates 26 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  426 | assign mul_ln1118_2_fu_596_p1 = sext_ln1116_fu_524_p1;
      |                               ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:428:29: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1118_fu_582_p00' generates 26 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  428 | assign mul_ln1118_fu_582_p0 = mul_ln1118_fu_582_p00;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:430:30: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'exp_res_0_V_reg_618' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  430 | assign mul_ln1118_fu_582_p00 = exp_res_0_V_reg_618;
      |                              ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:432:29: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1116_fu_524_p1' generates 26 bits.
                                                                                                                                                                                                         : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  432 | assign mul_ln1118_fu_582_p1 = sext_ln1116_fu_524_p1;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:468:30: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  468 | assign sext_ln1116_fu_524_p1 = $signed(invert_table2_q0);
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:470:31: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  470 | assign sext_ln703_1_fu_158_p1 = $signed(x_max_V_fu_146_p3);
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:474:31: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln703_2_fu_214_p0' generates 16 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  474 | assign sext_ln703_2_fu_214_p1 = sext_ln703_2_fu_214_p0;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:478:31: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln703_3_fu_270_p0' generates 16 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  478 | assign sext_ln703_3_fu_270_p1 = sext_ln703_3_fu_270_p0;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:482:29: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln703_fu_154_p0' generates 16 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  482 | assign sext_ln703_fu_154_p1 = sext_ln703_fu_154_p0;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:540:31: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'exp_table1_q1' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  540 | assign zext_ln203_1_fu_447_p1 = exp_table1_q1;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:542:31: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'exp_table1_q2' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  542 | assign zext_ln203_2_fu_451_p1 = exp_table1_q2;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:544:29: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'exp_table1_q0' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  544 | assign zext_ln203_fu_443_p1 = exp_table1_q0;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:546:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'y_V_1_fu_391_p3' generates 10 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  546 | assign zext_ln255_1_fu_399_p1 = y_V_1_fu_391_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:548:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'y_V_2_fu_430_p3' generates 10 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  548 | assign zext_ln255_2_fu_438_p1 = y_V_2_fu_430_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:550:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'y_V_fu_352_p3' generates 10 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  550 | assign zext_ln255_fu_360_p1 = y_V_fu_352_p3;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:552:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'y_V_3_fu_511_p3' generates 10 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  552 | assign zext_ln265_fu_519_p1 = y_V_3_fu_511_p3;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:554:29: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'p_Val2_7_fu_475_p3' generates 17 bits.
                                                                                                                                                                                                          : ... note: In instance 'myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187'
  554 | assign zext_ln746_fu_483_p1 = p_Val2_7_fu_475_p3;
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:836:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_10_fu_656_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  836 | assign zext_ln45_10_fu_664_p1 = select_ln45_10_fu_656_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:838:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_11_fu_678_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  838 | assign zext_ln45_11_fu_686_p1 = select_ln45_11_fu_678_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:840:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_12_fu_700_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  840 | assign zext_ln45_12_fu_708_p1 = select_ln45_12_fu_700_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:842:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_13_fu_722_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  842 | assign zext_ln45_13_fu_730_p1 = select_ln45_13_fu_722_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:844:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_14_fu_744_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  844 | assign zext_ln45_14_fu_752_p1 = select_ln45_14_fu_744_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:846:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_15_fu_766_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  846 | assign zext_ln45_15_fu_774_p1 = select_ln45_15_fu_766_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:848:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_16_fu_788_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  848 | assign zext_ln45_16_fu_796_p1 = select_ln45_16_fu_788_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:850:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_17_fu_810_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  850 | assign zext_ln45_17_fu_818_p1 = select_ln45_17_fu_810_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:852:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_18_fu_832_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  852 | assign zext_ln45_18_fu_840_p1 = select_ln45_18_fu_832_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:854:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_19_fu_854_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  854 | assign zext_ln45_19_fu_862_p1 = select_ln45_19_fu_854_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:856:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_1_fu_458_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  856 | assign zext_ln45_1_fu_466_p1 = select_ln45_1_fu_458_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:858:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_20_fu_876_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  858 | assign zext_ln45_20_fu_884_p1 = select_ln45_20_fu_876_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:860:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_21_fu_898_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  860 | assign zext_ln45_21_fu_906_p1 = select_ln45_21_fu_898_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:862:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_22_fu_920_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  862 | assign zext_ln45_22_fu_928_p1 = select_ln45_22_fu_920_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:864:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_23_fu_942_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  864 | assign zext_ln45_23_fu_950_p1 = select_ln45_23_fu_942_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:866:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_24_fu_964_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  866 | assign zext_ln45_24_fu_972_p1 = select_ln45_24_fu_964_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:868:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_25_fu_986_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  868 | assign zext_ln45_25_fu_994_p1 = select_ln45_25_fu_986_p3;
      |                               ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:870:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_26_fu_1008_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  870 | assign zext_ln45_26_fu_1016_p1 = select_ln45_26_fu_1008_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:872:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_27_fu_1030_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  872 | assign zext_ln45_27_fu_1038_p1 = select_ln45_27_fu_1030_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:874:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_28_fu_1052_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  874 | assign zext_ln45_28_fu_1060_p1 = select_ln45_28_fu_1052_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:876:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_29_fu_1074_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  876 | assign zext_ln45_29_fu_1082_p1 = select_ln45_29_fu_1074_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:878:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_2_fu_480_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  878 | assign zext_ln45_2_fu_488_p1 = select_ln45_2_fu_480_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:880:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_30_fu_1096_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  880 | assign zext_ln45_30_fu_1104_p1 = select_ln45_30_fu_1096_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:882:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_31_fu_1118_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  882 | assign zext_ln45_31_fu_1126_p1 = select_ln45_31_fu_1118_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:884:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_32_fu_1140_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  884 | assign zext_ln45_32_fu_1148_p1 = select_ln45_32_fu_1140_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:886:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_33_fu_1162_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  886 | assign zext_ln45_33_fu_1170_p1 = select_ln45_33_fu_1162_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:888:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_34_fu_1184_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  888 | assign zext_ln45_34_fu_1192_p1 = select_ln45_34_fu_1184_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:890:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_35_fu_1206_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  890 | assign zext_ln45_35_fu_1214_p1 = select_ln45_35_fu_1206_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:892:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_36_fu_1228_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  892 | assign zext_ln45_36_fu_1236_p1 = select_ln45_36_fu_1228_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:894:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_37_fu_1250_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  894 | assign zext_ln45_37_fu_1258_p1 = select_ln45_37_fu_1250_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:896:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_38_fu_1272_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  896 | assign zext_ln45_38_fu_1280_p1 = select_ln45_38_fu_1272_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:898:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_39_fu_1294_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  898 | assign zext_ln45_39_fu_1302_p1 = select_ln45_39_fu_1294_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:900:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_3_fu_502_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  900 | assign zext_ln45_3_fu_510_p1 = select_ln45_3_fu_502_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:902:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_40_fu_1316_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  902 | assign zext_ln45_40_fu_1324_p1 = select_ln45_40_fu_1316_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:904:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_41_fu_1338_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  904 | assign zext_ln45_41_fu_1346_p1 = select_ln45_41_fu_1338_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:906:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_42_fu_1360_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  906 | assign zext_ln45_42_fu_1368_p1 = select_ln45_42_fu_1360_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:908:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_43_fu_1382_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  908 | assign zext_ln45_43_fu_1390_p1 = select_ln45_43_fu_1382_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:910:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_44_fu_1404_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  910 | assign zext_ln45_44_fu_1412_p1 = select_ln45_44_fu_1404_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:912:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_45_fu_1426_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  912 | assign zext_ln45_45_fu_1434_p1 = select_ln45_45_fu_1426_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:914:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_46_fu_1448_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  914 | assign zext_ln45_46_fu_1456_p1 = select_ln45_46_fu_1448_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:916:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_47_fu_1470_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  916 | assign zext_ln45_47_fu_1478_p1 = select_ln45_47_fu_1470_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:918:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_48_fu_1492_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  918 | assign zext_ln45_48_fu_1500_p1 = select_ln45_48_fu_1492_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:920:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_49_fu_1514_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  920 | assign zext_ln45_49_fu_1522_p1 = select_ln45_49_fu_1514_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:922:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_4_fu_524_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  922 | assign zext_ln45_4_fu_532_p1 = select_ln45_4_fu_524_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:924:32: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_50_fu_1536_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  924 | assign zext_ln45_50_fu_1544_p1 = select_ln45_50_fu_1536_p3;
      |                                ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:926:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_5_fu_546_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  926 | assign zext_ln45_5_fu_554_p1 = select_ln45_5_fu_546_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:928:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_6_fu_568_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  928 | assign zext_ln45_6_fu_576_p1 = select_ln45_6_fu_568_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:930:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_7_fu_590_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  930 | assign zext_ln45_7_fu_598_p1 = select_ln45_7_fu_590_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:932:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_8_fu_612_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  932 | assign zext_ln45_8_fu_620_p1 = select_ln45_8_fu_612_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:934:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_9_fu_634_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  934 | assign zext_ln45_9_fu_642_p1 = select_ln45_9_fu_634_p3;
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:936:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln45_fu_436_p3' generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132'
  936 | assign zext_ln45_fu_444_p1 = select_ln45_fu_436_p3;
      |                            ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:441:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  441 | #0 ap_CS_fsm = 6'd1;
      | ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:563:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_53_fu_2972_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  563 |         grp_fu_592_p0 = sext_ln1118_53_fu_2972_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:565:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_36_fu_2797_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  565 |         grp_fu_592_p0 = sext_ln1118_36_fu_2797_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:567:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_27_fu_2586_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  567 |         grp_fu_592_p0 = sext_ln1118_27_fu_2586_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:569:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_17_fu_2422_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  569 |         grp_fu_592_p0 = sext_ln1118_17_fu_2422_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:571:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_2_fu_2175_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  571 |         grp_fu_592_p0 = sext_ln1118_2_fu_2175_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:573:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  573 |         grp_fu_592_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:579:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe7c' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  579 |         grp_fu_592_p1 = 26'd67108476;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:581:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe96' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  581 |         grp_fu_592_p1 = 26'd67108502;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:583:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe6f' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  583 |         grp_fu_592_p1 = 26'd67108463;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:585:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h165' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  585 |         grp_fu_592_p1 = 26'd357;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:587:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  587 |         grp_fu_592_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:593:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_56_fu_2988_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  593 |         grp_fu_593_p0 = sext_ln1118_56_fu_2988_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:595:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_37_fu_2802_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  595 |         grp_fu_593_p0 = sext_ln1118_37_fu_2802_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:597:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_31_fu_2638_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  597 |         grp_fu_593_p0 = sext_ln1118_31_fu_2638_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:599:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_20_fu_2439_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  599 |         grp_fu_593_p0 = sext_ln1118_20_fu_2439_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:601:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_6_fu_2223_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  601 |         grp_fu_593_p0 = sext_ln1118_6_fu_2223_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:603:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  603 |         grp_fu_593_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:609:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1b9' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  609 |         grp_fu_593_p1 = 26'd441;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:611:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe34' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  611 |         grp_fu_593_p1 = 26'd67108404;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:613:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe81' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  613 |         grp_fu_593_p1 = 26'd67108481;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:615:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe6d' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  615 |         grp_fu_593_p1 = 26'd67108461;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:617:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h174' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  617 |         grp_fu_593_p1 = 26'd372;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:619:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  619 |         grp_fu_593_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:625:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_57_fu_2994_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  625 |         grp_fu_594_p0 = sext_ln1118_57_fu_2994_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:627:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_41_fu_2813_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  627 |         grp_fu_594_p0 = sext_ln1118_41_fu_2813_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:629:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_34_fu_2654_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  629 |         grp_fu_594_p0 = sext_ln1118_34_fu_2654_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:631:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_21_fu_2445_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  631 |         grp_fu_594_p0 = sext_ln1118_21_fu_2445_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:633:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_13_fu_2324_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  633 |         grp_fu_594_p0 = sext_ln1118_13_fu_2324_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:635:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  635 |         grp_fu_594_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:641:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h144' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  641 |         grp_fu_594_p1 = 26'd324;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:643:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h17b' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  643 |         grp_fu_594_p1 = 26'd379;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:645:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h17c' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  645 |         grp_fu_594_p1 = 26'd380;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:647:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h19e' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  647 |         grp_fu_594_p1 = 26'd414;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:649:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h161' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  649 |         grp_fu_594_p1 = 26'd353;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:651:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  651 |         grp_fu_594_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:657:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_52_fu_2967_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  657 |         grp_fu_595_p0 = sext_ln1118_52_fu_2967_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:659:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_46_fu_2838_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  659 |         grp_fu_595_p0 = sext_ln1118_46_fu_2838_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:661:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_26_fu_2581_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  661 |         grp_fu_595_p0 = sext_ln1118_26_fu_2581_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:663:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_16_fu_2417_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  663 |         grp_fu_595_p0 = sext_ln1118_16_fu_2417_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:665:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_1_fu_2169_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  665 |         grp_fu_595_p0 = sext_ln1118_1_fu_2169_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:667:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  667 |         grp_fu_595_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:673:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h182' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  673 |         grp_fu_595_p1 = 26'd386;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:675:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h19c' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  675 |         grp_fu_595_p1 = 26'd412;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:677:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h11f' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  677 |         grp_fu_595_p1 = 26'd287;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:679:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe6f' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  679 |         grp_fu_595_p1 = 26'd67108463;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:681:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe55' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  681 |         grp_fu_595_p1 = 26'd67108437;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:683:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  683 |         grp_fu_595_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:689:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_59_fu_3004_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  689 |         grp_fu_596_p0 = sext_ln1118_59_fu_3004_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:691:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_44_fu_2828_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  691 |         grp_fu_596_p0 = sext_ln1118_44_fu_2828_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:693:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_27_fu_2586_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  693 |         grp_fu_596_p0 = sext_ln1118_27_fu_2586_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:695:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_17_fu_2422_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  695 |         grp_fu_596_p0 = sext_ln1118_17_fu_2422_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:697:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_1_fu_2169_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  697 |         grp_fu_596_p0 = sext_ln1118_1_fu_2169_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:699:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  699 |         grp_fu_596_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:705:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h173' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  705 |         grp_fu_596_p1 = 26'd371;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:707:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h17a' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  707 |         grp_fu_596_p1 = 26'd378;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:709:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe3f' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  709 |         grp_fu_596_p1 = 26'd67108415;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:711:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  711 |         grp_fu_596_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:717:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_50_fu_2957_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  717 |         grp_fu_597_p0 = sext_ln1118_50_fu_2957_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:719:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_35_fu_2792_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  719 |         grp_fu_597_p0 = sext_ln1118_35_fu_2792_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:721:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_28_fu_2592_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  721 |         grp_fu_597_p0 = sext_ln1118_28_fu_2592_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:723:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_19_fu_2433_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  723 |         grp_fu_597_p0 = sext_ln1118_19_fu_2433_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:725:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_3_fu_2181_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  725 |         grp_fu_597_p0 = sext_ln1118_3_fu_2181_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:727:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  727 |         grp_fu_597_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:733:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe47' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  733 |         grp_fu_597_p1 = 26'd67108423;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:735:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe78' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  735 |         grp_fu_597_p1 = 26'd67108472;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:737:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h147' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  737 |         grp_fu_597_p1 = 26'd327;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:739:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1a1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  739 |         grp_fu_597_p1 = 26'd417;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:741:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe32' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  741 |         grp_fu_597_p1 = 26'd67108402;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:743:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  743 |         grp_fu_597_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:749:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_58_fu_2999_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  749 |         grp_fu_598_p0 = sext_ln1118_58_fu_2999_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:751:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_40_fu_2807_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  751 |         grp_fu_598_p0 = sext_ln1118_40_fu_2807_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:753:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_32_fu_2644_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  753 |         grp_fu_598_p0 = sext_ln1118_32_fu_2644_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:755:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_20_fu_2439_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  755 |         grp_fu_598_p0 = sext_ln1118_20_fu_2439_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:757:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_9_fu_2274_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  757 |         grp_fu_598_p0 = sext_ln1118_9_fu_2274_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:759:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  759 |         grp_fu_598_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:765:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h178' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  765 |         grp_fu_598_p1 = 26'd376;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:767:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h16e' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  767 |         grp_fu_598_p1 = 26'd366;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:769:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h19d' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  769 |         grp_fu_598_p1 = 26'd413;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:771:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h184' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  771 |         grp_fu_598_p1 = 26'd388;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:773:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  773 |         grp_fu_598_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:779:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_51_fu_2962_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  779 |         grp_fu_599_p0 = sext_ln1118_51_fu_2962_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:781:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_42_fu_2818_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  781 |         grp_fu_599_p0 = sext_ln1118_42_fu_2818_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:783:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_22_fu_2527_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  783 |         grp_fu_599_p0 = sext_ln1118_22_fu_2527_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:785:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_14_fu_2407_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  785 |         grp_fu_599_p0 = sext_ln1118_14_fu_2407_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:787:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2163_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  787 |         grp_fu_599_p0 = sext_ln1118_fu_2163_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:789:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  789 |         grp_fu_599_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:795:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe2f' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  795 |         grp_fu_599_p1 = 26'd67108399;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:797:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffdf9' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  797 |         grp_fu_599_p1 = 26'd67108345;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:799:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe50' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  799 |         grp_fu_599_p1 = 26'd67108432;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:801:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe44' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  801 |         grp_fu_599_p1 = 26'd67108420;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:803:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  803 |         grp_fu_599_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:809:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_55_fu_2983_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  809 |         grp_fu_600_p0 = sext_ln1118_55_fu_2983_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:811:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_45_fu_2833_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  811 |         grp_fu_600_p0 = sext_ln1118_45_fu_2833_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:813:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_28_fu_2592_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  813 |         grp_fu_600_p0 = sext_ln1118_28_fu_2592_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:815:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_18_fu_2428_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  815 |         grp_fu_600_p0 = sext_ln1118_18_fu_2428_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:817:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_2_fu_2175_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  817 |         grp_fu_600_p0 = sext_ln1118_2_fu_2175_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:819:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  819 |         grp_fu_600_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:825:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h133' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  825 |         grp_fu_600_p1 = 26'd307;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:827:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe63' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  827 |         grp_fu_600_p1 = 26'd67108451;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:829:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe3d' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  829 |         grp_fu_600_p1 = 26'd67108413;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:831:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h186' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  831 |         grp_fu_600_p1 = 26'd390;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:833:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe73' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  833 |         grp_fu_600_p1 = 26'd67108467;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:835:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  835 |         grp_fu_600_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:841:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_56_fu_2988_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  841 |         grp_fu_601_p0 = sext_ln1118_56_fu_2988_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:843:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_43_fu_2823_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  843 |         grp_fu_601_p0 = sext_ln1118_43_fu_2823_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:845:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_31_fu_2638_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  845 |         grp_fu_601_p0 = sext_ln1118_31_fu_2638_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:847:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_19_fu_2433_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  847 |         grp_fu_601_p0 = sext_ln1118_19_fu_2433_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:849:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_5_fu_2218_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  849 |         grp_fu_601_p0 = sext_ln1118_5_fu_2218_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:851:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  851 |         grp_fu_601_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:857:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe84' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  857 |         grp_fu_601_p1 = 26'd67108484;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:859:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe2b' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  859 |         grp_fu_601_p1 = 26'd67108395;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:861:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe70' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  861 |         grp_fu_601_p1 = 26'd67108464;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:863:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffead' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  863 |         grp_fu_601_p1 = 26'd67108525;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:865:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h169' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  865 |         grp_fu_601_p1 = 26'd361;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:867:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  867 |         grp_fu_601_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:873:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_54_fu_2977_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  873 |         grp_fu_602_p0 = sext_ln1118_54_fu_2977_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:875:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_49_fu_2843_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  875 |         grp_fu_602_p0 = sext_ln1118_49_fu_2843_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:877:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_25_fu_2576_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  877 |         grp_fu_602_p0 = sext_ln1118_25_fu_2576_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:879:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_15_fu_2412_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  879 |         grp_fu_602_p0 = sext_ln1118_15_fu_2412_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:881:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2163_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  881 |         grp_fu_602_p0 = sext_ln1118_fu_2163_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:883:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  883 |         grp_fu_602_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:889:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe11' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  889 |         grp_fu_602_p1 = 26'd67108369;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:891:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe75' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  891 |         grp_fu_602_p1 = 26'd67108469;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:893:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h188' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  893 |         grp_fu_602_p1 = 26'd392;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:895:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  895 |         grp_fu_602_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:901:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_59_reg_3228' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  901 |         grp_fu_603_p0 = sext_ln1118_59_reg_3228;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:903:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_54_fu_2977_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  903 |         grp_fu_603_p0 = sext_ln1118_54_fu_2977_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:905:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_40_fu_2807_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  905 |         grp_fu_603_p0 = sext_ln1118_40_fu_2807_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:907:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_33_fu_2649_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  907 |         grp_fu_603_p0 = sext_ln1118_33_fu_2649_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:909:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_21_fu_2445_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  909 |         grp_fu_603_p0 = sext_ln1118_21_fu_2445_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:911:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_10_fu_2279_p1' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  911 |         grp_fu_603_p0 = sext_ln1118_10_fu_2279_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:913:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  913 |         grp_fu_603_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:919:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe79' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  919 |         grp_fu_603_p1 = 26'd67108473;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:921:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe29' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  921 |         grp_fu_603_p1 = 26'd67108393;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:923:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe7d' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  923 |         grp_fu_603_p1 = 26'd67108477;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:925:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe71' generates 26 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  925 |         grp_fu_603_p1 = 26'd67108465;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:927:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  927 |         grp_fu_603_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:976:23: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                      : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
  976 |             ap_NS_fsm = 'bx;
      |                       ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1203:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1203 | assign mult_124_V_fu_2572_p1 = $signed(trunc_ln708_4_fu_2562_p4);
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1207:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1207 | assign mult_17_V_fu_2214_p1 = $signed(trunc_ln_fu_2204_p4);
      |                             ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1217:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1217 | assign sext_ln1118_10_fu_2279_p1 = $signed(data_12_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1219:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 25 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1219 | assign sext_ln1118_11_fu_2292_p1 = $signed(shl_ln1118_3_fu_2284_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1221:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 23 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1221 | assign sext_ln1118_12_fu_2304_p1 = $signed(shl_ln1118_4_fu_2296_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1223:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1223 | assign sext_ln1118_13_fu_2324_p1 = $signed(data_16_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1225:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1225 | assign sext_ln1118_14_fu_2407_p1 = $signed(ap_port_reg_data_19_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1227:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1227 | assign sext_ln1118_15_fu_2412_p1 = $signed(ap_port_reg_data_23_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1229:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1229 | assign sext_ln1118_16_fu_2417_p1 = $signed(ap_port_reg_data_28_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1231:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1231 | assign sext_ln1118_17_fu_2422_p1 = $signed(ap_port_reg_data_30_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1233:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1233 | assign sext_ln1118_18_fu_2428_p1 = $signed(ap_port_reg_data_31_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1235:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1235 | assign sext_ln1118_19_fu_2433_p1 = $signed(ap_port_reg_data_32_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1237:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1237 | assign sext_ln1118_1_fu_2169_p1 = $signed(data_1_V_read);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1239:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1239 | assign sext_ln1118_20_fu_2439_p1 = $signed(ap_port_reg_data_33_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1241:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1241 | assign sext_ln1118_21_fu_2445_p1 = $signed(ap_port_reg_data_37_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1245:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_22_fu_2527_p0' generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1245 | assign sext_ln1118_22_fu_2527_p1 = sext_ln1118_22_fu_2527_p0;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1247:34: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 24 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1247 | assign sext_ln1118_23_fu_2540_p1 = $signed(shl_ln1118_8_fu_2532_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1249:34: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1249 | assign sext_ln1118_24_fu_2552_p1 = $signed(shl_ln1118_9_fu_2544_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1251:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1251 | assign sext_ln1118_25_fu_2576_p1 = $signed(ap_port_reg_data_42_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1253:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1253 | assign sext_ln1118_26_fu_2581_p1 = $signed(ap_port_reg_data_44_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1255:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1255 | assign sext_ln1118_27_fu_2586_p1 = $signed(ap_port_reg_data_45_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1257:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1257 | assign sext_ln1118_28_fu_2592_p1 = $signed(ap_port_reg_data_46_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1259:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 25 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1259 | assign sext_ln1118_29_fu_2606_p1 = $signed(shl_ln1118_s_fu_2598_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1261:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1261 | assign sext_ln1118_2_fu_2175_p1 = $signed(data_2_V_read);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1263:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 23 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1263 | assign sext_ln1118_30_fu_2618_p1 = $signed(shl_ln1118_5_fu_2610_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1265:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1265 | assign sext_ln1118_31_fu_2638_p1 = $signed(ap_port_reg_data_50_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1267:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1267 | assign sext_ln1118_32_fu_2644_p1 = $signed(ap_port_reg_data_52_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1269:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1269 | assign sext_ln1118_33_fu_2649_p1 = $signed(ap_port_reg_data_55_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1271:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1271 | assign sext_ln1118_34_fu_2654_p1 = $signed(ap_port_reg_data_57_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1273:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1273 | assign sext_ln1118_35_fu_2792_p1 = $signed(ap_port_reg_data_63_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1275:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1275 | assign sext_ln1118_36_fu_2797_p1 = $signed(ap_port_reg_data_64_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1277:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1277 | assign sext_ln1118_37_fu_2802_p1 = $signed(ap_port_reg_data_65_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1279:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 25 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1279 | assign sext_ln1118_38_fu_2667_p1 = $signed(shl_ln1118_6_fu_2659_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1281:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1281 | assign sext_ln1118_39_fu_2685_p1 = $signed(shl_ln1118_7_fu_2677_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1283:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1283 | assign sext_ln1118_3_fu_2181_p1 = $signed(data_3_V_read);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1285:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1285 | assign sext_ln1118_40_fu_2807_p1 = $signed(ap_port_reg_data_72_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1287:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1287 | assign sext_ln1118_41_fu_2813_p1 = $signed(ap_port_reg_data_76_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1289:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1289 | assign sext_ln1118_42_fu_2818_p1 = $signed(ap_port_reg_data_88_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1291:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1291 | assign sext_ln1118_43_fu_2823_p1 = $signed(ap_port_reg_data_89_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1293:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1293 | assign sext_ln1118_44_fu_2828_p1 = $signed(ap_port_reg_data_90_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1295:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1295 | assign sext_ln1118_45_fu_2833_p1 = $signed(ap_port_reg_data_91_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1299:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_46_fu_2838_p0' generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1299 | assign sext_ln1118_46_fu_2838_p1 = sext_ln1118_46_fu_2838_p0;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1301:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 25 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1301 | assign sext_ln1118_47_fu_2926_p1 = $signed(shl_ln1118_10_fu_2919_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1303:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1303 | assign sext_ln1118_48_fu_2937_p1 = $signed(shl_ln1118_11_fu_2930_p3);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1305:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1305 | assign sext_ln1118_49_fu_2843_p1 = $signed(ap_port_reg_data_99_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1307:33: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's SIGNED generates 24 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1307 | assign sext_ln1118_4_fu_2194_p1 = $signed(shl_ln_fu_2186_p3);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1309:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1309 | assign sext_ln1118_50_fu_2957_p1 = $signed(ap_port_reg_data_102_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1311:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1311 | assign sext_ln1118_51_fu_2962_p1 = $signed(ap_port_reg_data_103_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1313:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1313 | assign sext_ln1118_52_fu_2967_p1 = $signed(ap_port_reg_data_104_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1315:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1315 | assign sext_ln1118_53_fu_2972_p1 = $signed(ap_port_reg_data_105_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1317:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1317 | assign sext_ln1118_54_fu_2977_p1 = $signed(ap_port_reg_data_110_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1319:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1319 | assign sext_ln1118_55_fu_2983_p1 = $signed(ap_port_reg_data_114_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1321:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1321 | assign sext_ln1118_56_fu_2988_p1 = $signed(ap_port_reg_data_116_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1323:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1323 | assign sext_ln1118_57_fu_2994_p1 = $signed(ap_port_reg_data_118_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1325:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1325 | assign sext_ln1118_58_fu_2999_p1 = $signed(ap_port_reg_data_123_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1327:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1327 | assign sext_ln1118_59_fu_3004_p1 = $signed(ap_port_reg_data_125_V_read);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1329:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1329 | assign sext_ln1118_5_fu_2218_p1 = $signed(data_7_V_read);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1333:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_6_fu_2223_p0' generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1333 | assign sext_ln1118_6_fu_2223_p1 = sext_ln1118_6_fu_2223_p0;
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1335:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 25 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1335 | assign sext_ln1118_7_fu_2236_p1 = $signed(shl_ln1118_1_fu_2228_p3);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1337:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1337 | assign sext_ln1118_8_fu_2254_p1 = $signed(shl_ln1118_2_fu_2246_p3);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1339:33: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1339 | assign sext_ln1118_9_fu_2274_p1 = $signed(data_10_V_read);
      |                                 ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1341:31: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                        : ... note: In instance 'myproject.grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77'
 1341 | assign sext_ln1118_fu_2163_p1 = $signed(data_0_V_read);
      |                               ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:373:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  373 | #0 ap_CS_fsm = 5'd1;
      | ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:517:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1b2' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  517 |         grp_fu_290_p0 = 26'd434;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:519:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe75' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  519 |         grp_fu_290_p0 = 26'd67108469;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:521:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h16c' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  521 |         grp_fu_290_p0 = 26'd364;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:523:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffed2' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  523 |         grp_fu_290_p0 = 26'd67108562;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:525:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffec9' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  525 |         grp_fu_290_p0 = 26'd67108553;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:527:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  527 |         grp_fu_290_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:533:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  533 |         grp_fu_290_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:535:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_reg_3806' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  535 |         grp_fu_290_p1 = sext_ln1118_63_reg_3806;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:537:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  537 |         grp_fu_290_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:539:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  539 |         grp_fu_290_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:541:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_fu_2820_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  541 |         grp_fu_290_p1 = sext_ln1118_62_fu_2820_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:543:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  543 |         grp_fu_290_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:549:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h160' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  549 |         grp_fu_291_p0 = 26'd352;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:551:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1af' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  551 |         grp_fu_291_p0 = 26'd431;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:553:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffeef' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  553 |         grp_fu_291_p0 = 26'd67108591;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:555:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '25'h96' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  555 |         grp_fu_291_p0 = 25'd150;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:557:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  557 |         grp_fu_291_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:563:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  563 |         grp_fu_291_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:565:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  565 |         grp_fu_291_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:567:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  567 |         grp_fu_291_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:569:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_60_fu_2795_p1' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  569 |         grp_fu_291_p1 = sext_ln1118_60_fu_2795_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:571:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  571 |         grp_fu_291_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:577:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffeaa' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  577 |         grp_fu_292_p0 = 26'd67108522;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:579:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe8f' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  579 |         grp_fu_292_p0 = 26'd67108495;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:581:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '25'hec' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  581 |         grp_fu_292_p0 = 25'd236;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:583:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h118' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  583 |         grp_fu_292_p0 = 26'd280;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:585:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  585 |         grp_fu_292_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:591:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  591 |         grp_fu_292_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:593:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  593 |         grp_fu_292_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:595:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_61_fu_2847_p1' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  595 |         grp_fu_292_p1 = sext_ln1118_61_fu_2847_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:597:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  597 |         grp_fu_292_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:599:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  599 |         grp_fu_292_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:605:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe30' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  605 |         grp_fu_293_p0 = 26'd67108400;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:607:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h182' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  607 |         grp_fu_293_p0 = 26'd386;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:609:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffee1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  609 |         grp_fu_293_p0 = 26'd67108577;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:611:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffea0' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  611 |         grp_fu_293_p0 = 26'd67108512;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:613:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  613 |         grp_fu_293_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:619:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  619 |         grp_fu_293_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:621:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  621 |         grp_fu_293_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:623:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  623 |         grp_fu_293_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:625:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  625 |         grp_fu_293_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:627:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  627 |         grp_fu_293_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:633:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h186' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  633 |         grp_fu_294_p0 = 26'd390;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:635:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h1ba' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  635 |         grp_fu_294_p0 = 26'd442;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:637:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '26'h12b' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  637 |         grp_fu_294_p0 = 26'd299;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:639:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  639 |         grp_fu_294_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:645:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  645 |         grp_fu_294_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:647:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  647 |         grp_fu_294_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:649:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  649 |         grp_fu_294_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:651:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  651 |         grp_fu_294_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:653:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  653 |         grp_fu_294_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:659:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h19e' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  659 |         grp_fu_295_p0 = 26'd414;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:661:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffee7' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  661 |         grp_fu_295_p0 = 26'd67108583;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:663:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffeea' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  663 |         grp_fu_295_p0 = 26'd67108586;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:665:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe8d' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  665 |         grp_fu_295_p0 = 26'd67108493;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:667:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  667 |         grp_fu_295_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:673:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  673 |         grp_fu_295_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:675:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  675 |         grp_fu_295_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:677:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  677 |         grp_fu_295_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:679:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  679 |         grp_fu_295_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:681:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  681 |         grp_fu_295_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:687:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffeda' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  687 |         grp_fu_296_p0 = 26'd67108570;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:689:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe7e' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  689 |         grp_fu_296_p0 = 26'd67108478;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:691:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h156' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  691 |         grp_fu_296_p0 = 26'd342;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:693:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffec8' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  693 |         grp_fu_296_p0 = 26'd67108552;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:695:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe7b' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  695 |         grp_fu_296_p0 = 26'd67108475;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:697:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  697 |         grp_fu_296_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:703:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  703 |         grp_fu_296_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:705:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  705 |         grp_fu_296_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:707:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  707 |         grp_fu_296_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:709:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  709 |         grp_fu_296_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:711:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  711 |         grp_fu_296_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:713:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  713 |         grp_fu_296_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:719:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe90' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  719 |         grp_fu_297_p0 = 26'd67108496;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:721:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h15d' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  721 |         grp_fu_297_p0 = 26'd349;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:723:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe4a' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  723 |         grp_fu_297_p0 = 26'd67108426;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:725:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h111' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  725 |         grp_fu_297_p0 = 26'd273;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:727:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h185' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  727 |         grp_fu_297_p0 = 26'd389;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:729:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  729 |         grp_fu_297_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:735:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  735 |         grp_fu_297_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:737:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  737 |         grp_fu_297_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:739:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  739 |         grp_fu_297_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:741:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  741 |         grp_fu_297_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:743:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  743 |         grp_fu_297_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:745:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  745 |         grp_fu_297_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:751:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '25'h1ffff59' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  751 |         grp_fu_298_p0 = 25'd33554265;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:753:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffee3' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  753 |         grp_fu_298_p0 = 26'd67108579;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:755:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h164' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  755 |         grp_fu_298_p0 = 26'd356;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:757:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe8c' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  757 |         grp_fu_298_p0 = 26'd67108492;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:759:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  759 |         grp_fu_298_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:765:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_64_fu_2980_p1' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  765 |         grp_fu_298_p1 = sext_ln1118_64_fu_2980_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:767:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  767 |         grp_fu_298_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:769:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  769 |         grp_fu_298_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:771:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  771 |         grp_fu_298_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:773:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  773 |         grp_fu_298_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:779:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1ac' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  779 |         grp_fu_299_p0 = 26'd428;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:781:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe5c' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  781 |         grp_fu_299_p0 = 26'd67108444;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:783:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe59' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  783 |         grp_fu_299_p0 = 26'd67108441;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:785:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe98' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  785 |         grp_fu_299_p0 = 26'd67108504;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:787:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h15e' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  787 |         grp_fu_299_p0 = 26'd350;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:789:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  789 |         grp_fu_299_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:795:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  795 |         grp_fu_299_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:797:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_reg_3806' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  797 |         grp_fu_299_p1 = sext_ln1118_63_reg_3806;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:799:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  799 |         grp_fu_299_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:801:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  801 |         grp_fu_299_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:803:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  803 |         grp_fu_299_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:805:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  805 |         grp_fu_299_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:811:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h17a' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  811 |         grp_fu_300_p0 = 26'd378;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:813:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '25'h1ffff6a' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  813 |         grp_fu_300_p0 = 25'd33554282;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:815:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1bc' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  815 |         grp_fu_300_p0 = 26'd444;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:817:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffeb8' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  817 |         grp_fu_300_p0 = 26'd67108536;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:819:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h15b' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  819 |         grp_fu_300_p0 = 26'd347;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:821:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  821 |         grp_fu_300_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:827:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  827 |         grp_fu_300_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:829:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_64_fu_2980_p1' generates 25 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  829 |         grp_fu_300_p1 = sext_ln1118_64_fu_2980_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:831:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  831 |         grp_fu_300_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:833:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  833 |         grp_fu_300_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:835:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  835 |         grp_fu_300_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:837:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  837 |         grp_fu_300_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:843:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h14f' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  843 |         grp_fu_301_p0 = 26'd335;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:845:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h19b' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  845 |         grp_fu_301_p0 = 26'd411;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:847:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h117' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  847 |         grp_fu_301_p0 = 26'd279;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:849:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffeb0' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  849 |         grp_fu_301_p0 = 26'd67108528;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:851:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  851 |         grp_fu_301_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:857:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  857 |         grp_fu_301_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:859:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  859 |         grp_fu_301_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:861:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  861 |         grp_fu_301_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:863:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  863 |         grp_fu_301_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:865:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  865 |         grp_fu_301_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:867:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  867 |         grp_fu_301_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:873:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h198' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  873 |         grp_fu_302_p0 = 26'd408;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:875:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe64' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  875 |         grp_fu_302_p0 = 26'd67108452;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:877:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe9a' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  877 |         grp_fu_302_p0 = 26'd67108506;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:879:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffebb' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  879 |         grp_fu_302_p0 = 26'd67108539;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:881:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h125' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  881 |         grp_fu_302_p0 = 26'd293;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:883:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  883 |         grp_fu_302_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:889:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  889 |         grp_fu_302_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:891:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  891 |         grp_fu_302_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:893:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  893 |         grp_fu_302_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:895:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  895 |         grp_fu_302_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:897:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  897 |         grp_fu_302_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:899:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  899 |         grp_fu_302_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:905:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe73' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  905 |         grp_fu_303_p0 = 26'd67108467;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:907:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1b1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  907 |         grp_fu_303_p0 = 26'd433;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:909:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe65' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  909 |         grp_fu_303_p0 = 26'd67108453;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:911:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h158' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  911 |         grp_fu_303_p0 = 26'd344;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:913:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  913 |         grp_fu_303_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:919:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  919 |         grp_fu_303_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:921:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  921 |         grp_fu_303_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:923:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  923 |         grp_fu_303_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:925:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_fu_2820_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  925 |         grp_fu_303_p1 = sext_ln1118_62_fu_2820_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:927:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  927 |         grp_fu_303_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:933:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h1ae' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  933 |         grp_fu_304_p0 = 26'd430;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:935:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h197' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  935 |         grp_fu_304_p0 = 26'd407;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:937:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe62' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  937 |         grp_fu_304_p0 = 26'd67108450;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:939:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffef7' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  939 |         grp_fu_304_p0 = 26'd67108599;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:941:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h114' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  941 |         grp_fu_304_p0 = 26'd276;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:943:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  943 |         grp_fu_304_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:949:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  949 |         grp_fu_304_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:951:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_reg_3806' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  951 |         grp_fu_304_p1 = sext_ln1118_63_reg_3806;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:953:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  953 |         grp_fu_304_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:955:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  955 |         grp_fu_304_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:957:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_fu_2820_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  957 |         grp_fu_304_p1 = sext_ln1118_62_fu_2820_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:959:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  959 |         grp_fu_304_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:965:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe77' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  965 |         grp_fu_305_p0 = 26'd67108471;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:967:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h3fffe78' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  967 |         grp_fu_305_p0 = 26'd67108472;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:969:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h165' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  969 |         grp_fu_305_p0 = 26'd357;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:971:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h133' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  971 |         grp_fu_305_p0 = 26'd307;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:973:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '26'h158' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  973 |         grp_fu_305_p0 = 26'd344;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:975:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  975 |         grp_fu_305_p0 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:981:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_reg_3863' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  981 |         grp_fu_305_p1 = sext_ln1118_65_reg_3863;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:983:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_65_fu_2985_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  983 |         grp_fu_305_p1 = sext_ln1118_65_fu_2985_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:985:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_63_fu_2916_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  985 |         grp_fu_305_p1 = sext_ln1118_63_fu_2916_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:987:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_62_reg_3701' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  987 |         grp_fu_305_p1 = sext_ln1118_62_reg_3701;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:989:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1118_fu_2779_p1' generates 26 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  989 |         grp_fu_305_p1 = sext_ln1118_fu_2779_p1;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:991:23: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                             : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
  991 |         grp_fu_305_p1 = 'bx;
      |                       ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1033:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                                                                                              : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1033 |             ap_NS_fsm = 'bx;
      |                       ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1368:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1368 | assign mult_192_V_fu_2913_p1 = $signed(trunc_ln708_s_reg_3751);
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1370:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1370 | assign mult_400_V_fu_3009_p1 = $signed(trunc_ln708_7_fu_2999_p4);
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1372:30: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1372 | assign mult_428_V_fu_3127_p1 = $signed(trunc_ln708_8_reg_3896);
      |                              ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1374:28: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1374 | assign mult_5_V_fu_2977_p1 = $signed(trunc_ln_reg_3656);
      |                            ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1376:34: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln203_fu_2775_p1' generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1376 | assign sext_ln1118_60_fu_2795_p1 = trunc_ln203_fu_2775_p1;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1378:34: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_1_reg_3696' generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1378 | assign sext_ln1118_61_fu_2847_p1 = tmp_1_reg_3696;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1380:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_1_fu_2810_p4' generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1380 | assign sext_ln1118_62_fu_2820_p1 = tmp_1_fu_2810_p4;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1382:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1382 | assign sext_ln1118_63_fu_2916_p1 = $signed(tmp_2_reg_3730);
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1384:34: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_3_reg_3735' generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1384 | assign sext_ln1118_64_fu_2980_p1 = tmp_3_reg_3735;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1386:34: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_3_reg_3735' generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1386 | assign sext_ln1118_65_fu_2985_p1 = tmp_3_reg_3735;
      |                                  ^
%Warning-WIDTHEXPAND: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1388:31: Operator ASSIGNW expects 26 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln203_fu_2775_p1' generates 16 bits.
                                                                                                                                                                                                                               : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1388 | assign sext_ln1118_fu_2779_p1 = trunc_ln203_fu_2775_p1;
      |                               ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1394:33: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_300_p2' generates 26 bits.
                                                                                                                                                                                                                              : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1394 | assign trunc_ln708_7_fu_2999_p1 = grp_fu_300_p2;
      |                                 ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1398:33: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_298_p2' generates 26 bits.
                                                                                                                                                                                                                              : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1398 | assign trunc_ln708_8_fu_3013_p1 = grp_fu_298_p2;
      |                                 ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1400:33: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_292_p2' generates 26 bits.
                                                                                                                                                                                                                              : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1400 | assign trunc_ln708_s_fu_2851_p1 = grp_fu_292_p2;
      |                                 ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1402:28: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_291_p2' generates 26 bits.
                                                                                                                                                                                                                              : ... note: In instance 'myproject.grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71'
 1402 | assign trunc_ln_fu_2800_p1 = grp_fu_291_p2;
      |                            ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:342:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  342 | #0 ap_CS_fsm = 6'd1;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:343:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  343 | #0 ap_enable_reg_pp0_iter1 = 1'b0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:344:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  344 | #0 ap_enable_reg_pp0_iter2 = 1'b0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:345:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  345 | #0 dense_input_V_preg = 64'd0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:346:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  346 | #0 dense_input_V_ap_vld_preg = 1'b0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:347:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  347 | #0 ap_enable_reg_pp0_iter0_reg = 1'b0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:348:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  348 | #0 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg = 1'b0;
      | ^
%Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:349:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  349 | #0 grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg = 1'b0;
      | ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:936:23: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                     : ... note: In instance 'myproject'
  936 |             ap_NS_fsm = 'bx;
      |                       ^
%Error: Exiting due to 13 error(s)
