Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 38dc8ac4b86c4c189f59d4a502f0b2c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot masterSlave_tb_behav xil_defaultlib.masterSlave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'limitP' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterSlave.sv:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'limitP' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/slaveReg.sv:9]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'limitP' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterSlave.sv:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'limitP' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterReg.sv:9]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in2' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterSlave.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.t20ms
Compiling module xil_defaultlib.counterUp
Compiling module xil_defaultlib.slaveReg
Compiling module xil_defaultlib.masterReg
Compiling module xil_defaultlib.Seven_Seg
Compiling module xil_defaultlib.masterSlave
Compiling module xil_defaultlib.masterSlave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot masterSlave_tb_behav
