<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> A deep dive into microcontroller architectures | Sanath Thilakarathna </title> <meta name="author" content="Sanath Thilakarathna"> <meta name="description" content="A detailed introduction to microcontroller architectures, including their role, types, and key differences between Von Neumann and Harvard architectures and many more including fetch, decode, execute cycle."> <meta name="keywords" content="jekyll, jekyll-theme, academic-website, portfolio-website"> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap-table@1.22.4/dist/bootstrap-table.min.css" integrity="sha256-uRX+PiRTR4ysKFRCykT8HLuRCub26LgXJZym3Yeom1c=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%F0%9F%95%B8%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://sanath-thilakarathna.github.io/blog/2025/MicrocontrollerArchi-post-01/"> <script src="/assets/js/theme.js?a81d82887dd692e91686b43de4542f18"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> <span class="font-weight-bold">Sanath</span> Thilakarathna </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">About </a> </li> <li class="nav-item active"> <a class="nav-link" href="/blog/">Blog </a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects </a> </li> <li class="nav-item "> <a class="nav-link" href="/teaching/">Teaching </a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">CV </a> </li> <li class="nav-item"> <button id="search-toggle" title="Search" onclick="openSearchModal()"> <span class="nav-link"><i class="ti ti-search"></i></span> </button> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="ti ti-sun-moon" id="light-toggle-system"></i> <i class="ti ti-moon-filled" id="light-toggle-dark"></i> <i class="ti ti-sun-filled" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="post"> <header class="post-header"> <h1 class="post-title">A deep dive into microcontroller architectures</h1> <p class="post-meta"> Created on February 14, 2025 </p> <p class="post-tags"> <a href="/blog/2025"> <i class="fa-solid fa-calendar fa-sm"></i> 2025 </a>   ·   <a href="/blog/category/programming"> <i class="fa-solid fa-tag fa-sm"></i> Programming</a> </p> </header> <article class="post-content"> <div id="markdown-content"> <p>Previously, we were discussing <strong>ATmega328P programming</strong>, diving into concepts like GPIO control, timers, and communication interfaces. However, before proceeding further into programming and advanced microcontroller operations, it is crucial to have a <strong>solid understanding of microcontroller architecture</strong>.</p> <p>Microcontrollers are the backbone of modern embedded systems, powering a vast range of applications, from smart home devices to industrial automation. Understanding microcontroller architectures is essential for designing efficient and optimized embedded systems.</p> <hr> <h2 id="1-what-is-a-microcontroller"><strong>1. What is a Microcontroller?</strong></h2> <p>A <strong>microcontroller (MCU)</strong> is a compact integrated circuit (IC) that contains a processor (CPU), memory (RAM, ROM, and Flash), and input/output peripherals on a single chip. Unlike general-purpose processors, microcontrollers are designed for specific control applications in embedded systems.</p> <h3 id="11-role-of-microcontrollers-in-embedded-systems"><strong>1.1 Role of Microcontrollers in Embedded Systems</strong></h3> <p>Microcontrollers serve as the central control unit in a variety of embedded applications, including:</p> <ul> <li> <strong>Consumer Electronics</strong> – Smart TVs, home automation, wearables.</li> <li> <strong>Automotive Systems</strong> – Engine control units (ECUs), ABS systems.</li> <li> <strong>Industrial Automation</strong> – Programmable logic controllers (PLCs), robotics.</li> <li> <strong>Medical Devices</strong> – Pacemakers, glucose monitors.</li> </ul> <h3 id="12-key-features-of-microcontrollers"><strong>1.2 Key Features of Microcontrollers</strong></h3> <ul> <li> <strong>Integrated CPU, Memory, and I/O Peripherals</strong> – Compact design for embedded applications.</li> <li> <strong>Power Efficiency</strong> – Low-power operation suitable for battery-powered systems.</li> <li> <strong>Real-Time Processing</strong> – Handles time-sensitive control tasks efficiently.</li> </ul> <hr> <h2 id="2-microcontroller-vs-microprocessor"><strong>2. Microcontroller vs. Microprocessor</strong></h2> <p>Microcontrollers and microprocessors serve different purposes, with distinct architectural differences.</p> <table> <thead> <tr> <th>Feature</th> <th>Microcontroller</th> <th>Microprocessor</th> </tr> </thead> <tbody> <tr> <td><strong>Primary Use</strong></td> <td>Embedded control applications</td> <td>General-purpose computing</td> </tr> <tr> <td><strong>Components</strong></td> <td>CPU, RAM, ROM, I/O, timers</td> <td>CPU only, requires external memory &amp; peripherals</td> </tr> <tr> <td><strong>Power Consumption</strong></td> <td>Low</td> <td>High</td> </tr> <tr> <td><strong>Processing Speed</strong></td> <td>Lower (few MHz to GHz)</td> <td>Higher (GHz range)</td> </tr> <tr> <td><strong>Examples</strong></td> <td>ATmega328P, STM32, PIC16F877A</td> <td>Intel Core i7, AMD Ryzen</td> </tr> </tbody> </table> <hr> <h2 id="3-microcontroller-architectures-von-neumann-vs-harvard"><strong>3. Microcontroller Architectures: Von Neumann vs. Harvard</strong></h2> <p>Microcontrollers follow two primary architectural designs: <strong>Von Neumann</strong> and <strong>Harvard</strong>. Understanding these architectures helps in selecting the right microcontroller for a given application.</p> <table> <thead> <tr> <th>Feature</th> <th>Von Neumann Architecture</th> <th>Harvard Architecture</th> </tr> </thead> <tbody> <tr> <td><strong>Memory Structure</strong></td> <td>Shared memory for program and data</td> <td>Separate memory for program and data</td> </tr> <tr> <td><strong>Bus System</strong></td> <td>Single bus for instruction and data</td> <td>Separate buses for instruction and data</td> </tr> <tr> <td><strong>Execution Speed</strong></td> <td>Slower due to memory bottleneck</td> <td>Faster due to parallel access</td> </tr> <tr> <td><strong>Complexity</strong></td> <td>Simpler design</td> <td>More complex hardware design</td> </tr> <tr> <td><strong>Power Consumption</strong></td> <td>Generally lower</td> <td>Higher due to dual memory structure</td> </tr> <tr> <td><strong>Real-Time Processing</strong></td> <td>Less efficient for real-time applications</td> <td>More efficient for real-time processing</td> </tr> <tr> <td><strong>Examples</strong></td> <td>Early x86 processors, some ARM Cortex-M</td> <td>AVR (ATmega328P), ARM Cortex-M, DSP processors</td> </tr> </tbody> </table> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/img/Microcontrollers-VonNeumann-Architecture-480.webp 480w,/assets/img/Microcontrollers-VonNeumann-Architecture-800.webp 800w,/assets/img/Microcontrollers-VonNeumann-Architecture-1400.webp 1400w," type="image/webp" sizes="95vw"></source> <img src="/assets/img/Microcontrollers-VonNeumann-Architecture.png" class="img-fluid rounded z-depth-1" width="100%" height="auto" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/img/Microcontrollers-Harward-Architecture-480.webp 480w,/assets/img/Microcontrollers-Harward-Architecture-800.webp 800w,/assets/img/Microcontrollers-Harward-Architecture-1400.webp 1400w," type="image/webp" sizes="95vw"></source> <img src="/assets/img/Microcontrollers-Harward-Architecture.png" class="img-fluid rounded z-depth-1" width="100%" height="auto" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> Von Neumann Architecture and Harvard Architecture. </div> <h3 id="31-von-neumann-architecture"><strong>3.1 Von Neumann Architecture</strong></h3> <p>The <strong>Von Neumann architecture</strong>, named after <strong>John von Neumann</strong>, features a <strong>single shared memory</strong> for both program instructions and data. This means that both instructions and data use the same bus, leading to a potential <strong>bottleneck</strong> in data transfer speed.</p> <h3 id="32-harvard-architecture"><strong>3.2 Harvard Architecture</strong></h3> <p>The <strong>Harvard architecture</strong> features <strong>separate memory and buses</strong> for program instructions and data, allowing simultaneous instruction fetching and data access.</p> <h3 id="33-modified-harvard-architecture"><strong>3.3 Modified Harvard Architecture</strong></h3> <p>To balance flexibility and performance, modern microcontrollers often use a <strong>Modified Harvard Architecture</strong>, which allows selective data transfer between instruction and data memory.</p> <p><strong>Examples:</strong> ARM Cortex-M microcontrollers, which can access data memory in a Von Neumann-like manner while keeping separate program and instruction memory for efficiency.</p> <hr> <h2 id="4-key-components-of-a-microcontroller-cpu"><strong>4. Key Components of a Microcontroller CPU</strong></h2> <p>A microcontroller CPU consists of several interconnected units that work together to process instructions. I got this bog standerd architecture from one of the lectures of <a href="https://www.robots.ox.ac.uk/~dwm/Courses/2CO_2014/" rel="external nofollow noopener" target="_blank">microcontroller architecture lectures from University of Oxford</a>.</p> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/img/bogStanderdArchi-480.webp 480w,/assets/img/bogStanderdArchi-800.webp 800w,/assets/img/bogStanderdArchi-1400.webp 1400w," type="image/webp" sizes="95vw"></source> <img src="/assets/img/bogStanderdArchi.png" class="img-fluid rounded z-depth-1" width="100%" height="auto" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> Bog Architecture form university of Oxford. </div> <h3 id="41-arithmetic-logic-unit-alu"><strong>4.1 Arithmetic Logic Unit (ALU)</strong></h3> <p>The <strong>ALU (Arithmetic Logic Unit)</strong> is responsible for executing arithmetic and logical operations. It performs operations such as:</p> <ul> <li> <strong>Arithmetic Operations</strong>: Addition, subtraction, multiplication, division.</li> <li> <strong>Logical Operations</strong>: AND, OR, XOR, NOT.</li> <li> <strong>Comparison Operations</strong>: Greater than, less than, equal to.</li> <li> <strong>Bitwise Operations</strong>: Bit shifting, bit masking, and rotation.</li> </ul> <p>The ALU works in conjunction with <strong>registers</strong> and <strong>status flags</strong> to manage computational results. The <strong>Status Register (SR)</strong> holds flags such as:</p> <ul> <li> <strong>Zero Flag (Z)</strong> – Set if the result of an operation is zero.</li> <li> <strong>Carry Flag (C)</strong> – Set if an arithmetic operation results in a carry.</li> <li> <strong>Overflow Flag (V)</strong> – Set if an arithmetic operation exceeds bit limits.</li> <li> <strong>Negative Flag (N)</strong> – Set if the result of an operation is negative.</li> </ul> <h3 id="42-control-unit-cu"><strong>4.2 Control Unit (CU)</strong></h3> <p>The <strong>Control Unit (CU)</strong> manages the flow of instructions within the CPU. It:</p> <ul> <li> <strong>Fetches instructions</strong> from memory.</li> <li> <strong>Decodes instructions</strong> to determine the operation.</li> <li> <strong>Executes the instruction</strong> by coordinating data flow between ALU, registers, and memory.</li> <li> <strong>Handles interrupts</strong> to manage real-time execution.</li> </ul> <p>The CU operates using a sequence of control signals that regulate register transfers and ALU operations. It consists of:</p> <ul> <li> <strong>Instruction Decoder</strong> – Interprets opcode and determines operation.</li> <li> <strong>Timing and Control Logic</strong> – Synchronizes execution with the clock.</li> <li> <strong>Microprogram Unit</strong> – Generates control signals for complex instructions.</li> </ul> <h3 id="43-registers"><strong>4.3 Registers</strong></h3> <p>Registers are <strong>small, fast memory locations</strong> inside the CPU used for temporary data storage. Some important registers include:</p> <ul> <li> <strong>Program Counter (PC)</strong> – Stores the address of the next instruction to be executed.</li> <li> <strong>Instruction Register (IR)</strong> – Holds the current instruction being executed.</li> <li> <strong>Accumulator (AC)</strong> – A primary register for arithmetic/logical operations.</li> <li> <strong>Memory Address Register (MAR)</strong> – Holds the address of the memory location being accessed.</li> <li> <strong>Memory Buffer Register (MBR)</strong> – Temporarily stores data fetched from memory.</li> <li> <strong>Stack Pointer (SP)</strong> – Points to the top of the stack for function calls and interrupts.</li> <li> <strong>Status Register (SR)</strong> – Holds condition flags (Zero Flag, Carry Flag, Overflow Flag, etc.).</li> <li> <strong>General-Purpose Registers</strong> – Used for temporary storage of data.</li> </ul> <hr> <h2 id="5-the-fetch-decode-execute-cycle"><strong>5. The Fetch-Decode-Execute Cycle</strong></h2> <p>The <strong>Fetch-Decode-Execute Cycle</strong> describes how a microcontroller processes instructions step by step.</p> <h3 id="51-fetch-phase"><strong>5.1 Fetch Phase</strong></h3> <ul> <li>The <strong>Program Counter (PC)</strong> contains the memory address of the next instruction.</li> <li>The <strong>Memory Address Register (MAR)</strong> loads this address.</li> <li>The instruction is fetched from memory into the <strong>Memory Buffer Register (MBR)</strong>.</li> <li>The instruction is moved from MBR to <strong>Instruction Register (IR)</strong>.</li> </ul> <h3 id="52-decode-phase"><strong>5.2 Decode Phase</strong></h3> <ul> <li>The <strong>Control Unit (CU)</strong> deciphers the <strong>opcode</strong> (operation code) inside the <strong>Instruction Register (IR)</strong>.</li> <li>The CU determines what action needs to be performed (arithmetic, logic, memory operation, or control flow change).</li> </ul> <h3 id="53-execute-phase"><strong>5.3 Execute Phase</strong></h3> <ul> <li>The <strong>ALU performs</strong> the required operation (e.g., addition, bitwise operation, data movement).</li> <li>The result is stored in the <strong>Accumulator (AC) or another register</strong>.</li> <li>Status flags in the <strong>Status Register (SR)</strong> are updated based on the outcome.</li> </ul> <p>Once execution is complete, the <strong>Program Counter (PC) increments</strong> to fetch the next instruction, and the cycle repeats.</p> <hr> <h2 id="6-example-fetch-decode-execute-cycle-in-action"><strong>6. Example: Fetch-Decode-Execute Cycle in Action</strong></h2> <p>Let’s take an example using simple assembly instructions for an <strong>8-bit microcontroller</strong>.</p> <h3 id="example-instruction-sequence"><strong>Example Instruction Sequence:</strong></h3> <pre><code class="language-assembly">LDA 0x10   ; Load value from memory address 0x10 into Accumulator
ADD 0x11   ; Add value from memory address 0x11 to Accumulator
STA 0x12   ; Store the result in memory address 0x12
</code></pre> <h3 id="step-by-step-execution"><strong>Step-by-Step Execution:</strong></h3> <ol> <li> <strong>Fetch LDA 0x10</strong> <ul> <li>PC → MAR → Memory fetches instruction <code class="language-plaintext highlighter-rouge">LDA 0x10</code>.</li> <li>MBR → IR, PC increments.</li> </ul> </li> <li> <strong>Decode LDA</strong> <ul> <li>CU recognizes opcode <code class="language-plaintext highlighter-rouge">LDA</code>, identifies operand <code class="language-plaintext highlighter-rouge">0x10</code>.</li> </ul> </li> <li> <strong>Execute LDA</strong> <ul> <li>Memory at <code class="language-plaintext highlighter-rouge">0x10</code> → AC.</li> </ul> </li> <li> <strong>Fetch ADD 0x11</strong> <ul> <li>PC → MAR → Memory fetches instruction <code class="language-plaintext highlighter-rouge">ADD 0x11</code>.</li> <li>MBR → IR, PC increments.</li> </ul> </li> <li> <strong>Decode ADD</strong> <ul> <li>CU recognizes <code class="language-plaintext highlighter-rouge">ADD</code>, identifies operand <code class="language-plaintext highlighter-rouge">0x11</code>.</li> </ul> </li> <li> <strong>Execute ADD</strong> <ul> <li>AC + Memory at <code class="language-plaintext highlighter-rouge">0x11</code> → AC (ALU operation).</li> </ul> </li> <li> <strong>Fetch STA 0x12</strong> <ul> <li>PC → MAR → Memory fetches instruction <code class="language-plaintext highlighter-rouge">STA 0x12</code>.</li> <li>MBR → IR, PC increments.</li> </ul> </li> <li> <strong>Decode STA</strong> <ul> <li>CU recognizes <code class="language-plaintext highlighter-rouge">STA</code>, identifies operand <code class="language-plaintext highlighter-rouge">0x12</code>.</li> </ul> </li> <li> <strong>Execute STA</strong> <ul> <li>AC → Memory at <code class="language-plaintext highlighter-rouge">0x12</code>.</li> </ul> </li> </ol> <p>After execution, the result is stored in memory at <code class="language-plaintext highlighter-rouge">0x12</code>, and the CPU continues processing the next instruction.</p> <p>In this post, we explored microcontroller architectures, covering Von Neumann and Harvard designs, followed by a deep dive into the CPU’s internal components such as the ALU, Control Unit, and Registers. We then examined the Fetch-Decode-Execute Cycle step-by-step, using a practical example to illustrate how instructions are processed within a microcontroller.</p> <p>Understanding these fundamental concepts provides a strong foundation for designing efficient embedded systems and optimizing microcontroller-based applications. As we move forward, we will delve into microcontroller memory systems, including RAM, ROM, EEPROM, and memory addressing techniques, to understand how microcontrollers handle data storage and retrieval.</p> <p>Stay tuned for the next post in this series, where we will explore microcontroller memory systems in depth!</p> </div> </article> <br> <hr> <br> <ul class="list-disc pl-8"></ul> <h2 class="text-3xl font-semibold mb-4 mt-12">Enjoy Reading This Article?</h2> <p class="mb-2">Here are some more articles you might like to read next:</p> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://blog.google/technology/ai/google-gemini-update-flash-ai-assistant-io-2024/" target="_blank" rel="external nofollow noopener">Google Gemini updates: Flash 1.5, Gemma 2 and Project Astra</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/how-chinas-new-transistors-could-reshape-global-computing-36bbc81724e8?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">How China’s New Transistors Could Reshape Global Computing</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/thorium-reactors-powering-the-future-with-safer-smarter-nuclear-energy-a6d2a6c16764?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">Thorium Reactors: Powering the Future with Safer, Smarter Nuclear Energy</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/types-of-databases-an-overview-for-modern-applications-8b13cc517de4?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">Types of Databases: An Overview for Modern Applications</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/why-sri-lanka-uses-bs-1363-electrical-plugs-and-sockets-45a632e54044?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">Why Sri Lanka Uses BS 1363 Electrical Plugs and Sockets</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2025 Sanath Thilakarathna. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?85ddb88934d28b74e78031fd54cf8308"></script> <script defer src="https://cdn.jsdelivr.net/npm/bootstrap-table@1.22.4/dist/bootstrap-table.min.js" integrity="sha256-4rppopQE9POKfukn2kEvhJ9Um25Cf6+IDVkARD0xh78=" crossorigin="anonymous"></script> <script src="/assets/js/no_defer.js?2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?e0514a05c5c95ac1a93a8dfd5249b92e"></script> <script defer src="/assets/js/copy_code.js?c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script defer src="/assets/js/progress-bar.js?2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> <script type="module" src="/assets/js/search/ninja-keys.min.js?a3446f084dcaecc5f75aa1757d087dcf"></script> <ninja-keys hidebreadcrumbs noautoloadmdicons placeholder="Type to start searching"></ninja-keys> <script src="/assets/js/search-setup.js?6c304f7b1992d4b60f7a07956e52f04a"></script> <script src="/assets/js/search-data.js"></script> <script src="/assets/js/shortcut-key.js?6f508d74becd347268a7f822bca7309d"></script> </body> </html>