$date
	Wed Feb 04 02:17:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	10ms
$end
$scope module stimulus $end
$var wire 4 ! debug_count [3:0] $end
$var wire 1 " debug_door_active $end
$var wire 2 # debug_floor [1:0] $end
$var wire 1 $ debug_j0 $end
$var wire 1 % debug_j1 $end
$var wire 1 & debug_k0 $end
$var wire 1 ' debug_k1 $end
$var wire 1 ( door_led $end
$var wire 7 ) seg_out [6:0] $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$var reg 1 , sw_close $end
$var reg 2 - sw_floor [1:0] $end
$var reg 1 . sw_open $end
$scope module uut $end
$var wire 1 / arrival_clk $end
$var wire 1 0 clk $end
$var wire 2 1 current_floor [1:0] $end
$var wire 1 ( door_led $end
$var wire 1 2 door_led_q $end
$var wire 1 3 door_open $end
$var wire 1 4 door_q $end
$var wire 1 5 door_reset $end
$var wire 1 6 eq_bit0 $end
$var wire 1 7 eq_bit1 $end
$var wire 1 8 j0_val $end
$var wire 1 9 j1_val $end
$var wire 1 : k0_val $end
$var wire 1 ; k1_val $end
$var wire 1 < not_input0 $end
$var wire 1 = not_input1 $end
$var wire 1 > not_q0 $end
$var wire 1 ? q0 $end
$var wire 1 @ q1 $end
$var wire 1 A reset $end
$var wire 7 B seg_out [6:0] $end
$var wire 1 C sw_close $end
$var wire 2 D sw_floor [1:0] $end
$var wire 1 E sw_open $end
$var wire 1 F system_enable $end
$var wire 1 G timer_done $end
$var wire 1 H xor_term $end
$scope module door_control $end
$var wire 1 / clk $end
$var wire 1 I d $end
$var wire 1 5 reset $end
$var reg 1 J q $end
$upscope $end
$scope module timer $end
$var wire 1 0 clk $end
$var wire 4 K count_val [3:0] $end
$var wire 1 L enable_count $end
$var wire 1 M local_reset $end
$var wire 1 A reset $end
$var wire 1 3 start_timer $end
$var wire 1 G timer_done $end
$scope module my_counter $end
$var wire 1 0 clk $end
$var wire 1 L enable $end
$var wire 1 M reset $end
$var reg 4 N out [3:0] $end
$upscope $end
$upscope $end
$scope module ff1 $end
$var wire 1 0 clk $end
$var wire 1 F enable $end
$var wire 1 9 j $end
$var wire 1 ; k $end
$var wire 1 A reset $end
$var reg 1 O q $end
$upscope $end
$scope module ff0 $end
$var wire 1 0 clk $end
$var wire 1 F enable $end
$var wire 1 8 j $end
$var wire 1 : k $end
$var wire 1 A reset $end
$var reg 1 P q $end
$upscope $end
$scope module display $end
$var wire 2 Q floor_code [1:0] $end
$var reg 7 R seg [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111 R
b0 Q
0P
0O
b0 N
1M
0L
b0 K
0J
1I
0H
0G
1F
0E
b0 D
0C
b111111 B
1A
0@
0?
1>
1=
1<
1;
1:
09
08
17
16
15
04
03
02
b0 1
00
1/
0.
b0 -
0,
1+
0*
b111111 )
0(
1'
1&
0%
0$
b0 #
0"
b0 !
$end
#100
1*
10
#150
05
0+
0A
#200
0*
00
#300
1*
10
#400
0*
00
#500
1*
10
#600
0*
00
#700
1*
10
#800
0*
00
#900
1*
10
#1000
0*
00
#1100
1*
10
#1200
0*
00
#1300
1*
10
#1400
0*
00
#1500
1*
10
#1600
0*
00
#1700
1*
10
#1800
0*
00
#1900
1*
10
#2000
0*
00
#2100
1*
10
#2200
0*
00
#2300
1*
10
#2400
0*
00
#2500
1*
10
#2600
0*
00
#2650
0:
0&
0/
0<
18
1$
06
b1 -
b1 D
#2700
0M
1L
1(
12
0F
13
1J
14
1"
1/
0;
0'
b110 R
b110 )
b110 B
16
0>
1P
b1 1
b1 Q
b1 #
1?
1*
10
#2800
0*
00
#2900
b1 N
b1 K
b1 !
1*
10
#3000
0*
00
#3100
b10 N
b10 K
b10 !
1*
10
#3200
0*
00
#3300
1M
0(
02
1F
03
0J
04
0"
05
0L
b0 N
0G
b0 K
b0 !
1*
10
#3400
0*
00
#3500
1*
10
#3600
0*
00
#3700
1*
10
#3800
0*
00
#3900
1*
10
#4000
0*
00
#4100
1*
10
#4200
0*
00
#4300
1*
10
#4400
0*
00
#4500
1*
10
#4600
0*
00
#4700
1*
10
#4800
0*
00
#4900
1*
10
#5000
0*
00
#5100
1*
10
#5150
1:
1&
0/
0=
1<
19
1%
1H
18
1$
07
06
b10 -
b10 D
#5200
0*
00
#5300
0M
1L
1(
12
0F
13
1J
14
1"
1/
08
0$
16
09
0%
1>
b1011011 R
b1011011 )
b1011011 B
17
0H
0P
0?
1O
b10 1
b10 Q
b10 #
1@
1*
10
#5400
0*
00
#5500
b1 N
b1 K
b1 !
1*
10
#5600
0*
00
#5700
b10 N
b10 K
b10 !
1*
10
#5800
0*
00
#5900
1M
0(
02
1F
03
0J
04
0"
05
0L
b0 N
0G
b0 K
b0 !
1*
10
#6000
0*
00
#6100
1*
10
#6200
0*
00
#6300
1*
10
#6400
0*
00
#6500
1*
10
#6600
0*
00
#6700
1*
10
#6800
0*
00
#6900
1*
10
#7000
0*
00
#7100
1*
10
#7200
0*
00
#7300
1*
10
#7400
0*
00
#7500
1*
10
#7600
0*
00
#7650
0:
0&
0/
0<
18
1$
06
b11 -
b11 D
#7700
0M
1L
1(
12
0F
13
1J
14
1"
1/
b1001111 R
b1001111 )
b1001111 B
16
19
1%
0>
1P
b11 1
b11 Q
b11 #
1?
1*
10
#7800
0*
00
#7900
b1 N
b1 K
b1 !
1*
10
#8000
0*
00
#8100
b10 N
b10 K
b10 !
1*
10
#8200
0*
00
#8300
1M
0(
02
1F
03
0J
04
0"
05
0L
b0 N
0G
b0 K
b0 !
1*
10
#8400
0*
00
#8500
1*
10
#8600
0*
00
#8700
1*
10
#8800
0*
00
#8900
1*
10
#9000
0*
00
#9100
1*
10
#9200
0*
00
#9300
1*
10
#9400
0*
00
#9500
1*
10
#9600
0*
00
#9700
1*
10
#9800
0*
00
#9900
1*
10
#10000
0*
00
#10100
1*
10
#10150
1:
1&
0/
1=
1<
09
0%
1H
18
1$
07
06
b0 -
b0 D
#10200
0*
00
#10300
1;
1'
b1011011 R
b1011011 )
b1011011 B
16
1>
0P
b10 1
b10 Q
b10 #
0?
1*
10
#10400
0*
00
#10500
0;
0'
08
0$
06
0>
b110 R
b110 )
b110 B
17
0H
1P
1?
0O
b1 1
b1 Q
b1 #
0@
1*
10
#10600
0*
00
#10700
0M
1L
1(
12
0F
13
1J
14
1"
1/
1;
1'
b111111 R
b111111 )
b111111 B
16
1>
0P
b0 1
b0 Q
b0 #
0?
1*
10
#10800
0*
00
#10900
b1 N
b1 K
b1 !
1*
10
#11000
0*
00
#11100
b10 N
b10 K
b10 !
1*
10
#11200
0*
00
#11300
1M
0(
02
1F
03
0J
04
0"
05
0L
b0 N
0G
b0 K
b0 !
1*
10
#11400
0*
00
#11500
1*
10
#11600
0*
00
#11700
1*
10
#11800
0*
00
#11900
1*
10
#12000
0*
00
#12100
1*
10
#12200
0*
00
#12300
1*
10
#12400
0*
00
#12500
1*
10
#12600
0*
00
#12650
0;
0'
18
1$
0/
0=
1H
07
b10 -
b10 D
#12700
b110 R
b110 )
b110 B
06
19
1%
0>
1P
b1 1
b1 Q
b1 #
1?
1*
10
#12800
0*
00
#12900
0M
1L
1(
12
0F
13
1J
14
1"
1/
08
0$
16
09
0%
1>
b1011011 R
b1011011 )
b1011011 B
17
0H
0P
0?
1O
b10 1
b10 Q
b10 #
1@
1*
10
#13000
0*
00
#13100
b1 N
b1 K
b1 !
1*
10
#13200
0*
00
#13300
b10 N
b10 K
b10 !
1*
10
#13400
0*
00
#13500
1M
0(
02
1F
03
0J
04
0"
05
0L
b0 N
0G
b0 K
b0 !
1*
10
#13600
0*
00
#13700
1*
10
#13800
0*
00
#13900
1*
10
#14000
0*
00
#14100
1*
10
#14200
0*
00
#14250
0:
0&
0/
0<
18
1$
06
b11 -
b11 D
#14300
0M
1L
1(
12
0F
13
1J
14
1"
1/
b1001111 R
b1001111 )
b1001111 B
16
19
1%
0>
1P
b11 1
b11 Q
b11 #
1?
1*
10
#14400
0*
00
#14500
b1 N
b1 K
b1 !
1*
10
#14550
b0 N
b0 K
b0 !
1M
0L
0(
02
1F
03
0J
04
0"
15
1,
1C
#14600
0*
00
#14700
1*
10
#14750
05
0,
0C
#14800
0*
00
#14900
1*
10
#15000
0*
00
#15100
1*
10
#15200
0*
00
#15250
0M
1(
12
1L
13
1.
1E
#15300
b1 N
b1 K
b1 !
1*
10
#15400
0*
00
#15500
b10 N
b10 K
b10 !
1*
10
#15600
0*
00
#15700
15
0L
b11 N
1G
b11 K
b11 !
1*
10
#15800
0*
00
#15850
05
b0 N
0G
b0 K
b0 !
1M
0(
02
03
0.
0E
#15900
1*
10
#16000
0*
00
#16100
1*
10
#16200
0*
00
#16300
1*
10
#16400
0*
00
#16500
1*
10
#16600
0*
00
#16700
1*
10
#16800
0*
00
#16850
