{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542835594228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542835594244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 15:26:33 2018 " "Processing started: Wed Nov 21 15:26:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542835594244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835594244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_Mk2_Test -c TLC_Mk2_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_Mk2_Test -c TLC_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835594244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542835595150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542835595150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk2_test.bdf 1 1 " "Using design file tlc_mk2_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk2_Test " "Found entity 1: TLC_Mk2_Test" {  } { { "tlc_mk2_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542835603073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542835603073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_Mk2_Test " "Elaborating entity \"TLC_Mk2_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542835603073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542835603167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542835603167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "tlc_mk2_test.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { { 352 640 792 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542835603167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk2.bdf 1 1 " "Using design file tlc_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk2 " "Found entity 1: TLC_Mk2" {  } { { "tlc_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542835603276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542835603276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk2 TLC_Mk2:inst " "Elaborating entity \"TLC_Mk2\" for hierarchy \"TLC_Mk2:inst\"" {  } { { "tlc_mk2_test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { { 352 488 632 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542835603276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic.v 1 1 " "Using design file output_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic " "Found entity 1: Output_Logic" {  } { { "output_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/output_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542835603370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542835603370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic TLC_Mk2:inst\|Output_Logic:State_Output " "Elaborating entity \"Output_Logic\" for hierarchy \"TLC_Mk2:inst\|Output_Logic:State_Output\"" {  } { { "tlc_mk2.bdf" "State_Output" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2.bdf" { { 648 1176 1328 728 "State_Output" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542835603386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic.v 1 1 " "Using design file input_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic " "Found entity 1: Input_Logic" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542835603475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542835603475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic TLC_Mk2:inst\|Input_Logic:inst " "Elaborating entity \"Input_Logic\" for hierarchy \"TLC_Mk2:inst\|Input_Logic:inst\"" {  } { { "tlc_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2.bdf" { { 648 760 912 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542835603475 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X input_logic.v(21) " "Verilog HDL Always Construct warning at input_logic.v(21): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542835603475 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_logic.v(11) " "Verilog HDL Case Statement information at input_logic.v(11): all case item expressions in this case statement are onehot" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542835603491 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X input_logic.v(9) " "Verilog HDL Always Construct warning at input_logic.v(9): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542835603491 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] input_logic.v(9) " "Inferred latch for \"X\[0\]\" at input_logic.v(9)" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835603491 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] input_logic.v(9) " "Inferred latch for \"X\[1\]\" at input_logic.v(9)" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835603491 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] input_logic.v(9) " "Inferred latch for \"X\[2\]\" at input_logic.v(9)" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835603491 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] input_logic.v(9) " "Inferred latch for \"X\[3\]\" at input_logic.v(9)" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835603491 "|TLC_Mk2_Test|TLC_Mk2:inst|Input_Logic:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TLC_Mk2:inst\|Input_Logic:inst\|X\[0\] " "Latch TLC_Mk2:inst\|Input_Logic:inst\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[1\] " "Ports D and ENA on the latch are fed by the same signal In\[1\]" {  } { { "tlc_mk2_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { { 392 320 488 408 "In\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542835604588 ""}  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542835604588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TLC_Mk2:inst\|Input_Logic:inst\|X\[1\] " "Latch TLC_Mk2:inst\|Input_Logic:inst\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[1\] " "Ports D and ENA on the latch are fed by the same signal In\[1\]" {  } { { "tlc_mk2_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { { 392 320 488 408 "In\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542835604588 ""}  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542835604588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TLC_Mk2:inst\|Input_Logic:inst\|X\[2\] " "Latch TLC_Mk2:inst\|Input_Logic:inst\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[1\] " "Ports D and ENA on the latch are fed by the same signal In\[1\]" {  } { { "tlc_mk2_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { { 392 320 488 408 "In\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542835604588 ""}  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542835604588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TLC_Mk2:inst\|Input_Logic:inst\|X\[3\] " "Latch TLC_Mk2:inst\|Input_Logic:inst\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[1\] " "Ports D and ENA on the latch are fed by the same signal In\[1\]" {  } { { "tlc_mk2_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/tlc_mk2_test.bdf" { { 392 320 488 408 "In\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542835604588 ""}  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk2_Test/input_logic.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542835604588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542835604651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542835605830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542835605830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542835606350 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542835606350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542835606350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542835606350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542835606549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 15:26:46 2018 " "Processing ended: Wed Nov 21 15:26:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542835606549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542835606549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542835606549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542835606549 ""}
