# AXI4 VIP Environment

Generated by AMBA Bus Matrix Configuration Tool  
Date: 2025-08-03 23:14:02

## Overview

This is a complete UVM-based AXI4 Verification IP environment following the tim_axi4_vip structure.

### Configuration
- Mode: Rtl Integration
- Masters: 2
- Slaves: 3
- Data Width: 32 bits
- Address Width: 32 bits

### Directory Structure
```
├── agent/              # BFM agents
├── assertions/         # Protocol assertions
├── doc/                # Documentation
├── env/                # Environment components
├── include/            # Common includes
├── intf/               # Interface definitions
├── master/             # Master agent components
├── pkg/                # Package definitions
├── seq/                # Sequences
├── sim/                # Simulation scripts
├── slave/              # Slave agent components
├── test/               # Test cases
├── top/                # Top-level modules
├── virtual_seq/        # Virtual sequences
└── virtual_seqr/       # Virtual sequencer
```

## Quick Start

### 1. Compile and Run
```bash
cd sim
make run TEST=axi4_base_test
```

### 2. Run with Different Simulator
```bash
make run SIM=questa TEST=axi4_basic_rw_test
```

### 3. Run with Random Seed
```bash
make run TEST=axi4_basic_rw_test SEED=12345
```

## Available Tests

- `axi4_base_test` - Basic infrastructure test
- `axi4_basic_rw_test` - Simple read/write test

## Master Configuration

### Master 0: CPU
- ID Width: 4
- QoS Support: True
- Exclusive Support: True

### Master 1: DMA
- ID Width: 4
- QoS Support: True
- Exclusive Support: False

## Slave Configuration

### Slave 0: DDR
- Base Address: 0x00000000
- Size: 262144 KB
- End Address: 0x0FFFFFFF

### Slave 1: SRAM
- Base Address: 0x10000000
- Size: 1024 KB
- End Address: 0x100FFFFF

### Slave 2: APB
- Base Address: 0x20000000
- Size: 1024 KB
- End Address: 0x200FFFFF


## Enhanced Debugging Features

This VIP includes enhanced debugging features:

### Comprehensive UVM_INFO Logging
- Transaction-level logging in all drivers and monitors
- BFM operation logging with timestamps
- Phase transition logging
- Detailed transaction field display

### BFM Integration
- Full BFM implementation with task-based APIs
- Timeout detection on all handshakes
- Protocol assertion checking
- Signal-level debugging output

### Interface Monitoring
- Real-time signal activity logging
- Ready/valid handshake monitoring
- Protocol violation detection
- Reset state tracking

### Debug Visibility Controls
Set verbosity for different levels of detail:
- `+UVM_VERBOSITY=UVM_LOW` - Basic operation logging
- `+UVM_VERBOSITY=UVM_MEDIUM` - Transaction details
- `+UVM_VERBOSITY=UVM_HIGH` - Full debug visibility

### Waveform Correlation
All log messages include timestamps for easy correlation with waveform viewers.
Look for:
- BFM signals: `master_bfm[n].master_driver_bfm_h.*`
- Interface signals: `axi_if[n].*`
- Monitor outputs in console logs

### Common Debug Scenarios
1. **No ready response**: Check BFM_CONNECTOR "Waiting for AWREADY" messages
2. **Transaction not completing**: Look for BFM timeout messages
3. **Protocol violations**: Monitor assertion failures in console
4. **Signal correlation**: Match console timestamps with waveform viewer

Generated with enhanced logging on: 2025-08-03 23:14:02
