
---------- Begin Simulation Statistics ----------
final_tick                                 2311942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36792                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852696                       # Number of bytes of host memory used
host_op_rate                                    83241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.59                       # Real time elapsed on the host
host_tick_rate                              170120733                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                       1131248                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002312                       # Number of seconds simulated
sim_ticks                                  2311942500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.866732                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   40096                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                40970                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               740                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             42723                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 36                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              171                       # Number of indirect misses.
system.cpu.branchPred.lookups                   44207                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     473                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    113607                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   113534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               516                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      37145                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1804                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           62303                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500019                       # Number of instructions committed
system.cpu.commit.committedOps                1131267                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4573444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.247356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.948686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4161812     91.00%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105273      2.30%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       131367      2.87%     96.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        96489      2.11%     98.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          605      0.01%     98.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13692      0.30%     98.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48333      1.06%     99.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        14069      0.31%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1804      0.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4573444                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                   1094966                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           428068     37.84%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     37.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     37.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     37.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     37.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.01%     37.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.01%     37.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     37.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     37.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.14%     38.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         701254     61.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1131267                       # Class of committed instruction
system.cpu.commit.refs                         702889                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    664832                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500000                       # Number of Instructions Simulated
system.cpu.committedOps                       1131248                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.247772                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.247772                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4369392                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   227                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                38851                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1236641                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    52838                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     47065                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1909                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   841                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                110425                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       44207                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     83787                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4484080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         578861                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4266                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.009561                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              95367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              40605                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.125189                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4581629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.283239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.403272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4377888     95.55%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      453      0.01%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    40702      0.89%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      332      0.01%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      360      0.01%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      350      0.01%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    40240      0.88%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      219      0.00%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   121085      2.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4581629                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  607                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    39389                       # Number of branches executed
system.cpu.iew.exec_nop                            36                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.261161                       # Inst execution rate
system.cpu.iew.exec_refs                       749432                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     746761                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6813                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2911                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               747299                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1210151                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2671                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               707                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1207577                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1665150                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1909                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1663821                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         69082                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               60                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1276                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        46040                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          541                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             66                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    656815                       # num instructions consuming a value
system.cpu.iew.wb_count                       1188786                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.471273                       # average fanout of values written-back
system.cpu.iew.wb_producers                    309539                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.257097                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1207145                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1246889                       # number of integer regfile reads
system.cpu.int_regfile_writes                  421106                       # number of integer regfile writes
system.cpu.ipc                               0.108134                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.108134                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                20      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                458198     37.92%     37.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  7      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     37.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.01%     37.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   80      0.01%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     37.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2833      0.23%     38.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              746896     61.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1208285                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       17313                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014329                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     107      0.62%      0.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.02%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.02%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     52      0.30%      0.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17147     99.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 501234                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5583924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       496816                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            539149                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1210081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1208285                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           78858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        71179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4581629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.263724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.933414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4143501     90.44%     90.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               93260      2.04%     92.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              147131      3.21%     95.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59015      1.29%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               79715      1.74%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36824      0.80%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16333      0.36%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4060      0.09%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1790      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4581629                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.261314                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 724344                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1431653                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       691970                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            749839                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2911                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              747299                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2324506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                          4623886                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1670922                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                501631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     24                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   103536                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3506141                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1217166                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              541228                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    106514                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2650103                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1909                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2695708                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39590                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1257254                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3040                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    885620                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           711250                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5747244                       # The number of ROB reads
system.cpu.rob.rob_writes                     2395344                       # The number of ROB writes
system.cpu.timesIdled                             376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   707395                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     336                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        55010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        143191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        87296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       175500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            393                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                637                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        54788                       # Transaction distribution
system.membus.trans_dist::CleanEvict              222                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1438                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       229933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 229933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9057920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9057920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   88181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               88181                       # Request fanout histogram
system.membus.reqLayer0.occupancy           383906000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          450584500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       141843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          150                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            86108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           86105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1438                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1438                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       262465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                263701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11089536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11133888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           55404                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3506496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           143608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002744                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 143214     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    394      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             143608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174954000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130049000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            814500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       21                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                      21                       # number of overall hits
system.l2.demand_misses::.cpu.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              86222                       # number of demand (read+write) misses
system.l2.demand_misses::total                  86745                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               523                       # number of overall misses
system.l2.overall_misses::.cpu.data             86222                       # number of overall misses
system.l2.overall_misses::total                 86745                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8388185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8429178000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40993000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8388185000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8429178000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            86223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           86223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.963168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999758                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.963168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999758                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78380.497132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97285.901510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97171.917690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78380.497132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97285.901510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97171.917690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               54789                       # number of writebacks
system.l2.writebacks::total                     54789                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         86222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             86745                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        86222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            86745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7525995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7561758000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7525995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7561758000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.963168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.963168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999758                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68380.497132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87286.249449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87172.263531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68380.497132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87286.249449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87172.263531                       # average overall mshr miss latency
system.l2.replacements                          55404                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87054                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          150                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              150                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          150                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          150                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           86108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86108                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8378494500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8378494500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         86108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             86108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97302.161239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97302.161239                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7517444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7517444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87302.509639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87302.509639                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40993000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40993000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.963168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78380.497132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78380.497132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.963168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68380.497132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68380.497132                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.991304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85004.385965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85004.385965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.991304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75004.385965                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75004.385965                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1438                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1438                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1438                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1438                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     27066000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27066000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18821.974965                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18821.974965                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27674.396831                       # Cycle average of tags in use
system.l2.tags.total_refs                      174058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     88172                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.974073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     447.955412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       146.656989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27079.784430                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.826409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.844556                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29302                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1492164                       # Number of tag accesses
system.l2.tags.data_accesses                  1492164                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5518080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5551552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3506432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3506432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           86220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        54788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          14477869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2386772162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2401250031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     14477869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14477869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1516660557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1516660557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1516660557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         14477869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2386772162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3917910588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     54788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     86220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000010576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3422                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3422                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      54788                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86743                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3455                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2314358750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  433715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3940790000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26680.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45430.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    80208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86743                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    835.235126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   690.067169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.073242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          670      6.18%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          592      5.46%     11.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          379      3.50%     15.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          206      1.90%     17.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          413      3.81%     20.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      1.47%     22.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          465      4.29%     26.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1384     12.77%     39.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6573     60.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.346581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.772875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.750339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         3421     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.063905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3414     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3422                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5551552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3504768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5551552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3506432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2401.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1515.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2401.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1516.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2311926500                       # Total gap between requests
system.mem_ctrls.avgGap                      16335.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5518080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3504768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 14477868.718620812520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2386772162.369955062866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1515940816.002127885818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        86220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        54788                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14248000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3926542000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41441099250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27242.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45540.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    756390.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             38748780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             20584080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           310954140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          143988480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     181933440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        758758920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        248831040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1703798880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.955560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    624578500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     76960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1610404000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             38698800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             20557515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           308390880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          141869160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     181933440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        747749940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258101760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1697301495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        734.145203                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    648400750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     76960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1586581750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        83060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            83060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        83060                       # number of overall hits
system.cpu.icache.overall_hits::total           83060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          727                       # number of overall misses
system.cpu.icache.overall_misses::total           727                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52889497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52889497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52889497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52889497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        83787                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        83787                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        83787                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        83787                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008677                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72750.339752                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72750.339752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72750.339752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72750.339752                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          746                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.818182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          150                       # number of writebacks
system.cpu.icache.writebacks::total               150                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          184                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          184                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42045997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42045997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42045997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42045997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006481                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77432.775322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77432.775322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77432.775322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77432.775322                       # average overall mshr miss latency
system.cpu.icache.replacements                    150                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        83060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           83060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           727                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52889497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52889497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        83787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        83787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72750.339752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72750.339752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42045997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42045997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77432.775322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77432.775322                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.697845                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               83603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            153.965009                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.697845                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.763082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.763082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            168117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           168117                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       108713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           108713                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       108737                       # number of overall hits
system.cpu.dcache.overall_hits::total          108737                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       595029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         595029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       595031                       # number of overall misses
system.cpu.dcache.overall_misses::total        595031                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42776477907                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42776477907                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42776477907                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42776477907                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       703742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       703742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       703768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       703768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.845522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.845522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.845493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.845493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71889.736310                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71889.736310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71889.494677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71889.494677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3864225                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             70754                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.614933                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87054                       # number of writebacks
system.cpu.dcache.writebacks::total             87054                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       507371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       507371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       507371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       507371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87660                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8594091996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8594091996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8594276996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8594276996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124560                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124560                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124558                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124558                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98041.159917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98041.159917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98041.033493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98041.033493                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87146                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.100480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74392.430279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74392.430279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85843.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85843.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       106466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         106466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       594771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       594771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  42757583410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42757583410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       701237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       701237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.848174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.848174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71889.152985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71889.152985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       507232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       507232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        87539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        87539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8584262499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8584262499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98062.149431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98062.149431                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.223841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              196424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.240799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.223841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1495254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1495254                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2311942500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2311942500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
