Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/opt/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6ddea6c9e99746f4bd5bcbcc46b4426a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot pipelinedcpu_func_synth xil_defaultlib.pipelinedcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.pipedereg
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.pipeemreg
Compiling module xil_defaultlib.dffe32_0
Compiling module xil_defaultlib.dffe32_1
Compiling module xil_defaultlib.pipeir
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeid
Compiling module unisims_ver.RAM64X1S
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.pipewb
Compiling module xil_defaultlib.pipelinedcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelinedcpu_func_synth
