

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_VITIS_LOOP_200_1'
================================================================
* Date:           Sun Feb  5 17:00:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.359 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_200_1  |        ?|        ?|         6|          5|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   16525|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    53|        0|     203|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     221|    -|
|Register             |        -|     -|     1536|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    53|     1536|   16949|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_36ns_38ns_73_1_1_U2962   |mul_36ns_38ns_73_1_1   |        0|   4|  0|  26|    0|
    |mul_37ns_39ns_74_1_1_U2963   |mul_37ns_39ns_74_1_1   |        0|   4|  0|  27|    0|
    |mul_64ns_66ns_129_1_1_U2959  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mul_64ns_66ns_129_1_1_U2960  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mul_64ns_66ns_129_1_1_U2961  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  53|  0| 203|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln200_fu_258_p2      |         +|   0|  0|    39|          32|           1|
    |add_ln203_10_fu_671_p2   |         +|   0|  0|    56|          56|          56|
    |add_ln203_11_fu_484_p2   |         +|   0|  0|    23|          16|          15|
    |add_ln203_12_fu_787_p2   |         +|   0|  0|    46|          39|          13|
    |add_ln203_13_fu_894_p2   |         +|   0|  0|    64|          64|          64|
    |add_ln203_14_fu_900_p2   |         +|   0|  0|    56|          56|          13|
    |add_ln203_15_fu_906_p2   |         +|   0|  0|    56|          56|          56|
    |add_ln203_1_fu_331_p2    |         +|   0|  0|    46|          39|          13|
    |add_ln203_2_fu_439_p2    |         +|   0|  0|    64|          64|          64|
    |add_ln203_3_fu_445_p2    |         +|   0|  0|    56|          56|          13|
    |add_ln203_4_fu_451_p2    |         +|   0|  0|    56|          56|          56|
    |add_ln203_5_fu_463_p2    |         +|   0|  0|    23|          16|          15|
    |add_ln203_6_fu_734_p2    |         +|   0|  0|    12|           5|           4|
    |add_ln203_7_fu_552_p2    |         +|   0|  0|    46|          39|          13|
    |add_ln203_8_fu_659_p2    |         +|   0|  0|    64|          64|          64|
    |add_ln203_9_fu_665_p2    |         +|   0|  0|    56|          56|          13|
    |add_ln203_fu_306_p2      |         +|   0|  0|    23|          16|          15|
    |add_ln205_1_fu_1044_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln205_2_fu_718_p2    |         +|   0|  0|    23|          16|          16|
    |add_ln205_3_fu_1214_p2   |         +|   0|  0|    12|           5|           4|
    |add_ln205_4_fu_1127_p2   |         +|   0|  0|    44|          37|           4|
    |add_ln205_5_fu_1187_p2   |         +|   0|  0|    45|          38|          38|
    |add_ln205_6_fu_1193_p2   |         +|   0|  0|    38|          38|           4|
    |add_ln205_7_fu_1199_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln205_fu_697_p2      |         +|   0|  0|    23|          16|          16|
    |sub_ln203_1_fu_427_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln203_2_fu_433_p2    |         -|   0|  0|    63|          56|          56|
    |sub_ln203_3_fu_647_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln203_4_fu_653_p2    |         -|   0|  0|    63|          56|          56|
    |sub_ln203_5_fu_882_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln203_6_fu_888_p2    |         -|   0|  0|    63|          56|          56|
    |sub_ln203_fu_288_p2      |         -|   0|  0|    45|          38|          38|
    |sub_ln205_1_fu_1181_p2   |         -|   0|  0|    45|          38|          38|
    |sub_ln205_fu_1038_p2     |         -|   0|  0|    38|          38|          38|
    |icmp_ln200_fu_252_p2     |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln203_1_fu_751_p2   |      lshr|   0|  0|   950|         256|         256|
    |lshr_ln203_2_fu_938_p2   |      lshr|   0|  0|   950|         256|         256|
    |lshr_ln203_fu_516_p2     |      lshr|   0|  0|   950|         256|         256|
    |lshr_ln205_1_fu_1231_p2  |      lshr|   0|  0|   950|         256|         256|
    |lshr_ln205_fu_1088_p2    |      lshr|   0|  0|   950|         256|         256|
    |or_ln205_1_fu_1070_p2    |        or|   0|  0|     5|           5|           4|
    |or_ln205_fu_981_p2       |        or|   0|  0|    36|          36|           4|
    |shl_ln203_10_fu_676_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln203_12_fu_780_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln203_16_fu_911_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln203_18_fu_967_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln203_1_fu_545_p2    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln203_fu_457_p2      |       shl|   0|  0|   165|           8|          56|
    |shl_ln205_4_fu_1120_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln205_5_fu_1208_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln205_6_fu_1264_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln205_fu_1054_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    |xor_ln203_fu_921_p2      |       xor|   0|  0|     6|           5|           6|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 16525|        5069|        4968|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   32|         64|
    |em_address0                  |  20|          4|   11|         44|
    |em_address1                  |  14|          3|   11|         33|
    |i_202_fu_140                 |   9|          2|   32|         64|
    |pnp_iter_address0            |  31|          6|   13|         78|
    |pnp_iter_d0                  |  31|          6|  448|       2688|
    |pnp_iter_we0                 |  31|          6|   56|        336|
    |reg_239                      |   9|          2|  256|        512|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 221|         45|  864|       3833|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln203_13_reg_1373        |   61|   0|   64|          3|
    |add_ln203_2_reg_1318         |   61|   0|   64|          3|
    |add_ln203_8_reg_1343         |   61|   0|   64|          3|
    |add_ln205_1_reg_1413         |   35|   0|   38|          3|
    |add_ln205_5_reg_1433         |   35|   0|   38|          3|
    |ap_CS_fsm                    |    5|   0|    5|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |em_load_16_reg_1383          |  256|   0|  256|          0|
    |i_202_fu_140                 |   32|   0|   32|          0|
    |i_reg_1278                   |   32|   0|   32|          0|
    |icmp_ln200_reg_1285          |    1|   0|    1|          0|
    |lshr_ln203_7_reg_1333        |   11|   0|   11|          0|
    |lshr_ln205_2_reg_1363        |   11|   0|   11|          0|
    |or_ln205_1_reg_1423          |    1|   0|    5|          4|
    |or_ln205_reg_1393            |   32|   0|   36|          4|
    |reg_239                      |  256|   0|  256|          0|
    |sext_ln203_1_reg_1307        |   53|   0|   56|          3|
    |sext_ln203_reg_1289          |   36|   0|   39|          3|
    |shl_ln203_10_reg_1348        |   56|   0|   56|          0|
    |shl_ln203_16_reg_1378        |   56|   0|   56|          0|
    |shl_ln203_reg_1323           |   56|   0|   56|          0|
    |shl_ln205_5_reg_1438         |   56|   0|   56|          0|
    |shl_ln205_reg_1418           |   56|   0|   56|          0|
    |tmp_1386_reg_1338            |   59|   0|   59|          0|
    |tmp_1387_reg_1368            |   59|   0|   59|          0|
    |tmp_1388_reg_1408            |   31|   0|   31|          0|
    |tmp_1389_reg_1428            |   31|   0|   31|          0|
    |tmp_reg_1313                 |   59|   0|   59|          0|
    |trunc_ln203_1_reg_1295       |    2|   0|    5|          3|
    |trunc_ln205_reg_1403         |    1|   0|    1|          0|
    |zext_ln205_2_reg_1398        |   32|   0|   38|          6|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1536|   0| 1574|         38|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_200_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_200_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_200_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_200_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_200_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_200_1|  return value|
|trunc_ln197        |   in|   32|     ap_none|                           trunc_ln197|        scalar|
|em_address0        |  out|   11|   ap_memory|                                    em|         array|
|em_ce0             |  out|    1|   ap_memory|                                    em|         array|
|em_q0              |   in|  256|   ap_memory|                                    em|         array|
|em_address1        |  out|   11|   ap_memory|                                    em|         array|
|em_ce1             |  out|    1|   ap_memory|                                    em|         array|
|em_q1              |   in|  256|   ap_memory|                                    em|         array|
|pnp_iter_address0  |  out|   13|   ap_memory|                              pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                              pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                              pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                              pnp_iter|         array|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

