
rtos_MotorControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062b4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080063c4  080063c4  000073c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006430  08006430  00008084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006430  08006430  00008084  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006430  08006430  00008084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006430  08006430  00007430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006434  08006434  00007434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08006438  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002bfc  20000084  080064bc  00008084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002c80  080064bc  00008c80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013763  00000000  00000000  000080ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e5f  00000000  00000000  0001b810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001268  00000000  00000000  0001e670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e81  00000000  00000000  0001f8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019590  00000000  00000000  00020759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164d3  00000000  00000000  00039ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094b50  00000000  00000000  000501bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4d0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005020  00000000  00000000  000e4d50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000e9d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	080063ac 	.word	0x080063ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	080063ac 	.word	0x080063ac

08000150 <button_pressed>:
static uint8_t keys[4][4]={{'1','2','3','A'},
				 {'4','5','6','B'},
				 {'7','8','9','C'},
				 {'*','0','#','D'} };

int button_pressed(void){
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 , 0);
 8000154:	2200      	movs	r2, #0
 8000156:	210f      	movs	r1, #15
 8000158:	4811      	ldr	r0, [pc, #68]	@ (80001a0 <button_pressed+0x50>)
 800015a:	f001 fb90 	bl	800187e <HAL_GPIO_WritePin>
	if( (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==0) || (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==0) ||
 800015e:	2110      	movs	r1, #16
 8000160:	480f      	ldr	r0, [pc, #60]	@ (80001a0 <button_pressed+0x50>)
 8000162:	f001 fb75 	bl	8001850 <HAL_GPIO_ReadPin>
 8000166:	4603      	mov	r3, r0
 8000168:	2b00      	cmp	r3, #0
 800016a:	d014      	beq.n	8000196 <button_pressed+0x46>
 800016c:	2120      	movs	r1, #32
 800016e:	480c      	ldr	r0, [pc, #48]	@ (80001a0 <button_pressed+0x50>)
 8000170:	f001 fb6e 	bl	8001850 <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	2b00      	cmp	r3, #0
 8000178:	d00d      	beq.n	8000196 <button_pressed+0x46>
	    (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==0) || (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)==0) )
 800017a:	2140      	movs	r1, #64	@ 0x40
 800017c:	4808      	ldr	r0, [pc, #32]	@ (80001a0 <button_pressed+0x50>)
 800017e:	f001 fb67 	bl	8001850 <HAL_GPIO_ReadPin>
 8000182:	4603      	mov	r3, r0
	if( (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==0) || (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==0) ||
 8000184:	2b00      	cmp	r3, #0
 8000186:	d006      	beq.n	8000196 <button_pressed+0x46>
	    (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==0) || (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)==0) )
 8000188:	2180      	movs	r1, #128	@ 0x80
 800018a:	4805      	ldr	r0, [pc, #20]	@ (80001a0 <button_pressed+0x50>)
 800018c:	f001 fb60 	bl	8001850 <HAL_GPIO_ReadPin>
 8000190:	4603      	mov	r3, r0
 8000192:	2b00      	cmp	r3, #0
 8000194:	d101      	bne.n	800019a <button_pressed+0x4a>
	{
		//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 , 1);
		return 1;
 8000196:	2301      	movs	r3, #1
 8000198:	e000      	b.n	800019c <button_pressed+0x4c>
	}
	return 0 ;
 800019a:	2300      	movs	r3, #0
}
 800019c:	4618      	mov	r0, r3
 800019e:	bd80      	pop	{r7, pc}
 80001a0:	40010800 	.word	0x40010800

080001a4 <whichkey>:

uint8_t whichkey(void){
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b082      	sub	sp, #8
 80001a8:	af00      	add	r7, sp, #0
	  int i=0,j=0;
 80001aa:	2300      	movs	r3, #0
 80001ac:	607b      	str	r3, [r7, #4]
 80001ae:	2300      	movs	r3, #0
 80001b0:	603b      	str	r3, [r7, #0]
	  for(i=0;i<4;i++)
 80001b2:	2300      	movs	r3, #0
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	e059      	b.n	800026c <whichkey+0xc8>
	  {//you can use another for loop
		  HAL_GPIO_WritePin(GPIOA, 0x0F, 1);
 80001b8:	2201      	movs	r2, #1
 80001ba:	210f      	movs	r1, #15
 80001bc:	4832      	ldr	r0, [pc, #200]	@ (8000288 <whichkey+0xe4>)
 80001be:	f001 fb5e 	bl	800187e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, (0b1<<i), 0);
 80001c2:	2201      	movs	r2, #1
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	fa02 f303 	lsl.w	r3, r2, r3
 80001ca:	b29b      	uxth	r3, r3
 80001cc:	2200      	movs	r2, #0
 80001ce:	4619      	mov	r1, r3
 80001d0:	482d      	ldr	r0, [pc, #180]	@ (8000288 <whichkey+0xe4>)
 80001d2:	f001 fb54 	bl	800187e <HAL_GPIO_WritePin>
		  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==0){
 80001d6:	2110      	movs	r1, #16
 80001d8:	482b      	ldr	r0, [pc, #172]	@ (8000288 <whichkey+0xe4>)
 80001da:	f001 fb39 	bl	8001850 <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d10a      	bne.n	80001fa <whichkey+0x56>
			  j=0;
 80001e4:	2300      	movs	r3, #0
 80001e6:	603b      	str	r3, [r7, #0]
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==0);
 80001e8:	bf00      	nop
 80001ea:	2110      	movs	r1, #16
 80001ec:	4826      	ldr	r0, [pc, #152]	@ (8000288 <whichkey+0xe4>)
 80001ee:	f001 fb2f 	bl	8001850 <HAL_GPIO_ReadPin>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d0f8      	beq.n	80001ea <whichkey+0x46>
			  break ;
 80001f8:	e03b      	b.n	8000272 <whichkey+0xce>
		  }
		  else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==0){
 80001fa:	2120      	movs	r1, #32
 80001fc:	4822      	ldr	r0, [pc, #136]	@ (8000288 <whichkey+0xe4>)
 80001fe:	f001 fb27 	bl	8001850 <HAL_GPIO_ReadPin>
 8000202:	4603      	mov	r3, r0
 8000204:	2b00      	cmp	r3, #0
 8000206:	d10a      	bne.n	800021e <whichkey+0x7a>
			  j=1;
 8000208:	2301      	movs	r3, #1
 800020a:	603b      	str	r3, [r7, #0]
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==0);
 800020c:	bf00      	nop
 800020e:	2120      	movs	r1, #32
 8000210:	481d      	ldr	r0, [pc, #116]	@ (8000288 <whichkey+0xe4>)
 8000212:	f001 fb1d 	bl	8001850 <HAL_GPIO_ReadPin>
 8000216:	4603      	mov	r3, r0
 8000218:	2b00      	cmp	r3, #0
 800021a:	d0f8      	beq.n	800020e <whichkey+0x6a>
			  break ;
 800021c:	e029      	b.n	8000272 <whichkey+0xce>
		  }
		  else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==0){
 800021e:	2140      	movs	r1, #64	@ 0x40
 8000220:	4819      	ldr	r0, [pc, #100]	@ (8000288 <whichkey+0xe4>)
 8000222:	f001 fb15 	bl	8001850 <HAL_GPIO_ReadPin>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d10a      	bne.n	8000242 <whichkey+0x9e>
			  j=2;
 800022c:	2302      	movs	r3, #2
 800022e:	603b      	str	r3, [r7, #0]
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==0);
 8000230:	bf00      	nop
 8000232:	2140      	movs	r1, #64	@ 0x40
 8000234:	4814      	ldr	r0, [pc, #80]	@ (8000288 <whichkey+0xe4>)
 8000236:	f001 fb0b 	bl	8001850 <HAL_GPIO_ReadPin>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d0f8      	beq.n	8000232 <whichkey+0x8e>
			  break ;
 8000240:	e017      	b.n	8000272 <whichkey+0xce>
		  }
		  else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)==0){
 8000242:	2180      	movs	r1, #128	@ 0x80
 8000244:	4810      	ldr	r0, [pc, #64]	@ (8000288 <whichkey+0xe4>)
 8000246:	f001 fb03 	bl	8001850 <HAL_GPIO_ReadPin>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d10a      	bne.n	8000266 <whichkey+0xc2>
			  j=3;
 8000250:	2303      	movs	r3, #3
 8000252:	603b      	str	r3, [r7, #0]
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)==0);
 8000254:	bf00      	nop
 8000256:	2180      	movs	r1, #128	@ 0x80
 8000258:	480b      	ldr	r0, [pc, #44]	@ (8000288 <whichkey+0xe4>)
 800025a:	f001 faf9 	bl	8001850 <HAL_GPIO_ReadPin>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d0f8      	beq.n	8000256 <whichkey+0xb2>
			  break ;
 8000264:	e005      	b.n	8000272 <whichkey+0xce>
	  for(i=0;i<4;i++)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	3301      	adds	r3, #1
 800026a:	607b      	str	r3, [r7, #4]
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b03      	cmp	r3, #3
 8000270:	dda2      	ble.n	80001b8 <whichkey+0x14>
		  }
	  }
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 , 0);
	  return keys[i][j];
 8000272:	4a06      	ldr	r2, [pc, #24]	@ (800028c <whichkey+0xe8>)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	009b      	lsls	r3, r3, #2
 8000278:	441a      	add	r2, r3
 800027a:	683b      	ldr	r3, [r7, #0]
 800027c:	4413      	add	r3, r2
 800027e:	781b      	ldrb	r3, [r3, #0]
}
 8000280:	4618      	mov	r0, r3
 8000282:	3708      	adds	r7, #8
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40010800 	.word	0x40010800
 800028c:	20000000 	.word	0x20000000

08000290 <lcd_init>:

static uint8_t command1[]={0x30,0x30,0x30,0x20,'\0'};
static uint8_t command[]={0x28,0x0E,0x01,0x06,0x80,'\0'};


void lcd_init(void){
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8000296:	2300      	movs	r3, #0
 8000298:	71fb      	strb	r3, [r7, #7]
	//while(command[i]!='\0'){
	//	lcd_write_command(command[i]);
	//	i++;
	//}
	for(i=0;i<4;i++){
 800029a:	2300      	movs	r3, #0
 800029c:	71fb      	strb	r3, [r7, #7]
 800029e:	e00b      	b.n	80002b8 <lcd_init+0x28>
		lcd_write_command8bitmode(command1[i]);
 80002a0:	79fb      	ldrb	r3, [r7, #7]
 80002a2:	4a12      	ldr	r2, [pc, #72]	@ (80002ec <lcd_init+0x5c>)
 80002a4:	5cd3      	ldrb	r3, [r2, r3]
 80002a6:	4618      	mov	r0, r3
 80002a8:	f000 f824 	bl	80002f4 <lcd_write_command8bitmode>
		HAL_Delay(5);
 80002ac:	2005      	movs	r0, #5
 80002ae:	f001 f847 	bl	8001340 <HAL_Delay>
	for(i=0;i<4;i++){
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	3301      	adds	r3, #1
 80002b6:	71fb      	strb	r3, [r7, #7]
 80002b8:	79fb      	ldrb	r3, [r7, #7]
 80002ba:	2b03      	cmp	r3, #3
 80002bc:	d9f0      	bls.n	80002a0 <lcd_init+0x10>
	}
	for(i=0;i<6;i++){
 80002be:	2300      	movs	r3, #0
 80002c0:	71fb      	strb	r3, [r7, #7]
 80002c2:	e00b      	b.n	80002dc <lcd_init+0x4c>
		lcd_write_command4bitmode(command[i]);
 80002c4:	79fb      	ldrb	r3, [r7, #7]
 80002c6:	4a0a      	ldr	r2, [pc, #40]	@ (80002f0 <lcd_init+0x60>)
 80002c8:	5cd3      	ldrb	r3, [r2, r3]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f868 	bl	80003a0 <lcd_write_command4bitmode>
		HAL_Delay(5);
 80002d0:	2005      	movs	r0, #5
 80002d2:	f001 f835 	bl	8001340 <HAL_Delay>
	for(i=0;i<6;i++){
 80002d6:	79fb      	ldrb	r3, [r7, #7]
 80002d8:	3301      	adds	r3, #1
 80002da:	71fb      	strb	r3, [r7, #7]
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	2b05      	cmp	r3, #5
 80002e0:	d9f0      	bls.n	80002c4 <lcd_init+0x34>
	}
}
 80002e2:	bf00      	nop
 80002e4:	bf00      	nop
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	20000010 	.word	0x20000010
 80002f0:	20000018 	.word	0x20000018

080002f4 <lcd_write_command8bitmode>:

void lcd_write_command8bitmode(uint8_t command)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b086      	sub	sp, #24
 80002f8:	af02      	add	r7, sp, #8
 80002fa:	4603      	mov	r3, r0
 80002fc:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = command&0xF0;
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	f023 030f 	bic.w	r3, r3, #15
 8000304:	73fb      	strb	r3, [r7, #15]
	uint8_t backlight = 0x08;
 8000306:	2308      	movs	r3, #8
 8000308:	73bb      	strb	r3, [r7, #14]
	uint8_t en = 0x04;
 800030a:	2304      	movs	r3, #4
 800030c:	737b      	strb	r3, [r7, #13]
	uint8_t rw = 0x02;
 800030e:	2302      	movs	r3, #2
 8000310:	733b      	strb	r3, [r7, #12]
	uint8_t rs = 0x01;
 8000312:	2301      	movs	r3, #1
 8000314:	72fb      	strb	r3, [r7, #11]
	uint8_t packet = (upper_nibble | backlight | en) & ~(rw | rs);
 8000316:	7bfa      	ldrb	r2, [r7, #15]
 8000318:	7bbb      	ldrb	r3, [r7, #14]
 800031a:	4313      	orrs	r3, r2
 800031c:	b2da      	uxtb	r2, r3
 800031e:	7b7b      	ldrb	r3, [r7, #13]
 8000320:	4313      	orrs	r3, r2
 8000322:	b2db      	uxtb	r3, r3
 8000324:	b25a      	sxtb	r2, r3
 8000326:	7b39      	ldrb	r1, [r7, #12]
 8000328:	7afb      	ldrb	r3, [r7, #11]
 800032a:	430b      	orrs	r3, r1
 800032c:	b2db      	uxtb	r3, r3
 800032e:	b25b      	sxtb	r3, r3
 8000330:	43db      	mvns	r3, r3
 8000332:	b25b      	sxtb	r3, r3
 8000334:	4013      	ands	r3, r2
 8000336:	b25b      	sxtb	r3, r3
 8000338:	b2db      	uxtb	r3, r3
 800033a:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet, 1, 10);
 800033c:	f107 020a 	add.w	r2, r7, #10
 8000340:	230a      	movs	r3, #10
 8000342:	9300      	str	r3, [sp, #0]
 8000344:	2301      	movs	r3, #1
 8000346:	214e      	movs	r1, #78	@ 0x4e
 8000348:	4814      	ldr	r0, [pc, #80]	@ (800039c <lcd_write_command8bitmode+0xa8>)
 800034a:	f001 fbf5 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 800034e:	2001      	movs	r0, #1
 8000350:	f000 fff6 	bl	8001340 <HAL_Delay>
	packet = (upper_nibble | backlight) & ~(en | rw | rs);
 8000354:	7bfa      	ldrb	r2, [r7, #15]
 8000356:	7bbb      	ldrb	r3, [r7, #14]
 8000358:	4313      	orrs	r3, r2
 800035a:	b2db      	uxtb	r3, r3
 800035c:	b25a      	sxtb	r2, r3
 800035e:	7b79      	ldrb	r1, [r7, #13]
 8000360:	7b3b      	ldrb	r3, [r7, #12]
 8000362:	430b      	orrs	r3, r1
 8000364:	b2d9      	uxtb	r1, r3
 8000366:	7afb      	ldrb	r3, [r7, #11]
 8000368:	430b      	orrs	r3, r1
 800036a:	b2db      	uxtb	r3, r3
 800036c:	b25b      	sxtb	r3, r3
 800036e:	43db      	mvns	r3, r3
 8000370:	b25b      	sxtb	r3, r3
 8000372:	4013      	ands	r3, r2
 8000374:	b25b      	sxtb	r3, r3
 8000376:	b2db      	uxtb	r3, r3
 8000378:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet, 1, 10);
 800037a:	f107 020a 	add.w	r2, r7, #10
 800037e:	230a      	movs	r3, #10
 8000380:	9300      	str	r3, [sp, #0]
 8000382:	2301      	movs	r3, #1
 8000384:	214e      	movs	r1, #78	@ 0x4e
 8000386:	4805      	ldr	r0, [pc, #20]	@ (800039c <lcd_write_command8bitmode+0xa8>)
 8000388:	f001 fbd6 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800038c:	2005      	movs	r0, #5
 800038e:	f000 ffd7 	bl	8001340 <HAL_Delay>
}
 8000392:	bf00      	nop
 8000394:	3710      	adds	r7, #16
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	200000a0 	.word	0x200000a0

080003a0 <lcd_write_command4bitmode>:


void lcd_write_command4bitmode(uint8_t command)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af02      	add	r7, sp, #8
 80003a6:	4603      	mov	r3, r0
 80003a8:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = command&0xF0;
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	f023 030f 	bic.w	r3, r3, #15
 80003b0:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = (command<<4)&0xF0;
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	011b      	lsls	r3, r3, #4
 80003b6:	73bb      	strb	r3, [r7, #14]
	uint8_t backlight = 0x08;
 80003b8:	2308      	movs	r3, #8
 80003ba:	737b      	strb	r3, [r7, #13]
	uint8_t en = 0x04;
 80003bc:	2304      	movs	r3, #4
 80003be:	733b      	strb	r3, [r7, #12]
	uint8_t rw = 0x02;
 80003c0:	2302      	movs	r3, #2
 80003c2:	72fb      	strb	r3, [r7, #11]
	uint8_t rs = 0x01;
 80003c4:	2301      	movs	r3, #1
 80003c6:	72bb      	strb	r3, [r7, #10]

	//uint8_t packet1 = upper_nibble | backlight ;
	//packet1 = packet1 | en ;
	//packet1 = packet1 &(~(rw|rs))  ;
	uint8_t packet1 = (upper_nibble | backlight | en ) & ~(rw | rs);
 80003c8:	7bfa      	ldrb	r2, [r7, #15]
 80003ca:	7b7b      	ldrb	r3, [r7, #13]
 80003cc:	4313      	orrs	r3, r2
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	7b3b      	ldrb	r3, [r7, #12]
 80003d2:	4313      	orrs	r3, r2
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	b25a      	sxtb	r2, r3
 80003d8:	7af9      	ldrb	r1, [r7, #11]
 80003da:	7abb      	ldrb	r3, [r7, #10]
 80003dc:	430b      	orrs	r3, r1
 80003de:	b2db      	uxtb	r3, r3
 80003e0:	b25b      	sxtb	r3, r3
 80003e2:	43db      	mvns	r3, r3
 80003e4:	b25b      	sxtb	r3, r3
 80003e6:	4013      	ands	r3, r2
 80003e8:	b25b      	sxtb	r3, r3
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80003ee:	f107 0209 	add.w	r2, r7, #9
 80003f2:	230a      	movs	r3, #10
 80003f4:	9300      	str	r3, [sp, #0]
 80003f6:	2301      	movs	r3, #1
 80003f8:	214e      	movs	r1, #78	@ 0x4e
 80003fa:	4833      	ldr	r0, [pc, #204]	@ (80004c8 <lcd_write_command4bitmode+0x128>)
 80003fc:	f001 fb9c 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8000400:	2002      	movs	r0, #2
 8000402:	f000 ff9d 	bl	8001340 <HAL_Delay>
	packet1 = (upper_nibble | backlight ) & ~(en | rw | rs);
 8000406:	7bfa      	ldrb	r2, [r7, #15]
 8000408:	7b7b      	ldrb	r3, [r7, #13]
 800040a:	4313      	orrs	r3, r2
 800040c:	b2db      	uxtb	r3, r3
 800040e:	b25a      	sxtb	r2, r3
 8000410:	7b39      	ldrb	r1, [r7, #12]
 8000412:	7afb      	ldrb	r3, [r7, #11]
 8000414:	430b      	orrs	r3, r1
 8000416:	b2d9      	uxtb	r1, r3
 8000418:	7abb      	ldrb	r3, [r7, #10]
 800041a:	430b      	orrs	r3, r1
 800041c:	b2db      	uxtb	r3, r3
 800041e:	b25b      	sxtb	r3, r3
 8000420:	43db      	mvns	r3, r3
 8000422:	b25b      	sxtb	r3, r3
 8000424:	4013      	ands	r3, r2
 8000426:	b25b      	sxtb	r3, r3
 8000428:	b2db      	uxtb	r3, r3
 800042a:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 800042c:	f107 0209 	add.w	r2, r7, #9
 8000430:	230a      	movs	r3, #10
 8000432:	9300      	str	r3, [sp, #0]
 8000434:	2301      	movs	r3, #1
 8000436:	214e      	movs	r1, #78	@ 0x4e
 8000438:	4823      	ldr	r0, [pc, #140]	@ (80004c8 <lcd_write_command4bitmode+0x128>)
 800043a:	f001 fb7d 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800043e:	2002      	movs	r0, #2
 8000440:	f000 ff7e 	bl	8001340 <HAL_Delay>
	uint8_t packet2 = (lower_nibble | backlight | en ) & ~(rw | rs);
 8000444:	7bba      	ldrb	r2, [r7, #14]
 8000446:	7b7b      	ldrb	r3, [r7, #13]
 8000448:	4313      	orrs	r3, r2
 800044a:	b2da      	uxtb	r2, r3
 800044c:	7b3b      	ldrb	r3, [r7, #12]
 800044e:	4313      	orrs	r3, r2
 8000450:	b2db      	uxtb	r3, r3
 8000452:	b25a      	sxtb	r2, r3
 8000454:	7af9      	ldrb	r1, [r7, #11]
 8000456:	7abb      	ldrb	r3, [r7, #10]
 8000458:	430b      	orrs	r3, r1
 800045a:	b2db      	uxtb	r3, r3
 800045c:	b25b      	sxtb	r3, r3
 800045e:	43db      	mvns	r3, r3
 8000460:	b25b      	sxtb	r3, r3
 8000462:	4013      	ands	r3, r2
 8000464:	b25b      	sxtb	r3, r3
 8000466:	b2db      	uxtb	r3, r3
 8000468:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 800046a:	f107 0208 	add.w	r2, r7, #8
 800046e:	230a      	movs	r3, #10
 8000470:	9300      	str	r3, [sp, #0]
 8000472:	2301      	movs	r3, #1
 8000474:	214e      	movs	r1, #78	@ 0x4e
 8000476:	4814      	ldr	r0, [pc, #80]	@ (80004c8 <lcd_write_command4bitmode+0x128>)
 8000478:	f001 fb5e 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800047c:	2002      	movs	r0, #2
 800047e:	f000 ff5f 	bl	8001340 <HAL_Delay>
	packet2 = (lower_nibble | backlight ) & ~(en | rw | rs);
 8000482:	7bba      	ldrb	r2, [r7, #14]
 8000484:	7b7b      	ldrb	r3, [r7, #13]
 8000486:	4313      	orrs	r3, r2
 8000488:	b2db      	uxtb	r3, r3
 800048a:	b25a      	sxtb	r2, r3
 800048c:	7b39      	ldrb	r1, [r7, #12]
 800048e:	7afb      	ldrb	r3, [r7, #11]
 8000490:	430b      	orrs	r3, r1
 8000492:	b2d9      	uxtb	r1, r3
 8000494:	7abb      	ldrb	r3, [r7, #10]
 8000496:	430b      	orrs	r3, r1
 8000498:	b2db      	uxtb	r3, r3
 800049a:	b25b      	sxtb	r3, r3
 800049c:	43db      	mvns	r3, r3
 800049e:	b25b      	sxtb	r3, r3
 80004a0:	4013      	ands	r3, r2
 80004a2:	b25b      	sxtb	r3, r3
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 80004a8:	f107 0208 	add.w	r2, r7, #8
 80004ac:	230a      	movs	r3, #10
 80004ae:	9300      	str	r3, [sp, #0]
 80004b0:	2301      	movs	r3, #1
 80004b2:	214e      	movs	r1, #78	@ 0x4e
 80004b4:	4804      	ldr	r0, [pc, #16]	@ (80004c8 <lcd_write_command4bitmode+0x128>)
 80004b6:	f001 fb3f 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80004ba:	2002      	movs	r0, #2
 80004bc:	f000 ff40 	bl	8001340 <HAL_Delay>
}
 80004c0:	bf00      	nop
 80004c2:	3710      	adds	r7, #16
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	200000a0 	.word	0x200000a0

080004cc <lcd_write_data4bitmode>:

void lcd_write_data4bitmode(uint8_t data){
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af02      	add	r7, sp, #8
 80004d2:	4603      	mov	r3, r0
 80004d4:	71fb      	strb	r3, [r7, #7]

	uint8_t upper_nibble = data&0xF0;
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	f023 030f 	bic.w	r3, r3, #15
 80004dc:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = (data<<4)&0xF0;
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	011b      	lsls	r3, r3, #4
 80004e2:	73bb      	strb	r3, [r7, #14]
	uint8_t backlight = 0x08;
 80004e4:	2308      	movs	r3, #8
 80004e6:	737b      	strb	r3, [r7, #13]
	uint8_t en = 0x04;
 80004e8:	2304      	movs	r3, #4
 80004ea:	733b      	strb	r3, [r7, #12]
	uint8_t rw = 0x02;
 80004ec:	2302      	movs	r3, #2
 80004ee:	72fb      	strb	r3, [r7, #11]
	uint8_t rs = 0x01;
 80004f0:	2301      	movs	r3, #1
 80004f2:	72bb      	strb	r3, [r7, #10]
	//uint8_t packet1 = upper_nibble | backlight | rs ;
	//packet1 = packet1 | en ;
	//packet1 = packet1 &(~rw)  ;
	uint8_t packet1 = (upper_nibble | backlight | en | rs) & ~(rw);
 80004f4:	7bfa      	ldrb	r2, [r7, #15]
 80004f6:	7b7b      	ldrb	r3, [r7, #13]
 80004f8:	4313      	orrs	r3, r2
 80004fa:	b2da      	uxtb	r2, r3
 80004fc:	7b3b      	ldrb	r3, [r7, #12]
 80004fe:	4313      	orrs	r3, r2
 8000500:	b2da      	uxtb	r2, r3
 8000502:	7abb      	ldrb	r3, [r7, #10]
 8000504:	4313      	orrs	r3, r2
 8000506:	b2db      	uxtb	r3, r3
 8000508:	b25a      	sxtb	r2, r3
 800050a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800050e:	43db      	mvns	r3, r3
 8000510:	b25b      	sxtb	r3, r3
 8000512:	4013      	ands	r3, r2
 8000514:	b25b      	sxtb	r3, r3
 8000516:	b2db      	uxtb	r3, r3
 8000518:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 800051a:	f107 0209 	add.w	r2, r7, #9
 800051e:	230a      	movs	r3, #10
 8000520:	9300      	str	r3, [sp, #0]
 8000522:	2301      	movs	r3, #1
 8000524:	214e      	movs	r1, #78	@ 0x4e
 8000526:	4833      	ldr	r0, [pc, #204]	@ (80005f4 <lcd_write_data4bitmode+0x128>)
 8000528:	f001 fb06 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800052c:	2002      	movs	r0, #2
 800052e:	f000 ff07 	bl	8001340 <HAL_Delay>
	//packet1 = packet1 &(~en)  ;
	packet1 = (upper_nibble | backlight | rs) & ~(en | rw);
 8000532:	7bfa      	ldrb	r2, [r7, #15]
 8000534:	7b7b      	ldrb	r3, [r7, #13]
 8000536:	4313      	orrs	r3, r2
 8000538:	b2da      	uxtb	r2, r3
 800053a:	7abb      	ldrb	r3, [r7, #10]
 800053c:	4313      	orrs	r3, r2
 800053e:	b2db      	uxtb	r3, r3
 8000540:	b25a      	sxtb	r2, r3
 8000542:	7b39      	ldrb	r1, [r7, #12]
 8000544:	7afb      	ldrb	r3, [r7, #11]
 8000546:	430b      	orrs	r3, r1
 8000548:	b2db      	uxtb	r3, r3
 800054a:	b25b      	sxtb	r3, r3
 800054c:	43db      	mvns	r3, r3
 800054e:	b25b      	sxtb	r3, r3
 8000550:	4013      	ands	r3, r2
 8000552:	b25b      	sxtb	r3, r3
 8000554:	b2db      	uxtb	r3, r3
 8000556:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 8000558:	f107 0209 	add.w	r2, r7, #9
 800055c:	230a      	movs	r3, #10
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	2301      	movs	r3, #1
 8000562:	214e      	movs	r1, #78	@ 0x4e
 8000564:	4823      	ldr	r0, [pc, #140]	@ (80005f4 <lcd_write_data4bitmode+0x128>)
 8000566:	f001 fae7 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800056a:	2002      	movs	r0, #2
 800056c:	f000 fee8 	bl	8001340 <HAL_Delay>

	uint8_t packet2 = (lower_nibble | backlight | en | rs) & ~(rw);
 8000570:	7bba      	ldrb	r2, [r7, #14]
 8000572:	7b7b      	ldrb	r3, [r7, #13]
 8000574:	4313      	orrs	r3, r2
 8000576:	b2da      	uxtb	r2, r3
 8000578:	7b3b      	ldrb	r3, [r7, #12]
 800057a:	4313      	orrs	r3, r2
 800057c:	b2da      	uxtb	r2, r3
 800057e:	7abb      	ldrb	r3, [r7, #10]
 8000580:	4313      	orrs	r3, r2
 8000582:	b2db      	uxtb	r3, r3
 8000584:	b25a      	sxtb	r2, r3
 8000586:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800058a:	43db      	mvns	r3, r3
 800058c:	b25b      	sxtb	r3, r3
 800058e:	4013      	ands	r3, r2
 8000590:	b25b      	sxtb	r3, r3
 8000592:	b2db      	uxtb	r3, r3
 8000594:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000596:	f107 0208 	add.w	r2, r7, #8
 800059a:	230a      	movs	r3, #10
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2301      	movs	r3, #1
 80005a0:	214e      	movs	r1, #78	@ 0x4e
 80005a2:	4814      	ldr	r0, [pc, #80]	@ (80005f4 <lcd_write_data4bitmode+0x128>)
 80005a4:	f001 fac8 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80005a8:	2002      	movs	r0, #2
 80005aa:	f000 fec9 	bl	8001340 <HAL_Delay>
	packet2 = (lower_nibble | backlight | rs) & ~(en | rw);
 80005ae:	7bba      	ldrb	r2, [r7, #14]
 80005b0:	7b7b      	ldrb	r3, [r7, #13]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	b2da      	uxtb	r2, r3
 80005b6:	7abb      	ldrb	r3, [r7, #10]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	b25a      	sxtb	r2, r3
 80005be:	7b39      	ldrb	r1, [r7, #12]
 80005c0:	7afb      	ldrb	r3, [r7, #11]
 80005c2:	430b      	orrs	r3, r1
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	b25b      	sxtb	r3, r3
 80005c8:	43db      	mvns	r3, r3
 80005ca:	b25b      	sxtb	r3, r3
 80005cc:	4013      	ands	r3, r2
 80005ce:	b25b      	sxtb	r3, r3
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 80005d4:	f107 0208 	add.w	r2, r7, #8
 80005d8:	230a      	movs	r3, #10
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	2301      	movs	r3, #1
 80005de:	214e      	movs	r1, #78	@ 0x4e
 80005e0:	4804      	ldr	r0, [pc, #16]	@ (80005f4 <lcd_write_data4bitmode+0x128>)
 80005e2:	f001 faa9 	bl	8001b38 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80005e6:	2002      	movs	r0, #2
 80005e8:	f000 feaa 	bl	8001340 <HAL_Delay>

}
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200000a0 	.word	0x200000a0

080005f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fe:	f000 fe6d 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000602:	f000 f8cb 	bl	800079c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000606:	f000 f9d3 	bl	80009b0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800060a:	f000 f9a7 	bl	800095c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800060e:	f000 f901 	bl	8000814 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000612:	f000 f92d 	bl	8000870 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000616:	2201      	movs	r2, #1
 8000618:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800061c:	484d      	ldr	r0, [pc, #308]	@ (8000754 <main+0x15c>)
 800061e:	f001 f92e 	bl	800187e <HAL_GPIO_WritePin>
   // HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 , 0);

    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000622:	210c      	movs	r1, #12
 8000624:	484c      	ldr	r0, [pc, #304]	@ (8000758 <main+0x160>)
 8000626:	f002 fb19 	bl	8002c5c <HAL_TIM_PWM_Start>
    TIM3->CCR4=0;
 800062a:	4b4c      	ldr	r3, [pc, #304]	@ (800075c <main+0x164>)
 800062c:	2200      	movs	r2, #0
 800062e:	641a      	str	r2, [r3, #64]	@ 0x40
    lcd_init();
 8000630:	f7ff fe2e 	bl	8000290 <lcd_init>
    lcd_write_data4bitmode('0');
 8000634:	2030      	movs	r0, #48	@ 0x30
 8000636:	f7ff ff49 	bl	80004cc <lcd_write_data4bitmode>
    lcd_write_data4bitmode('0');
 800063a:	2030      	movs	r0, #48	@ 0x30
 800063c:	f7ff ff46 	bl	80004cc <lcd_write_data4bitmode>
    lcd_write_data4bitmode('0');
 8000640:	2030      	movs	r0, #48	@ 0x30
 8000642:	f7ff ff43 	bl	80004cc <lcd_write_data4bitmode>
    lcd_write_command4bitmode(0x80);
 8000646:	2080      	movs	r0, #128	@ 0x80
 8000648:	f7ff feaa 	bl	80003a0 <lcd_write_command4bitmode>


		status = xTaskCreate(keypad_handler, "keypad_task", 300, NULL, 4, &keypad_handle);
 800064c:	4b44      	ldr	r3, [pc, #272]	@ (8000760 <main+0x168>)
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	2304      	movs	r3, #4
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	2300      	movs	r3, #0
 8000656:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800065a:	4942      	ldr	r1, [pc, #264]	@ (8000764 <main+0x16c>)
 800065c:	4842      	ldr	r0, [pc, #264]	@ (8000768 <main+0x170>)
 800065e:	f004 f96a 	bl	8004936 <xTaskCreate>
 8000662:	6178      	str	r0, [r7, #20]
		configASSERT(status == pdPASS);
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	2b01      	cmp	r3, #1
 8000668:	d00b      	beq.n	8000682 <main+0x8a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800066a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800066e:	f383 8811 	msr	BASEPRI, r3
 8000672:	f3bf 8f6f 	isb	sy
 8000676:	f3bf 8f4f 	dsb	sy
 800067a:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800067c:	bf00      	nop
 800067e:	bf00      	nop
 8000680:	e7fd      	b.n	800067e <main+0x86>
		status = xTaskCreate(pwm_handler, "pwm_task",200, NULL, 3, &pwm_handle);
 8000682:	4b3a      	ldr	r3, [pc, #232]	@ (800076c <main+0x174>)
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2303      	movs	r3, #3
 8000688:	9300      	str	r3, [sp, #0]
 800068a:	2300      	movs	r3, #0
 800068c:	22c8      	movs	r2, #200	@ 0xc8
 800068e:	4938      	ldr	r1, [pc, #224]	@ (8000770 <main+0x178>)
 8000690:	4838      	ldr	r0, [pc, #224]	@ (8000774 <main+0x17c>)
 8000692:	f004 f950 	bl	8004936 <xTaskCreate>
 8000696:	6178      	str	r0, [r7, #20]
		configASSERT(status == pdPASS);
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	2b01      	cmp	r3, #1
 800069c:	d00b      	beq.n	80006b6 <main+0xbe>
        __asm volatile
 800069e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006a2:	f383 8811 	msr	BASEPRI, r3
 80006a6:	f3bf 8f6f 	isb	sy
 80006aa:	f3bf 8f4f 	dsb	sy
 80006ae:	60fb      	str	r3, [r7, #12]
    }
 80006b0:	bf00      	nop
 80006b2:	bf00      	nop
 80006b4:	e7fd      	b.n	80006b2 <main+0xba>
		status = xTaskCreate(uart_handler, "uart_task",200, NULL, 2, &uart_handle);
 80006b6:	4b30      	ldr	r3, [pc, #192]	@ (8000778 <main+0x180>)
 80006b8:	9301      	str	r3, [sp, #4]
 80006ba:	2302      	movs	r3, #2
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2300      	movs	r3, #0
 80006c0:	22c8      	movs	r2, #200	@ 0xc8
 80006c2:	492e      	ldr	r1, [pc, #184]	@ (800077c <main+0x184>)
 80006c4:	482e      	ldr	r0, [pc, #184]	@ (8000780 <main+0x188>)
 80006c6:	f004 f936 	bl	8004936 <xTaskCreate>
 80006ca:	6178      	str	r0, [r7, #20]
		configASSERT(status == pdPASS);
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d00b      	beq.n	80006ea <main+0xf2>
        __asm volatile
 80006d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006d6:	f383 8811 	msr	BASEPRI, r3
 80006da:	f3bf 8f6f 	isb	sy
 80006de:	f3bf 8f4f 	dsb	sy
 80006e2:	60bb      	str	r3, [r7, #8]
    }
 80006e4:	bf00      	nop
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <main+0xee>
		status = xTaskCreate(lcd_handler, "lcd_task",200, NULL, 1, &lcd_handle);
 80006ea:	4b26      	ldr	r3, [pc, #152]	@ (8000784 <main+0x18c>)
 80006ec:	9301      	str	r3, [sp, #4]
 80006ee:	2301      	movs	r3, #1
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	2300      	movs	r3, #0
 80006f4:	22c8      	movs	r2, #200	@ 0xc8
 80006f6:	4924      	ldr	r1, [pc, #144]	@ (8000788 <main+0x190>)
 80006f8:	4824      	ldr	r0, [pc, #144]	@ (800078c <main+0x194>)
 80006fa:	f004 f91c 	bl	8004936 <xTaskCreate>
 80006fe:	6178      	str	r0, [r7, #20]
		configASSERT(status == pdPASS);
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d00b      	beq.n	800071e <main+0x126>
        __asm volatile
 8000706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800070a:	f383 8811 	msr	BASEPRI, r3
 800070e:	f3bf 8f6f 	isb	sy
 8000712:	f3bf 8f4f 	dsb	sy
 8000716:	607b      	str	r3, [r7, #4]
    }
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	e7fd      	b.n	800071a <main+0x122>
//
		lcdData_handle = xQueueCreate(1,sizeof(char));
 800071e:	2200      	movs	r2, #0
 8000720:	2101      	movs	r1, #1
 8000722:	2001      	movs	r0, #1
 8000724:	f003 fc38 	bl	8003f98 <xQueueGenericCreate>
 8000728:	4603      	mov	r3, r0
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <main+0x198>)
 800072c:	6013      	str	r3, [r2, #0]
	sema_keypad = xSemaphoreCreateBinary();
 800072e:	2203      	movs	r2, #3
 8000730:	2100      	movs	r1, #0
 8000732:	2001      	movs	r0, #1
 8000734:	f003 fc30 	bl	8003f98 <xQueueGenericCreate>
 8000738:	4603      	mov	r3, r0
 800073a:	4a16      	ldr	r2, [pc, #88]	@ (8000794 <main+0x19c>)
 800073c:	6013      	str	r3, [r2, #0]
	    mutex_speed = xSemaphoreCreateMutex();
 800073e:	2001      	movs	r0, #1
 8000740:	f003 fcc5 	bl	80040ce <xQueueCreateMutex>
 8000744:	4603      	mov	r3, r0
 8000746:	4a14      	ldr	r2, [pc, #80]	@ (8000798 <main+0x1a0>)
 8000748:	6013      	str	r3, [r2, #0]
//
    vTaskStartScheduler();
 800074a:	f004 fa7b 	bl	8004c44 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800074e:	bf00      	nop
 8000750:	e7fd      	b.n	800074e <main+0x156>
 8000752:	bf00      	nop
 8000754:	40011000 	.word	0x40011000
 8000758:	200000f4 	.word	0x200000f4
 800075c:	40000400 	.word	0x40000400
 8000760:	20000184 	.word	0x20000184
 8000764:	080063c4 	.word	0x080063c4
 8000768:	08000a89 	.word	0x08000a89
 800076c:	20000188 	.word	0x20000188
 8000770:	080063d0 	.word	0x080063d0
 8000774:	08000d39 	.word	0x08000d39
 8000778:	2000018c 	.word	0x2000018c
 800077c:	080063dc 	.word	0x080063dc
 8000780:	08000d69 	.word	0x08000d69
 8000784:	20000190 	.word	0x20000190
 8000788:	080063e8 	.word	0x080063e8
 800078c:	08000e05 	.word	0x08000e05
 8000790:	20000194 	.word	0x20000194
 8000794:	20000198 	.word	0x20000198
 8000798:	2000019c 	.word	0x2000019c

0800079c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b090      	sub	sp, #64	@ 0x40
 80007a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007a2:	f107 0318 	add.w	r3, r7, #24
 80007a6:	2228      	movs	r2, #40	@ 0x28
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f005 fd10 	bl	80061d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
 80007bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007be:	2302      	movs	r3, #2
 80007c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c2:	2301      	movs	r3, #1
 80007c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c6:	2310      	movs	r3, #16
 80007c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ce:	f107 0318 	add.w	r3, r7, #24
 80007d2:	4618      	mov	r0, r3
 80007d4:	f001 fd08 	bl	80021e8 <HAL_RCC_OscConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80007de:	f000 fb9d 	bl	8000f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e2:	230f      	movs	r3, #15
 80007e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	2100      	movs	r1, #0
 80007fa:	4618      	mov	r0, r3
 80007fc:	f001 ff76 	bl	80026ec <HAL_RCC_ClockConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000806:	f000 fb89 	bl	8000f1c <Error_Handler>
  }
}
 800080a:	bf00      	nop
 800080c:	3740      	adds	r7, #64	@ 0x40
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000818:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <MX_I2C1_Init+0x50>)
 800081a:	4a13      	ldr	r2, [pc, #76]	@ (8000868 <MX_I2C1_Init+0x54>)
 800081c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800081e:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <MX_I2C1_Init+0x50>)
 8000820:	4a12      	ldr	r2, [pc, #72]	@ (800086c <MX_I2C1_Init+0x58>)
 8000822:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000824:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <MX_I2C1_Init+0x50>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800082a:	4b0e      	ldr	r3, [pc, #56]	@ (8000864 <MX_I2C1_Init+0x50>)
 800082c:	2200      	movs	r2, #0
 800082e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000830:	4b0c      	ldr	r3, [pc, #48]	@ (8000864 <MX_I2C1_Init+0x50>)
 8000832:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000836:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000838:	4b0a      	ldr	r3, [pc, #40]	@ (8000864 <MX_I2C1_Init+0x50>)
 800083a:	2200      	movs	r2, #0
 800083c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800083e:	4b09      	ldr	r3, [pc, #36]	@ (8000864 <MX_I2C1_Init+0x50>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000844:	4b07      	ldr	r3, [pc, #28]	@ (8000864 <MX_I2C1_Init+0x50>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <MX_I2C1_Init+0x50>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000850:	4804      	ldr	r0, [pc, #16]	@ (8000864 <MX_I2C1_Init+0x50>)
 8000852:	f001 f82d 	bl	80018b0 <HAL_I2C_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800085c:	f000 fb5e 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	200000a0 	.word	0x200000a0
 8000868:	40005400 	.word	0x40005400
 800086c:	000186a0 	.word	0x000186a0

08000870 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08e      	sub	sp, #56	@ 0x38
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000876:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000884:	f107 0320 	add.w	r3, r7, #32
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
 800089c:	615a      	str	r2, [r3, #20]
 800089e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008a0:	4b2c      	ldr	r3, [pc, #176]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008a2:	4a2d      	ldr	r2, [pc, #180]	@ (8000958 <MX_TIM3_Init+0xe8>)
 80008a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 80008a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008a8:	2207      	movs	r2, #7
 80008aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ac:	4b29      	ldr	r3, [pc, #164]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80008b2:	4b28      	ldr	r3, [pc, #160]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008b4:	2263      	movs	r2, #99	@ 0x63
 80008b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b8:	4b26      	ldr	r3, [pc, #152]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008be:	4b25      	ldr	r3, [pc, #148]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008c4:	4823      	ldr	r0, [pc, #140]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008c6:	f002 f8cf 	bl	8002a68 <HAL_TIM_Base_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80008d0:	f000 fb24 	bl	8000f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008de:	4619      	mov	r1, r3
 80008e0:	481c      	ldr	r0, [pc, #112]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008e2:	f002 fc0f 	bl	8003104 <HAL_TIM_ConfigClockSource>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80008ec:	f000 fb16 	bl	8000f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008f0:	4818      	ldr	r0, [pc, #96]	@ (8000954 <MX_TIM3_Init+0xe4>)
 80008f2:	f002 f95b 	bl	8002bac <HAL_TIM_PWM_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80008fc:	f000 fb0e 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000908:	f107 0320 	add.w	r3, r7, #32
 800090c:	4619      	mov	r1, r3
 800090e:	4811      	ldr	r0, [pc, #68]	@ (8000954 <MX_TIM3_Init+0xe4>)
 8000910:	f002 ff94 	bl	800383c <HAL_TIMEx_MasterConfigSynchronization>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800091a:	f000 faff 	bl	8000f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800091e:	2360      	movs	r3, #96	@ 0x60
 8000920:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	220c      	movs	r2, #12
 8000932:	4619      	mov	r1, r3
 8000934:	4807      	ldr	r0, [pc, #28]	@ (8000954 <MX_TIM3_Init+0xe4>)
 8000936:	f002 fb23 	bl	8002f80 <HAL_TIM_PWM_ConfigChannel>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000940:	f000 faec 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000944:	4803      	ldr	r0, [pc, #12]	@ (8000954 <MX_TIM3_Init+0xe4>)
 8000946:	f000 fb7d 	bl	8001044 <HAL_TIM_MspPostInit>

}
 800094a:	bf00      	nop
 800094c:	3738      	adds	r7, #56	@ 0x38
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000f4 	.word	0x200000f4
 8000958:	40000400 	.word	0x40000400

0800095c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000960:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000962:	4a12      	ldr	r2, [pc, #72]	@ (80009ac <MX_USART1_UART_Init+0x50>)
 8000964:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000968:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800096c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800096e:	4b0e      	ldr	r3, [pc, #56]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000974:	4b0c      	ldr	r3, [pc, #48]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800097a:	4b0b      	ldr	r3, [pc, #44]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 800097c:	2200      	movs	r2, #0
 800097e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000980:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000982:	220c      	movs	r2, #12
 8000984:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000986:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800098c:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000992:	4805      	ldr	r0, [pc, #20]	@ (80009a8 <MX_USART1_UART_Init+0x4c>)
 8000994:	f002 ffc2 	bl	800391c <HAL_UART_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800099e:	f000 fabd 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	2000013c 	.word	0x2000013c
 80009ac:	40013800 	.word	0x40013800

080009b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a2c      	ldr	r2, [pc, #176]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009ca:	f043 0310 	orr.w	r3, r3, #16
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f003 0310 	and.w	r3, r3, #16
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009dc:	4b27      	ldr	r3, [pc, #156]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	4a26      	ldr	r2, [pc, #152]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009e2:	f043 0304 	orr.w	r3, r3, #4
 80009e6:	6193      	str	r3, [r2, #24]
 80009e8:	4b24      	ldr	r3, [pc, #144]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f003 0304 	and.w	r3, r3, #4
 80009f0:	60bb      	str	r3, [r7, #8]
 80009f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f4:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	4a20      	ldr	r2, [pc, #128]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 80009fa:	f043 0308 	orr.w	r3, r3, #8
 80009fe:	6193      	str	r3, [r2, #24]
 8000a00:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f003 0308 	and.w	r3, r3, #8
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a12:	481b      	ldr	r0, [pc, #108]	@ (8000a80 <MX_GPIO_Init+0xd0>)
 8000a14:	f000 ff33 	bl	800187e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	210f      	movs	r1, #15
 8000a1c:	4819      	ldr	r0, [pc, #100]	@ (8000a84 <MX_GPIO_Init+0xd4>)
 8000a1e:	f000 ff2e 	bl	800187e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2302      	movs	r3, #2
 8000a32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4811      	ldr	r0, [pc, #68]	@ (8000a80 <MX_GPIO_Init+0xd0>)
 8000a3c:	f000 fd84 	bl	8001548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000a40:	230f      	movs	r3, #15
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	2301      	movs	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	4619      	mov	r1, r3
 8000a56:	480b      	ldr	r0, [pc, #44]	@ (8000a84 <MX_GPIO_Init+0xd4>)
 8000a58:	f000 fd76 	bl	8001548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a5c:	23f0      	movs	r3, #240	@ 0xf0
 8000a5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	f107 0310 	add.w	r3, r7, #16
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <MX_GPIO_Init+0xd4>)
 8000a70:	f000 fd6a 	bl	8001548 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  //HAL_NVIC_DisableIRQ(EXTI4_IRQn);
  //HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a74:	bf00      	nop
 8000a76:	3720      	adds	r7, #32
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	40011000 	.word	0x40011000
 8000a84:	40010800 	.word	0x40010800

08000a88 <keypad_handler>:
//   //portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
//}


void keypad_handler(void *pvparameter)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af02      	add	r7, sp, #8
 8000a8e:	6078      	str	r0, [r7, #4]
	  uint8_t data;
	  uint8_t pos = 0x80;uint8_t uart_flag=0;
 8000a90:	2380      	movs	r3, #128	@ 0x80
 8000a92:	727b      	strb	r3, [r7, #9]
 8000a94:	2300      	movs	r3, #0
 8000a96:	72fb      	strb	r3, [r7, #11]
	  int digit=0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
	while(1){
		//xSemaphoreTake(sema_keypad,portMAX_DELAY);

		//taskENTER_CRITICAL();
		if(button_pressed()==1)
 8000a9c:	f7ff fb58 	bl	8000150 <button_pressed>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	f040 8132 	bne.w	8000d0c <keypad_handler+0x284>
		{

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aae:	4899      	ldr	r0, [pc, #612]	@ (8000d14 <keypad_handler+0x28c>)
 8000ab0:	f000 fee5 	bl	800187e <HAL_GPIO_WritePin>
		  data= whichkey();
 8000ab4:	f7ff fb76 	bl	80001a4 <whichkey>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	72bb      	strb	r3, [r7, #10]
  //		  HAL_UART_Transmit(&huart1, &data, 1, 1000);
  //		  HAL_UART_Transmit(&huart1, "\n\r", 2, 1000);

		  switch (data){
 8000abc:	7abb      	ldrb	r3, [r7, #10]
 8000abe:	2b44      	cmp	r3, #68	@ 0x44
 8000ac0:	f000 8086 	beq.w	8000bd0 <keypad_handler+0x148>
 8000ac4:	2b44      	cmp	r3, #68	@ 0x44
 8000ac6:	f300 80db 	bgt.w	8000c80 <keypad_handler+0x1f8>
 8000aca:	2b23      	cmp	r3, #35	@ 0x23
 8000acc:	d041      	beq.n	8000b52 <keypad_handler+0xca>
 8000ace:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ad0:	f040 80d6 	bne.w	8000c80 <keypad_handler+0x1f8>
			case '*':
				if(digit>0){//1,2
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f340 8113 	ble.w	8000d02 <keypad_handler+0x27a>
					if(digit ==1){
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d118      	bne.n	8000b14 <keypad_handler+0x8c>
						pos =0x80;
 8000ae2:	2380      	movs	r3, #128	@ 0x80
 8000ae4:	727b      	strb	r3, [r7, #9]
						xQueueSendToBack(lcdData_handle,&pos,0);
 8000ae6:	4b8c      	ldr	r3, [pc, #560]	@ (8000d18 <keypad_handler+0x290>)
 8000ae8:	6818      	ldr	r0, [r3, #0]
 8000aea:	f107 0109 	add.w	r1, r7, #9
 8000aee:	2300      	movs	r3, #0
 8000af0:	2200      	movs	r2, #0
 8000af2:	f003 fb05 	bl	8004100 <xQueueGenericSend>
						LCD_DC = Command_LCD;
 8000af6:	4b89      	ldr	r3, [pc, #548]	@ (8000d1c <keypad_handler+0x294>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
						xTaskNotify(lcd_handle,LCD_DC,eSetValueWithOverwrite);
 8000afc:	4b88      	ldr	r3, [pc, #544]	@ (8000d20 <keypad_handler+0x298>)
 8000afe:	6818      	ldr	r0, [r3, #0]
 8000b00:	4b86      	ldr	r3, [pc, #536]	@ (8000d1c <keypad_handler+0x294>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	2300      	movs	r3, #0
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	f004 fea7 	bl	8005860 <xTaskGenericNotify>
 8000b12:	e01a      	b.n	8000b4a <keypad_handler+0xc2>
						//lcd_write_command4bitmode(0x80);
					}
					else if(digit ==2){
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d117      	bne.n	8000b4a <keypad_handler+0xc2>
						pos =0x81;
 8000b1a:	2381      	movs	r3, #129	@ 0x81
 8000b1c:	727b      	strb	r3, [r7, #9]
						xQueueSendToBack(lcdData_handle,&pos,0);
 8000b1e:	4b7e      	ldr	r3, [pc, #504]	@ (8000d18 <keypad_handler+0x290>)
 8000b20:	6818      	ldr	r0, [r3, #0]
 8000b22:	f107 0109 	add.w	r1, r7, #9
 8000b26:	2300      	movs	r3, #0
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f003 fae9 	bl	8004100 <xQueueGenericSend>
						LCD_DC = Command_LCD;
 8000b2e:	4b7b      	ldr	r3, [pc, #492]	@ (8000d1c <keypad_handler+0x294>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
						xTaskNotify(lcd_handle,LCD_DC,eSetValueWithOverwrite);
 8000b34:	4b7a      	ldr	r3, [pc, #488]	@ (8000d20 <keypad_handler+0x298>)
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	4b78      	ldr	r3, [pc, #480]	@ (8000d1c <keypad_handler+0x294>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	2300      	movs	r3, #0
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2303      	movs	r3, #3
 8000b44:	2100      	movs	r1, #0
 8000b46:	f004 fe8b 	bl	8005860 <xTaskGenericNotify>
						//lcd_write_command4bitmode(0x81);
					}
					digit--;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	60fb      	str	r3, [r7, #12]
				}
				break;
 8000b50:	e0d7      	b.n	8000d02 <keypad_handler+0x27a>
			case '#':
				if(digit<2){//0,1
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	f300 80d6 	bgt.w	8000d06 <keypad_handler+0x27e>
					if(digit ==1){
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d118      	bne.n	8000b92 <keypad_handler+0x10a>
						pos =0x82;
 8000b60:	2382      	movs	r3, #130	@ 0x82
 8000b62:	727b      	strb	r3, [r7, #9]
						xQueueSendToBack(lcdData_handle,&pos,0);
 8000b64:	4b6c      	ldr	r3, [pc, #432]	@ (8000d18 <keypad_handler+0x290>)
 8000b66:	6818      	ldr	r0, [r3, #0]
 8000b68:	f107 0109 	add.w	r1, r7, #9
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f003 fac6 	bl	8004100 <xQueueGenericSend>
						LCD_DC = Command_LCD;
 8000b74:	4b69      	ldr	r3, [pc, #420]	@ (8000d1c <keypad_handler+0x294>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
						xTaskNotify(lcd_handle,LCD_DC,eSetValueWithOverwrite);
 8000b7a:	4b69      	ldr	r3, [pc, #420]	@ (8000d20 <keypad_handler+0x298>)
 8000b7c:	6818      	ldr	r0, [r3, #0]
 8000b7e:	4b67      	ldr	r3, [pc, #412]	@ (8000d1c <keypad_handler+0x294>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	461a      	mov	r2, r3
 8000b84:	2300      	movs	r3, #0
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	2303      	movs	r3, #3
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	f004 fe68 	bl	8005860 <xTaskGenericNotify>
 8000b90:	e01a      	b.n	8000bc8 <keypad_handler+0x140>
						//lcd_write_command4bitmode(0x82);
					}
					else if(digit ==0){
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d117      	bne.n	8000bc8 <keypad_handler+0x140>
						pos =0x81;
 8000b98:	2381      	movs	r3, #129	@ 0x81
 8000b9a:	727b      	strb	r3, [r7, #9]
						xQueueSendToBack(lcdData_handle,&pos,0);
 8000b9c:	4b5e      	ldr	r3, [pc, #376]	@ (8000d18 <keypad_handler+0x290>)
 8000b9e:	6818      	ldr	r0, [r3, #0]
 8000ba0:	f107 0109 	add.w	r1, r7, #9
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f003 faaa 	bl	8004100 <xQueueGenericSend>
						LCD_DC = Command_LCD;
 8000bac:	4b5b      	ldr	r3, [pc, #364]	@ (8000d1c <keypad_handler+0x294>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
						xTaskNotify(lcd_handle,LCD_DC,eSetValueWithOverwrite);
 8000bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8000d20 <keypad_handler+0x298>)
 8000bb4:	6818      	ldr	r0, [r3, #0]
 8000bb6:	4b59      	ldr	r3, [pc, #356]	@ (8000d1c <keypad_handler+0x294>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	9300      	str	r3, [sp, #0]
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	f004 fe4c 	bl	8005860 <xTaskGenericNotify>
						//lcd_write_command4bitmode(0x81);
					}
					digit++;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	60fb      	str	r3, [r7, #12]
				}
				break;
 8000bce:	e09a      	b.n	8000d06 <keypad_handler+0x27e>
			case 'D':
				percentage = (speed[0]-0x30)*100 + (speed[1]-0x30)*10 + (speed[2]-0x30) ;
 8000bd0:	4b54      	ldr	r3, [pc, #336]	@ (8000d24 <keypad_handler+0x29c>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	3b30      	subs	r3, #48	@ 0x30
 8000bd6:	2264      	movs	r2, #100	@ 0x64
 8000bd8:	fb02 f103 	mul.w	r1, r2, r3
 8000bdc:	4b51      	ldr	r3, [pc, #324]	@ (8000d24 <keypad_handler+0x29c>)
 8000bde:	785b      	ldrb	r3, [r3, #1]
 8000be0:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000be4:	4613      	mov	r3, r2
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	4413      	add	r3, r2
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	18ca      	adds	r2, r1, r3
 8000bee:	4b4d      	ldr	r3, [pc, #308]	@ (8000d24 <keypad_handler+0x29c>)
 8000bf0:	789b      	ldrb	r3, [r3, #2]
 8000bf2:	3b30      	subs	r3, #48	@ 0x30
 8000bf4:	4413      	add	r3, r2
 8000bf6:	4a4c      	ldr	r2, [pc, #304]	@ (8000d28 <keypad_handler+0x2a0>)
 8000bf8:	6013      	str	r3, [r2, #0]
				if(percentage> 100){
 8000bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8000d28 <keypad_handler+0x2a0>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b64      	cmp	r3, #100	@ 0x64
 8000c00:	dd29      	ble.n	8000c56 <keypad_handler+0x1ce>
					xSemaphoreTake(mutex_speed,portMAX_DELAY);
 8000c02:	4b4a      	ldr	r3, [pc, #296]	@ (8000d2c <keypad_handler+0x2a4>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f04f 31ff 	mov.w	r1, #4294967295
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f003 fc5c 	bl	80044c8 <xQueueSemaphoreTake>
					speed[0]='1';speed[1]='0';speed[2]='0';
 8000c10:	4b44      	ldr	r3, [pc, #272]	@ (8000d24 <keypad_handler+0x29c>)
 8000c12:	2231      	movs	r2, #49	@ 0x31
 8000c14:	701a      	strb	r2, [r3, #0]
 8000c16:	4b43      	ldr	r3, [pc, #268]	@ (8000d24 <keypad_handler+0x29c>)
 8000c18:	2230      	movs	r2, #48	@ 0x30
 8000c1a:	705a      	strb	r2, [r3, #1]
 8000c1c:	4b41      	ldr	r3, [pc, #260]	@ (8000d24 <keypad_handler+0x29c>)
 8000c1e:	2230      	movs	r2, #48	@ 0x30
 8000c20:	709a      	strb	r2, [r3, #2]
					xSemaphoreGive(mutex_speed);
 8000c22:	4b42      	ldr	r3, [pc, #264]	@ (8000d2c <keypad_handler+0x2a4>)
 8000c24:	6818      	ldr	r0, [r3, #0]
 8000c26:	2300      	movs	r3, #0
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	f003 fa68 	bl	8004100 <xQueueGenericSend>
					percentage = 100 ;
 8000c30:	4b3d      	ldr	r3, [pc, #244]	@ (8000d28 <keypad_handler+0x2a0>)
 8000c32:	2264      	movs	r2, #100	@ 0x64
 8000c34:	601a      	str	r2, [r3, #0]
					digit = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	60fb      	str	r3, [r7, #12]
					LCD_DC = Upper_limit_LCD;
 8000c3a:	4b38      	ldr	r3, [pc, #224]	@ (8000d1c <keypad_handler+0x294>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	701a      	strb	r2, [r3, #0]
					xTaskNotify(lcd_handle,LCD_DC,eSetValueWithOverwrite);
 8000c40:	4b37      	ldr	r3, [pc, #220]	@ (8000d20 <keypad_handler+0x298>)
 8000c42:	6818      	ldr	r0, [r3, #0]
 8000c44:	4b35      	ldr	r3, [pc, #212]	@ (8000d1c <keypad_handler+0x294>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2303      	movs	r3, #3
 8000c50:	2100      	movs	r1, #0
 8000c52:	f004 fe05 	bl	8005860 <xTaskGenericNotify>
//					lcd_write_data4bitmode('1');
//					lcd_write_data4bitmode('0');
//					lcd_write_data4bitmode('0');
//					lcd_write_command4bitmode(0x80);
				}
				 xTaskNotify(pwm_handle,0,eNoAction);
 8000c56:	4b36      	ldr	r3, [pc, #216]	@ (8000d30 <keypad_handler+0x2a8>)
 8000c58:	6818      	ldr	r0, [r3, #0]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	2200      	movs	r2, #0
 8000c62:	2100      	movs	r1, #0
 8000c64:	f004 fdfc 	bl	8005860 <xTaskGenericNotify>
//				 TIM3->CCR4=percentage;
				 uart_flag =1;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	72fb      	strb	r3, [r7, #11]
				 xTaskNotify(uart_handle,uart_flag,eSetValueWithOverwrite);
 8000c6c:	4b31      	ldr	r3, [pc, #196]	@ (8000d34 <keypad_handler+0x2ac>)
 8000c6e:	6818      	ldr	r0, [r3, #0]
 8000c70:	7afa      	ldrb	r2, [r7, #11]
 8000c72:	2300      	movs	r3, #0
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	2303      	movs	r3, #3
 8000c78:	2100      	movs	r1, #0
 8000c7a:	f004 fdf1 	bl	8005860 <xTaskGenericNotify>
//				 HAL_UART_Transmit(&huart1, speed, 3, 1000);
//				 HAL_UART_Transmit(&huart1, "\n\r", 2, 1000);

				break;
 8000c7e:	e045      	b.n	8000d0c <keypad_handler+0x284>
			default:
				if(data>='0'&&data<='9'){
 8000c80:	7abb      	ldrb	r3, [r7, #10]
 8000c82:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c84:	d941      	bls.n	8000d0a <keypad_handler+0x282>
 8000c86:	7abb      	ldrb	r3, [r7, #10]
 8000c88:	2b39      	cmp	r3, #57	@ 0x39
 8000c8a:	d83e      	bhi.n	8000d0a <keypad_handler+0x282>
					xSemaphoreTake(mutex_speed,portMAX_DELAY);
 8000c8c:	4b27      	ldr	r3, [pc, #156]	@ (8000d2c <keypad_handler+0x2a4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f04f 31ff 	mov.w	r1, #4294967295
 8000c94:	4618      	mov	r0, r3
 8000c96:	f003 fc17 	bl	80044c8 <xQueueSemaphoreTake>
					speed[digit] = data ;
 8000c9a:	4a22      	ldr	r2, [pc, #136]	@ (8000d24 <keypad_handler+0x29c>)
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	7aba      	ldrb	r2, [r7, #10]
 8000ca2:	701a      	strb	r2, [r3, #0]
					xSemaphoreGive(mutex_speed);
 8000ca4:	4b21      	ldr	r3, [pc, #132]	@ (8000d2c <keypad_handler+0x2a4>)
 8000ca6:	6818      	ldr	r0, [r3, #0]
 8000ca8:	2300      	movs	r3, #0
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	f003 fa27 	bl	8004100 <xQueueGenericSend>
					xTaskNotify(uart_handle,speed[digit],eSetValueWithOverwrite);
 8000cb2:	4b20      	ldr	r3, [pc, #128]	@ (8000d34 <keypad_handler+0x2ac>)
 8000cb4:	6818      	ldr	r0, [r3, #0]
 8000cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8000d24 <keypad_handler+0x29c>)
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	4413      	add	r3, r2
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	f004 fdca 	bl	8005860 <xTaskGenericNotify>
//					HAL_UART_Transmit(&huart1, &speed[digit], 1, 1000);
					//HAL_UART_Transmit(&huart1, &percentage, 1, 1000);

					xQueueSendToBack(lcdData_handle,&speed[digit],0);
 8000ccc:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <keypad_handler+0x290>)
 8000cce:	6818      	ldr	r0, [r3, #0]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4a14      	ldr	r2, [pc, #80]	@ (8000d24 <keypad_handler+0x29c>)
 8000cd4:	1899      	adds	r1, r3, r2
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f003 fa11 	bl	8004100 <xQueueGenericSend>
					LCD_DC = digit+leftData_LCD;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	3302      	adds	r3, #2
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d1c <keypad_handler+0x294>)
 8000ce8:	701a      	strb	r2, [r3, #0]
					xTaskNotify(lcd_handle,LCD_DC,eSetValueWithOverwrite);
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <keypad_handler+0x298>)
 8000cec:	6818      	ldr	r0, [r3, #0]
 8000cee:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <keypad_handler+0x294>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	f004 fdb0 	bl	8005860 <xTaskGenericNotify>

//					lcd_write_data4bitmode(speed[digit]);
//					lcd_write_command4bitmode(0x80|digit);
				}
				//task notify two array -> digit,
				break;
 8000d00:	e003      	b.n	8000d0a <keypad_handler+0x282>
				break;
 8000d02:	bf00      	nop
 8000d04:	e002      	b.n	8000d0c <keypad_handler+0x284>
				break;
 8000d06:	bf00      	nop
 8000d08:	e000      	b.n	8000d0c <keypad_handler+0x284>
				break;
 8000d0a:	bf00      	nop
		  }//switch case
		  //taskEXIT_CRITICAL();
		  }//button press

		vTaskDelay(50);
 8000d0c:	2032      	movs	r0, #50	@ 0x32
 8000d0e:	f003 ff63 	bl	8004bd8 <vTaskDelay>
		if(button_pressed()==1)
 8000d12:	e6c3      	b.n	8000a9c <keypad_handler+0x14>
 8000d14:	40011000 	.word	0x40011000
 8000d18:	20000194 	.word	0x20000194
 8000d1c:	200001a4 	.word	0x200001a4
 8000d20:	20000190 	.word	0x20000190
 8000d24:	20000020 	.word	0x20000020
 8000d28:	200001a0 	.word	0x200001a0
 8000d2c:	2000019c 	.word	0x2000019c
 8000d30:	20000188 	.word	0x20000188
 8000d34:	2000018c 	.word	0x2000018c

08000d38 <pwm_handler>:
	}
}


void pwm_handler(void *pvparameter)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	6078      	str	r0, [r7, #4]

	while(1){
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000d40:	f04f 33ff 	mov.w	r3, #4294967295
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	2300      	movs	r3, #0
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f004 fd07 	bl	8005760 <xTaskGenericNotifyWait>
		TIM3->CCR4=percentage;
 8000d52:	4b03      	ldr	r3, [pc, #12]	@ (8000d60 <pwm_handler+0x28>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4b03      	ldr	r3, [pc, #12]	@ (8000d64 <pwm_handler+0x2c>)
 8000d58:	641a      	str	r2, [r3, #64]	@ 0x40
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000d5a:	bf00      	nop
 8000d5c:	e7f0      	b.n	8000d40 <pwm_handler+0x8>
 8000d5e:	bf00      	nop
 8000d60:	200001a0 	.word	0x200001a0
 8000d64:	40000400 	.word	0x40000400

08000d68 <uart_handler>:
	}

}

void uart_handler(void *pvparameter)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af02      	add	r7, sp, #8
 8000d6e:	6078      	str	r0, [r7, #4]
	uint32_t data ;
	while(1){
		xTaskNotifyWait(0,0,&data,portMAX_DELAY);
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	9200      	str	r2, [sp, #0]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f004 fcee 	bl	8005760 <xTaskGenericNotifyWait>
		if(data == 1){
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d11c      	bne.n	8000dc4 <uart_handler+0x5c>
			xSemaphoreTake(mutex_speed,portMAX_DELAY);
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <uart_handler+0x8c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d92:	4618      	mov	r0, r3
 8000d94:	f003 fb98 	bl	80044c8 <xQueueSemaphoreTake>
			HAL_UART_Transmit(&huart1, speed, 3, 1000);
 8000d98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d9c:	2203      	movs	r2, #3
 8000d9e:	4916      	ldr	r1, [pc, #88]	@ (8000df8 <uart_handler+0x90>)
 8000da0:	4816      	ldr	r0, [pc, #88]	@ (8000dfc <uart_handler+0x94>)
 8000da2:	f002 fe0b 	bl	80039bc <HAL_UART_Transmit>
			xSemaphoreGive(mutex_speed);
 8000da6:	4b13      	ldr	r3, [pc, #76]	@ (8000df4 <uart_handler+0x8c>)
 8000da8:	6818      	ldr	r0, [r3, #0]
 8000daa:	2300      	movs	r3, #0
 8000dac:	2200      	movs	r2, #0
 8000dae:	2100      	movs	r1, #0
 8000db0:	f003 f9a6 	bl	8004100 <xQueueGenericSend>
			HAL_UART_Transmit(&huart1, "\n\r", 2, 1000);
 8000db4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db8:	2202      	movs	r2, #2
 8000dba:	4911      	ldr	r1, [pc, #68]	@ (8000e00 <uart_handler+0x98>)
 8000dbc:	480f      	ldr	r0, [pc, #60]	@ (8000dfc <uart_handler+0x94>)
 8000dbe:	f002 fdfd 	bl	80039bc <HAL_UART_Transmit>
 8000dc2:	e7d5      	b.n	8000d70 <uart_handler+0x8>
		}
		else{
			xSemaphoreTake(mutex_speed,portMAX_DELAY);
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <uart_handler+0x8c>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f003 fb7b 	bl	80044c8 <xQueueSemaphoreTake>
			HAL_UART_Transmit(&huart1, &data, 1, 1000);
 8000dd2:	f107 010c 	add.w	r1, r7, #12
 8000dd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4807      	ldr	r0, [pc, #28]	@ (8000dfc <uart_handler+0x94>)
 8000dde:	f002 fded 	bl	80039bc <HAL_UART_Transmit>
			xSemaphoreGive(mutex_speed);
 8000de2:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <uart_handler+0x8c>)
 8000de4:	6818      	ldr	r0, [r3, #0]
 8000de6:	2300      	movs	r3, #0
 8000de8:	2200      	movs	r2, #0
 8000dea:	2100      	movs	r1, #0
 8000dec:	f003 f988 	bl	8004100 <xQueueGenericSend>
		xTaskNotifyWait(0,0,&data,portMAX_DELAY);
 8000df0:	e7be      	b.n	8000d70 <uart_handler+0x8>
 8000df2:	bf00      	nop
 8000df4:	2000019c 	.word	0x2000019c
 8000df8:	20000020 	.word	0x20000020
 8000dfc:	2000013c 	.word	0x2000013c
 8000e00:	080063f4 	.word	0x080063f4

08000e04 <lcd_handler>:
		}
	}
}

void lcd_handler(void *pvparameter)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af02      	add	r7, sp, #8
 8000e0a:	6078      	str	r0, [r7, #4]
	uint32_t work ;
	uint8_t data ;
	while(1){
		xTaskNotifyWait(0,0,&work,portMAX_DELAY);
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	9200      	str	r2, [sp, #0]
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f004 fca0 	bl	8005760 <xTaskGenericNotifyWait>
		HAL_UART_Transmit(&huart1, &work, 1, 1000);
 8000e20:	f107 010c 	add.w	r1, r7, #12
 8000e24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e28:	2201      	movs	r2, #1
 8000e2a:	4831      	ldr	r0, [pc, #196]	@ (8000ef0 <lcd_handler+0xec>)
 8000e2c:	f002 fdc6 	bl	80039bc <HAL_UART_Transmit>
		if(work == leftData_LCD){
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d110      	bne.n	8000e58 <lcd_handler+0x54>
			xQueueReceive(lcdData_handle, &data,portMAX_DELAY);
 8000e36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <lcd_handler+0xf0>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f107 010b 	add.w	r1, r7, #11
 8000e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000e42:	4618      	mov	r0, r3
 8000e44:	f003 fa5e 	bl	8004304 <xQueueReceive>
			lcd_write_data4bitmode(data);
 8000e48:	7afb      	ldrb	r3, [r7, #11]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fb3e 	bl	80004cc <lcd_write_data4bitmode>
			lcd_write_command4bitmode(0x80);
 8000e50:	2080      	movs	r0, #128	@ 0x80
 8000e52:	f7ff faa5 	bl	80003a0 <lcd_write_command4bitmode>
 8000e56:	e7d9      	b.n	8000e0c <lcd_handler+0x8>
		}
		else if(work == CenterData_LCD){
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	2b03      	cmp	r3, #3
 8000e5c:	d110      	bne.n	8000e80 <lcd_handler+0x7c>
			xQueueReceive(lcdData_handle, &data,portMAX_DELAY);
 8000e5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ef4 <lcd_handler+0xf0>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f107 010b 	add.w	r1, r7, #11
 8000e66:	f04f 32ff 	mov.w	r2, #4294967295
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f003 fa4a 	bl	8004304 <xQueueReceive>
			lcd_write_data4bitmode(data);
 8000e70:	7afb      	ldrb	r3, [r7, #11]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fb2a 	bl	80004cc <lcd_write_data4bitmode>
			lcd_write_command4bitmode(0x81);
 8000e78:	2081      	movs	r0, #129	@ 0x81
 8000e7a:	f7ff fa91 	bl	80003a0 <lcd_write_command4bitmode>
 8000e7e:	e7c5      	b.n	8000e0c <lcd_handler+0x8>
		}
		else if(work == RightData_LCD){
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	d110      	bne.n	8000ea8 <lcd_handler+0xa4>
			xQueueReceive(lcdData_handle, &data,portMAX_DELAY);
 8000e86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef4 <lcd_handler+0xf0>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f107 010b 	add.w	r1, r7, #11
 8000e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8000e92:	4618      	mov	r0, r3
 8000e94:	f003 fa36 	bl	8004304 <xQueueReceive>
			lcd_write_data4bitmode(data);
 8000e98:	7afb      	ldrb	r3, [r7, #11]
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fb16 	bl	80004cc <lcd_write_data4bitmode>
			lcd_write_command4bitmode(0x82);
 8000ea0:	2082      	movs	r0, #130	@ 0x82
 8000ea2:	f7ff fa7d 	bl	80003a0 <lcd_write_command4bitmode>
 8000ea6:	e7b1      	b.n	8000e0c <lcd_handler+0x8>
		}
		else if(work == Command_LCD){
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d10d      	bne.n	8000eca <lcd_handler+0xc6>
			xQueueReceive(lcdData_handle, &data,portMAX_DELAY);
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <lcd_handler+0xf0>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f107 010b 	add.w	r1, r7, #11
 8000eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f003 fa22 	bl	8004304 <xQueueReceive>
			lcd_write_command4bitmode(data);
 8000ec0:	7afb      	ldrb	r3, [r7, #11]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fa6c 	bl	80003a0 <lcd_write_command4bitmode>
 8000ec8:	e7a0      	b.n	8000e0c <lcd_handler+0x8>
		}
		else if(work == Upper_limit_LCD){
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d19d      	bne.n	8000e0c <lcd_handler+0x8>
			lcd_write_command4bitmode(0x80);
 8000ed0:	2080      	movs	r0, #128	@ 0x80
 8000ed2:	f7ff fa65 	bl	80003a0 <lcd_write_command4bitmode>
			lcd_write_data4bitmode('1');
 8000ed6:	2031      	movs	r0, #49	@ 0x31
 8000ed8:	f7ff faf8 	bl	80004cc <lcd_write_data4bitmode>
			lcd_write_data4bitmode('0');
 8000edc:	2030      	movs	r0, #48	@ 0x30
 8000ede:	f7ff faf5 	bl	80004cc <lcd_write_data4bitmode>
			lcd_write_data4bitmode('0');
 8000ee2:	2030      	movs	r0, #48	@ 0x30
 8000ee4:	f7ff faf2 	bl	80004cc <lcd_write_data4bitmode>
			lcd_write_command4bitmode(0x80);
 8000ee8:	2080      	movs	r0, #128	@ 0x80
 8000eea:	f7ff fa59 	bl	80003a0 <lcd_write_command4bitmode>
		xTaskNotifyWait(0,0,&work,portMAX_DELAY);
 8000eee:	e78d      	b.n	8000e0c <lcd_handler+0x8>
 8000ef0:	2000013c 	.word	0x2000013c
 8000ef4:	20000194 	.word	0x20000194

08000ef8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d101      	bne.n	8000f0e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f0a:	f000 f9fd 	bl	8001308 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40000800 	.word	0x40000800

08000f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f20:	b672      	cpsid	i
}
 8000f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <Error_Handler+0x8>

08000f28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f2e:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	4a14      	ldr	r2, [pc, #80]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6193      	str	r3, [r2, #24]
 8000f3a:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f50:	61d3      	str	r3, [r2, #28]
 8000f52:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_MspInit+0x60>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <HAL_MspInit+0x60>)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	40021000 	.word	0x40021000
 8000f88:	40010000 	.word	0x40010000

08000f8c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a15      	ldr	r2, [pc, #84]	@ (8000ffc <HAL_I2C_MspInit+0x70>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d123      	bne.n	8000ff4 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fac:	4b14      	ldr	r3, [pc, #80]	@ (8001000 <HAL_I2C_MspInit+0x74>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a13      	ldr	r2, [pc, #76]	@ (8001000 <HAL_I2C_MspInit+0x74>)
 8000fb2:	f043 0308 	orr.w	r3, r3, #8
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b11      	ldr	r3, [pc, #68]	@ (8001000 <HAL_I2C_MspInit+0x74>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0308 	and.w	r3, r3, #8
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fc4:	23c0      	movs	r3, #192	@ 0xc0
 8000fc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fc8:	2312      	movs	r3, #18
 8000fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	480b      	ldr	r0, [pc, #44]	@ (8001004 <HAL_I2C_MspInit+0x78>)
 8000fd8:	f000 fab6 	bl	8001548 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fdc:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <HAL_I2C_MspInit+0x74>)
 8000fde:	69db      	ldr	r3, [r3, #28]
 8000fe0:	4a07      	ldr	r2, [pc, #28]	@ (8001000 <HAL_I2C_MspInit+0x74>)
 8000fe2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fe6:	61d3      	str	r3, [r2, #28]
 8000fe8:	4b05      	ldr	r3, [pc, #20]	@ (8001000 <HAL_I2C_MspInit+0x74>)
 8000fea:	69db      	ldr	r3, [r3, #28]
 8000fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ff4:	bf00      	nop
 8000ff6:	3720      	adds	r7, #32
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40005400 	.word	0x40005400
 8001000:	40021000 	.word	0x40021000
 8001004:	40010c00 	.word	0x40010c00

08001008 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a09      	ldr	r2, [pc, #36]	@ (800103c <HAL_TIM_Base_MspInit+0x34>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d10b      	bne.n	8001032 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800101a:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <HAL_TIM_Base_MspInit+0x38>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a08      	ldr	r2, [pc, #32]	@ (8001040 <HAL_TIM_Base_MspInit+0x38>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_TIM_Base_MspInit+0x38>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr
 800103c:	40000400 	.word	0x40000400
 8001040:	40021000 	.word	0x40021000

08001044 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a0f      	ldr	r2, [pc, #60]	@ (800109c <HAL_TIM_MspPostInit+0x58>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d117      	bne.n	8001094 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001064:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <HAL_TIM_MspPostInit+0x5c>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	4a0d      	ldr	r2, [pc, #52]	@ (80010a0 <HAL_TIM_MspPostInit+0x5c>)
 800106a:	f043 0308 	orr.w	r3, r3, #8
 800106e:	6193      	str	r3, [r2, #24]
 8001070:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <HAL_TIM_MspPostInit+0x5c>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	f003 0308 	and.w	r3, r3, #8
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800107c:	2302      	movs	r3, #2
 800107e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	2302      	movs	r3, #2
 8001082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2302      	movs	r3, #2
 8001086:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	f107 0310 	add.w	r3, r7, #16
 800108c:	4619      	mov	r1, r3
 800108e:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <HAL_TIM_MspPostInit+0x60>)
 8001090:	f000 fa5a 	bl	8001548 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001094:	bf00      	nop
 8001096:	3720      	adds	r7, #32
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40000400 	.word	0x40000400
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40010c00 	.word	0x40010c00

080010a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001134 <HAL_UART_MspInit+0x8c>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d131      	bne.n	800112c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <HAL_UART_MspInit+0x90>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001138 <HAL_UART_MspInit+0x90>)
 80010ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d2:	6193      	str	r3, [r2, #24]
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <HAL_UART_MspInit+0x90>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e0:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <HAL_UART_MspInit+0x90>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	4a14      	ldr	r2, [pc, #80]	@ (8001138 <HAL_UART_MspInit+0x90>)
 80010e6:	f043 0304 	orr.w	r3, r3, #4
 80010ea:	6193      	str	r3, [r2, #24]
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <HAL_UART_MspInit+0x90>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	f003 0304 	and.w	r3, r3, #4
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80010f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001102:	2303      	movs	r3, #3
 8001104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	4619      	mov	r1, r3
 800110c:	480b      	ldr	r0, [pc, #44]	@ (800113c <HAL_UART_MspInit+0x94>)
 800110e:	f000 fa1b 	bl	8001548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001112:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001116:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	f107 0310 	add.w	r3, r7, #16
 8001124:	4619      	mov	r1, r3
 8001126:	4805      	ldr	r0, [pc, #20]	@ (800113c <HAL_UART_MspInit+0x94>)
 8001128:	f000 fa0e 	bl	8001548 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800112c:	bf00      	nop
 800112e:	3720      	adds	r7, #32
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40013800 	.word	0x40013800
 8001138:	40021000 	.word	0x40021000
 800113c:	40010800 	.word	0x40010800

08001140 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08e      	sub	sp, #56	@ 0x38
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001148:	2300      	movs	r3, #0
 800114a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800114c:	2300      	movs	r3, #0
 800114e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001150:	2300      	movs	r3, #0
 8001152:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001156:	4b34      	ldr	r3, [pc, #208]	@ (8001228 <HAL_InitTick+0xe8>)
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	4a33      	ldr	r2, [pc, #204]	@ (8001228 <HAL_InitTick+0xe8>)
 800115c:	f043 0304 	orr.w	r3, r3, #4
 8001160:	61d3      	str	r3, [r2, #28]
 8001162:	4b31      	ldr	r3, [pc, #196]	@ (8001228 <HAL_InitTick+0xe8>)
 8001164:	69db      	ldr	r3, [r3, #28]
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800116e:	f107 0210 	add.w	r2, r7, #16
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f001 fc27 	bl	80029cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001184:	2b00      	cmp	r3, #0
 8001186:	d103      	bne.n	8001190 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001188:	f001 fbf8 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 800118c:	6378      	str	r0, [r7, #52]	@ 0x34
 800118e:	e004      	b.n	800119a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001190:	f001 fbf4 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 8001194:	4603      	mov	r3, r0
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800119a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800119c:	4a23      	ldr	r2, [pc, #140]	@ (800122c <HAL_InitTick+0xec>)
 800119e:	fba2 2303 	umull	r2, r3, r2, r3
 80011a2:	0c9b      	lsrs	r3, r3, #18
 80011a4:	3b01      	subs	r3, #1
 80011a6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80011a8:	4b21      	ldr	r3, [pc, #132]	@ (8001230 <HAL_InitTick+0xf0>)
 80011aa:	4a22      	ldr	r2, [pc, #136]	@ (8001234 <HAL_InitTick+0xf4>)
 80011ac:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80011ae:	4b20      	ldr	r3, [pc, #128]	@ (8001230 <HAL_InitTick+0xf0>)
 80011b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011b4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80011b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001230 <HAL_InitTick+0xf0>)
 80011b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ba:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80011bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <HAL_InitTick+0xf0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001230 <HAL_InitTick+0xf0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c8:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <HAL_InitTick+0xf0>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80011ce:	4818      	ldr	r0, [pc, #96]	@ (8001230 <HAL_InitTick+0xf0>)
 80011d0:	f001 fc4a 	bl	8002a68 <HAL_TIM_Base_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80011da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d11b      	bne.n	800121a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80011e2:	4813      	ldr	r0, [pc, #76]	@ (8001230 <HAL_InitTick+0xf0>)
 80011e4:	f001 fc90 	bl	8002b08 <HAL_TIM_Base_Start_IT>
 80011e8:	4603      	mov	r3, r0
 80011ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80011ee:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d111      	bne.n	800121a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80011f6:	201e      	movs	r0, #30
 80011f8:	f000 f997 	bl	800152a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b0f      	cmp	r3, #15
 8001200:	d808      	bhi.n	8001214 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001202:	2200      	movs	r2, #0
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	201e      	movs	r0, #30
 8001208:	f000 f973 	bl	80014f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800120c:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <HAL_InitTick+0xf8>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
 8001212:	e002      	b.n	800121a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800121a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800121e:	4618      	mov	r0, r3
 8001220:	3738      	adds	r7, #56	@ 0x38
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000
 800122c:	431bde83 	.word	0x431bde83
 8001230:	200001a8 	.word	0x200001a8
 8001234:	40000800 	.word	0x40000800
 8001238:	20000028 	.word	0x20000028

0800123c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <NMI_Handler+0x4>

08001244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <MemManage_Handler+0x4>

08001254 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <BusFault_Handler+0x4>

0800125c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <UsageFault_Handler+0x4>

08001264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001274:	4802      	ldr	r0, [pc, #8]	@ (8001280 <TIM4_IRQHandler+0x10>)
 8001276:	f001 fd93 	bl	8002da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	200001a8 	.word	0x200001a8

08001284 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001290:	f7ff fff8 	bl	8001284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001294:	480b      	ldr	r0, [pc, #44]	@ (80012c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001296:	490c      	ldr	r1, [pc, #48]	@ (80012c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001298:	4a0c      	ldr	r2, [pc, #48]	@ (80012cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800129a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800129c:	e002      	b.n	80012a4 <LoopCopyDataInit>

0800129e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a2:	3304      	adds	r3, #4

080012a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a8:	d3f9      	bcc.n	800129e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012aa:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012ac:	4c09      	ldr	r4, [pc, #36]	@ (80012d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b0:	e001      	b.n	80012b6 <LoopFillZerobss>

080012b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b4:	3204      	adds	r2, #4

080012b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b8:	d3fb      	bcc.n	80012b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ba:	f004 ffef 	bl	800629c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012be:	f7ff f99b 	bl	80005f8 <main>
  bx lr
 80012c2:	4770      	bx	lr
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80012cc:	08006438 	.word	0x08006438
  ldr r2, =_sbss
 80012d0:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80012d4:	20002c80 	.word	0x20002c80

080012d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC1_2_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <HAL_Init+0x28>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <HAL_Init+0x28>)
 80012e6:	f043 0310 	orr.w	r3, r3, #16
 80012ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ec:	2003      	movs	r0, #3
 80012ee:	f000 f8f5 	bl	80014dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012f2:	200f      	movs	r0, #15
 80012f4:	f7ff ff24 	bl	8001140 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f8:	f7ff fe16 	bl	8000f28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40022000 	.word	0x40022000

08001308 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <HAL_IncTick+0x1c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <HAL_IncTick+0x20>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4413      	add	r3, r2
 8001318:	4a03      	ldr	r2, [pc, #12]	@ (8001328 <HAL_IncTick+0x20>)
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	2000002c 	.word	0x2000002c
 8001328:	200001f0 	.word	0x200001f0

0800132c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return uwTick;
 8001330:	4b02      	ldr	r3, [pc, #8]	@ (800133c <HAL_GetTick+0x10>)
 8001332:	681b      	ldr	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	200001f0 	.word	0x200001f0

08001340 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001348:	f7ff fff0 	bl	800132c <HAL_GetTick>
 800134c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001358:	d005      	beq.n	8001366 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800135a:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <HAL_Delay+0x44>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	461a      	mov	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	4413      	add	r3, r2
 8001364:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001366:	bf00      	nop
 8001368:	f7ff ffe0 	bl	800132c <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	429a      	cmp	r2, r3
 8001376:	d8f7      	bhi.n	8001368 <HAL_Delay+0x28>
  {
  }
}
 8001378:	bf00      	nop
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	2000002c 	.word	0x2000002c

08001388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <__NVIC_SetPriorityGrouping+0x44>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800139e:	68ba      	ldr	r2, [r7, #8]
 80013a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013a4:	4013      	ands	r3, r2
 80013a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ba:	4a04      	ldr	r2, [pc, #16]	@ (80013cc <__NVIC_SetPriorityGrouping+0x44>)
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	60d3      	str	r3, [r2, #12]
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d4:	4b04      	ldr	r3, [pc, #16]	@ (80013e8 <__NVIC_GetPriorityGrouping+0x18>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	0a1b      	lsrs	r3, r3, #8
 80013da:	f003 0307 	and.w	r3, r3, #7
}
 80013de:	4618      	mov	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	db0b      	blt.n	8001416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	f003 021f 	and.w	r2, r3, #31
 8001404:	4906      	ldr	r1, [pc, #24]	@ (8001420 <__NVIC_EnableIRQ+0x34>)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	095b      	lsrs	r3, r3, #5
 800140c:	2001      	movs	r0, #1
 800140e:	fa00 f202 	lsl.w	r2, r0, r2
 8001412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	e000e100 	.word	0xe000e100

08001424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	6039      	str	r1, [r7, #0]
 800142e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001434:	2b00      	cmp	r3, #0
 8001436:	db0a      	blt.n	800144e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	b2da      	uxtb	r2, r3
 800143c:	490c      	ldr	r1, [pc, #48]	@ (8001470 <__NVIC_SetPriority+0x4c>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	0112      	lsls	r2, r2, #4
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	440b      	add	r3, r1
 8001448:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800144c:	e00a      	b.n	8001464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	b2da      	uxtb	r2, r3
 8001452:	4908      	ldr	r1, [pc, #32]	@ (8001474 <__NVIC_SetPriority+0x50>)
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	f003 030f 	and.w	r3, r3, #15
 800145a:	3b04      	subs	r3, #4
 800145c:	0112      	lsls	r2, r2, #4
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	440b      	add	r3, r1
 8001462:	761a      	strb	r2, [r3, #24]
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000e100 	.word	0xe000e100
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001478:	b480      	push	{r7}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	f1c3 0307 	rsb	r3, r3, #7
 8001492:	2b04      	cmp	r3, #4
 8001494:	bf28      	it	cs
 8001496:	2304      	movcs	r3, #4
 8001498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	3304      	adds	r3, #4
 800149e:	2b06      	cmp	r3, #6
 80014a0:	d902      	bls.n	80014a8 <NVIC_EncodePriority+0x30>
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	3b03      	subs	r3, #3
 80014a6:	e000      	b.n	80014aa <NVIC_EncodePriority+0x32>
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ac:	f04f 32ff 	mov.w	r2, #4294967295
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	43da      	mvns	r2, r3
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	401a      	ands	r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c0:	f04f 31ff 	mov.w	r1, #4294967295
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	43d9      	mvns	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	4313      	orrs	r3, r2
         );
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3724      	adds	r7, #36	@ 0x24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff ff4f 	bl	8001388 <__NVIC_SetPriorityGrouping>
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b086      	sub	sp, #24
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	4603      	mov	r3, r0
 80014fa:	60b9      	str	r1, [r7, #8]
 80014fc:	607a      	str	r2, [r7, #4]
 80014fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001504:	f7ff ff64 	bl	80013d0 <__NVIC_GetPriorityGrouping>
 8001508:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	68b9      	ldr	r1, [r7, #8]
 800150e:	6978      	ldr	r0, [r7, #20]
 8001510:	f7ff ffb2 	bl	8001478 <NVIC_EncodePriority>
 8001514:	4602      	mov	r2, r0
 8001516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800151a:	4611      	mov	r1, r2
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff81 	bl	8001424 <__NVIC_SetPriority>
}
 8001522:	bf00      	nop
 8001524:	3718      	adds	r7, #24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	4603      	mov	r3, r0
 8001532:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff57 	bl	80013ec <__NVIC_EnableIRQ>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001548:	b480      	push	{r7}
 800154a:	b08b      	sub	sp, #44	@ 0x2c
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800155a:	e169      	b.n	8001830 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800155c:	2201      	movs	r2, #1
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	69fa      	ldr	r2, [r7, #28]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	429a      	cmp	r2, r3
 8001576:	f040 8158 	bne.w	800182a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4a9a      	ldr	r2, [pc, #616]	@ (80017e8 <HAL_GPIO_Init+0x2a0>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d05e      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001584:	4a98      	ldr	r2, [pc, #608]	@ (80017e8 <HAL_GPIO_Init+0x2a0>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d875      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 800158a:	4a98      	ldr	r2, [pc, #608]	@ (80017ec <HAL_GPIO_Init+0x2a4>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d058      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001590:	4a96      	ldr	r2, [pc, #600]	@ (80017ec <HAL_GPIO_Init+0x2a4>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d86f      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 8001596:	4a96      	ldr	r2, [pc, #600]	@ (80017f0 <HAL_GPIO_Init+0x2a8>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d052      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 800159c:	4a94      	ldr	r2, [pc, #592]	@ (80017f0 <HAL_GPIO_Init+0x2a8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d869      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015a2:	4a94      	ldr	r2, [pc, #592]	@ (80017f4 <HAL_GPIO_Init+0x2ac>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d04c      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015a8:	4a92      	ldr	r2, [pc, #584]	@ (80017f4 <HAL_GPIO_Init+0x2ac>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d863      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ae:	4a92      	ldr	r2, [pc, #584]	@ (80017f8 <HAL_GPIO_Init+0x2b0>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d046      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015b4:	4a90      	ldr	r2, [pc, #576]	@ (80017f8 <HAL_GPIO_Init+0x2b0>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d85d      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ba:	2b12      	cmp	r3, #18
 80015bc:	d82a      	bhi.n	8001614 <HAL_GPIO_Init+0xcc>
 80015be:	2b12      	cmp	r3, #18
 80015c0:	d859      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015c2:	a201      	add	r2, pc, #4	@ (adr r2, 80015c8 <HAL_GPIO_Init+0x80>)
 80015c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c8:	08001643 	.word	0x08001643
 80015cc:	0800161d 	.word	0x0800161d
 80015d0:	0800162f 	.word	0x0800162f
 80015d4:	08001671 	.word	0x08001671
 80015d8:	08001677 	.word	0x08001677
 80015dc:	08001677 	.word	0x08001677
 80015e0:	08001677 	.word	0x08001677
 80015e4:	08001677 	.word	0x08001677
 80015e8:	08001677 	.word	0x08001677
 80015ec:	08001677 	.word	0x08001677
 80015f0:	08001677 	.word	0x08001677
 80015f4:	08001677 	.word	0x08001677
 80015f8:	08001677 	.word	0x08001677
 80015fc:	08001677 	.word	0x08001677
 8001600:	08001677 	.word	0x08001677
 8001604:	08001677 	.word	0x08001677
 8001608:	08001677 	.word	0x08001677
 800160c:	08001625 	.word	0x08001625
 8001610:	08001639 	.word	0x08001639
 8001614:	4a79      	ldr	r2, [pc, #484]	@ (80017fc <HAL_GPIO_Init+0x2b4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800161a:	e02c      	b.n	8001676 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e029      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	3304      	adds	r3, #4
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e024      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	3308      	adds	r3, #8
 8001634:	623b      	str	r3, [r7, #32]
          break;
 8001636:	e01f      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	330c      	adds	r3, #12
 800163e:	623b      	str	r3, [r7, #32]
          break;
 8001640:	e01a      	b.n	8001678 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800164a:	2304      	movs	r3, #4
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e013      	b.n	8001678 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001658:	2308      	movs	r3, #8
 800165a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	611a      	str	r2, [r3, #16]
          break;
 8001662:	e009      	b.n	8001678 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001664:	2308      	movs	r3, #8
 8001666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	615a      	str	r2, [r3, #20]
          break;
 800166e:	e003      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
          break;
 8001674:	e000      	b.n	8001678 <HAL_GPIO_Init+0x130>
          break;
 8001676:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2bff      	cmp	r3, #255	@ 0xff
 800167c:	d801      	bhi.n	8001682 <HAL_GPIO_Init+0x13a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	e001      	b.n	8001686 <HAL_GPIO_Init+0x13e>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3304      	adds	r3, #4
 8001686:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	2bff      	cmp	r3, #255	@ 0xff
 800168c:	d802      	bhi.n	8001694 <HAL_GPIO_Init+0x14c>
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	e002      	b.n	800169a <HAL_GPIO_Init+0x152>
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	3b08      	subs	r3, #8
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	210f      	movs	r1, #15
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	401a      	ands	r2, r3
 80016ac:	6a39      	ldr	r1, [r7, #32]
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	431a      	orrs	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80b1 	beq.w	800182a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016e0:	4a48      	ldr	r2, [pc, #288]	@ (8001804 <HAL_GPIO_Init+0x2bc>)
 80016e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3302      	adds	r3, #2
 80016e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a40      	ldr	r2, [pc, #256]	@ (8001808 <HAL_GPIO_Init+0x2c0>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d013      	beq.n	8001734 <HAL_GPIO_Init+0x1ec>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a3f      	ldr	r2, [pc, #252]	@ (800180c <HAL_GPIO_Init+0x2c4>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d00d      	beq.n	8001730 <HAL_GPIO_Init+0x1e8>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a3e      	ldr	r2, [pc, #248]	@ (8001810 <HAL_GPIO_Init+0x2c8>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d007      	beq.n	800172c <HAL_GPIO_Init+0x1e4>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a3d      	ldr	r2, [pc, #244]	@ (8001814 <HAL_GPIO_Init+0x2cc>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d101      	bne.n	8001728 <HAL_GPIO_Init+0x1e0>
 8001724:	2303      	movs	r3, #3
 8001726:	e006      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001728:	2304      	movs	r3, #4
 800172a:	e004      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 800172c:	2302      	movs	r3, #2
 800172e:	e002      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001730:	2301      	movs	r3, #1
 8001732:	e000      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001734:	2300      	movs	r3, #0
 8001736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001738:	f002 0203 	and.w	r2, r2, #3
 800173c:	0092      	lsls	r2, r2, #2
 800173e:	4093      	lsls	r3, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	4313      	orrs	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001746:	492f      	ldr	r1, [pc, #188]	@ (8001804 <HAL_GPIO_Init+0x2bc>)
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	089b      	lsrs	r3, r3, #2
 800174c:	3302      	adds	r3, #2
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001760:	4b2d      	ldr	r3, [pc, #180]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	492c      	ldr	r1, [pc, #176]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	608b      	str	r3, [r1, #8]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	4928      	ldr	r1, [pc, #160]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001778:	4013      	ands	r3, r2
 800177a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001788:	4b23      	ldr	r3, [pc, #140]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 800178a:	68da      	ldr	r2, [r3, #12]
 800178c:	4922      	ldr	r1, [pc, #136]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	60cb      	str	r3, [r1, #12]
 8001794:	e006      	b.n	80017a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001796:	4b20      	ldr	r3, [pc, #128]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	43db      	mvns	r3, r3
 800179e:	491e      	ldr	r1, [pc, #120]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017a0:	4013      	ands	r3, r2
 80017a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d006      	beq.n	80017be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	4918      	ldr	r1, [pc, #96]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]
 80017bc:	e006      	b.n	80017cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017be:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	4914      	ldr	r1, [pc, #80]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017c8:	4013      	ands	r3, r2
 80017ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d021      	beq.n	800181c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	490e      	ldr	r1, [pc, #56]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	600b      	str	r3, [r1, #0]
 80017e4:	e021      	b.n	800182a <HAL_GPIO_Init+0x2e2>
 80017e6:	bf00      	nop
 80017e8:	10320000 	.word	0x10320000
 80017ec:	10310000 	.word	0x10310000
 80017f0:	10220000 	.word	0x10220000
 80017f4:	10210000 	.word	0x10210000
 80017f8:	10120000 	.word	0x10120000
 80017fc:	10110000 	.word	0x10110000
 8001800:	40021000 	.word	0x40021000
 8001804:	40010000 	.word	0x40010000
 8001808:	40010800 	.word	0x40010800
 800180c:	40010c00 	.word	0x40010c00
 8001810:	40011000 	.word	0x40011000
 8001814:	40011400 	.word	0x40011400
 8001818:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800181c:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_GPIO_Init+0x304>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	43db      	mvns	r3, r3
 8001824:	4909      	ldr	r1, [pc, #36]	@ (800184c <HAL_GPIO_Init+0x304>)
 8001826:	4013      	ands	r3, r2
 8001828:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	3301      	adds	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001836:	fa22 f303 	lsr.w	r3, r2, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	f47f ae8e 	bne.w	800155c <HAL_GPIO_Init+0x14>
  }
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	372c      	adds	r7, #44	@ 0x2c
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr
 800184c:	40010400 	.word	0x40010400

08001850 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	887b      	ldrh	r3, [r7, #2]
 8001862:	4013      	ands	r3, r2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d002      	beq.n	800186e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001868:	2301      	movs	r3, #1
 800186a:	73fb      	strb	r3, [r7, #15]
 800186c:	e001      	b.n	8001872 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800186e:	2300      	movs	r3, #0
 8001870:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001872:	7bfb      	ldrb	r3, [r7, #15]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr

0800187e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	460b      	mov	r3, r1
 8001888:	807b      	strh	r3, [r7, #2]
 800188a:	4613      	mov	r3, r2
 800188c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800188e:	787b      	ldrb	r3, [r7, #1]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d003      	beq.n	800189c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001894:	887a      	ldrh	r2, [r7, #2]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800189a:	e003      	b.n	80018a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800189c:	887b      	ldrh	r3, [r7, #2]
 800189e:	041a      	lsls	r2, r3, #16
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	611a      	str	r2, [r3, #16]
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr
	...

080018b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e12b      	b.n	8001b1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d106      	bne.n	80018dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff fb58 	bl	8000f8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2224      	movs	r2, #36	@ 0x24
 80018e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0201 	bic.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001902:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001912:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001914:	f001 f832 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 8001918:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	4a81      	ldr	r2, [pc, #516]	@ (8001b24 <HAL_I2C_Init+0x274>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d807      	bhi.n	8001934 <HAL_I2C_Init+0x84>
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4a80      	ldr	r2, [pc, #512]	@ (8001b28 <HAL_I2C_Init+0x278>)
 8001928:	4293      	cmp	r3, r2
 800192a:	bf94      	ite	ls
 800192c:	2301      	movls	r3, #1
 800192e:	2300      	movhi	r3, #0
 8001930:	b2db      	uxtb	r3, r3
 8001932:	e006      	b.n	8001942 <HAL_I2C_Init+0x92>
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	4a7d      	ldr	r2, [pc, #500]	@ (8001b2c <HAL_I2C_Init+0x27c>)
 8001938:	4293      	cmp	r3, r2
 800193a:	bf94      	ite	ls
 800193c:	2301      	movls	r3, #1
 800193e:	2300      	movhi	r3, #0
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e0e7      	b.n	8001b1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4a78      	ldr	r2, [pc, #480]	@ (8001b30 <HAL_I2C_Init+0x280>)
 800194e:	fba2 2303 	umull	r2, r3, r2, r3
 8001952:	0c9b      	lsrs	r3, r3, #18
 8001954:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	68ba      	ldr	r2, [r7, #8]
 8001966:	430a      	orrs	r2, r1
 8001968:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6a1b      	ldr	r3, [r3, #32]
 8001970:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	4a6a      	ldr	r2, [pc, #424]	@ (8001b24 <HAL_I2C_Init+0x274>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d802      	bhi.n	8001984 <HAL_I2C_Init+0xd4>
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	3301      	adds	r3, #1
 8001982:	e009      	b.n	8001998 <HAL_I2C_Init+0xe8>
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800198a:	fb02 f303 	mul.w	r3, r2, r3
 800198e:	4a69      	ldr	r2, [pc, #420]	@ (8001b34 <HAL_I2C_Init+0x284>)
 8001990:	fba2 2303 	umull	r2, r3, r2, r3
 8001994:	099b      	lsrs	r3, r3, #6
 8001996:	3301      	adds	r3, #1
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6812      	ldr	r2, [r2, #0]
 800199c:	430b      	orrs	r3, r1
 800199e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80019aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	495c      	ldr	r1, [pc, #368]	@ (8001b24 <HAL_I2C_Init+0x274>)
 80019b4:	428b      	cmp	r3, r1
 80019b6:	d819      	bhi.n	80019ec <HAL_I2C_Init+0x13c>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	1e59      	subs	r1, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80019c6:	1c59      	adds	r1, r3, #1
 80019c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80019cc:	400b      	ands	r3, r1
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00a      	beq.n	80019e8 <HAL_I2C_Init+0x138>
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1e59      	subs	r1, r3, #1
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80019e0:	3301      	adds	r3, #1
 80019e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019e6:	e051      	b.n	8001a8c <HAL_I2C_Init+0x1dc>
 80019e8:	2304      	movs	r3, #4
 80019ea:	e04f      	b.n	8001a8c <HAL_I2C_Init+0x1dc>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d111      	bne.n	8001a18 <HAL_I2C_Init+0x168>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	1e58      	subs	r0, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6859      	ldr	r1, [r3, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	440b      	add	r3, r1
 8001a02:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a06:	3301      	adds	r3, #1
 8001a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	bf0c      	ite	eq
 8001a10:	2301      	moveq	r3, #1
 8001a12:	2300      	movne	r3, #0
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	e012      	b.n	8001a3e <HAL_I2C_Init+0x18e>
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	1e58      	subs	r0, r3, #1
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6859      	ldr	r1, [r3, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	0099      	lsls	r1, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bf0c      	ite	eq
 8001a38:	2301      	moveq	r3, #1
 8001a3a:	2300      	movne	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_I2C_Init+0x196>
 8001a42:	2301      	movs	r3, #1
 8001a44:	e022      	b.n	8001a8c <HAL_I2C_Init+0x1dc>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d10e      	bne.n	8001a6c <HAL_I2C_Init+0x1bc>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	1e58      	subs	r0, r3, #1
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6859      	ldr	r1, [r3, #4]
 8001a56:	460b      	mov	r3, r1
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	440b      	add	r3, r1
 8001a5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a60:	3301      	adds	r3, #1
 8001a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a6a:	e00f      	b.n	8001a8c <HAL_I2C_Init+0x1dc>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	1e58      	subs	r0, r3, #1
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6859      	ldr	r1, [r3, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	0099      	lsls	r1, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a82:	3301      	adds	r3, #1
 8001a84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	6809      	ldr	r1, [r1, #0]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69da      	ldr	r2, [r3, #28]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001aba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	6911      	ldr	r1, [r2, #16]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68d2      	ldr	r2, [r2, #12]
 8001ac6:	4311      	orrs	r1, r2
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	430b      	orrs	r3, r1
 8001ace:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	695a      	ldr	r2, [r3, #20]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0201 	orr.w	r2, r2, #1
 8001afa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2220      	movs	r2, #32
 8001b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	000186a0 	.word	0x000186a0
 8001b28:	001e847f 	.word	0x001e847f
 8001b2c:	003d08ff 	.word	0x003d08ff
 8001b30:	431bde83 	.word	0x431bde83
 8001b34:	10624dd3 	.word	0x10624dd3

08001b38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af02      	add	r7, sp, #8
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	461a      	mov	r2, r3
 8001b44:	460b      	mov	r3, r1
 8001b46:	817b      	strh	r3, [r7, #10]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b4c:	f7ff fbee 	bl	800132c <HAL_GetTick>
 8001b50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b20      	cmp	r3, #32
 8001b5c:	f040 80e0 	bne.w	8001d20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	2319      	movs	r3, #25
 8001b66:	2201      	movs	r2, #1
 8001b68:	4970      	ldr	r1, [pc, #448]	@ (8001d2c <HAL_I2C_Master_Transmit+0x1f4>)
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 f964 	bl	8001e38 <I2C_WaitOnFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001b76:	2302      	movs	r3, #2
 8001b78:	e0d3      	b.n	8001d22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d101      	bne.n	8001b88 <HAL_I2C_Master_Transmit+0x50>
 8001b84:	2302      	movs	r3, #2
 8001b86:	e0cc      	b.n	8001d22 <HAL_I2C_Master_Transmit+0x1ea>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d007      	beq.n	8001bae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f042 0201 	orr.w	r2, r2, #1
 8001bac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2221      	movs	r2, #33	@ 0x21
 8001bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2210      	movs	r2, #16
 8001bca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	893a      	ldrh	r2, [r7, #8]
 8001bde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4a50      	ldr	r2, [pc, #320]	@ (8001d30 <HAL_I2C_Master_Transmit+0x1f8>)
 8001bee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001bf0:	8979      	ldrh	r1, [r7, #10]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	6a3a      	ldr	r2, [r7, #32]
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 f89c 	bl	8001d34 <I2C_MasterRequestWrite>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e08d      	b.n	8001d22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001c1c:	e066      	b.n	8001cec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	6a39      	ldr	r1, [r7, #32]
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f000 fa22 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00d      	beq.n	8001c4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d107      	bne.n	8001c46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e06b      	b.n	8001d22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4e:	781a      	ldrb	r2, [r3, #0]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5a:	1c5a      	adds	r2, r3, #1
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	3b01      	subs	r3, #1
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c72:	3b01      	subs	r3, #1
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	695b      	ldr	r3, [r3, #20]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b04      	cmp	r3, #4
 8001c86:	d11b      	bne.n	8001cc0 <HAL_I2C_Master_Transmit+0x188>
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d017      	beq.n	8001cc0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c94:	781a      	ldrb	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	3b01      	subs	r3, #1
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	6a39      	ldr	r1, [r7, #32]
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f000 fa19 	bl	80020fc <I2C_WaitOnBTFFlagUntilTimeout>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d00d      	beq.n	8001cec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd4:	2b04      	cmp	r3, #4
 8001cd6:	d107      	bne.n	8001ce8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ce6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e01a      	b.n	8001d22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d194      	bne.n	8001c1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2220      	movs	r2, #32
 8001d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e000      	b.n	8001d22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001d20:	2302      	movs	r3, #2
  }
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	00100002 	.word	0x00100002
 8001d30:	ffff0000 	.word	0xffff0000

08001d34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af02      	add	r7, sp, #8
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	607a      	str	r2, [r7, #4]
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	460b      	mov	r3, r1
 8001d42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d006      	beq.n	8001d5e <I2C_MasterRequestWrite+0x2a>
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d003      	beq.n	8001d5e <I2C_MasterRequestWrite+0x2a>
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001d5c:	d108      	bne.n	8001d70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	e00b      	b.n	8001d88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d74:	2b12      	cmp	r3, #18
 8001d76:	d107      	bne.n	8001d88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 f84f 	bl	8001e38 <I2C_WaitOnFlagUntilTimeout>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d00d      	beq.n	8001dbc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001daa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dae:	d103      	bne.n	8001db8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001db6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e035      	b.n	8001e28 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001dc4:	d108      	bne.n	8001dd8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001dc6:	897b      	ldrh	r3, [r7, #10]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001dd4:	611a      	str	r2, [r3, #16]
 8001dd6:	e01b      	b.n	8001e10 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001dd8:	897b      	ldrh	r3, [r7, #10]
 8001dda:	11db      	asrs	r3, r3, #7
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f003 0306 	and.w	r3, r3, #6
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	f063 030f 	orn	r3, r3, #15
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	490e      	ldr	r1, [pc, #56]	@ (8001e30 <I2C_MasterRequestWrite+0xfc>)
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f000 f898 	bl	8001f2c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e010      	b.n	8001e28 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001e06:	897b      	ldrh	r3, [r7, #10]
 8001e08:	b2da      	uxtb	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	4907      	ldr	r1, [pc, #28]	@ (8001e34 <I2C_MasterRequestWrite+0x100>)
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f000 f888 	bl	8001f2c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e000      	b.n	8001e28 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	00010008 	.word	0x00010008
 8001e34:	00010002 	.word	0x00010002

08001e38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	4613      	mov	r3, r2
 8001e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e48:	e048      	b.n	8001edc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e50:	d044      	beq.n	8001edc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e52:	f7ff fa6b 	bl	800132c <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d302      	bcc.n	8001e68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d139      	bne.n	8001edc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	0c1b      	lsrs	r3, r3, #16
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d10d      	bne.n	8001e8e <I2C_WaitOnFlagUntilTimeout+0x56>
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	43da      	mvns	r2, r3
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	bf0c      	ite	eq
 8001e84:	2301      	moveq	r3, #1
 8001e86:	2300      	movne	r3, #0
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	e00c      	b.n	8001ea8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	43da      	mvns	r2, r3
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	bf0c      	ite	eq
 8001ea0:	2301      	moveq	r3, #1
 8001ea2:	2300      	movne	r3, #0
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d116      	bne.n	8001edc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	f043 0220 	orr.w	r2, r3, #32
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e023      	b.n	8001f24 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	0c1b      	lsrs	r3, r3, #16
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d10d      	bne.n	8001f02 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	695b      	ldr	r3, [r3, #20]
 8001eec:	43da      	mvns	r2, r3
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	bf0c      	ite	eq
 8001ef8:	2301      	moveq	r3, #1
 8001efa:	2300      	movne	r3, #0
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	461a      	mov	r2, r3
 8001f00:	e00c      	b.n	8001f1c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	43da      	mvns	r2, r3
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	bf0c      	ite	eq
 8001f14:	2301      	moveq	r3, #1
 8001f16:	2300      	movne	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d093      	beq.n	8001e4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
 8001f38:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f3a:	e071      	b.n	8002020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f4a:	d123      	bne.n	8001f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f5a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001f64:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2220      	movs	r2, #32
 8001f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	f043 0204 	orr.w	r2, r3, #4
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e067      	b.n	8002064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9a:	d041      	beq.n	8002020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f9c:	f7ff f9c6 	bl	800132c <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d302      	bcc.n	8001fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d136      	bne.n	8002020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	0c1b      	lsrs	r3, r3, #16
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d10c      	bne.n	8001fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	bf14      	ite	ne
 8001fce:	2301      	movne	r3, #1
 8001fd0:	2300      	moveq	r3, #0
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	e00b      	b.n	8001fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	43da      	mvns	r2, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bf14      	ite	ne
 8001fe8:	2301      	movne	r3, #1
 8001fea:	2300      	moveq	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d016      	beq.n	8002020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200c:	f043 0220 	orr.w	r2, r3, #32
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e021      	b.n	8002064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	0c1b      	lsrs	r3, r3, #16
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b01      	cmp	r3, #1
 8002028:	d10c      	bne.n	8002044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	695b      	ldr	r3, [r3, #20]
 8002030:	43da      	mvns	r2, r3
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	4013      	ands	r3, r2
 8002036:	b29b      	uxth	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	bf14      	ite	ne
 800203c:	2301      	movne	r3, #1
 800203e:	2300      	moveq	r3, #0
 8002040:	b2db      	uxtb	r3, r3
 8002042:	e00b      	b.n	800205c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	43da      	mvns	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	4013      	ands	r3, r2
 8002050:	b29b      	uxth	r3, r3
 8002052:	2b00      	cmp	r3, #0
 8002054:	bf14      	ite	ne
 8002056:	2301      	movne	r3, #1
 8002058:	2300      	moveq	r3, #0
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	f47f af6d 	bne.w	8001f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002078:	e034      	b.n	80020e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800207a:	68f8      	ldr	r0, [r7, #12]
 800207c:	f000 f886 	bl	800218c <I2C_IsAcknowledgeFailed>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e034      	b.n	80020f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002090:	d028      	beq.n	80020e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002092:	f7ff f94b 	bl	800132c <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d302      	bcc.n	80020a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d11d      	bne.n	80020e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020b2:	2b80      	cmp	r3, #128	@ 0x80
 80020b4:	d016      	beq.n	80020e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2220      	movs	r2, #32
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	f043 0220 	orr.w	r2, r3, #32
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e007      	b.n	80020f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ee:	2b80      	cmp	r3, #128	@ 0x80
 80020f0:	d1c3      	bne.n	800207a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002108:	e034      	b.n	8002174 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 f83e 	bl	800218c <I2C_IsAcknowledgeFailed>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e034      	b.n	8002184 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002120:	d028      	beq.n	8002174 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002122:	f7ff f903 	bl	800132c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	68ba      	ldr	r2, [r7, #8]
 800212e:	429a      	cmp	r2, r3
 8002130:	d302      	bcc.n	8002138 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d11d      	bne.n	8002174 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	2b04      	cmp	r3, #4
 8002144:	d016      	beq.n	8002174 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2220      	movs	r2, #32
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002160:	f043 0220 	orr.w	r2, r3, #32
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e007      	b.n	8002184 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	f003 0304 	and.w	r3, r3, #4
 800217e:	2b04      	cmp	r3, #4
 8002180:	d1c3      	bne.n	800210a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800219e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a2:	d11b      	bne.n	80021dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80021ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c8:	f043 0204 	orr.w	r2, r3, #4
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e000      	b.n	80021de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e272      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 8087 	beq.w	8002316 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002208:	4b92      	ldr	r3, [pc, #584]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 030c 	and.w	r3, r3, #12
 8002210:	2b04      	cmp	r3, #4
 8002212:	d00c      	beq.n	800222e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002214:	4b8f      	ldr	r3, [pc, #572]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 030c 	and.w	r3, r3, #12
 800221c:	2b08      	cmp	r3, #8
 800221e:	d112      	bne.n	8002246 <HAL_RCC_OscConfig+0x5e>
 8002220:	4b8c      	ldr	r3, [pc, #560]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800222c:	d10b      	bne.n	8002246 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222e:	4b89      	ldr	r3, [pc, #548]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d06c      	beq.n	8002314 <HAL_RCC_OscConfig+0x12c>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d168      	bne.n	8002314 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e24c      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800224e:	d106      	bne.n	800225e <HAL_RCC_OscConfig+0x76>
 8002250:	4b80      	ldr	r3, [pc, #512]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a7f      	ldr	r2, [pc, #508]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002256:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800225a:	6013      	str	r3, [r2, #0]
 800225c:	e02e      	b.n	80022bc <HAL_RCC_OscConfig+0xd4>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0x98>
 8002266:	4b7b      	ldr	r3, [pc, #492]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a7a      	ldr	r2, [pc, #488]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800226c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	4b78      	ldr	r3, [pc, #480]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a77      	ldr	r2, [pc, #476]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002278:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	e01d      	b.n	80022bc <HAL_RCC_OscConfig+0xd4>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002288:	d10c      	bne.n	80022a4 <HAL_RCC_OscConfig+0xbc>
 800228a:	4b72      	ldr	r3, [pc, #456]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a71      	ldr	r2, [pc, #452]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	4b6f      	ldr	r3, [pc, #444]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a6e      	ldr	r2, [pc, #440]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800229c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a0:	6013      	str	r3, [r2, #0]
 80022a2:	e00b      	b.n	80022bc <HAL_RCC_OscConfig+0xd4>
 80022a4:	4b6b      	ldr	r3, [pc, #428]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a6a      	ldr	r2, [pc, #424]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b68      	ldr	r3, [pc, #416]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a67      	ldr	r2, [pc, #412]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d013      	beq.n	80022ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c4:	f7ff f832 	bl	800132c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022cc:	f7ff f82e 	bl	800132c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b64      	cmp	r3, #100	@ 0x64
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e200      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022de:	4b5d      	ldr	r3, [pc, #372]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f0      	beq.n	80022cc <HAL_RCC_OscConfig+0xe4>
 80022ea:	e014      	b.n	8002316 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7ff f81e 	bl	800132c <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f4:	f7ff f81a 	bl	800132c <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b64      	cmp	r3, #100	@ 0x64
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e1ec      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002306:	4b53      	ldr	r3, [pc, #332]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x10c>
 8002312:	e000      	b.n	8002316 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d063      	beq.n	80023ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002322:	4b4c      	ldr	r3, [pc, #304]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 030c 	and.w	r3, r3, #12
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00b      	beq.n	8002346 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800232e:	4b49      	ldr	r3, [pc, #292]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 030c 	and.w	r3, r3, #12
 8002336:	2b08      	cmp	r3, #8
 8002338:	d11c      	bne.n	8002374 <HAL_RCC_OscConfig+0x18c>
 800233a:	4b46      	ldr	r3, [pc, #280]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d116      	bne.n	8002374 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002346:	4b43      	ldr	r3, [pc, #268]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <HAL_RCC_OscConfig+0x176>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d001      	beq.n	800235e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e1c0      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235e:	4b3d      	ldr	r3, [pc, #244]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4939      	ldr	r1, [pc, #228]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800236e:	4313      	orrs	r3, r2
 8002370:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002372:	e03a      	b.n	80023ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d020      	beq.n	80023be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800237c:	4b36      	ldr	r3, [pc, #216]	@ (8002458 <HAL_RCC_OscConfig+0x270>)
 800237e:	2201      	movs	r2, #1
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7fe ffd3 	bl	800132c <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238a:	f7fe ffcf 	bl	800132c <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e1a1      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239c:	4b2d      	ldr	r3, [pc, #180]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4927      	ldr	r1, [pc, #156]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	600b      	str	r3, [r1, #0]
 80023bc:	e015      	b.n	80023ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023be:	4b26      	ldr	r3, [pc, #152]	@ (8002458 <HAL_RCC_OscConfig+0x270>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7fe ffb2 	bl	800132c <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023cc:	f7fe ffae 	bl	800132c <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e180      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023de:	4b1d      	ldr	r3, [pc, #116]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0308 	and.w	r3, r3, #8
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d03a      	beq.n	800246c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d019      	beq.n	8002432 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023fe:	4b17      	ldr	r3, [pc, #92]	@ (800245c <HAL_RCC_OscConfig+0x274>)
 8002400:	2201      	movs	r2, #1
 8002402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002404:	f7fe ff92 	bl	800132c <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240c:	f7fe ff8e 	bl	800132c <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e160      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800241e:	4b0d      	ldr	r3, [pc, #52]	@ (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800242a:	2001      	movs	r0, #1
 800242c:	f000 fafe 	bl	8002a2c <RCC_Delay>
 8002430:	e01c      	b.n	800246c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002432:	4b0a      	ldr	r3, [pc, #40]	@ (800245c <HAL_RCC_OscConfig+0x274>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002438:	f7fe ff78 	bl	800132c <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800243e:	e00f      	b.n	8002460 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002440:	f7fe ff74 	bl	800132c <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d908      	bls.n	8002460 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e146      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
 8002452:	bf00      	nop
 8002454:	40021000 	.word	0x40021000
 8002458:	42420000 	.word	0x42420000
 800245c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002460:	4b92      	ldr	r3, [pc, #584]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1e9      	bne.n	8002440 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80a6 	beq.w	80025c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247a:	2300      	movs	r3, #0
 800247c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800247e:	4b8b      	ldr	r3, [pc, #556]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10d      	bne.n	80024a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248a:	4b88      	ldr	r3, [pc, #544]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	4a87      	ldr	r2, [pc, #540]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002490:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002494:	61d3      	str	r3, [r2, #28]
 8002496:	4b85      	ldr	r3, [pc, #532]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024a2:	2301      	movs	r3, #1
 80024a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a6:	4b82      	ldr	r3, [pc, #520]	@ (80026b0 <HAL_RCC_OscConfig+0x4c8>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d118      	bne.n	80024e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024b2:	4b7f      	ldr	r3, [pc, #508]	@ (80026b0 <HAL_RCC_OscConfig+0x4c8>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a7e      	ldr	r2, [pc, #504]	@ (80026b0 <HAL_RCC_OscConfig+0x4c8>)
 80024b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024be:	f7fe ff35 	bl	800132c <HAL_GetTick>
 80024c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024c6:	f7fe ff31 	bl	800132c <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b64      	cmp	r3, #100	@ 0x64
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e103      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d8:	4b75      	ldr	r3, [pc, #468]	@ (80026b0 <HAL_RCC_OscConfig+0x4c8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0f0      	beq.n	80024c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d106      	bne.n	80024fa <HAL_RCC_OscConfig+0x312>
 80024ec:	4b6f      	ldr	r3, [pc, #444]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	4a6e      	ldr	r2, [pc, #440]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	6213      	str	r3, [r2, #32]
 80024f8:	e02d      	b.n	8002556 <HAL_RCC_OscConfig+0x36e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10c      	bne.n	800251c <HAL_RCC_OscConfig+0x334>
 8002502:	4b6a      	ldr	r3, [pc, #424]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	4a69      	ldr	r2, [pc, #420]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002508:	f023 0301 	bic.w	r3, r3, #1
 800250c:	6213      	str	r3, [r2, #32]
 800250e:	4b67      	ldr	r3, [pc, #412]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	4a66      	ldr	r2, [pc, #408]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002514:	f023 0304 	bic.w	r3, r3, #4
 8002518:	6213      	str	r3, [r2, #32]
 800251a:	e01c      	b.n	8002556 <HAL_RCC_OscConfig+0x36e>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	2b05      	cmp	r3, #5
 8002522:	d10c      	bne.n	800253e <HAL_RCC_OscConfig+0x356>
 8002524:	4b61      	ldr	r3, [pc, #388]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	4a60      	ldr	r2, [pc, #384]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 800252a:	f043 0304 	orr.w	r3, r3, #4
 800252e:	6213      	str	r3, [r2, #32]
 8002530:	4b5e      	ldr	r3, [pc, #376]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	4a5d      	ldr	r2, [pc, #372]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	6213      	str	r3, [r2, #32]
 800253c:	e00b      	b.n	8002556 <HAL_RCC_OscConfig+0x36e>
 800253e:	4b5b      	ldr	r3, [pc, #364]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	4a5a      	ldr	r2, [pc, #360]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	6213      	str	r3, [r2, #32]
 800254a:	4b58      	ldr	r3, [pc, #352]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4a57      	ldr	r2, [pc, #348]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002550:	f023 0304 	bic.w	r3, r3, #4
 8002554:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d015      	beq.n	800258a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7fe fee5 	bl	800132c <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002564:	e00a      	b.n	800257c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002566:	f7fe fee1 	bl	800132c <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e0b1      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257c:	4b4b      	ldr	r3, [pc, #300]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0ee      	beq.n	8002566 <HAL_RCC_OscConfig+0x37e>
 8002588:	e014      	b.n	80025b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800258a:	f7fe fecf 	bl	800132c <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002590:	e00a      	b.n	80025a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f7fe fecb 	bl	800132c <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e09b      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a8:	4b40      	ldr	r3, [pc, #256]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1ee      	bne.n	8002592 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025b4:	7dfb      	ldrb	r3, [r7, #23]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d105      	bne.n	80025c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ba:	4b3c      	ldr	r3, [pc, #240]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	4a3b      	ldr	r2, [pc, #236]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 80025c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 8087 	beq.w	80026de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d0:	4b36      	ldr	r3, [pc, #216]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 030c 	and.w	r3, r3, #12
 80025d8:	2b08      	cmp	r3, #8
 80025da:	d061      	beq.n	80026a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d146      	bne.n	8002672 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e4:	4b33      	ldr	r3, [pc, #204]	@ (80026b4 <HAL_RCC_OscConfig+0x4cc>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ea:	f7fe fe9f 	bl	800132c <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f2:	f7fe fe9b 	bl	800132c <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e06d      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002604:	4b29      	ldr	r3, [pc, #164]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f0      	bne.n	80025f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002618:	d108      	bne.n	800262c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800261a:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	4921      	ldr	r1, [pc, #132]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002628:	4313      	orrs	r3, r2
 800262a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800262c:	4b1f      	ldr	r3, [pc, #124]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a19      	ldr	r1, [r3, #32]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	430b      	orrs	r3, r1
 800263e:	491b      	ldr	r1, [pc, #108]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002644:	4b1b      	ldr	r3, [pc, #108]	@ (80026b4 <HAL_RCC_OscConfig+0x4cc>)
 8002646:	2201      	movs	r2, #1
 8002648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264a:	f7fe fe6f 	bl	800132c <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002652:	f7fe fe6b 	bl	800132c <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e03d      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002664:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f0      	beq.n	8002652 <HAL_RCC_OscConfig+0x46a>
 8002670:	e035      	b.n	80026de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002672:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <HAL_RCC_OscConfig+0x4cc>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7fe fe58 	bl	800132c <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002680:	f7fe fe54 	bl	800132c <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e026      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <HAL_RCC_OscConfig+0x4c4>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x498>
 800269e:	e01e      	b.n	80026de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d107      	bne.n	80026b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e019      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40007000 	.word	0x40007000
 80026b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026b8:	4b0b      	ldr	r3, [pc, #44]	@ (80026e8 <HAL_RCC_OscConfig+0x500>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d106      	bne.n	80026da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d001      	beq.n	80026de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e000      	b.n	80026e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40021000 	.word	0x40021000

080026ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0d0      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002700:	4b6a      	ldr	r3, [pc, #424]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d910      	bls.n	8002730 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4b67      	ldr	r3, [pc, #412]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 0207 	bic.w	r2, r3, #7
 8002716:	4965      	ldr	r1, [pc, #404]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	4313      	orrs	r3, r2
 800271c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800271e:	4b63      	ldr	r3, [pc, #396]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0b8      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d020      	beq.n	800277e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002748:	4b59      	ldr	r3, [pc, #356]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	4a58      	ldr	r2, [pc, #352]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800274e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002752:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002760:	4b53      	ldr	r3, [pc, #332]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	4a52      	ldr	r2, [pc, #328]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800276a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276c:	4b50      	ldr	r3, [pc, #320]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	494d      	ldr	r1, [pc, #308]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800277a:	4313      	orrs	r3, r2
 800277c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d040      	beq.n	800280c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d107      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002792:	4b47      	ldr	r3, [pc, #284]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d115      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e07f      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027aa:	4b41      	ldr	r3, [pc, #260]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d109      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e073      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ba:	4b3d      	ldr	r3, [pc, #244]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e06b      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ca:	4b39      	ldr	r3, [pc, #228]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f023 0203 	bic.w	r2, r3, #3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4936      	ldr	r1, [pc, #216]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027dc:	f7fe fda6 	bl	800132c <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e2:	e00a      	b.n	80027fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e4:	f7fe fda2 	bl	800132c <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e053      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	4b2d      	ldr	r3, [pc, #180]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f003 020c 	and.w	r2, r3, #12
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	429a      	cmp	r2, r3
 800280a:	d1eb      	bne.n	80027e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800280c:	4b27      	ldr	r3, [pc, #156]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d210      	bcs.n	800283c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281a:	4b24      	ldr	r3, [pc, #144]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f023 0207 	bic.w	r2, r3, #7
 8002822:	4922      	ldr	r1, [pc, #136]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	4313      	orrs	r3, r2
 8002828:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800282a:	4b20      	ldr	r3, [pc, #128]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	429a      	cmp	r2, r3
 8002836:	d001      	beq.n	800283c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e032      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002848:	4b19      	ldr	r3, [pc, #100]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4916      	ldr	r1, [pc, #88]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002856:	4313      	orrs	r3, r2
 8002858:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d009      	beq.n	800287a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002866:	4b12      	ldr	r3, [pc, #72]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	490e      	ldr	r1, [pc, #56]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002876:	4313      	orrs	r3, r2
 8002878:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800287a:	f000 f821 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 800287e:	4602      	mov	r2, r0
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	091b      	lsrs	r3, r3, #4
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	490a      	ldr	r1, [pc, #40]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c8>)
 800288c:	5ccb      	ldrb	r3, [r1, r3]
 800288e:	fa22 f303 	lsr.w	r3, r2, r3
 8002892:	4a09      	ldr	r2, [pc, #36]	@ (80028b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002896:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <HAL_RCC_ClockConfig+0x1d0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe fc50 	bl	8001140 <HAL_InitTick>

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40022000 	.word	0x40022000
 80028b0:	40021000 	.word	0x40021000
 80028b4:	08006400 	.word	0x08006400
 80028b8:	20000024 	.word	0x20000024
 80028bc:	20000028 	.word	0x20000028

080028c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	2300      	movs	r3, #0
 80028cc:	60bb      	str	r3, [r7, #8]
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028da:	4b1e      	ldr	r3, [pc, #120]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x94>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d002      	beq.n	80028f0 <HAL_RCC_GetSysClockFreq+0x30>
 80028ea:	2b08      	cmp	r3, #8
 80028ec:	d003      	beq.n	80028f6 <HAL_RCC_GetSysClockFreq+0x36>
 80028ee:	e027      	b.n	8002940 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028f0:	4b19      	ldr	r3, [pc, #100]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x98>)
 80028f2:	613b      	str	r3, [r7, #16]
      break;
 80028f4:	e027      	b.n	8002946 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	0c9b      	lsrs	r3, r3, #18
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	4a17      	ldr	r2, [pc, #92]	@ (800295c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002900:	5cd3      	ldrb	r3, [r2, r3]
 8002902:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d010      	beq.n	8002930 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800290e:	4b11      	ldr	r3, [pc, #68]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x94>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	0c5b      	lsrs	r3, r3, #17
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	4a11      	ldr	r2, [pc, #68]	@ (8002960 <HAL_RCC_GetSysClockFreq+0xa0>)
 800291a:	5cd3      	ldrb	r3, [r2, r3]
 800291c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a0d      	ldr	r2, [pc, #52]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x98>)
 8002922:	fb03 f202 	mul.w	r2, r3, r2
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	fbb2 f3f3 	udiv	r3, r2, r3
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	e004      	b.n	800293a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a0c      	ldr	r2, [pc, #48]	@ (8002964 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	613b      	str	r3, [r7, #16]
      break;
 800293e:	e002      	b.n	8002946 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002940:	4b05      	ldr	r3, [pc, #20]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x98>)
 8002942:	613b      	str	r3, [r7, #16]
      break;
 8002944:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002946:	693b      	ldr	r3, [r7, #16]
}
 8002948:	4618      	mov	r0, r3
 800294a:	371c      	adds	r7, #28
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40021000 	.word	0x40021000
 8002958:	007a1200 	.word	0x007a1200
 800295c:	08006418 	.word	0x08006418
 8002960:	08006428 	.word	0x08006428
 8002964:	003d0900 	.word	0x003d0900

08002968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800296c:	4b02      	ldr	r3, [pc, #8]	@ (8002978 <HAL_RCC_GetHCLKFreq+0x10>)
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr
 8002978:	20000024 	.word	0x20000024

0800297c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002980:	f7ff fff2 	bl	8002968 <HAL_RCC_GetHCLKFreq>
 8002984:	4602      	mov	r2, r0
 8002986:	4b05      	ldr	r3, [pc, #20]	@ (800299c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	4903      	ldr	r1, [pc, #12]	@ (80029a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002992:	5ccb      	ldrb	r3, [r1, r3]
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002998:	4618      	mov	r0, r3
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000
 80029a0:	08006410 	.word	0x08006410

080029a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029a8:	f7ff ffde 	bl	8002968 <HAL_RCC_GetHCLKFreq>
 80029ac:	4602      	mov	r2, r0
 80029ae:	4b05      	ldr	r3, [pc, #20]	@ (80029c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	0adb      	lsrs	r3, r3, #11
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	4903      	ldr	r1, [pc, #12]	@ (80029c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ba:	5ccb      	ldrb	r3, [r1, r3]
 80029bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40021000 	.word	0x40021000
 80029c8:	08006410 	.word	0x08006410

080029cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	220f      	movs	r2, #15
 80029da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80029dc:	4b11      	ldr	r3, [pc, #68]	@ (8002a24 <HAL_RCC_GetClockConfig+0x58>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 0203 	and.w	r2, r3, #3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80029e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002a24 <HAL_RCC_GetClockConfig+0x58>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80029f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <HAL_RCC_GetClockConfig+0x58>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002a00:	4b08      	ldr	r3, [pc, #32]	@ (8002a24 <HAL_RCC_GetClockConfig+0x58>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	08db      	lsrs	r3, r3, #3
 8002a06:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a0e:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <HAL_RCC_GetClockConfig+0x5c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0207 	and.w	r2, r3, #7
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002a1a:	bf00      	nop
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40022000 	.word	0x40022000

08002a2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a34:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <RCC_Delay+0x34>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a0a      	ldr	r2, [pc, #40]	@ (8002a64 <RCC_Delay+0x38>)
 8002a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3e:	0a5b      	lsrs	r3, r3, #9
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a48:	bf00      	nop
  }
  while (Delay --);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1e5a      	subs	r2, r3, #1
 8002a4e:	60fa      	str	r2, [r7, #12]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1f9      	bne.n	8002a48 <RCC_Delay+0x1c>
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	20000024 	.word	0x20000024
 8002a64:	10624dd3 	.word	0x10624dd3

08002a68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e041      	b.n	8002afe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7fe faba 	bl	8001008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3304      	adds	r3, #4
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	f000 fc18 	bl	80032dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d001      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e03a      	b.n	8002b96 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0201 	orr.w	r2, r2, #1
 8002b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a18      	ldr	r2, [pc, #96]	@ (8002ba0 <HAL_TIM_Base_Start_IT+0x98>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00e      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x58>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b4a:	d009      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x58>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a14      	ldr	r2, [pc, #80]	@ (8002ba4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d004      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x58>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a13      	ldr	r2, [pc, #76]	@ (8002ba8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d111      	bne.n	8002b84 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b06      	cmp	r3, #6
 8002b70:	d010      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f042 0201 	orr.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b82:	e007      	b.n	8002b94 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	40012c00 	.word	0x40012c00
 8002ba4:	40000400 	.word	0x40000400
 8002ba8:	40000800 	.word	0x40000800

08002bac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e041      	b.n	8002c42 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d106      	bne.n	8002bd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 f839 	bl	8002c4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2202      	movs	r2, #2
 8002bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3304      	adds	r3, #4
 8002be8:	4619      	mov	r1, r3
 8002bea:	4610      	mov	r0, r2
 8002bec:	f000 fb76 	bl	80032dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr

08002c5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d109      	bne.n	8002c80 <HAL_TIM_PWM_Start+0x24>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	bf14      	ite	ne
 8002c78:	2301      	movne	r3, #1
 8002c7a:	2300      	moveq	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	e022      	b.n	8002cc6 <HAL_TIM_PWM_Start+0x6a>
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d109      	bne.n	8002c9a <HAL_TIM_PWM_Start+0x3e>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	bf14      	ite	ne
 8002c92:	2301      	movne	r3, #1
 8002c94:	2300      	moveq	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	e015      	b.n	8002cc6 <HAL_TIM_PWM_Start+0x6a>
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	2b08      	cmp	r3, #8
 8002c9e:	d109      	bne.n	8002cb4 <HAL_TIM_PWM_Start+0x58>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	bf14      	ite	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	2300      	moveq	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	e008      	b.n	8002cc6 <HAL_TIM_PWM_Start+0x6a>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	bf14      	ite	ne
 8002cc0:	2301      	movne	r3, #1
 8002cc2:	2300      	moveq	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e05e      	b.n	8002d8c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d104      	bne.n	8002cde <HAL_TIM_PWM_Start+0x82>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cdc:	e013      	b.n	8002d06 <HAL_TIM_PWM_Start+0xaa>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d104      	bne.n	8002cee <HAL_TIM_PWM_Start+0x92>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cec:	e00b      	b.n	8002d06 <HAL_TIM_PWM_Start+0xaa>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d104      	bne.n	8002cfe <HAL_TIM_PWM_Start+0xa2>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cfc:	e003      	b.n	8002d06 <HAL_TIM_PWM_Start+0xaa>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2202      	movs	r2, #2
 8002d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	6839      	ldr	r1, [r7, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 fd70 	bl	80037f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a1e      	ldr	r2, [pc, #120]	@ (8002d94 <HAL_TIM_PWM_Start+0x138>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d107      	bne.n	8002d2e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a18      	ldr	r2, [pc, #96]	@ (8002d94 <HAL_TIM_PWM_Start+0x138>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d00e      	beq.n	8002d56 <HAL_TIM_PWM_Start+0xfa>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d40:	d009      	beq.n	8002d56 <HAL_TIM_PWM_Start+0xfa>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a14      	ldr	r2, [pc, #80]	@ (8002d98 <HAL_TIM_PWM_Start+0x13c>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d004      	beq.n	8002d56 <HAL_TIM_PWM_Start+0xfa>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a12      	ldr	r2, [pc, #72]	@ (8002d9c <HAL_TIM_PWM_Start+0x140>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d111      	bne.n	8002d7a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2b06      	cmp	r3, #6
 8002d66:	d010      	beq.n	8002d8a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0201 	orr.w	r2, r2, #1
 8002d76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d78:	e007      	b.n	8002d8a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f042 0201 	orr.w	r2, r2, #1
 8002d88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40012c00 	.word	0x40012c00
 8002d98:	40000400 	.word	0x40000400
 8002d9c:	40000800 	.word	0x40000800

08002da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d020      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d01b      	beq.n	8002e04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f06f 0202 	mvn.w	r2, #2
 8002dd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	f003 0303 	and.w	r3, r3, #3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 fa5a 	bl	80032a4 <HAL_TIM_IC_CaptureCallback>
 8002df0:	e005      	b.n	8002dfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 fa4d 	bl	8003292 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f000 fa5c 	bl	80032b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d020      	beq.n	8002e50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01b      	beq.n	8002e50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0204 	mvn.w	r2, #4
 8002e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2202      	movs	r2, #2
 8002e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 fa34 	bl	80032a4 <HAL_TIM_IC_CaptureCallback>
 8002e3c:	e005      	b.n	8002e4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 fa27 	bl	8003292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 fa36 	bl	80032b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d020      	beq.n	8002e9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d01b      	beq.n	8002e9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0208 	mvn.w	r2, #8
 8002e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2204      	movs	r2, #4
 8002e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	f003 0303 	and.w	r3, r3, #3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 fa0e 	bl	80032a4 <HAL_TIM_IC_CaptureCallback>
 8002e88:	e005      	b.n	8002e96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fa01 	bl	8003292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 fa10 	bl	80032b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f003 0310 	and.w	r3, r3, #16
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d020      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f003 0310 	and.w	r3, r3, #16
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01b      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f06f 0210 	mvn.w	r2, #16
 8002eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2208      	movs	r2, #8
 8002ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f9e8 	bl	80032a4 <HAL_TIM_IC_CaptureCallback>
 8002ed4:	e005      	b.n	8002ee2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f9db 	bl	8003292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 f9ea 	bl	80032b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00c      	beq.n	8002f0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0201 	mvn.w	r2, #1
 8002f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7fd fff6 	bl	8000ef8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00c      	beq.n	8002f30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d007      	beq.n	8002f30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fced 	bl	800390a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00c      	beq.n	8002f54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d007      	beq.n	8002f54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f9ba 	bl	80032c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00c      	beq.n	8002f78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f003 0320 	and.w	r3, r3, #32
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d007      	beq.n	8002f78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0220 	mvn.w	r2, #32
 8002f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 fcc0 	bl	80038f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f78:	bf00      	nop
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e0ae      	b.n	80030fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b0c      	cmp	r3, #12
 8002faa:	f200 809f 	bhi.w	80030ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002fae:	a201      	add	r2, pc, #4	@ (adr r2, 8002fb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb4:	08002fe9 	.word	0x08002fe9
 8002fb8:	080030ed 	.word	0x080030ed
 8002fbc:	080030ed 	.word	0x080030ed
 8002fc0:	080030ed 	.word	0x080030ed
 8002fc4:	08003029 	.word	0x08003029
 8002fc8:	080030ed 	.word	0x080030ed
 8002fcc:	080030ed 	.word	0x080030ed
 8002fd0:	080030ed 	.word	0x080030ed
 8002fd4:	0800306b 	.word	0x0800306b
 8002fd8:	080030ed 	.word	0x080030ed
 8002fdc:	080030ed 	.word	0x080030ed
 8002fe0:	080030ed 	.word	0x080030ed
 8002fe4:	080030ab 	.word	0x080030ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68b9      	ldr	r1, [r7, #8]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 f9e2 	bl	80033b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699a      	ldr	r2, [r3, #24]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0208 	orr.w	r2, r2, #8
 8003002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	699a      	ldr	r2, [r3, #24]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0204 	bic.w	r2, r2, #4
 8003012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6999      	ldr	r1, [r3, #24]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	691a      	ldr	r2, [r3, #16]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	619a      	str	r2, [r3, #24]
      break;
 8003026:	e064      	b.n	80030f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 fa28 	bl	8003484 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699a      	ldr	r2, [r3, #24]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6999      	ldr	r1, [r3, #24]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	021a      	lsls	r2, r3, #8
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	619a      	str	r2, [r3, #24]
      break;
 8003068:	e043      	b.n	80030f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68b9      	ldr	r1, [r7, #8]
 8003070:	4618      	mov	r0, r3
 8003072:	f000 fa71 	bl	8003558 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	69da      	ldr	r2, [r3, #28]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0208 	orr.w	r2, r2, #8
 8003084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	69da      	ldr	r2, [r3, #28]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0204 	bic.w	r2, r2, #4
 8003094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	69d9      	ldr	r1, [r3, #28]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	691a      	ldr	r2, [r3, #16]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	61da      	str	r2, [r3, #28]
      break;
 80030a8:	e023      	b.n	80030f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 fabb 	bl	800362c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	69da      	ldr	r2, [r3, #28]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	69d9      	ldr	r1, [r3, #28]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	021a      	lsls	r2, r3, #8
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	61da      	str	r2, [r3, #28]
      break;
 80030ea:	e002      	b.n	80030f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	75fb      	strb	r3, [r7, #23]
      break;
 80030f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3718      	adds	r7, #24
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003118:	2b01      	cmp	r3, #1
 800311a:	d101      	bne.n	8003120 <HAL_TIM_ConfigClockSource+0x1c>
 800311c:	2302      	movs	r3, #2
 800311e:	e0b4      	b.n	800328a <HAL_TIM_ConfigClockSource+0x186>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2202      	movs	r2, #2
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800313e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003146:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003158:	d03e      	beq.n	80031d8 <HAL_TIM_ConfigClockSource+0xd4>
 800315a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800315e:	f200 8087 	bhi.w	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003166:	f000 8086 	beq.w	8003276 <HAL_TIM_ConfigClockSource+0x172>
 800316a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800316e:	d87f      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003170:	2b70      	cmp	r3, #112	@ 0x70
 8003172:	d01a      	beq.n	80031aa <HAL_TIM_ConfigClockSource+0xa6>
 8003174:	2b70      	cmp	r3, #112	@ 0x70
 8003176:	d87b      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003178:	2b60      	cmp	r3, #96	@ 0x60
 800317a:	d050      	beq.n	800321e <HAL_TIM_ConfigClockSource+0x11a>
 800317c:	2b60      	cmp	r3, #96	@ 0x60
 800317e:	d877      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003180:	2b50      	cmp	r3, #80	@ 0x50
 8003182:	d03c      	beq.n	80031fe <HAL_TIM_ConfigClockSource+0xfa>
 8003184:	2b50      	cmp	r3, #80	@ 0x50
 8003186:	d873      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003188:	2b40      	cmp	r3, #64	@ 0x40
 800318a:	d058      	beq.n	800323e <HAL_TIM_ConfigClockSource+0x13a>
 800318c:	2b40      	cmp	r3, #64	@ 0x40
 800318e:	d86f      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003190:	2b30      	cmp	r3, #48	@ 0x30
 8003192:	d064      	beq.n	800325e <HAL_TIM_ConfigClockSource+0x15a>
 8003194:	2b30      	cmp	r3, #48	@ 0x30
 8003196:	d86b      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 8003198:	2b20      	cmp	r3, #32
 800319a:	d060      	beq.n	800325e <HAL_TIM_ConfigClockSource+0x15a>
 800319c:	2b20      	cmp	r3, #32
 800319e:	d867      	bhi.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d05c      	beq.n	800325e <HAL_TIM_ConfigClockSource+0x15a>
 80031a4:	2b10      	cmp	r3, #16
 80031a6:	d05a      	beq.n	800325e <HAL_TIM_ConfigClockSource+0x15a>
 80031a8:	e062      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031ba:	f000 fafc 	bl	80037b6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80031cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	609a      	str	r2, [r3, #8]
      break;
 80031d6:	e04f      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031e8:	f000 fae5 	bl	80037b6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031fa:	609a      	str	r2, [r3, #8]
      break;
 80031fc:	e03c      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800320a:	461a      	mov	r2, r3
 800320c:	f000 fa5c 	bl	80036c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2150      	movs	r1, #80	@ 0x50
 8003216:	4618      	mov	r0, r3
 8003218:	f000 fab3 	bl	8003782 <TIM_ITRx_SetConfig>
      break;
 800321c:	e02c      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800322a:	461a      	mov	r2, r3
 800322c:	f000 fa7a 	bl	8003724 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2160      	movs	r1, #96	@ 0x60
 8003236:	4618      	mov	r0, r3
 8003238:	f000 faa3 	bl	8003782 <TIM_ITRx_SetConfig>
      break;
 800323c:	e01c      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800324a:	461a      	mov	r2, r3
 800324c:	f000 fa3c 	bl	80036c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2140      	movs	r1, #64	@ 0x40
 8003256:	4618      	mov	r0, r3
 8003258:	f000 fa93 	bl	8003782 <TIM_ITRx_SetConfig>
      break;
 800325c:	e00c      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4619      	mov	r1, r3
 8003268:	4610      	mov	r0, r2
 800326a:	f000 fa8a 	bl	8003782 <TIM_ITRx_SetConfig>
      break;
 800326e:	e003      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	73fb      	strb	r3, [r7, #15]
      break;
 8003274:	e000      	b.n	8003278 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003276:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003288:	7bfb      	ldrb	r3, [r7, #15]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr

080032b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032be:	bf00      	nop
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr

080032c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
	...

080032dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a2f      	ldr	r2, [pc, #188]	@ (80033ac <TIM_Base_SetConfig+0xd0>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d00b      	beq.n	800330c <TIM_Base_SetConfig+0x30>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032fa:	d007      	beq.n	800330c <TIM_Base_SetConfig+0x30>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a2c      	ldr	r2, [pc, #176]	@ (80033b0 <TIM_Base_SetConfig+0xd4>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d003      	beq.n	800330c <TIM_Base_SetConfig+0x30>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a2b      	ldr	r2, [pc, #172]	@ (80033b4 <TIM_Base_SetConfig+0xd8>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d108      	bne.n	800331e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	4313      	orrs	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a22      	ldr	r2, [pc, #136]	@ (80033ac <TIM_Base_SetConfig+0xd0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d00b      	beq.n	800333e <TIM_Base_SetConfig+0x62>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800332c:	d007      	beq.n	800333e <TIM_Base_SetConfig+0x62>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a1f      	ldr	r2, [pc, #124]	@ (80033b0 <TIM_Base_SetConfig+0xd4>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d003      	beq.n	800333e <TIM_Base_SetConfig+0x62>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a1e      	ldr	r2, [pc, #120]	@ (80033b4 <TIM_Base_SetConfig+0xd8>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d108      	bne.n	8003350 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	4313      	orrs	r3, r2
 800334e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a0d      	ldr	r2, [pc, #52]	@ (80033ac <TIM_Base_SetConfig+0xd0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d103      	bne.n	8003384 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	691a      	ldr	r2, [r3, #16]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d005      	beq.n	80033a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f023 0201 	bic.w	r2, r3, #1
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	611a      	str	r2, [r3, #16]
  }
}
 80033a2:	bf00      	nop
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bc80      	pop	{r7}
 80033aa:	4770      	bx	lr
 80033ac:	40012c00 	.word	0x40012c00
 80033b0:	40000400 	.word	0x40000400
 80033b4:	40000800 	.word	0x40000800

080033b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f023 0201 	bic.w	r2, r3, #1
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f023 0303 	bic.w	r3, r3, #3
 80033ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f023 0302 	bic.w	r3, r3, #2
 8003400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	4313      	orrs	r3, r2
 800340a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a1c      	ldr	r2, [pc, #112]	@ (8003480 <TIM_OC1_SetConfig+0xc8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d10c      	bne.n	800342e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f023 0308 	bic.w	r3, r3, #8
 800341a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	4313      	orrs	r3, r2
 8003424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f023 0304 	bic.w	r3, r3, #4
 800342c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a13      	ldr	r2, [pc, #76]	@ (8003480 <TIM_OC1_SetConfig+0xc8>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d111      	bne.n	800345a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800343c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	4313      	orrs	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	4313      	orrs	r3, r2
 8003458:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	621a      	str	r2, [r3, #32]
}
 8003474:	bf00      	nop
 8003476:	371c      	adds	r7, #28
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40012c00 	.word	0x40012c00

08003484 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003484:	b480      	push	{r7}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	f023 0210 	bic.w	r2, r3, #16
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	021b      	lsls	r3, r3, #8
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f023 0320 	bic.w	r3, r3, #32
 80034ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a1d      	ldr	r2, [pc, #116]	@ (8003554 <TIM_OC2_SetConfig+0xd0>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d10d      	bne.n	8003500 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	011b      	lsls	r3, r3, #4
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a14      	ldr	r2, [pc, #80]	@ (8003554 <TIM_OC2_SetConfig+0xd0>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d113      	bne.n	8003530 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800350e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003516:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68fa      	ldr	r2, [r7, #12]
 800353a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	621a      	str	r2, [r3, #32]
}
 800354a:	bf00      	nop
 800354c:	371c      	adds	r7, #28
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr
 8003554:	40012c00 	.word	0x40012c00

08003558 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003558:	b480      	push	{r7}
 800355a:	b087      	sub	sp, #28
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a1b      	ldr	r3, [r3, #32]
 8003566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f023 0303 	bic.w	r3, r3, #3
 800358e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	4313      	orrs	r3, r2
 8003598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	021b      	lsls	r3, r3, #8
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003628 <TIM_OC3_SetConfig+0xd0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d10d      	bne.n	80035d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80035bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	021b      	lsls	r3, r3, #8
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a14      	ldr	r2, [pc, #80]	@ (8003628 <TIM_OC3_SetConfig+0xd0>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d113      	bne.n	8003602 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	621a      	str	r2, [r3, #32]
}
 800361c:	bf00      	nop
 800361e:	371c      	adds	r7, #28
 8003620:	46bd      	mov	sp, r7
 8003622:	bc80      	pop	{r7}
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40012c00 	.word	0x40012c00

0800362c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800365a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	021b      	lsls	r3, r3, #8
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	4313      	orrs	r3, r2
 800366e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003676:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	031b      	lsls	r3, r3, #12
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a0f      	ldr	r2, [pc, #60]	@ (80036c4 <TIM_OC4_SetConfig+0x98>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d109      	bne.n	80036a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003692:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	019b      	lsls	r3, r3, #6
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	4313      	orrs	r3, r2
 800369e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	621a      	str	r2, [r3, #32]
}
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	40012c00 	.word	0x40012c00

080036c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	f023 0201 	bic.w	r2, r3, #1
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f023 030a 	bic.w	r3, r3, #10
 8003704:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	4313      	orrs	r3, r2
 800370c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	621a      	str	r2, [r3, #32]
}
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr

08003724 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003724:	b480      	push	{r7}
 8003726:	b087      	sub	sp, #28
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	f023 0210 	bic.w	r2, r3, #16
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800374e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	031b      	lsls	r3, r3, #12
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	4313      	orrs	r3, r2
 8003758:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003760:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	011b      	lsls	r3, r3, #4
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4313      	orrs	r3, r2
 800376a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	621a      	str	r2, [r3, #32]
}
 8003778:	bf00      	nop
 800377a:	371c      	adds	r7, #28
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr

08003782 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003782:	b480      	push	{r7}
 8003784:	b085      	sub	sp, #20
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
 800378a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003798:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	4313      	orrs	r3, r2
 80037a0:	f043 0307 	orr.w	r3, r3, #7
 80037a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	609a      	str	r2, [r3, #8]
}
 80037ac:	bf00      	nop
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bc80      	pop	{r7}
 80037b4:	4770      	bx	lr

080037b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b087      	sub	sp, #28
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
 80037c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037d0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	021a      	lsls	r2, r3, #8
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	431a      	orrs	r2, r3
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	4313      	orrs	r3, r2
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	609a      	str	r2, [r3, #8]
}
 80037ea:	bf00      	nop
 80037ec:	371c      	adds	r7, #28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr

080037f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	2201      	movs	r2, #1
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a1a      	ldr	r2, [r3, #32]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	43db      	mvns	r3, r3
 8003816:	401a      	ands	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6a1a      	ldr	r2, [r3, #32]
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	f003 031f 	and.w	r3, r3, #31
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	431a      	orrs	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	621a      	str	r2, [r3, #32]
}
 8003832:	bf00      	nop
 8003834:	371c      	adds	r7, #28
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr

0800383c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003850:	2302      	movs	r3, #2
 8003852:	e046      	b.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	4313      	orrs	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a16      	ldr	r2, [pc, #88]	@ (80038ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d00e      	beq.n	80038b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a0:	d009      	beq.n	80038b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a12      	ldr	r2, [pc, #72]	@ (80038f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d004      	beq.n	80038b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a10      	ldr	r2, [pc, #64]	@ (80038f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d10c      	bne.n	80038d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68ba      	ldr	r2, [r7, #8]
 80038ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr
 80038ec:	40012c00 	.word	0x40012c00
 80038f0:	40000400 	.word	0x40000400
 80038f4:	40000800 	.word	0x40000800

080038f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr

0800390a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr

0800391c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e042      	b.n	80039b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7fd fbb0 	bl	80010a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2224      	movs	r2, #36	@ 0x24
 800394c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800395e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 f971 	bl	8003c48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003974:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	695a      	ldr	r2, [r3, #20]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003984:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003994:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2220      	movs	r2, #32
 80039a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08a      	sub	sp, #40	@ 0x28
 80039c0:	af02      	add	r7, sp, #8
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	603b      	str	r3, [r7, #0]
 80039c8:	4613      	mov	r3, r2
 80039ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b20      	cmp	r3, #32
 80039da:	d175      	bne.n	8003ac8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <HAL_UART_Transmit+0x2c>
 80039e2:	88fb      	ldrh	r3, [r7, #6]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d101      	bne.n	80039ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e06e      	b.n	8003aca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2221      	movs	r2, #33	@ 0x21
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039fa:	f7fd fc97 	bl	800132c <HAL_GetTick>
 80039fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	88fa      	ldrh	r2, [r7, #6]
 8003a04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	88fa      	ldrh	r2, [r7, #6]
 8003a0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a14:	d108      	bne.n	8003a28 <HAL_UART_Transmit+0x6c>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d104      	bne.n	8003a28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	61bb      	str	r3, [r7, #24]
 8003a26:	e003      	b.n	8003a30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a30:	e02e      	b.n	8003a90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	2180      	movs	r1, #128	@ 0x80
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 f848 	bl	8003ad2 <UART_WaitOnFlagUntilTimeout>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e03a      	b.n	8003aca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10b      	bne.n	8003a72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	881b      	ldrh	r3, [r3, #0]
 8003a5e:	461a      	mov	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	3302      	adds	r3, #2
 8003a6e:	61bb      	str	r3, [r7, #24]
 8003a70:	e007      	b.n	8003a82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	781a      	ldrb	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1cb      	bne.n	8003a32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2140      	movs	r1, #64	@ 0x40
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f814 	bl	8003ad2 <UART_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d005      	beq.n	8003abc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e006      	b.n	8003aca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	e000      	b.n	8003aca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ac8:	2302      	movs	r3, #2
  }
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3720      	adds	r7, #32
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b086      	sub	sp, #24
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	603b      	str	r3, [r7, #0]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae2:	e03b      	b.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aea:	d037      	beq.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aec:	f7fd fc1e 	bl	800132c <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	6a3a      	ldr	r2, [r7, #32]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d302      	bcc.n	8003b02 <UART_WaitOnFlagUntilTimeout+0x30>
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e03a      	b.n	8003b7c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d023      	beq.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b80      	cmp	r3, #128	@ 0x80
 8003b18:	d020      	beq.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	2b40      	cmp	r3, #64	@ 0x40
 8003b1e:	d01d      	beq.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0308 	and.w	r3, r3, #8
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d116      	bne.n	8003b5c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f000 f81d 	bl	8003b84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2208      	movs	r2, #8
 8003b4e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e00f      	b.n	8003b7c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	4013      	ands	r3, r2
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	bf0c      	ite	eq
 8003b6c:	2301      	moveq	r3, #1
 8003b6e:	2300      	movne	r3, #0
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	461a      	mov	r2, r3
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d0b4      	beq.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3718      	adds	r7, #24
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b095      	sub	sp, #84	@ 0x54
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	330c      	adds	r3, #12
 8003b92:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b96:	e853 3f00 	ldrex	r3, [r3]
 8003b9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	330c      	adds	r3, #12
 8003baa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bac:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bb4:	e841 2300 	strex	r3, r2, [r1]
 8003bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e5      	bne.n	8003b8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3314      	adds	r3, #20
 8003bc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc8:	6a3b      	ldr	r3, [r7, #32]
 8003bca:	e853 3f00 	ldrex	r3, [r3]
 8003bce:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f023 0301 	bic.w	r3, r3, #1
 8003bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	3314      	adds	r3, #20
 8003bde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003be0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003be8:	e841 2300 	strex	r3, r2, [r1]
 8003bec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1e5      	bne.n	8003bc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d119      	bne.n	8003c30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	330c      	adds	r3, #12
 8003c02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	e853 3f00 	ldrex	r3, [r3]
 8003c0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f023 0310 	bic.w	r3, r3, #16
 8003c12:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	330c      	adds	r3, #12
 8003c1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c1c:	61ba      	str	r2, [r7, #24]
 8003c1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c20:	6979      	ldr	r1, [r7, #20]
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	e841 2300 	strex	r3, r2, [r1]
 8003c28:	613b      	str	r3, [r7, #16]
   return(result);
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1e5      	bne.n	8003bfc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c3e:	bf00      	nop
 8003c40:	3754      	adds	r7, #84	@ 0x54
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr

08003c48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689a      	ldr	r2, [r3, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003c82:	f023 030c 	bic.w	r3, r3, #12
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6812      	ldr	r2, [r2, #0]
 8003c8a:	68b9      	ldr	r1, [r7, #8]
 8003c8c:	430b      	orrs	r3, r1
 8003c8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	699a      	ldr	r2, [r3, #24]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a2c      	ldr	r2, [pc, #176]	@ (8003d5c <UART_SetConfig+0x114>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d103      	bne.n	8003cb8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003cb0:	f7fe fe78 	bl	80029a4 <HAL_RCC_GetPCLK2Freq>
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	e002      	b.n	8003cbe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003cb8:	f7fe fe60 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 8003cbc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4413      	add	r3, r2
 8003cc6:	009a      	lsls	r2, r3, #2
 8003cc8:	441a      	add	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd4:	4a22      	ldr	r2, [pc, #136]	@ (8003d60 <UART_SetConfig+0x118>)
 8003cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cda:	095b      	lsrs	r3, r3, #5
 8003cdc:	0119      	lsls	r1, r3, #4
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009a      	lsls	r2, r3, #2
 8003ce8:	441a      	add	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d60 <UART_SetConfig+0x118>)
 8003cf6:	fba3 0302 	umull	r0, r3, r3, r2
 8003cfa:	095b      	lsrs	r3, r3, #5
 8003cfc:	2064      	movs	r0, #100	@ 0x64
 8003cfe:	fb00 f303 	mul.w	r3, r0, r3
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	011b      	lsls	r3, r3, #4
 8003d06:	3332      	adds	r3, #50	@ 0x32
 8003d08:	4a15      	ldr	r2, [pc, #84]	@ (8003d60 <UART_SetConfig+0x118>)
 8003d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0e:	095b      	lsrs	r3, r3, #5
 8003d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d14:	4419      	add	r1, r3
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009a      	lsls	r2, r3, #2
 8003d20:	441a      	add	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d60 <UART_SetConfig+0x118>)
 8003d2e:	fba3 0302 	umull	r0, r3, r3, r2
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	2064      	movs	r0, #100	@ 0x64
 8003d36:	fb00 f303 	mul.w	r3, r0, r3
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	3332      	adds	r3, #50	@ 0x32
 8003d40:	4a07      	ldr	r2, [pc, #28]	@ (8003d60 <UART_SetConfig+0x118>)
 8003d42:	fba2 2303 	umull	r2, r3, r2, r3
 8003d46:	095b      	lsrs	r3, r3, #5
 8003d48:	f003 020f 	and.w	r2, r3, #15
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	440a      	add	r2, r1
 8003d52:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003d54:	bf00      	nop
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	40013800 	.word	0x40013800
 8003d60:	51eb851f 	.word	0x51eb851f

08003d64 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f103 0208 	add.w	r2, r3, #8
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f103 0208 	add.w	r2, r3, #8
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f103 0208 	add.w	r2, r3, #8
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d98:	bf00      	nop
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bc80      	pop	{r7}
 8003da0:	4770      	bx	lr

08003da2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003da2:	b480      	push	{r7}
 8003da4:	b083      	sub	sp, #12
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bc80      	pop	{r7}
 8003db8:	4770      	bx	lr

08003dba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b085      	sub	sp, #20
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
 8003dc2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	601a      	str	r2, [r3, #0]
}
 8003df6:	bf00      	nop
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr

08003e00 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e16:	d103      	bne.n	8003e20 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	e00c      	b.n	8003e3a <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3308      	adds	r3, #8
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	e002      	b.n	8003e2e <vListInsert+0x2e>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d2f6      	bcs.n	8003e28 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	601a      	str	r2, [r3, #0]
}
 8003e66:	bf00      	nop
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr

08003e70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6892      	ldr	r2, [r2, #8]
 8003e86:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6852      	ldr	r2, [r2, #4]
 8003e90:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d103      	bne.n	8003ea4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	1e5a      	subs	r2, r3, #1
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3714      	adds	r7, #20
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bc80      	pop	{r7}
 8003ec0:	4770      	bx	lr
	...

08003ec4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10b      	bne.n	8003ef0 <xQueueGenericReset+0x2c>
        __asm volatile
 8003ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003edc:	f383 8811 	msr	BASEPRI, r3
 8003ee0:	f3bf 8f6f 	isb	sy
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	60bb      	str	r3, [r7, #8]
    }
 8003eea:	bf00      	nop
 8003eec:	bf00      	nop
 8003eee:	e7fd      	b.n	8003eec <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8003ef0:	f001 feac 	bl	8005c4c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efc:	68f9      	ldr	r1, [r7, #12]
 8003efe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f00:	fb01 f303 	mul.w	r3, r1, r3
 8003f04:	441a      	add	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f20:	3b01      	subs	r3, #1
 8003f22:	68f9      	ldr	r1, [r7, #12]
 8003f24:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f26:	fb01 f303 	mul.w	r3, r1, r3
 8003f2a:	441a      	add	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	22ff      	movs	r2, #255	@ 0xff
 8003f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	22ff      	movs	r2, #255	@ 0xff
 8003f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d114      	bne.n	8003f70 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d01a      	beq.n	8003f84 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	3310      	adds	r3, #16
 8003f52:	4618      	mov	r0, r3
 8003f54:	f001 f8ac 	bl	80050b0 <xTaskRemoveFromEventList>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d012      	beq.n	8003f84 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f94 <xQueueGenericReset+0xd0>)
 8003f60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	f3bf 8f4f 	dsb	sy
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	e009      	b.n	8003f84 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	3310      	adds	r3, #16
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff fef5 	bl	8003d64 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	3324      	adds	r3, #36	@ 0x24
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7ff fef0 	bl	8003d64 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8003f84:	f001 fe92 	bl	8005cac <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8003f88:	2301      	movs	r3, #1
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	e000ed04 	.word	0xe000ed04

08003f98 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08c      	sub	sp, #48	@ 0x30
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10b      	bne.n	8003fc4 <xQueueGenericCreate+0x2c>
        __asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	61bb      	str	r3, [r7, #24]
    }
 8003fbe:	bf00      	nop
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	fb02 f303 	mul.w	r3, r2, r3
 8003fcc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d006      	beq.n	8003fe2 <xQueueGenericCreate+0x4a>
 8003fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d101      	bne.n	8003fe6 <xQueueGenericCreate+0x4e>
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <xQueueGenericCreate+0x50>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10b      	bne.n	8004004 <xQueueGenericCreate+0x6c>
        __asm volatile
 8003fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	617b      	str	r3, [r7, #20]
    }
 8003ffe:	bf00      	nop
 8004000:	bf00      	nop
 8004002:	e7fd      	b.n	8004000 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8004004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004006:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 800400a:	d90b      	bls.n	8004024 <xQueueGenericCreate+0x8c>
        __asm volatile
 800400c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004010:	f383 8811 	msr	BASEPRI, r3
 8004014:	f3bf 8f6f 	isb	sy
 8004018:	f3bf 8f4f 	dsb	sy
 800401c:	613b      	str	r3, [r7, #16]
    }
 800401e:	bf00      	nop
 8004020:	bf00      	nop
 8004022:	e7fd      	b.n	8004020 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004026:	3348      	adds	r3, #72	@ 0x48
 8004028:	4618      	mov	r0, r3
 800402a:	f001 fed1 	bl	8005dd0 <pvPortMalloc>
 800402e:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00d      	beq.n	8004052 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	3348      	adds	r3, #72	@ 0x48
 800403e:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004040:	79fa      	ldrb	r2, [r7, #7]
 8004042:	6a3b      	ldr	r3, [r7, #32]
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	4613      	mov	r3, r2
 8004048:	69fa      	ldr	r2, [r7, #28]
 800404a:	68b9      	ldr	r1, [r7, #8]
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f805 	bl	800405c <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004052:	6a3b      	ldr	r3, [r7, #32]
    }
 8004054:	4618      	mov	r0, r3
 8004056:	3728      	adds	r7, #40	@ 0x28
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
 8004068:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d103      	bne.n	8004078 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	e002      	b.n	800407e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800408a:	2101      	movs	r1, #1
 800408c:	69b8      	ldr	r0, [r7, #24]
 800408e:	f7ff ff19 	bl	8003ec4 <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8004092:	bf00      	nop
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 800409a:	b580      	push	{r7, lr}
 800409c:	b082      	sub	sp, #8
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00e      	beq.n	80040c6 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80040ba:	2300      	movs	r3, #0
 80040bc:	2200      	movs	r2, #0
 80040be:	2100      	movs	r1, #0
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 f81d 	bl	8004100 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b086      	sub	sp, #24
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	4603      	mov	r3, r0
 80040d6:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80040d8:	2301      	movs	r3, #1
 80040da:	617b      	str	r3, [r7, #20]
 80040dc:	2300      	movs	r3, #0
 80040de:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80040e0:	79fb      	ldrb	r3, [r7, #7]
 80040e2:	461a      	mov	r2, r3
 80040e4:	6939      	ldr	r1, [r7, #16]
 80040e6:	6978      	ldr	r0, [r7, #20]
 80040e8:	f7ff ff56 	bl	8003f98 <xQueueGenericCreate>
 80040ec:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f7ff ffd3 	bl	800409a <prvInitialiseMutex>

        return xNewQueue;
 80040f4:	68fb      	ldr	r3, [r7, #12]
    }
 80040f6:	4618      	mov	r0, r3
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08e      	sub	sp, #56	@ 0x38
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800410e:	2300      	movs	r3, #0
 8004110:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8004116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10b      	bne.n	8004134 <xQueueGenericSend+0x34>
        __asm volatile
 800411c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004120:	f383 8811 	msr	BASEPRI, r3
 8004124:	f3bf 8f6f 	isb	sy
 8004128:	f3bf 8f4f 	dsb	sy
 800412c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800412e:	bf00      	nop
 8004130:	bf00      	nop
 8004132:	e7fd      	b.n	8004130 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d103      	bne.n	8004142 <xQueueGenericSend+0x42>
 800413a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <xQueueGenericSend+0x46>
 8004142:	2301      	movs	r3, #1
 8004144:	e000      	b.n	8004148 <xQueueGenericSend+0x48>
 8004146:	2300      	movs	r3, #0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d10b      	bne.n	8004164 <xQueueGenericSend+0x64>
        __asm volatile
 800414c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004150:	f383 8811 	msr	BASEPRI, r3
 8004154:	f3bf 8f6f 	isb	sy
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800415e:	bf00      	nop
 8004160:	bf00      	nop
 8004162:	e7fd      	b.n	8004160 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	2b02      	cmp	r3, #2
 8004168:	d103      	bne.n	8004172 <xQueueGenericSend+0x72>
 800416a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800416e:	2b01      	cmp	r3, #1
 8004170:	d101      	bne.n	8004176 <xQueueGenericSend+0x76>
 8004172:	2301      	movs	r3, #1
 8004174:	e000      	b.n	8004178 <xQueueGenericSend+0x78>
 8004176:	2300      	movs	r3, #0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10b      	bne.n	8004194 <xQueueGenericSend+0x94>
        __asm volatile
 800417c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004180:	f383 8811 	msr	BASEPRI, r3
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	f3bf 8f4f 	dsb	sy
 800418c:	623b      	str	r3, [r7, #32]
    }
 800418e:	bf00      	nop
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004194:	f001 f930 	bl	80053f8 <xTaskGetSchedulerState>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d102      	bne.n	80041a4 <xQueueGenericSend+0xa4>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <xQueueGenericSend+0xa8>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <xQueueGenericSend+0xaa>
 80041a8:	2300      	movs	r3, #0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10b      	bne.n	80041c6 <xQueueGenericSend+0xc6>
        __asm volatile
 80041ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b2:	f383 8811 	msr	BASEPRI, r3
 80041b6:	f3bf 8f6f 	isb	sy
 80041ba:	f3bf 8f4f 	dsb	sy
 80041be:	61fb      	str	r3, [r7, #28]
    }
 80041c0:	bf00      	nop
 80041c2:	bf00      	nop
 80041c4:	e7fd      	b.n	80041c2 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80041c6:	f001 fd41 	bl	8005c4c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80041ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d302      	bcc.n	80041dc <xQueueGenericSend+0xdc>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d129      	bne.n	8004230 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	68b9      	ldr	r1, [r7, #8]
 80041e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041e2:	f000 fa98 	bl	8004716 <prvCopyDataToQueue>
 80041e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d010      	beq.n	8004212 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041f2:	3324      	adds	r3, #36	@ 0x24
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 ff5b 	bl	80050b0 <xTaskRemoveFromEventList>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d013      	beq.n	8004228 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8004200:	4b3f      	ldr	r3, [pc, #252]	@ (8004300 <xQueueGenericSend+0x200>)
 8004202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	f3bf 8f4f 	dsb	sy
 800420c:	f3bf 8f6f 	isb	sy
 8004210:	e00a      	b.n	8004228 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8004212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d007      	beq.n	8004228 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004218:	4b39      	ldr	r3, [pc, #228]	@ (8004300 <xQueueGenericSend+0x200>)
 800421a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8004228:	f001 fd40 	bl	8005cac <vPortExitCritical>
                return pdPASS;
 800422c:	2301      	movs	r3, #1
 800422e:	e063      	b.n	80042f8 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d103      	bne.n	800423e <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004236:	f001 fd39 	bl	8005cac <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800423a:	2300      	movs	r3, #0
 800423c:	e05c      	b.n	80042f8 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800423e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004240:	2b00      	cmp	r3, #0
 8004242:	d106      	bne.n	8004252 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004244:	f107 0314 	add.w	r3, r7, #20
 8004248:	4618      	mov	r0, r3
 800424a:	f000 ff95 	bl	8005178 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800424e:	2301      	movs	r3, #1
 8004250:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004252:	f001 fd2b 	bl	8005cac <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004256:	f000 fd4b 	bl	8004cf0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800425a:	f001 fcf7 	bl	8005c4c <vPortEnterCritical>
 800425e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004260:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004264:	b25b      	sxtb	r3, r3
 8004266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800426a:	d103      	bne.n	8004274 <xQueueGenericSend+0x174>
 800426c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004276:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800427a:	b25b      	sxtb	r3, r3
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004280:	d103      	bne.n	800428a <xQueueGenericSend+0x18a>
 8004282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800428a:	f001 fd0f 	bl	8005cac <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800428e:	1d3a      	adds	r2, r7, #4
 8004290:	f107 0314 	add.w	r3, r7, #20
 8004294:	4611      	mov	r1, r2
 8004296:	4618      	mov	r0, r3
 8004298:	f000 ff84 	bl	80051a4 <xTaskCheckForTimeOut>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d124      	bne.n	80042ec <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80042a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042a4:	f000 fb2f 	bl	8004906 <prvIsQueueFull>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d018      	beq.n	80042e0 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80042ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b0:	3310      	adds	r3, #16
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	4611      	mov	r1, r2
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fed4 	bl	8005064 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80042bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042be:	f000 faba 	bl	8004836 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80042c2:	f000 fd23 	bl	8004d0c <xTaskResumeAll>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f47f af7c 	bne.w	80041c6 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 80042ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004300 <xQueueGenericSend+0x200>)
 80042d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	f3bf 8f4f 	dsb	sy
 80042da:	f3bf 8f6f 	isb	sy
 80042de:	e772      	b.n	80041c6 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80042e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042e2:	f000 faa8 	bl	8004836 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80042e6:	f000 fd11 	bl	8004d0c <xTaskResumeAll>
 80042ea:	e76c      	b.n	80041c6 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80042ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042ee:	f000 faa2 	bl	8004836 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80042f2:	f000 fd0b 	bl	8004d0c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80042f6:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3738      	adds	r7, #56	@ 0x38
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	e000ed04 	.word	0xe000ed04

08004304 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08c      	sub	sp, #48	@ 0x30
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004310:	2300      	movs	r3, #0
 8004312:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10b      	bne.n	8004336 <xQueueReceive+0x32>
        __asm volatile
 800431e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004322:	f383 8811 	msr	BASEPRI, r3
 8004326:	f3bf 8f6f 	isb	sy
 800432a:	f3bf 8f4f 	dsb	sy
 800432e:	623b      	str	r3, [r7, #32]
    }
 8004330:	bf00      	nop
 8004332:	bf00      	nop
 8004334:	e7fd      	b.n	8004332 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d103      	bne.n	8004344 <xQueueReceive+0x40>
 800433c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <xQueueReceive+0x44>
 8004344:	2301      	movs	r3, #1
 8004346:	e000      	b.n	800434a <xQueueReceive+0x46>
 8004348:	2300      	movs	r3, #0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10b      	bne.n	8004366 <xQueueReceive+0x62>
        __asm volatile
 800434e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004352:	f383 8811 	msr	BASEPRI, r3
 8004356:	f3bf 8f6f 	isb	sy
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	61fb      	str	r3, [r7, #28]
    }
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	e7fd      	b.n	8004362 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004366:	f001 f847 	bl	80053f8 <xTaskGetSchedulerState>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d102      	bne.n	8004376 <xQueueReceive+0x72>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <xQueueReceive+0x76>
 8004376:	2301      	movs	r3, #1
 8004378:	e000      	b.n	800437c <xQueueReceive+0x78>
 800437a:	2300      	movs	r3, #0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10b      	bne.n	8004398 <xQueueReceive+0x94>
        __asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	61bb      	str	r3, [r7, #24]
    }
 8004392:	bf00      	nop
 8004394:	bf00      	nop
 8004396:	e7fd      	b.n	8004394 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004398:	f001 fc58 	bl	8005c4c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800439c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01f      	beq.n	80043e8 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043ac:	f000 fa1d 	bl	80047ea <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80043b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b2:	1e5a      	subs	r2, r3, #1
 80043b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00f      	beq.n	80043e0 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c2:	3310      	adds	r3, #16
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 fe73 	bl	80050b0 <xTaskRemoveFromEventList>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d007      	beq.n	80043e0 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80043d0:	4b3c      	ldr	r3, [pc, #240]	@ (80044c4 <xQueueReceive+0x1c0>)
 80043d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80043e0:	f001 fc64 	bl	8005cac <vPortExitCritical>
                return pdPASS;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e069      	b.n	80044bc <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d103      	bne.n	80043f6 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80043ee:	f001 fc5d 	bl	8005cac <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e062      	b.n	80044bc <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80043f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d106      	bne.n	800440a <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80043fc:	f107 0310 	add.w	r3, r7, #16
 8004400:	4618      	mov	r0, r3
 8004402:	f000 feb9 	bl	8005178 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004406:	2301      	movs	r3, #1
 8004408:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800440a:	f001 fc4f 	bl	8005cac <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800440e:	f000 fc6f 	bl	8004cf0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004412:	f001 fc1b 	bl	8005c4c <vPortEnterCritical>
 8004416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004418:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800441c:	b25b      	sxtb	r3, r3
 800441e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004422:	d103      	bne.n	800442c <xQueueReceive+0x128>
 8004424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800442c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800442e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004432:	b25b      	sxtb	r3, r3
 8004434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004438:	d103      	bne.n	8004442 <xQueueReceive+0x13e>
 800443a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004442:	f001 fc33 	bl	8005cac <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004446:	1d3a      	adds	r2, r7, #4
 8004448:	f107 0310 	add.w	r3, r7, #16
 800444c:	4611      	mov	r1, r2
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fea8 	bl	80051a4 <xTaskCheckForTimeOut>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d123      	bne.n	80044a2 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800445a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800445c:	f000 fa3d 	bl	80048da <prvIsQueueEmpty>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d017      	beq.n	8004496 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004468:	3324      	adds	r3, #36	@ 0x24
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4611      	mov	r1, r2
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fdf8 	bl	8005064 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004474:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004476:	f000 f9de 	bl	8004836 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800447a:	f000 fc47 	bl	8004d0c <xTaskResumeAll>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d189      	bne.n	8004398 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8004484:	4b0f      	ldr	r3, [pc, #60]	@ (80044c4 <xQueueReceive+0x1c0>)
 8004486:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	e780      	b.n	8004398 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004498:	f000 f9cd 	bl	8004836 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800449c:	f000 fc36 	bl	8004d0c <xTaskResumeAll>
 80044a0:	e77a      	b.n	8004398 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80044a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044a4:	f000 f9c7 	bl	8004836 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80044a8:	f000 fc30 	bl	8004d0c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80044ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044ae:	f000 fa14 	bl	80048da <prvIsQueueEmpty>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f43f af6f 	beq.w	8004398 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80044ba:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3730      	adds	r7, #48	@ 0x30
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	e000ed04 	.word	0xe000ed04

080044c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08e      	sub	sp, #56	@ 0x38
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80044d2:	2300      	movs	r3, #0
 80044d4:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80044da:	2300      	movs	r3, #0
 80044dc:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80044de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10b      	bne.n	80044fc <xQueueSemaphoreTake+0x34>
        __asm volatile
 80044e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044e8:	f383 8811 	msr	BASEPRI, r3
 80044ec:	f3bf 8f6f 	isb	sy
 80044f0:	f3bf 8f4f 	dsb	sy
 80044f4:	623b      	str	r3, [r7, #32]
    }
 80044f6:	bf00      	nop
 80044f8:	bf00      	nop
 80044fa:	e7fd      	b.n	80044f8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80044fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00b      	beq.n	800451c <xQueueSemaphoreTake+0x54>
        __asm volatile
 8004504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004508:	f383 8811 	msr	BASEPRI, r3
 800450c:	f3bf 8f6f 	isb	sy
 8004510:	f3bf 8f4f 	dsb	sy
 8004514:	61fb      	str	r3, [r7, #28]
    }
 8004516:	bf00      	nop
 8004518:	bf00      	nop
 800451a:	e7fd      	b.n	8004518 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800451c:	f000 ff6c 	bl	80053f8 <xTaskGetSchedulerState>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d102      	bne.n	800452c <xQueueSemaphoreTake+0x64>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d101      	bne.n	8004530 <xQueueSemaphoreTake+0x68>
 800452c:	2301      	movs	r3, #1
 800452e:	e000      	b.n	8004532 <xQueueSemaphoreTake+0x6a>
 8004530:	2300      	movs	r3, #0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d10b      	bne.n	800454e <xQueueSemaphoreTake+0x86>
        __asm volatile
 8004536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800453a:	f383 8811 	msr	BASEPRI, r3
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f3bf 8f4f 	dsb	sy
 8004546:	61bb      	str	r3, [r7, #24]
    }
 8004548:	bf00      	nop
 800454a:	bf00      	nop
 800454c:	e7fd      	b.n	800454a <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800454e:	f001 fb7d 	bl	8005c4c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004556:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455a:	2b00      	cmp	r3, #0
 800455c:	d024      	beq.n	80045a8 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800455e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004564:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d104      	bne.n	8004578 <xQueueSemaphoreTake+0xb0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800456e:	f001 f8e3 	bl	8005738 <pvTaskIncrementMutexHeldCount>
 8004572:	4602      	mov	r2, r0
 8004574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004576:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00f      	beq.n	80045a0 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004582:	3310      	adds	r3, #16
 8004584:	4618      	mov	r0, r3
 8004586:	f000 fd93 	bl	80050b0 <xTaskRemoveFromEventList>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d007      	beq.n	80045a0 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004590:	4b54      	ldr	r3, [pc, #336]	@ (80046e4 <xQueueSemaphoreTake+0x21c>)
 8004592:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	f3bf 8f4f 	dsb	sy
 800459c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80045a0:	f001 fb84 	bl	8005cac <vPortExitCritical>
                return pdPASS;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e098      	b.n	80046da <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d112      	bne.n	80045d4 <xQueueSemaphoreTake+0x10c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 80045ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00b      	beq.n	80045cc <xQueueSemaphoreTake+0x104>
        __asm volatile
 80045b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b8:	f383 8811 	msr	BASEPRI, r3
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	f3bf 8f4f 	dsb	sy
 80045c4:	617b      	str	r3, [r7, #20]
    }
 80045c6:	bf00      	nop
 80045c8:	bf00      	nop
 80045ca:	e7fd      	b.n	80045c8 <xQueueSemaphoreTake+0x100>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80045cc:	f001 fb6e 	bl	8005cac <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80045d0:	2300      	movs	r3, #0
 80045d2:	e082      	b.n	80046da <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 80045d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80045da:	f107 030c 	add.w	r3, r7, #12
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 fdca 	bl	8005178 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80045e4:	2301      	movs	r3, #1
 80045e6:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80045e8:	f001 fb60 	bl	8005cac <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80045ec:	f000 fb80 	bl	8004cf0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80045f0:	f001 fb2c 	bl	8005c4c <vPortEnterCritical>
 80045f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045fa:	b25b      	sxtb	r3, r3
 80045fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004600:	d103      	bne.n	800460a <xQueueSemaphoreTake+0x142>
 8004602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800460a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004610:	b25b      	sxtb	r3, r3
 8004612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004616:	d103      	bne.n	8004620 <xQueueSemaphoreTake+0x158>
 8004618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461a:	2200      	movs	r2, #0
 800461c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004620:	f001 fb44 	bl	8005cac <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004624:	463a      	mov	r2, r7
 8004626:	f107 030c 	add.w	r3, r7, #12
 800462a:	4611      	mov	r1, r2
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fdb9 	bl	80051a4 <xTaskCheckForTimeOut>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d132      	bne.n	800469e <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004638:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800463a:	f000 f94e 	bl	80048da <prvIsQueueEmpty>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d026      	beq.n	8004692 <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d109      	bne.n	8004660 <xQueueSemaphoreTake+0x198>
                        {
                            taskENTER_CRITICAL();
 800464c:	f001 fafe 	bl	8005c4c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	4618      	mov	r0, r3
 8004656:	f000 feed 	bl	8005434 <xTaskPriorityInherit>
 800465a:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 800465c:	f001 fb26 	bl	8005cac <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004662:	3324      	adds	r3, #36	@ 0x24
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	4611      	mov	r1, r2
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fcfb 	bl	8005064 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800466e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004670:	f000 f8e1 	bl	8004836 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004674:	f000 fb4a 	bl	8004d0c <xTaskResumeAll>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	f47f af67 	bne.w	800454e <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8004680:	4b18      	ldr	r3, [pc, #96]	@ (80046e4 <xQueueSemaphoreTake+0x21c>)
 8004682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	e75d      	b.n	800454e <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8004692:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004694:	f000 f8cf 	bl	8004836 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004698:	f000 fb38 	bl	8004d0c <xTaskResumeAll>
 800469c:	e757      	b.n	800454e <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800469e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046a0:	f000 f8c9 	bl	8004836 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80046a4:	f000 fb32 	bl	8004d0c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046aa:	f000 f916 	bl	80048da <prvIsQueueEmpty>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f43f af4c 	beq.w	800454e <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 80046b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00d      	beq.n	80046d8 <xQueueSemaphoreTake+0x210>
                        {
                            taskENTER_CRITICAL();
 80046bc:	f001 fac6 	bl	8005c4c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80046c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046c2:	f000 f811 	bl	80046e8 <prvGetDisinheritPriorityAfterTimeout>
 80046c6:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80046c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 ffa2 	bl	8005618 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 80046d4:	f001 faea 	bl	8005cac <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80046d8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3738      	adds	r7, #56	@ 0x38
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	e000ed04 	.word	0xe000ed04

080046e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d006      	beq.n	8004706 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f1c3 0307 	rsb	r3, r3, #7
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	e001      	b.n	800470a <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800470a:	68fb      	ldr	r3, [r7, #12]
    }
 800470c:	4618      	mov	r0, r3
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	bc80      	pop	{r7}
 8004714:	4770      	bx	lr

08004716 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b086      	sub	sp, #24
 800471a:	af00      	add	r7, sp, #0
 800471c:	60f8      	str	r0, [r7, #12]
 800471e:	60b9      	str	r1, [r7, #8]
 8004720:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10d      	bne.n	8004750 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d14d      	bne.n	80047d8 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 feed 	bl	8005520 <xTaskPriorityDisinherit>
 8004746:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	609a      	str	r2, [r3, #8]
 800474e:	e043      	b.n	80047d8 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d119      	bne.n	800478a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6858      	ldr	r0, [r3, #4]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475e:	461a      	mov	r2, r3
 8004760:	68b9      	ldr	r1, [r7, #8]
 8004762:	f001 fdc1 	bl	80062e8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476e:	441a      	add	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	429a      	cmp	r2, r3
 800477e:	d32b      	bcc.n	80047d8 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	605a      	str	r2, [r3, #4]
 8004788:	e026      	b.n	80047d8 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	68d8      	ldr	r0, [r3, #12]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	461a      	mov	r2, r3
 8004794:	68b9      	ldr	r1, [r7, #8]
 8004796:	f001 fda7 	bl	80062e8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	425b      	negs	r3, r3
 80047a4:	441a      	add	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d207      	bcs.n	80047c6 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	689a      	ldr	r2, [r3, #8]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047be:	425b      	negs	r3, r3
 80047c0:	441a      	add	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d105      	bne.n	80047d8 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d002      	beq.n	80047d8 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	3b01      	subs	r3, #1
 80047d6:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1c5a      	adds	r2, r3, #1
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80047e0:	697b      	ldr	r3, [r7, #20]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b082      	sub	sp, #8
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
 80047f2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d018      	beq.n	800482e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68da      	ldr	r2, [r3, #12]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004804:	441a      	add	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68da      	ldr	r2, [r3, #12]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	429a      	cmp	r2, r3
 8004814:	d303      	bcc.n	800481e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68d9      	ldr	r1, [r3, #12]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004826:	461a      	mov	r2, r3
 8004828:	6838      	ldr	r0, [r7, #0]
 800482a:	f001 fd5d 	bl	80062e8 <memcpy>
    }
}
 800482e:	bf00      	nop
 8004830:	3708      	adds	r7, #8
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}

08004836 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b084      	sub	sp, #16
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800483e:	f001 fa05 	bl	8005c4c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004848:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800484a:	e011      	b.n	8004870 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004850:	2b00      	cmp	r3, #0
 8004852:	d012      	beq.n	800487a <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	3324      	adds	r3, #36	@ 0x24
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fc29 	bl	80050b0 <xTaskRemoveFromEventList>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8004864:	f000 fd06 	bl	8005274 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	3b01      	subs	r3, #1
 800486c:	b2db      	uxtb	r3, r3
 800486e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004870:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004874:	2b00      	cmp	r3, #0
 8004876:	dce9      	bgt.n	800484c <prvUnlockQueue+0x16>
 8004878:	e000      	b.n	800487c <prvUnlockQueue+0x46>
                        break;
 800487a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	22ff      	movs	r2, #255	@ 0xff
 8004880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004884:	f001 fa12 	bl	8005cac <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004888:	f001 f9e0 	bl	8005c4c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004892:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004894:	e011      	b.n	80048ba <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d012      	beq.n	80048c4 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	3310      	adds	r3, #16
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 fc04 	bl	80050b0 <xTaskRemoveFromEventList>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80048ae:	f000 fce1 	bl	8005274 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80048b2:	7bbb      	ldrb	r3, [r7, #14]
 80048b4:	3b01      	subs	r3, #1
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80048ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	dce9      	bgt.n	8004896 <prvUnlockQueue+0x60>
 80048c2:	e000      	b.n	80048c6 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80048c4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	22ff      	movs	r2, #255	@ 0xff
 80048ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80048ce:	f001 f9ed 	bl	8005cac <vPortExitCritical>
}
 80048d2:	bf00      	nop
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b084      	sub	sp, #16
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80048e2:	f001 f9b3 	bl	8005c4c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d102      	bne.n	80048f4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80048ee:	2301      	movs	r3, #1
 80048f0:	60fb      	str	r3, [r7, #12]
 80048f2:	e001      	b.n	80048f8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80048f4:	2300      	movs	r3, #0
 80048f6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80048f8:	f001 f9d8 	bl	8005cac <vPortExitCritical>

    return xReturn;
 80048fc:	68fb      	ldr	r3, [r7, #12]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3710      	adds	r7, #16
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}

08004906 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004906:	b580      	push	{r7, lr}
 8004908:	b084      	sub	sp, #16
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800490e:	f001 f99d 	bl	8005c4c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491a:	429a      	cmp	r2, r3
 800491c:	d102      	bne.n	8004924 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800491e:	2301      	movs	r3, #1
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	e001      	b.n	8004928 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004924:	2300      	movs	r3, #0
 8004926:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004928:	f001 f9c0 	bl	8005cac <vPortExitCritical>

    return xReturn;
 800492c:	68fb      	ldr	r3, [r7, #12]
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004936:	b580      	push	{r7, lr}
 8004938:	b08c      	sub	sp, #48	@ 0x30
 800493a:	af04      	add	r7, sp, #16
 800493c:	60f8      	str	r0, [r7, #12]
 800493e:	60b9      	str	r1, [r7, #8]
 8004940:	603b      	str	r3, [r7, #0]
 8004942:	4613      	mov	r3, r2
 8004944:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004946:	88fb      	ldrh	r3, [r7, #6]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	4618      	mov	r0, r3
 800494c:	f001 fa40 	bl	8005dd0 <pvPortMalloc>
 8004950:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00e      	beq.n	8004976 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004958:	20a0      	movs	r0, #160	@ 0xa0
 800495a:	f001 fa39 	bl	8005dd0 <pvPortMalloc>
 800495e:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
 800496c:	e005      	b.n	800497a <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800496e:	6978      	ldr	r0, [r7, #20]
 8004970:	f001 fb10 	bl	8005f94 <vPortFree>
 8004974:	e001      	b.n	800497a <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004976:	2300      	movs	r3, #0
 8004978:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d013      	beq.n	80049a8 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004980:	88fa      	ldrh	r2, [r7, #6]
 8004982:	2300      	movs	r3, #0
 8004984:	9303      	str	r3, [sp, #12]
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	9302      	str	r3, [sp, #8]
 800498a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498c:	9301      	str	r3, [sp, #4]
 800498e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68b9      	ldr	r1, [r7, #8]
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 f80e 	bl	80049b8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800499c:	69f8      	ldr	r0, [r7, #28]
 800499e:	f000 f8b1 	bl	8004b04 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80049a2:	2301      	movs	r3, #1
 80049a4:	61bb      	str	r3, [r7, #24]
 80049a6:	e002      	b.n	80049ae <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80049a8:	f04f 33ff 	mov.w	r3, #4294967295
 80049ac:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80049ae:	69bb      	ldr	r3, [r7, #24]
    }
 80049b0:	4618      	mov	r0, r3
 80049b2:	3720      	adds	r7, #32
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b088      	sub	sp, #32
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
 80049c4:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80049d0:	3b01      	subs	r3, #1
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	f023 0307 	bic.w	r3, r3, #7
 80049de:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00b      	beq.n	8004a02 <prvInitialiseNewTask+0x4a>
        __asm volatile
 80049ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ee:	f383 8811 	msr	BASEPRI, r3
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	f3bf 8f4f 	dsb	sy
 80049fa:	617b      	str	r3, [r7, #20]
    }
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	e7fd      	b.n	80049fe <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d01f      	beq.n	8004a48 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61fb      	str	r3, [r7, #28]
 8004a0c:	e012      	b.n	8004a34 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	4413      	add	r3, r2
 8004a14:	7819      	ldrb	r1, [r3, #0]
 8004a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	3334      	adds	r3, #52	@ 0x34
 8004a1e:	460a      	mov	r2, r1
 8004a20:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	4413      	add	r3, r2
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d006      	beq.n	8004a3c <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	3301      	adds	r3, #1
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	2b0f      	cmp	r3, #15
 8004a38:	d9e9      	bls.n	8004a0e <prvInitialiseNewTask+0x56>
 8004a3a:	e000      	b.n	8004a3e <prvInitialiseNewTask+0x86>
            {
                break;
 8004a3c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a46:	e003      	b.n	8004a50 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a52:	2b06      	cmp	r3, #6
 8004a54:	d901      	bls.n	8004a5a <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004a56:	2306      	movs	r3, #6
 8004a58:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8004a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	2200      	movs	r2, #0
 8004a6a:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6e:	3304      	adds	r3, #4
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7ff f996 	bl	8003da2 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a78:	3318      	adds	r3, #24
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff f991 	bl	8003da2 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a84:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a88:	f1c3 0207 	rsb	r2, r3, #7
 8004a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a8e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a94:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8004a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a98:	3398      	adds	r3, #152	@ 0x98
 8004a9a:	2204      	movs	r2, #4
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f001 fb96 	bl	80061d0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8004aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa6:	339c      	adds	r3, #156	@ 0x9c
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	2100      	movs	r1, #0
 8004aac:	4618      	mov	r0, r3
 8004aae:	f001 fb8f 	bl	80061d0 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab4:	334c      	adds	r3, #76	@ 0x4c
 8004ab6:	224c      	movs	r2, #76	@ 0x4c
 8004ab8:	2100      	movs	r1, #0
 8004aba:	4618      	mov	r0, r3
 8004abc:	f001 fb88 	bl	80061d0 <memset>
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac2:	4a0d      	ldr	r2, [pc, #52]	@ (8004af8 <prvInitialiseNewTask+0x140>)
 8004ac4:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac8:	4a0c      	ldr	r2, [pc, #48]	@ (8004afc <prvInitialiseNewTask+0x144>)
 8004aca:	655a      	str	r2, [r3, #84]	@ 0x54
 8004acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ace:	4a0c      	ldr	r2, [pc, #48]	@ (8004b00 <prvInitialiseNewTask+0x148>)
 8004ad0:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	68f9      	ldr	r1, [r7, #12]
 8004ad6:	69b8      	ldr	r0, [r7, #24]
 8004ad8:	f001 f80c 	bl	8005af4 <pxPortInitialiseStack>
 8004adc:	4602      	mov	r2, r0
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004aec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004aee:	bf00      	nop
 8004af0:	3720      	adds	r7, #32
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20002b40 	.word	0x20002b40
 8004afc:	20002ba8 	.word	0x20002ba8
 8004b00:	20002c10 	.word	0x20002c10

08004b04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004b0c:	f001 f89e 	bl	8005c4c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004b10:	4b2a      	ldr	r3, [pc, #168]	@ (8004bbc <prvAddNewTaskToReadyList+0xb8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3301      	adds	r3, #1
 8004b16:	4a29      	ldr	r2, [pc, #164]	@ (8004bbc <prvAddNewTaskToReadyList+0xb8>)
 8004b18:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8004b1a:	4b29      	ldr	r3, [pc, #164]	@ (8004bc0 <prvAddNewTaskToReadyList+0xbc>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d109      	bne.n	8004b36 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004b22:	4a27      	ldr	r2, [pc, #156]	@ (8004bc0 <prvAddNewTaskToReadyList+0xbc>)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b28:	4b24      	ldr	r3, [pc, #144]	@ (8004bbc <prvAddNewTaskToReadyList+0xb8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d110      	bne.n	8004b52 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004b30:	f000 fbc4 	bl	80052bc <prvInitialiseTaskLists>
 8004b34:	e00d      	b.n	8004b52 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8004b36:	4b23      	ldr	r3, [pc, #140]	@ (8004bc4 <prvAddNewTaskToReadyList+0xc0>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d109      	bne.n	8004b52 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b3e:	4b20      	ldr	r3, [pc, #128]	@ (8004bc0 <prvAddNewTaskToReadyList+0xbc>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d802      	bhi.n	8004b52 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004bc0 <prvAddNewTaskToReadyList+0xbc>)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004b52:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc8 <prvAddNewTaskToReadyList+0xc4>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	3301      	adds	r3, #1
 8004b58:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc8 <prvAddNewTaskToReadyList+0xc4>)
 8004b5a:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b60:	2201      	movs	r2, #1
 8004b62:	409a      	lsls	r2, r3
 8004b64:	4b19      	ldr	r3, [pc, #100]	@ (8004bcc <prvAddNewTaskToReadyList+0xc8>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	4a18      	ldr	r2, [pc, #96]	@ (8004bcc <prvAddNewTaskToReadyList+0xc8>)
 8004b6c:	6013      	str	r3, [r2, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b72:	4613      	mov	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	4a15      	ldr	r2, [pc, #84]	@ (8004bd0 <prvAddNewTaskToReadyList+0xcc>)
 8004b7c:	441a      	add	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3304      	adds	r3, #4
 8004b82:	4619      	mov	r1, r3
 8004b84:	4610      	mov	r0, r2
 8004b86:	f7ff f918 	bl	8003dba <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004b8a:	f001 f88f 	bl	8005cac <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc4 <prvAddNewTaskToReadyList+0xc0>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00e      	beq.n	8004bb4 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004b96:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc0 <prvAddNewTaskToReadyList+0xbc>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d207      	bcs.n	8004bb4 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd4 <prvAddNewTaskToReadyList+0xd0>)
 8004ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	f3bf 8f4f 	dsb	sy
 8004bb0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004bb4:	bf00      	nop
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	200002f4 	.word	0x200002f4
 8004bc0:	200001f4 	.word	0x200001f4
 8004bc4:	20000300 	.word	0x20000300
 8004bc8:	20000310 	.word	0x20000310
 8004bcc:	200002fc 	.word	0x200002fc
 8004bd0:	200001f8 	.word	0x200001f8
 8004bd4:	e000ed04 	.word	0xe000ed04

08004bd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d018      	beq.n	8004c1c <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8004bea:	4b14      	ldr	r3, [pc, #80]	@ (8004c3c <vTaskDelay+0x64>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00b      	beq.n	8004c0a <vTaskDelay+0x32>
        __asm volatile
 8004bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf6:	f383 8811 	msr	BASEPRI, r3
 8004bfa:	f3bf 8f6f 	isb	sy
 8004bfe:	f3bf 8f4f 	dsb	sy
 8004c02:	60bb      	str	r3, [r7, #8]
    }
 8004c04:	bf00      	nop
 8004c06:	bf00      	nop
 8004c08:	e7fd      	b.n	8004c06 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8004c0a:	f000 f871 	bl	8004cf0 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c0e:	2100      	movs	r1, #0
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 ff09 	bl	8005a28 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004c16:	f000 f879 	bl	8004d0c <xTaskResumeAll>
 8004c1a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d107      	bne.n	8004c32 <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 8004c22:	4b07      	ldr	r3, [pc, #28]	@ (8004c40 <vTaskDelay+0x68>)
 8004c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004c32:	bf00      	nop
 8004c34:	3710      	adds	r7, #16
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	2000031c 	.word	0x2000031c
 8004c40:	e000ed04 	.word	0xe000ed04

08004c44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004c4a:	4b20      	ldr	r3, [pc, #128]	@ (8004ccc <vTaskStartScheduler+0x88>)
 8004c4c:	9301      	str	r3, [sp, #4]
 8004c4e:	2300      	movs	r3, #0
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	2300      	movs	r3, #0
 8004c54:	2280      	movs	r2, #128	@ 0x80
 8004c56:	491e      	ldr	r1, [pc, #120]	@ (8004cd0 <vTaskStartScheduler+0x8c>)
 8004c58:	481e      	ldr	r0, [pc, #120]	@ (8004cd4 <vTaskStartScheduler+0x90>)
 8004c5a:	f7ff fe6c 	bl	8004936 <xTaskCreate>
 8004c5e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d11b      	bne.n	8004c9e <vTaskStartScheduler+0x5a>
        __asm volatile
 8004c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	60bb      	str	r3, [r7, #8]
    }
 8004c78:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c7a:	4b17      	ldr	r3, [pc, #92]	@ (8004cd8 <vTaskStartScheduler+0x94>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	334c      	adds	r3, #76	@ 0x4c
 8004c80:	4a16      	ldr	r2, [pc, #88]	@ (8004cdc <vTaskStartScheduler+0x98>)
 8004c82:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8004c84:	4b16      	ldr	r3, [pc, #88]	@ (8004ce0 <vTaskStartScheduler+0x9c>)
 8004c86:	f04f 32ff 	mov.w	r2, #4294967295
 8004c8a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004c8c:	4b15      	ldr	r3, [pc, #84]	@ (8004ce4 <vTaskStartScheduler+0xa0>)
 8004c8e:	2201      	movs	r2, #1
 8004c90:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c92:	4b15      	ldr	r3, [pc, #84]	@ (8004ce8 <vTaskStartScheduler+0xa4>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8004c98:	f000 ffb8 	bl	8005c0c <xPortStartScheduler>
 8004c9c:	e00f      	b.n	8004cbe <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca4:	d10b      	bne.n	8004cbe <vTaskStartScheduler+0x7a>
        __asm volatile
 8004ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004caa:	f383 8811 	msr	BASEPRI, r3
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f3bf 8f4f 	dsb	sy
 8004cb6:	607b      	str	r3, [r7, #4]
    }
 8004cb8:	bf00      	nop
 8004cba:	bf00      	nop
 8004cbc:	e7fd      	b.n	8004cba <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004cec <vTaskStartScheduler+0xa8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
}
 8004cc2:	bf00      	nop
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000318 	.word	0x20000318
 8004cd0:	080063f8 	.word	0x080063f8
 8004cd4:	0800528d 	.word	0x0800528d
 8004cd8:	200001f4 	.word	0x200001f4
 8004cdc:	20000034 	.word	0x20000034
 8004ce0:	20000314 	.word	0x20000314
 8004ce4:	20000300 	.word	0x20000300
 8004ce8:	200002f8 	.word	0x200002f8
 8004cec:	0800642c 	.word	0x0800642c

08004cf0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004cf4:	4b04      	ldr	r3, [pc, #16]	@ (8004d08 <vTaskSuspendAll+0x18>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	4a03      	ldr	r2, [pc, #12]	@ (8004d08 <vTaskSuspendAll+0x18>)
 8004cfc:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8004cfe:	bf00      	nop
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	2000031c 	.word	0x2000031c

08004d0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004d16:	2300      	movs	r3, #0
 8004d18:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8004d1a:	4b42      	ldr	r3, [pc, #264]	@ (8004e24 <xTaskResumeAll+0x118>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10b      	bne.n	8004d3a <xTaskResumeAll+0x2e>
        __asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	603b      	str	r3, [r7, #0]
    }
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop
 8004d38:	e7fd      	b.n	8004d36 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004d3a:	f000 ff87 	bl	8005c4c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004d3e:	4b39      	ldr	r3, [pc, #228]	@ (8004e24 <xTaskResumeAll+0x118>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	4a37      	ldr	r2, [pc, #220]	@ (8004e24 <xTaskResumeAll+0x118>)
 8004d46:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d48:	4b36      	ldr	r3, [pc, #216]	@ (8004e24 <xTaskResumeAll+0x118>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d161      	bne.n	8004e14 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d50:	4b35      	ldr	r3, [pc, #212]	@ (8004e28 <xTaskResumeAll+0x11c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d05d      	beq.n	8004e14 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d58:	e02e      	b.n	8004db8 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d5a:	4b34      	ldr	r3, [pc, #208]	@ (8004e2c <xTaskResumeAll+0x120>)
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	3318      	adds	r3, #24
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff f882 	bl	8003e70 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	3304      	adds	r3, #4
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7ff f87d 	bl	8003e70 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	409a      	lsls	r2, r3
 8004d7e:	4b2c      	ldr	r3, [pc, #176]	@ (8004e30 <xTaskResumeAll+0x124>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	4a2a      	ldr	r2, [pc, #168]	@ (8004e30 <xTaskResumeAll+0x124>)
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4a27      	ldr	r2, [pc, #156]	@ (8004e34 <xTaskResumeAll+0x128>)
 8004d96:	441a      	add	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	3304      	adds	r3, #4
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	4610      	mov	r0, r2
 8004da0:	f7ff f80b 	bl	8003dba <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004da8:	4b23      	ldr	r3, [pc, #140]	@ (8004e38 <xTaskResumeAll+0x12c>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d302      	bcc.n	8004db8 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8004db2:	4b22      	ldr	r3, [pc, #136]	@ (8004e3c <xTaskResumeAll+0x130>)
 8004db4:	2201      	movs	r2, #1
 8004db6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004db8:	4b1c      	ldr	r3, [pc, #112]	@ (8004e2c <xTaskResumeAll+0x120>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1cc      	bne.n	8004d5a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004dc6:	f000 fafd 	bl	80053c4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004dca:	4b1d      	ldr	r3, [pc, #116]	@ (8004e40 <xTaskResumeAll+0x134>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d010      	beq.n	8004df8 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004dd6:	f000 f837 	bl	8004e48 <xTaskIncrementTick>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d002      	beq.n	8004de6 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8004de0:	4b16      	ldr	r3, [pc, #88]	@ (8004e3c <xTaskResumeAll+0x130>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	3b01      	subs	r3, #1
 8004dea:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1f1      	bne.n	8004dd6 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8004df2:	4b13      	ldr	r3, [pc, #76]	@ (8004e40 <xTaskResumeAll+0x134>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004df8:	4b10      	ldr	r3, [pc, #64]	@ (8004e3c <xTaskResumeAll+0x130>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d009      	beq.n	8004e14 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004e00:	2301      	movs	r3, #1
 8004e02:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004e04:	4b0f      	ldr	r3, [pc, #60]	@ (8004e44 <xTaskResumeAll+0x138>)
 8004e06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004e14:	f000 ff4a 	bl	8005cac <vPortExitCritical>

    return xAlreadyYielded;
 8004e18:	68bb      	ldr	r3, [r7, #8]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	2000031c 	.word	0x2000031c
 8004e28:	200002f4 	.word	0x200002f4
 8004e2c:	200002b4 	.word	0x200002b4
 8004e30:	200002fc 	.word	0x200002fc
 8004e34:	200001f8 	.word	0x200001f8
 8004e38:	200001f4 	.word	0x200001f4
 8004e3c:	20000308 	.word	0x20000308
 8004e40:	20000304 	.word	0x20000304
 8004e44:	e000ed04 	.word	0xe000ed04

08004e48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e52:	4b48      	ldr	r3, [pc, #288]	@ (8004f74 <xTaskIncrementTick+0x12c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f040 8081 	bne.w	8004f5e <xTaskIncrementTick+0x116>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e5c:	4b46      	ldr	r3, [pc, #280]	@ (8004f78 <xTaskIncrementTick+0x130>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	3301      	adds	r3, #1
 8004e62:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004e64:	4a44      	ldr	r2, [pc, #272]	@ (8004f78 <xTaskIncrementTick+0x130>)
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d121      	bne.n	8004eb4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004e70:	4b42      	ldr	r3, [pc, #264]	@ (8004f7c <xTaskIncrementTick+0x134>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00b      	beq.n	8004e92 <xTaskIncrementTick+0x4a>
        __asm volatile
 8004e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e7e:	f383 8811 	msr	BASEPRI, r3
 8004e82:	f3bf 8f6f 	isb	sy
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	603b      	str	r3, [r7, #0]
    }
 8004e8c:	bf00      	nop
 8004e8e:	bf00      	nop
 8004e90:	e7fd      	b.n	8004e8e <xTaskIncrementTick+0x46>
 8004e92:	4b3a      	ldr	r3, [pc, #232]	@ (8004f7c <xTaskIncrementTick+0x134>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	4b39      	ldr	r3, [pc, #228]	@ (8004f80 <xTaskIncrementTick+0x138>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a37      	ldr	r2, [pc, #220]	@ (8004f7c <xTaskIncrementTick+0x134>)
 8004e9e:	6013      	str	r3, [r2, #0]
 8004ea0:	4a37      	ldr	r2, [pc, #220]	@ (8004f80 <xTaskIncrementTick+0x138>)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	4b37      	ldr	r3, [pc, #220]	@ (8004f84 <xTaskIncrementTick+0x13c>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	3301      	adds	r3, #1
 8004eac:	4a35      	ldr	r2, [pc, #212]	@ (8004f84 <xTaskIncrementTick+0x13c>)
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	f000 fa88 	bl	80053c4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004eb4:	4b34      	ldr	r3, [pc, #208]	@ (8004f88 <xTaskIncrementTick+0x140>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d348      	bcc.n	8004f50 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ebe:	4b2f      	ldr	r3, [pc, #188]	@ (8004f7c <xTaskIncrementTick+0x134>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d104      	bne.n	8004ed2 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8004f88 <xTaskIncrementTick+0x140>)
 8004eca:	f04f 32ff 	mov.w	r2, #4294967295
 8004ece:	601a      	str	r2, [r3, #0]
                    break;
 8004ed0:	e03e      	b.n	8004f50 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f7c <xTaskIncrementTick+0x134>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d203      	bcs.n	8004ef2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004eea:	4a27      	ldr	r2, [pc, #156]	@ (8004f88 <xTaskIncrementTick+0x140>)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ef0:	e02e      	b.n	8004f50 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7fe ffba 	bl	8003e70 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d004      	beq.n	8004f0e <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	3318      	adds	r3, #24
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7fe ffb1 	bl	8003e70 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f12:	2201      	movs	r2, #1
 8004f14:	409a      	lsls	r2, r3
 8004f16:	4b1d      	ldr	r3, [pc, #116]	@ (8004f8c <xTaskIncrementTick+0x144>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8004f8c <xTaskIncrementTick+0x144>)
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4a18      	ldr	r2, [pc, #96]	@ (8004f90 <xTaskIncrementTick+0x148>)
 8004f2e:	441a      	add	r2, r3
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	3304      	adds	r3, #4
 8004f34:	4619      	mov	r1, r3
 8004f36:	4610      	mov	r0, r2
 8004f38:	f7fe ff3f 	bl	8003dba <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f40:	4b14      	ldr	r3, [pc, #80]	@ (8004f94 <xTaskIncrementTick+0x14c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d3b9      	bcc.n	8004ebe <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f4e:	e7b6      	b.n	8004ebe <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004f50:	4b11      	ldr	r3, [pc, #68]	@ (8004f98 <xTaskIncrementTick+0x150>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d007      	beq.n	8004f68 <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	e004      	b.n	8004f68 <xTaskIncrementTick+0x120>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f9c <xTaskIncrementTick+0x154>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3301      	adds	r3, #1
 8004f64:	4a0d      	ldr	r2, [pc, #52]	@ (8004f9c <xTaskIncrementTick+0x154>)
 8004f66:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004f68:	697b      	ldr	r3, [r7, #20]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3718      	adds	r7, #24
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	2000031c 	.word	0x2000031c
 8004f78:	200002f8 	.word	0x200002f8
 8004f7c:	200002ac 	.word	0x200002ac
 8004f80:	200002b0 	.word	0x200002b0
 8004f84:	2000030c 	.word	0x2000030c
 8004f88:	20000314 	.word	0x20000314
 8004f8c:	200002fc 	.word	0x200002fc
 8004f90:	200001f8 	.word	0x200001f8
 8004f94:	200001f4 	.word	0x200001f4
 8004f98:	20000308 	.word	0x20000308
 8004f9c:	20000304 	.word	0x20000304

08004fa0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b087      	sub	sp, #28
 8004fa4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fa6:	4b29      	ldr	r3, [pc, #164]	@ (800504c <vTaskSwitchContext+0xac>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004fae:	4b28      	ldr	r3, [pc, #160]	@ (8005050 <vTaskSwitchContext+0xb0>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004fb4:	e045      	b.n	8005042 <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8004fb6:	4b26      	ldr	r3, [pc, #152]	@ (8005050 <vTaskSwitchContext+0xb0>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fbc:	4b25      	ldr	r3, [pc, #148]	@ (8005054 <vTaskSwitchContext+0xb4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	fab3 f383 	clz	r3, r3
 8004fc8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004fca:	7afb      	ldrb	r3, [r7, #11]
 8004fcc:	f1c3 031f 	rsb	r3, r3, #31
 8004fd0:	617b      	str	r3, [r7, #20]
 8004fd2:	4921      	ldr	r1, [pc, #132]	@ (8005058 <vTaskSwitchContext+0xb8>)
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4413      	add	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	440b      	add	r3, r1
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10b      	bne.n	8004ffe <vTaskSwitchContext+0x5e>
        __asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	607b      	str	r3, [r7, #4]
    }
 8004ff8:	bf00      	nop
 8004ffa:	bf00      	nop
 8004ffc:	e7fd      	b.n	8004ffa <vTaskSwitchContext+0x5a>
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4613      	mov	r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	4413      	add	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4a13      	ldr	r2, [pc, #76]	@ (8005058 <vTaskSwitchContext+0xb8>)
 800500a:	4413      	add	r3, r2
 800500c:	613b      	str	r3, [r7, #16]
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	605a      	str	r2, [r3, #4]
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	3308      	adds	r3, #8
 8005020:	429a      	cmp	r2, r3
 8005022:	d104      	bne.n	800502e <vTaskSwitchContext+0x8e>
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	685a      	ldr	r2, [r3, #4]
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	605a      	str	r2, [r3, #4]
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	4a09      	ldr	r2, [pc, #36]	@ (800505c <vTaskSwitchContext+0xbc>)
 8005036:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005038:	4b08      	ldr	r3, [pc, #32]	@ (800505c <vTaskSwitchContext+0xbc>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	334c      	adds	r3, #76	@ 0x4c
 800503e:	4a08      	ldr	r2, [pc, #32]	@ (8005060 <vTaskSwitchContext+0xc0>)
 8005040:	6013      	str	r3, [r2, #0]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	bc80      	pop	{r7}
 800504a:	4770      	bx	lr
 800504c:	2000031c 	.word	0x2000031c
 8005050:	20000308 	.word	0x20000308
 8005054:	200002fc 	.word	0x200002fc
 8005058:	200001f8 	.word	0x200001f8
 800505c:	200001f4 	.word	0x200001f4
 8005060:	20000034 	.word	0x20000034

08005064 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d10b      	bne.n	800508c <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	60fb      	str	r3, [r7, #12]
    }
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	e7fd      	b.n	8005088 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800508c:	4b07      	ldr	r3, [pc, #28]	@ (80050ac <vTaskPlaceOnEventList+0x48>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	3318      	adds	r3, #24
 8005092:	4619      	mov	r1, r3
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f7fe feb3 	bl	8003e00 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800509a:	2101      	movs	r1, #1
 800509c:	6838      	ldr	r0, [r7, #0]
 800509e:	f000 fcc3 	bl	8005a28 <prvAddCurrentTaskToDelayedList>
}
 80050a2:	bf00      	nop
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	200001f4 	.word	0x200001f4

080050b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10b      	bne.n	80050de <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80050c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ca:	f383 8811 	msr	BASEPRI, r3
 80050ce:	f3bf 8f6f 	isb	sy
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	60fb      	str	r3, [r7, #12]
    }
 80050d8:	bf00      	nop
 80050da:	bf00      	nop
 80050dc:	e7fd      	b.n	80050da <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	3318      	adds	r3, #24
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7fe fec4 	bl	8003e70 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005160 <xTaskRemoveFromEventList+0xb0>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d11c      	bne.n	800512a <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	3304      	adds	r3, #4
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7fe febb 	bl	8003e70 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fe:	2201      	movs	r2, #1
 8005100:	409a      	lsls	r2, r3
 8005102:	4b18      	ldr	r3, [pc, #96]	@ (8005164 <xTaskRemoveFromEventList+0xb4>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4313      	orrs	r3, r2
 8005108:	4a16      	ldr	r2, [pc, #88]	@ (8005164 <xTaskRemoveFromEventList+0xb4>)
 800510a:	6013      	str	r3, [r2, #0]
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005110:	4613      	mov	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	4413      	add	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4a13      	ldr	r2, [pc, #76]	@ (8005168 <xTaskRemoveFromEventList+0xb8>)
 800511a:	441a      	add	r2, r3
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	3304      	adds	r3, #4
 8005120:	4619      	mov	r1, r3
 8005122:	4610      	mov	r0, r2
 8005124:	f7fe fe49 	bl	8003dba <vListInsertEnd>
 8005128:	e005      	b.n	8005136 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	3318      	adds	r3, #24
 800512e:	4619      	mov	r1, r3
 8005130:	480e      	ldr	r0, [pc, #56]	@ (800516c <xTaskRemoveFromEventList+0xbc>)
 8005132:	f7fe fe42 	bl	8003dba <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513a:	4b0d      	ldr	r3, [pc, #52]	@ (8005170 <xTaskRemoveFromEventList+0xc0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	429a      	cmp	r2, r3
 8005142:	d905      	bls.n	8005150 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8005144:	2301      	movs	r3, #1
 8005146:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8005148:	4b0a      	ldr	r3, [pc, #40]	@ (8005174 <xTaskRemoveFromEventList+0xc4>)
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	e001      	b.n	8005154 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8005150:	2300      	movs	r3, #0
 8005152:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8005154:	697b      	ldr	r3, [r7, #20]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3718      	adds	r7, #24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	2000031c 	.word	0x2000031c
 8005164:	200002fc 	.word	0x200002fc
 8005168:	200001f8 	.word	0x200001f8
 800516c:	200002b4 	.word	0x200002b4
 8005170:	200001f4 	.word	0x200001f4
 8005174:	20000308 	.word	0x20000308

08005178 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005180:	4b06      	ldr	r3, [pc, #24]	@ (800519c <vTaskInternalSetTimeOutState+0x24>)
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005188:	4b05      	ldr	r3, [pc, #20]	@ (80051a0 <vTaskInternalSetTimeOutState+0x28>)
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	605a      	str	r2, [r3, #4]
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	bc80      	pop	{r7}
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	2000030c 	.word	0x2000030c
 80051a0:	200002f8 	.word	0x200002f8

080051a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10b      	bne.n	80051cc <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80051b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b8:	f383 8811 	msr	BASEPRI, r3
 80051bc:	f3bf 8f6f 	isb	sy
 80051c0:	f3bf 8f4f 	dsb	sy
 80051c4:	613b      	str	r3, [r7, #16]
    }
 80051c6:	bf00      	nop
 80051c8:	bf00      	nop
 80051ca:	e7fd      	b.n	80051c8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10b      	bne.n	80051ea <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	60fb      	str	r3, [r7, #12]
    }
 80051e4:	bf00      	nop
 80051e6:	bf00      	nop
 80051e8:	e7fd      	b.n	80051e6 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80051ea:	f000 fd2f 	bl	8005c4c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80051ee:	4b1f      	ldr	r3, [pc, #124]	@ (800526c <xTaskCheckForTimeOut+0xc8>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005206:	d102      	bne.n	800520e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005208:	2300      	movs	r3, #0
 800520a:	61fb      	str	r3, [r7, #28]
 800520c:	e026      	b.n	800525c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	4b17      	ldr	r3, [pc, #92]	@ (8005270 <xTaskCheckForTimeOut+0xcc>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d00a      	beq.n	8005230 <xTaskCheckForTimeOut+0x8c>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	429a      	cmp	r2, r3
 8005222:	d305      	bcc.n	8005230 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005224:	2301      	movs	r3, #1
 8005226:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e015      	b.n	800525c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	429a      	cmp	r2, r3
 8005238:	d20b      	bcs.n	8005252 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	1ad2      	subs	r2, r2, r3
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f7ff ff96 	bl	8005178 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800524c:	2300      	movs	r3, #0
 800524e:	61fb      	str	r3, [r7, #28]
 8005250:	e004      	b.n	800525c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	2200      	movs	r2, #0
 8005256:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005258:	2301      	movs	r3, #1
 800525a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800525c:	f000 fd26 	bl	8005cac <vPortExitCritical>

    return xReturn;
 8005260:	69fb      	ldr	r3, [r7, #28]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3720      	adds	r7, #32
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	200002f8 	.word	0x200002f8
 8005270:	2000030c 	.word	0x2000030c

08005274 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005274:	b480      	push	{r7}
 8005276:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8005278:	4b03      	ldr	r3, [pc, #12]	@ (8005288 <vTaskMissedYield+0x14>)
 800527a:	2201      	movs	r2, #1
 800527c:	601a      	str	r2, [r3, #0]
}
 800527e:	bf00      	nop
 8005280:	46bd      	mov	sp, r7
 8005282:	bc80      	pop	{r7}
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	20000308 	.word	0x20000308

0800528c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005294:	f000 f852 	bl	800533c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005298:	4b06      	ldr	r3, [pc, #24]	@ (80052b4 <prvIdleTask+0x28>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2b01      	cmp	r3, #1
 800529e:	d9f9      	bls.n	8005294 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80052a0:	4b05      	ldr	r3, [pc, #20]	@ (80052b8 <prvIdleTask+0x2c>)
 80052a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052a6:	601a      	str	r2, [r3, #0]
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80052b0:	e7f0      	b.n	8005294 <prvIdleTask+0x8>
 80052b2:	bf00      	nop
 80052b4:	200001f8 	.word	0x200001f8
 80052b8:	e000ed04 	.word	0xe000ed04

080052bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052c2:	2300      	movs	r3, #0
 80052c4:	607b      	str	r3, [r7, #4]
 80052c6:	e00c      	b.n	80052e2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	4613      	mov	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4413      	add	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4a12      	ldr	r2, [pc, #72]	@ (800531c <prvInitialiseTaskLists+0x60>)
 80052d4:	4413      	add	r3, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fe fd44 	bl	8003d64 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3301      	adds	r3, #1
 80052e0:	607b      	str	r3, [r7, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b06      	cmp	r3, #6
 80052e6:	d9ef      	bls.n	80052c8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80052e8:	480d      	ldr	r0, [pc, #52]	@ (8005320 <prvInitialiseTaskLists+0x64>)
 80052ea:	f7fe fd3b 	bl	8003d64 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80052ee:	480d      	ldr	r0, [pc, #52]	@ (8005324 <prvInitialiseTaskLists+0x68>)
 80052f0:	f7fe fd38 	bl	8003d64 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80052f4:	480c      	ldr	r0, [pc, #48]	@ (8005328 <prvInitialiseTaskLists+0x6c>)
 80052f6:	f7fe fd35 	bl	8003d64 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80052fa:	480c      	ldr	r0, [pc, #48]	@ (800532c <prvInitialiseTaskLists+0x70>)
 80052fc:	f7fe fd32 	bl	8003d64 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8005300:	480b      	ldr	r0, [pc, #44]	@ (8005330 <prvInitialiseTaskLists+0x74>)
 8005302:	f7fe fd2f 	bl	8003d64 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005306:	4b0b      	ldr	r3, [pc, #44]	@ (8005334 <prvInitialiseTaskLists+0x78>)
 8005308:	4a05      	ldr	r2, [pc, #20]	@ (8005320 <prvInitialiseTaskLists+0x64>)
 800530a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800530c:	4b0a      	ldr	r3, [pc, #40]	@ (8005338 <prvInitialiseTaskLists+0x7c>)
 800530e:	4a05      	ldr	r2, [pc, #20]	@ (8005324 <prvInitialiseTaskLists+0x68>)
 8005310:	601a      	str	r2, [r3, #0]
}
 8005312:	bf00      	nop
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	200001f8 	.word	0x200001f8
 8005320:	20000284 	.word	0x20000284
 8005324:	20000298 	.word	0x20000298
 8005328:	200002b4 	.word	0x200002b4
 800532c:	200002c8 	.word	0x200002c8
 8005330:	200002e0 	.word	0x200002e0
 8005334:	200002ac 	.word	0x200002ac
 8005338:	200002b0 	.word	0x200002b0

0800533c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005342:	e019      	b.n	8005378 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8005344:	f000 fc82 	bl	8005c4c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005348:	4b10      	ldr	r3, [pc, #64]	@ (800538c <prvCheckTasksWaitingTermination+0x50>)
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	3304      	adds	r3, #4
 8005354:	4618      	mov	r0, r3
 8005356:	f7fe fd8b 	bl	8003e70 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800535a:	4b0d      	ldr	r3, [pc, #52]	@ (8005390 <prvCheckTasksWaitingTermination+0x54>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	3b01      	subs	r3, #1
 8005360:	4a0b      	ldr	r2, [pc, #44]	@ (8005390 <prvCheckTasksWaitingTermination+0x54>)
 8005362:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8005364:	4b0b      	ldr	r3, [pc, #44]	@ (8005394 <prvCheckTasksWaitingTermination+0x58>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3b01      	subs	r3, #1
 800536a:	4a0a      	ldr	r2, [pc, #40]	@ (8005394 <prvCheckTasksWaitingTermination+0x58>)
 800536c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800536e:	f000 fc9d 	bl	8005cac <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f810 	bl	8005398 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005378:	4b06      	ldr	r3, [pc, #24]	@ (8005394 <prvCheckTasksWaitingTermination+0x58>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1e1      	bne.n	8005344 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8005380:	bf00      	nop
 8005382:	bf00      	nop
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	200002c8 	.word	0x200002c8
 8005390:	200002f4 	.word	0x200002f4
 8005394:	200002dc 	.word	0x200002dc

08005398 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	334c      	adds	r3, #76	@ 0x4c
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 ff1b 	bl	80061e0 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 fdf0 	bl	8005f94 <vPortFree>
                vPortFree( pxTCB );
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 fded 	bl	8005f94 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80053ba:	bf00      	nop
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
	...

080053c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053c8:	4b09      	ldr	r3, [pc, #36]	@ (80053f0 <prvResetNextTaskUnblockTime+0x2c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d104      	bne.n	80053dc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80053d2:	4b08      	ldr	r3, [pc, #32]	@ (80053f4 <prvResetNextTaskUnblockTime+0x30>)
 80053d4:	f04f 32ff 	mov.w	r2, #4294967295
 80053d8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80053da:	e005      	b.n	80053e8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80053dc:	4b04      	ldr	r3, [pc, #16]	@ (80053f0 <prvResetNextTaskUnblockTime+0x2c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a03      	ldr	r2, [pc, #12]	@ (80053f4 <prvResetNextTaskUnblockTime+0x30>)
 80053e6:	6013      	str	r3, [r2, #0]
}
 80053e8:	bf00      	nop
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr
 80053f0:	200002ac 	.word	0x200002ac
 80053f4:	20000314 	.word	0x20000314

080053f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80053fe:	4b0b      	ldr	r3, [pc, #44]	@ (800542c <xTaskGetSchedulerState+0x34>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d102      	bne.n	800540c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005406:	2301      	movs	r3, #1
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	e008      	b.n	800541e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800540c:	4b08      	ldr	r3, [pc, #32]	@ (8005430 <xTaskGetSchedulerState+0x38>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d102      	bne.n	800541a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8005414:	2302      	movs	r3, #2
 8005416:	607b      	str	r3, [r7, #4]
 8005418:	e001      	b.n	800541e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800541a:	2300      	movs	r3, #0
 800541c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800541e:	687b      	ldr	r3, [r7, #4]
    }
 8005420:	4618      	mov	r0, r3
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	bc80      	pop	{r7}
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	20000300 	.word	0x20000300
 8005430:	2000031c 	.word	0x2000031c

08005434 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d05e      	beq.n	8005508 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800544e:	4b31      	ldr	r3, [pc, #196]	@ (8005514 <xTaskPriorityInherit+0xe0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005454:	429a      	cmp	r2, r3
 8005456:	d24e      	bcs.n	80054f6 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	2b00      	cmp	r3, #0
 800545e:	db06      	blt.n	800546e <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005460:	4b2c      	ldr	r3, [pc, #176]	@ (8005514 <xTaskPriorityInherit+0xe0>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005466:	f1c3 0207 	rsb	r2, r3, #7
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	6959      	ldr	r1, [r3, #20]
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005476:	4613      	mov	r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	4413      	add	r3, r2
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	4a26      	ldr	r2, [pc, #152]	@ (8005518 <xTaskPriorityInherit+0xe4>)
 8005480:	4413      	add	r3, r2
 8005482:	4299      	cmp	r1, r3
 8005484:	d12f      	bne.n	80054e6 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	3304      	adds	r3, #4
 800548a:	4618      	mov	r0, r3
 800548c:	f7fe fcf0 	bl	8003e70 <uxListRemove>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10a      	bne.n	80054ac <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549a:	2201      	movs	r2, #1
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	43da      	mvns	r2, r3
 80054a2:	4b1e      	ldr	r3, [pc, #120]	@ (800551c <xTaskPriorityInherit+0xe8>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4013      	ands	r3, r2
 80054a8:	4a1c      	ldr	r2, [pc, #112]	@ (800551c <xTaskPriorityInherit+0xe8>)
 80054aa:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054ac:	4b19      	ldr	r3, [pc, #100]	@ (8005514 <xTaskPriorityInherit+0xe0>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ba:	2201      	movs	r2, #1
 80054bc:	409a      	lsls	r2, r3
 80054be:	4b17      	ldr	r3, [pc, #92]	@ (800551c <xTaskPriorityInherit+0xe8>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	4a15      	ldr	r2, [pc, #84]	@ (800551c <xTaskPriorityInherit+0xe8>)
 80054c6:	6013      	str	r3, [r2, #0]
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054cc:	4613      	mov	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4413      	add	r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	4a10      	ldr	r2, [pc, #64]	@ (8005518 <xTaskPriorityInherit+0xe4>)
 80054d6:	441a      	add	r2, r3
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	3304      	adds	r3, #4
 80054dc:	4619      	mov	r1, r3
 80054de:	4610      	mov	r0, r2
 80054e0:	f7fe fc6b 	bl	8003dba <vListInsertEnd>
 80054e4:	e004      	b.n	80054f0 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005514 <xTaskPriorityInherit+0xe0>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80054f0:	2301      	movs	r3, #1
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	e008      	b.n	8005508 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054fa:	4b06      	ldr	r3, [pc, #24]	@ (8005514 <xTaskPriorityInherit+0xe0>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005500:	429a      	cmp	r2, r3
 8005502:	d201      	bcs.n	8005508 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8005504:	2301      	movs	r3, #1
 8005506:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005508:	68fb      	ldr	r3, [r7, #12]
    }
 800550a:	4618      	mov	r0, r3
 800550c:	3710      	adds	r7, #16
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	200001f4 	.word	0x200001f4
 8005518:	200001f8 	.word	0x200001f8
 800551c:	200002fc 	.word	0x200002fc

08005520 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d065      	beq.n	8005602 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8005536:	4b35      	ldr	r3, [pc, #212]	@ (800560c <xTaskPriorityDisinherit+0xec>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	429a      	cmp	r2, r3
 800553e:	d00b      	beq.n	8005558 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8005540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	60fb      	str	r3, [r7, #12]
    }
 8005552:	bf00      	nop
 8005554:	bf00      	nop
 8005556:	e7fd      	b.n	8005554 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10b      	bne.n	8005578 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8005560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	60bb      	str	r3, [r7, #8]
    }
 8005572:	bf00      	nop
 8005574:	bf00      	nop
 8005576:	e7fd      	b.n	8005574 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800557c:	1e5a      	subs	r2, r3, #1
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558a:	429a      	cmp	r2, r3
 800558c:	d039      	beq.n	8005602 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005592:	2b00      	cmp	r3, #0
 8005594:	d135      	bne.n	8005602 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	3304      	adds	r3, #4
 800559a:	4618      	mov	r0, r3
 800559c:	f7fe fc68 	bl	8003e70 <uxListRemove>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10a      	bne.n	80055bc <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055aa:	2201      	movs	r2, #1
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	43da      	mvns	r2, r3
 80055b2:	4b17      	ldr	r3, [pc, #92]	@ (8005610 <xTaskPriorityDisinherit+0xf0>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4013      	ands	r3, r2
 80055b8:	4a15      	ldr	r2, [pc, #84]	@ (8005610 <xTaskPriorityDisinherit+0xf0>)
 80055ba:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c8:	f1c3 0207 	rsb	r2, r3, #7
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d4:	2201      	movs	r2, #1
 80055d6:	409a      	lsls	r2, r3
 80055d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005610 <xTaskPriorityDisinherit+0xf0>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4313      	orrs	r3, r2
 80055de:	4a0c      	ldr	r2, [pc, #48]	@ (8005610 <xTaskPriorityDisinherit+0xf0>)
 80055e0:	6013      	str	r3, [r2, #0]
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4a09      	ldr	r2, [pc, #36]	@ (8005614 <xTaskPriorityDisinherit+0xf4>)
 80055f0:	441a      	add	r2, r3
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	3304      	adds	r3, #4
 80055f6:	4619      	mov	r1, r3
 80055f8:	4610      	mov	r0, r2
 80055fa:	f7fe fbde 	bl	8003dba <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80055fe:	2301      	movs	r3, #1
 8005600:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005602:	697b      	ldr	r3, [r7, #20]
    }
 8005604:	4618      	mov	r0, r3
 8005606:	3718      	adds	r7, #24
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	200001f4 	.word	0x200001f4
 8005610:	200002fc 	.word	0x200002fc
 8005614:	200001f8 	.word	0x200001f8

08005618 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8005618:	b580      	push	{r7, lr}
 800561a:	b088      	sub	sp, #32
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005626:	2301      	movs	r3, #1
 8005628:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d079      	beq.n	8005724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10b      	bne.n	8005650 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 8005638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800563c:	f383 8811 	msr	BASEPRI, r3
 8005640:	f3bf 8f6f 	isb	sy
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	60fb      	str	r3, [r7, #12]
    }
 800564a:	bf00      	nop
 800564c:	bf00      	nop
 800564e:	e7fd      	b.n	800564c <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d902      	bls.n	8005660 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	61fb      	str	r3, [r7, #28]
 800565e:	e002      	b.n	8005666 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005664:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	429a      	cmp	r2, r3
 800566e:	d059      	beq.n	8005724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	429a      	cmp	r2, r3
 8005678:	d154      	bne.n	8005724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800567a:	4b2c      	ldr	r3, [pc, #176]	@ (800572c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	429a      	cmp	r2, r3
 8005682:	d10b      	bne.n	800569c <vTaskPriorityDisinheritAfterTimeout+0x84>
        __asm volatile
 8005684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005688:	f383 8811 	msr	BASEPRI, r3
 800568c:	f3bf 8f6f 	isb	sy
 8005690:	f3bf 8f4f 	dsb	sy
 8005694:	60bb      	str	r3, [r7, #8]
    }
 8005696:	bf00      	nop
 8005698:	bf00      	nop
 800569a:	e7fd      	b.n	8005698 <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a0:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	db04      	blt.n	80056ba <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f1c3 0207 	rsb	r2, r3, #7
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	6959      	ldr	r1, [r3, #20]
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4613      	mov	r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	4413      	add	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4a19      	ldr	r2, [pc, #100]	@ (8005730 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80056ca:	4413      	add	r3, r2
 80056cc:	4299      	cmp	r1, r3
 80056ce:	d129      	bne.n	8005724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	3304      	adds	r3, #4
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7fe fbcb 	bl	8003e70 <uxListRemove>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10a      	bne.n	80056f6 <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e4:	2201      	movs	r2, #1
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	43da      	mvns	r2, r3
 80056ec:	4b11      	ldr	r3, [pc, #68]	@ (8005734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4013      	ands	r3, r2
 80056f2:	4a10      	ldr	r2, [pc, #64]	@ (8005734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80056f4:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056fa:	2201      	movs	r2, #1
 80056fc:	409a      	lsls	r2, r3
 80056fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4313      	orrs	r3, r2
 8005704:	4a0b      	ldr	r2, [pc, #44]	@ (8005734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005706:	6013      	str	r3, [r2, #0]
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800570c:	4613      	mov	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4413      	add	r3, r2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4a06      	ldr	r2, [pc, #24]	@ (8005730 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005716:	441a      	add	r2, r3
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	3304      	adds	r3, #4
 800571c:	4619      	mov	r1, r3
 800571e:	4610      	mov	r0, r2
 8005720:	f7fe fb4b 	bl	8003dba <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005724:	bf00      	nop
 8005726:	3720      	adds	r7, #32
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	200001f4 	.word	0x200001f4
 8005730:	200001f8 	.word	0x200001f8
 8005734:	200002fc 	.word	0x200002fc

08005738 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800573c:	4b07      	ldr	r3, [pc, #28]	@ (800575c <pvTaskIncrementMutexHeldCount+0x24>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d004      	beq.n	800574e <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8005744:	4b05      	ldr	r3, [pc, #20]	@ (800575c <pvTaskIncrementMutexHeldCount+0x24>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800574a:	3201      	adds	r2, #1
 800574c:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        return pxCurrentTCB;
 800574e:	4b03      	ldr	r3, [pc, #12]	@ (800575c <pvTaskIncrementMutexHeldCount+0x24>)
 8005750:	681b      	ldr	r3, [r3, #0]
    }
 8005752:	4618      	mov	r0, r3
 8005754:	46bd      	mov	sp, r7
 8005756:	bc80      	pop	{r7}
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	200001f4 	.word	0x200001f4

08005760 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00b      	beq.n	800578c <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8005774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005778:	f383 8811 	msr	BASEPRI, r3
 800577c:	f3bf 8f6f 	isb	sy
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	613b      	str	r3, [r7, #16]
    }
 8005786:	bf00      	nop
 8005788:	bf00      	nop
 800578a:	e7fd      	b.n	8005788 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800578c:	f000 fa5e 	bl	8005c4c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005790:	4b31      	ldr	r3, [pc, #196]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	4413      	add	r3, r2
 8005798:	339c      	adds	r3, #156	@ 0x9c
 800579a:	781b      	ldrb	r3, [r3, #0]
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d022      	beq.n	80057e8 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 80057a2:	4b2d      	ldr	r3, [pc, #180]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	3226      	adds	r2, #38	@ 0x26
 80057aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	43d2      	mvns	r2, r2
 80057b2:	4011      	ands	r1, r2
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	3226      	adds	r2, #38	@ 0x26
 80057b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 80057bc:	4b26      	ldr	r3, [pc, #152]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4413      	add	r3, r2
 80057c4:	339c      	adds	r3, #156	@ 0x9c
 80057c6:	2201      	movs	r2, #1
 80057c8:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 80057ca:	6a3b      	ldr	r3, [r7, #32]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00b      	beq.n	80057e8 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80057d0:	2101      	movs	r1, #1
 80057d2:	6a38      	ldr	r0, [r7, #32]
 80057d4:	f000 f928 	bl	8005a28 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 80057d8:	4b20      	ldr	r3, [pc, #128]	@ (800585c <xTaskGenericNotifyWait+0xfc>)
 80057da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	f3bf 8f4f 	dsb	sy
 80057e4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80057e8:	f000 fa60 	bl	8005cac <vPortExitCritical>

        taskENTER_CRITICAL();
 80057ec:	f000 fa2e 	bl	8005c4c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d007      	beq.n	8005806 <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80057f6:	4b18      	ldr	r3, [pc, #96]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	3226      	adds	r2, #38	@ 0x26
 80057fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005806:	4b14      	ldr	r3, [pc, #80]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4413      	add	r3, r2
 800580e:	339c      	adds	r3, #156	@ 0x9c
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d002      	beq.n	800581e <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8005818:	2300      	movs	r3, #0
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	e00e      	b.n	800583c <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800581e:	4b0e      	ldr	r3, [pc, #56]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	3226      	adds	r2, #38	@ 0x26
 8005826:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	43d2      	mvns	r2, r2
 800582e:	4011      	ands	r1, r2
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	3226      	adds	r2, #38	@ 0x26
 8005834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8005838:	2301      	movs	r3, #1
 800583a:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 800583c:	4b06      	ldr	r3, [pc, #24]	@ (8005858 <xTaskGenericNotifyWait+0xf8>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	4413      	add	r3, r2
 8005844:	339c      	adds	r3, #156	@ 0x9c
 8005846:	2200      	movs	r2, #0
 8005848:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800584a:	f000 fa2f 	bl	8005cac <vPortExitCritical>

        return xReturn;
 800584e:	697b      	ldr	r3, [r7, #20]
    }
 8005850:	4618      	mov	r0, r3
 8005852:	3718      	adds	r7, #24
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	200001f4 	.word	0x200001f4
 800585c:	e000ed04 	.word	0xe000ed04

08005860 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8005860:	b580      	push	{r7, lr}
 8005862:	b08c      	sub	sp, #48	@ 0x30
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
 800586c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800586e:	2301      	movs	r3, #1
 8005870:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00b      	beq.n	8005890 <xTaskGenericNotify+0x30>
        __asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	f383 8811 	msr	BASEPRI, r3
 8005880:	f3bf 8f6f 	isb	sy
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	623b      	str	r3, [r7, #32]
    }
 800588a:	bf00      	nop
 800588c:	bf00      	nop
 800588e:	e7fd      	b.n	800588c <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10b      	bne.n	80058ae <xTaskGenericNotify+0x4e>
        __asm volatile
 8005896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589a:	f383 8811 	msr	BASEPRI, r3
 800589e:	f3bf 8f6f 	isb	sy
 80058a2:	f3bf 8f4f 	dsb	sy
 80058a6:	61fb      	str	r3, [r7, #28]
    }
 80058a8:	bf00      	nop
 80058aa:	bf00      	nop
 80058ac:	e7fd      	b.n	80058aa <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 80058b2:	f000 f9cb 	bl	8005c4c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 80058b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d006      	beq.n	80058ca <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80058bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	3226      	adds	r2, #38	@ 0x26
 80058c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80058c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c8:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80058ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4413      	add	r3, r2
 80058d0:	339c      	adds	r3, #156	@ 0x9c
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80058d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	4413      	add	r3, r2
 80058de:	339c      	adds	r3, #156	@ 0x9c
 80058e0:	2202      	movs	r2, #2
 80058e2:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80058e4:	78fb      	ldrb	r3, [r7, #3]
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d83b      	bhi.n	8005962 <xTaskGenericNotify+0x102>
 80058ea:	a201      	add	r2, pc, #4	@ (adr r2, 80058f0 <xTaskGenericNotify+0x90>)
 80058ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f0:	08005983 	.word	0x08005983
 80058f4:	08005905 	.word	0x08005905
 80058f8:	08005921 	.word	0x08005921
 80058fc:	08005939 	.word	0x08005939
 8005900:	08005947 	.word	0x08005947
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	3226      	adds	r2, #38	@ 0x26
 800590a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	ea42 0103 	orr.w	r1, r2, r3
 8005914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	3226      	adds	r2, #38	@ 0x26
 800591a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800591e:	e033      	b.n	8005988 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8005920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	3226      	adds	r2, #38	@ 0x26
 8005926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800592a:	1c59      	adds	r1, r3, #1
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	3226      	adds	r2, #38	@ 0x26
 8005932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005936:	e027      	b.n	8005988 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	3226      	adds	r2, #38	@ 0x26
 800593e:	6879      	ldr	r1, [r7, #4]
 8005940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005944:	e020      	b.n	8005988 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005946:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800594a:	2b02      	cmp	r3, #2
 800594c:	d006      	beq.n	800595c <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	3226      	adds	r2, #38	@ 0x26
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800595a:	e015      	b.n	8005988 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 800595c:	2300      	movs	r3, #0
 800595e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8005960:	e012      	b.n	8005988 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8005962:	4b2c      	ldr	r3, [pc, #176]	@ (8005a14 <xTaskGenericNotify+0x1b4>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00d      	beq.n	8005986 <xTaskGenericNotify+0x126>
        __asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	61bb      	str	r3, [r7, #24]
    }
 800597c:	bf00      	nop
 800597e:	bf00      	nop
 8005980:	e7fd      	b.n	800597e <xTaskGenericNotify+0x11e>
                    break;
 8005982:	bf00      	nop
 8005984:	e000      	b.n	8005988 <xTaskGenericNotify+0x128>

                    break;
 8005986:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800598c:	2b01      	cmp	r3, #1
 800598e:	d13a      	bne.n	8005a06 <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005992:	3304      	adds	r3, #4
 8005994:	4618      	mov	r0, r3
 8005996:	f7fe fa6b 	bl	8003e70 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800599a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599e:	2201      	movs	r2, #1
 80059a0:	409a      	lsls	r2, r3
 80059a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005a18 <xTaskGenericNotify+0x1b8>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a18 <xTaskGenericNotify+0x1b8>)
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4a18      	ldr	r2, [pc, #96]	@ (8005a1c <xTaskGenericNotify+0x1bc>)
 80059ba:	441a      	add	r2, r3
 80059bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059be:	3304      	adds	r3, #4
 80059c0:	4619      	mov	r1, r3
 80059c2:	4610      	mov	r0, r2
 80059c4:	f7fe f9f9 	bl	8003dba <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80059c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00b      	beq.n	80059e8 <xTaskGenericNotify+0x188>
        __asm volatile
 80059d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d4:	f383 8811 	msr	BASEPRI, r3
 80059d8:	f3bf 8f6f 	isb	sy
 80059dc:	f3bf 8f4f 	dsb	sy
 80059e0:	617b      	str	r3, [r7, #20]
    }
 80059e2:	bf00      	nop
 80059e4:	bf00      	nop
 80059e6:	e7fd      	b.n	80059e4 <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005a20 <xTaskGenericNotify+0x1c0>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d907      	bls.n	8005a06 <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80059f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <xTaskGenericNotify+0x1c4>)
 80059f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	f3bf 8f4f 	dsb	sy
 8005a02:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005a06:	f000 f951 	bl	8005cac <vPortExitCritical>

        return xReturn;
 8005a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3730      	adds	r7, #48	@ 0x30
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	200002f8 	.word	0x200002f8
 8005a18:	200002fc 	.word	0x200002fc
 8005a1c:	200001f8 	.word	0x200001f8
 8005a20:	200001f4 	.word	0x200001f4
 8005a24:	e000ed04 	.word	0xe000ed04

08005a28 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005a32:	4b29      	ldr	r3, [pc, #164]	@ (8005ad8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a38:	4b28      	ldr	r3, [pc, #160]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3304      	adds	r3, #4
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fe fa16 	bl	8003e70 <uxListRemove>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10b      	bne.n	8005a62 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005a4a:	4b24      	ldr	r3, [pc, #144]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a50:	2201      	movs	r2, #1
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	43da      	mvns	r2, r3
 8005a58:	4b21      	ldr	r3, [pc, #132]	@ (8005ae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	4a20      	ldr	r2, [pc, #128]	@ (8005ae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a60:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a68:	d10a      	bne.n	8005a80 <prvAddCurrentTaskToDelayedList+0x58>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d007      	beq.n	8005a80 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a70:	4b1a      	ldr	r3, [pc, #104]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	3304      	adds	r3, #4
 8005a76:	4619      	mov	r1, r3
 8005a78:	481a      	ldr	r0, [pc, #104]	@ (8005ae4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005a7a:	f7fe f99e 	bl	8003dba <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005a7e:	e026      	b.n	8005ace <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4413      	add	r3, r2
 8005a86:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a88:	4b14      	ldr	r3, [pc, #80]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d209      	bcs.n	8005aac <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a98:	4b13      	ldr	r3, [pc, #76]	@ (8005ae8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	3304      	adds	r3, #4
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	f7fe f9ab 	bl	8003e00 <vListInsert>
}
 8005aaa:	e010      	b.n	8005ace <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aac:	4b0f      	ldr	r3, [pc, #60]	@ (8005aec <prvAddCurrentTaskToDelayedList+0xc4>)
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3304      	adds	r3, #4
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	4610      	mov	r0, r2
 8005aba:	f7fe f9a1 	bl	8003e00 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005abe:	4b0c      	ldr	r3, [pc, #48]	@ (8005af0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d202      	bcs.n	8005ace <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8005ac8:	4a09      	ldr	r2, [pc, #36]	@ (8005af0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	6013      	str	r3, [r2, #0]
}
 8005ace:	bf00      	nop
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	200002f8 	.word	0x200002f8
 8005adc:	200001f4 	.word	0x200001f4
 8005ae0:	200002fc 	.word	0x200002fc
 8005ae4:	200002e0 	.word	0x200002e0
 8005ae8:	200002b0 	.word	0x200002b0
 8005aec:	200002ac 	.word	0x200002ac
 8005af0:	20000314 	.word	0x20000314

08005af4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005af4:	b480      	push	{r7}
 8005af6:	b085      	sub	sp, #20
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	3b04      	subs	r3, #4
 8005b04:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005b0c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	3b04      	subs	r3, #4
 8005b12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f023 0201 	bic.w	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3b04      	subs	r3, #4
 8005b22:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005b24:	4a08      	ldr	r2, [pc, #32]	@ (8005b48 <pxPortInitialiseStack+0x54>)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	3b14      	subs	r3, #20
 8005b2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	3b20      	subs	r3, #32
 8005b3a:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bc80      	pop	{r7}
 8005b46:	4770      	bx	lr
 8005b48:	08005b4d 	.word	0x08005b4d

08005b4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8005b52:	2300      	movs	r3, #0
 8005b54:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005b56:	4b12      	ldr	r3, [pc, #72]	@ (8005ba0 <prvTaskExitError+0x54>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5e:	d00b      	beq.n	8005b78 <prvTaskExitError+0x2c>
        __asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	60fb      	str	r3, [r7, #12]
    }
 8005b72:	bf00      	nop
 8005b74:	bf00      	nop
 8005b76:	e7fd      	b.n	8005b74 <prvTaskExitError+0x28>
        __asm volatile
 8005b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7c:	f383 8811 	msr	BASEPRI, r3
 8005b80:	f3bf 8f6f 	isb	sy
 8005b84:	f3bf 8f4f 	dsb	sy
 8005b88:	60bb      	str	r3, [r7, #8]
    }
 8005b8a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005b8c:	bf00      	nop
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0fc      	beq.n	8005b8e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005b94:	bf00      	nop
 8005b96:	bf00      	nop
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr
 8005ba0:	20000030 	.word	0x20000030
	...

08005bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005bb0:	4b07      	ldr	r3, [pc, #28]	@ (8005bd0 <pxCurrentTCBConst2>)
 8005bb2:	6819      	ldr	r1, [r3, #0]
 8005bb4:	6808      	ldr	r0, [r1, #0]
 8005bb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005bba:	f380 8809 	msr	PSP, r0
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f04f 0000 	mov.w	r0, #0
 8005bc6:	f380 8811 	msr	BASEPRI, r0
 8005bca:	f04e 0e0d 	orr.w	lr, lr, #13
 8005bce:	4770      	bx	lr

08005bd0 <pxCurrentTCBConst2>:
 8005bd0:	200001f4 	.word	0x200001f4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop

08005bd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8005bd8:	4806      	ldr	r0, [pc, #24]	@ (8005bf4 <prvPortStartFirstTask+0x1c>)
 8005bda:	6800      	ldr	r0, [r0, #0]
 8005bdc:	6800      	ldr	r0, [r0, #0]
 8005bde:	f380 8808 	msr	MSP, r0
 8005be2:	b662      	cpsie	i
 8005be4:	b661      	cpsie	f
 8005be6:	f3bf 8f4f 	dsb	sy
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	df00      	svc	0
 8005bf0:	bf00      	nop
 8005bf2:	0000      	.short	0x0000
 8005bf4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005bfe:	4802      	ldr	r0, [pc, #8]	@ (8005c08 <prvPortStartFirstTask+0x30>)
 8005c00:	f7fb fe3d 	bl	800187e <HAL_GPIO_WritePin>
}
 8005c04:	bf00      	nop
 8005c06:	bf00      	nop
 8005c08:	40011000 	.word	0x40011000

08005c0c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	af00      	add	r7, sp, #0

        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005c10:	4b0c      	ldr	r3, [pc, #48]	@ (8005c44 <xPortStartScheduler+0x38>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a0b      	ldr	r2, [pc, #44]	@ (8005c44 <xPortStartScheduler+0x38>)
 8005c16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c1a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005c1c:	4b09      	ldr	r3, [pc, #36]	@ (8005c44 <xPortStartScheduler+0x38>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a08      	ldr	r2, [pc, #32]	@ (8005c44 <xPortStartScheduler+0x38>)
 8005c22:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005c26:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005c28:	f000 f8b0 	bl	8005d8c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005c2c:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <xPortStartScheduler+0x3c>)
 8005c2e:	2200      	movs	r2, #0
 8005c30:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 8005c32:	f7ff ffd1 	bl	8005bd8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005c36:	f7ff f9b3 	bl	8004fa0 <vTaskSwitchContext>
    prvTaskExitError();
 8005c3a:	f7ff ff87 	bl	8005b4c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	e000ed20 	.word	0xe000ed20
 8005c48:	20000030 	.word	0x20000030

08005c4c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
        __asm volatile
 8005c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c56:	f383 8811 	msr	BASEPRI, r3
 8005c5a:	f3bf 8f6f 	isb	sy
 8005c5e:	f3bf 8f4f 	dsb	sy
 8005c62:	607b      	str	r3, [r7, #4]
    }
 8005c64:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005c66:	4b0f      	ldr	r3, [pc, #60]	@ (8005ca4 <vPortEnterCritical+0x58>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005ca4 <vPortEnterCritical+0x58>)
 8005c6e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005c70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <vPortEnterCritical+0x58>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d110      	bne.n	8005c9a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005c78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca8 <vPortEnterCritical+0x5c>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d00b      	beq.n	8005c9a <vPortEnterCritical+0x4e>
        __asm volatile
 8005c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	603b      	str	r3, [r7, #0]
    }
 8005c94:	bf00      	nop
 8005c96:	bf00      	nop
 8005c98:	e7fd      	b.n	8005c96 <vPortEnterCritical+0x4a>
    }
}
 8005c9a:	bf00      	nop
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bc80      	pop	{r7}
 8005ca2:	4770      	bx	lr
 8005ca4:	20000030 	.word	0x20000030
 8005ca8:	e000ed04 	.word	0xe000ed04

08005cac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005cb2:	4b12      	ldr	r3, [pc, #72]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10b      	bne.n	8005cd2 <vPortExitCritical+0x26>
        __asm volatile
 8005cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cbe:	f383 8811 	msr	BASEPRI, r3
 8005cc2:	f3bf 8f6f 	isb	sy
 8005cc6:	f3bf 8f4f 	dsb	sy
 8005cca:	607b      	str	r3, [r7, #4]
    }
 8005ccc:	bf00      	nop
 8005cce:	bf00      	nop
 8005cd0:	e7fd      	b.n	8005cce <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	4a08      	ldr	r2, [pc, #32]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cda:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005cdc:	4b07      	ldr	r3, [pc, #28]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d105      	bne.n	8005cf0 <vPortExitCritical+0x44>
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005cee:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bc80      	pop	{r7}
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop
 8005cfc:	20000030 	.word	0x20000030

08005d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005d00:	f3ef 8009 	mrs	r0, PSP
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	4b0d      	ldr	r3, [pc, #52]	@ (8005d40 <pxCurrentTCBConst>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005d10:	6010      	str	r0, [r2, #0]
 8005d12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005d16:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005d1a:	f380 8811 	msr	BASEPRI, r0
 8005d1e:	f7ff f93f 	bl	8004fa0 <vTaskSwitchContext>
 8005d22:	f04f 0000 	mov.w	r0, #0
 8005d26:	f380 8811 	msr	BASEPRI, r0
 8005d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005d2e:	6819      	ldr	r1, [r3, #0]
 8005d30:	6808      	ldr	r0, [r1, #0]
 8005d32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005d36:	f380 8809 	msr	PSP, r0
 8005d3a:	f3bf 8f6f 	isb	sy
 8005d3e:	4770      	bx	lr

08005d40 <pxCurrentTCBConst>:
 8005d40:	200001f4 	.word	0x200001f4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005d44:	bf00      	nop
 8005d46:	bf00      	nop

08005d48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
        __asm volatile
 8005d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d52:	f383 8811 	msr	BASEPRI, r3
 8005d56:	f3bf 8f6f 	isb	sy
 8005d5a:	f3bf 8f4f 	dsb	sy
 8005d5e:	607b      	str	r3, [r7, #4]
    }
 8005d60:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005d62:	f7ff f871 	bl	8004e48 <xTaskIncrementTick>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d003      	beq.n	8005d74 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d6c:	4b06      	ldr	r3, [pc, #24]	@ (8005d88 <SysTick_Handler+0x40>)
 8005d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	2300      	movs	r3, #0
 8005d76:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	f383 8811 	msr	BASEPRI, r3
    }
 8005d7e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8005d80:	bf00      	nop
 8005d82:	3708      	adds	r7, #8
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	e000ed04 	.word	0xe000ed04

08005d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d90:	4b0a      	ldr	r3, [pc, #40]	@ (8005dbc <vPortSetupTimerInterrupt+0x30>)
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d96:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc0 <vPortSetupTimerInterrupt+0x34>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d9c:	4b09      	ldr	r3, [pc, #36]	@ (8005dc4 <vPortSetupTimerInterrupt+0x38>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a09      	ldr	r2, [pc, #36]	@ (8005dc8 <vPortSetupTimerInterrupt+0x3c>)
 8005da2:	fba2 2303 	umull	r2, r3, r2, r3
 8005da6:	099b      	lsrs	r3, r3, #6
 8005da8:	4a08      	ldr	r2, [pc, #32]	@ (8005dcc <vPortSetupTimerInterrupt+0x40>)
 8005daa:	3b01      	subs	r3, #1
 8005dac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005dae:	4b03      	ldr	r3, [pc, #12]	@ (8005dbc <vPortSetupTimerInterrupt+0x30>)
 8005db0:	2207      	movs	r2, #7
 8005db2:	601a      	str	r2, [r3, #0]
}
 8005db4:	bf00      	nop
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bc80      	pop	{r7}
 8005dba:	4770      	bx	lr
 8005dbc:	e000e010 	.word	0xe000e010
 8005dc0:	e000e018 	.word	0xe000e018
 8005dc4:	20000024 	.word	0x20000024
 8005dc8:	10624dd3 	.word	0x10624dd3
 8005dcc:	e000e014 	.word	0xe000e014

08005dd0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b08a      	sub	sp, #40	@ 0x28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8005ddc:	f7fe ff88 	bl	8004cf0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005de0:	4b66      	ldr	r3, [pc, #408]	@ (8005f7c <pvPortMalloc+0x1ac>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005de8:	f000 f938 	bl	800605c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005dec:	4b64      	ldr	r3, [pc, #400]	@ (8005f80 <pvPortMalloc+0x1b0>)
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4013      	ands	r3, r2
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f040 80a9 	bne.w	8005f4c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d02e      	beq.n	8005e5e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8005e00:	2208      	movs	r2, #8
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d228      	bcs.n	8005e5e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8005e0c:	2208      	movs	r2, #8
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4413      	add	r3, r2
 8005e12:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d022      	beq.n	8005e64 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f023 0307 	bic.w	r3, r3, #7
 8005e24:	3308      	adds	r3, #8
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d215      	bcs.n	8005e58 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f023 0307 	bic.w	r3, r3, #7
 8005e32:	3308      	adds	r3, #8
 8005e34:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f003 0307 	and.w	r3, r3, #7
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d011      	beq.n	8005e64 <pvPortMalloc+0x94>
        __asm volatile
 8005e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	617b      	str	r3, [r7, #20]
    }
 8005e52:	bf00      	nop
 8005e54:	bf00      	nop
 8005e56:	e7fd      	b.n	8005e54 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e5c:	e002      	b.n	8005e64 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	607b      	str	r3, [r7, #4]
 8005e62:	e000      	b.n	8005e66 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e64:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d06f      	beq.n	8005f4c <pvPortMalloc+0x17c>
 8005e6c:	4b45      	ldr	r3, [pc, #276]	@ (8005f84 <pvPortMalloc+0x1b4>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d86a      	bhi.n	8005f4c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005e76:	4b44      	ldr	r3, [pc, #272]	@ (8005f88 <pvPortMalloc+0x1b8>)
 8005e78:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8005e7a:	4b43      	ldr	r3, [pc, #268]	@ (8005f88 <pvPortMalloc+0x1b8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e80:	e004      	b.n	8005e8c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8005e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d903      	bls.n	8005e9e <pvPortMalloc+0xce>
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f1      	bne.n	8005e82 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8005e9e:	4b37      	ldr	r3, [pc, #220]	@ (8005f7c <pvPortMalloc+0x1ac>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d051      	beq.n	8005f4c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005ea8:	6a3b      	ldr	r3, [r7, #32]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2208      	movs	r2, #8
 8005eae:	4413      	add	r3, r2
 8005eb0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	6a3b      	ldr	r3, [r7, #32]
 8005eb8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	1ad2      	subs	r2, r2, r3
 8005ec2:	2308      	movs	r3, #8
 8005ec4:	005b      	lsls	r3, r3, #1
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d920      	bls.n	8005f0c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4413      	add	r3, r2
 8005ed0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00b      	beq.n	8005ef4 <pvPortMalloc+0x124>
        __asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	613b      	str	r3, [r7, #16]
    }
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	1ad2      	subs	r2, r2, r3
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f06:	69b8      	ldr	r0, [r7, #24]
 8005f08:	f000 f90a 	bl	8006120 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f84 <pvPortMalloc+0x1b4>)
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	4a1b      	ldr	r2, [pc, #108]	@ (8005f84 <pvPortMalloc+0x1b4>)
 8005f18:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <pvPortMalloc+0x1b4>)
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005f8c <pvPortMalloc+0x1bc>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d203      	bcs.n	8005f2e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f26:	4b17      	ldr	r3, [pc, #92]	@ (8005f84 <pvPortMalloc+0x1b4>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a18      	ldr	r2, [pc, #96]	@ (8005f8c <pvPortMalloc+0x1bc>)
 8005f2c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f30:	685a      	ldr	r2, [r3, #4]
 8005f32:	4b13      	ldr	r3, [pc, #76]	@ (8005f80 <pvPortMalloc+0x1b0>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	431a      	orrs	r2, r3
 8005f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3e:	2200      	movs	r2, #0
 8005f40:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8005f42:	4b13      	ldr	r3, [pc, #76]	@ (8005f90 <pvPortMalloc+0x1c0>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3301      	adds	r3, #1
 8005f48:	4a11      	ldr	r2, [pc, #68]	@ (8005f90 <pvPortMalloc+0x1c0>)
 8005f4a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005f4c:	f7fe fede 	bl	8004d0c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00b      	beq.n	8005f72 <pvPortMalloc+0x1a2>
        __asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	60fb      	str	r3, [r7, #12]
    }
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	e7fd      	b.n	8005f6e <pvPortMalloc+0x19e>
    return pvReturn;
 8005f72:	69fb      	ldr	r3, [r7, #28]
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3728      	adds	r7, #40	@ 0x28
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	20002b28 	.word	0x20002b28
 8005f80:	20002b3c 	.word	0x20002b3c
 8005f84:	20002b2c 	.word	0x20002b2c
 8005f88:	20002b20 	.word	0x20002b20
 8005f8c:	20002b30 	.word	0x20002b30
 8005f90:	20002b34 	.word	0x20002b34

08005f94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d04f      	beq.n	8006046 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005fa6:	2308      	movs	r3, #8
 8005fa8:	425b      	negs	r3, r3
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4413      	add	r3, r2
 8005fae:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	685a      	ldr	r2, [r3, #4]
 8005fb8:	4b25      	ldr	r3, [pc, #148]	@ (8006050 <vPortFree+0xbc>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10b      	bne.n	8005fda <vPortFree+0x46>
        __asm volatile
 8005fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc6:	f383 8811 	msr	BASEPRI, r3
 8005fca:	f3bf 8f6f 	isb	sy
 8005fce:	f3bf 8f4f 	dsb	sy
 8005fd2:	60fb      	str	r3, [r7, #12]
    }
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop
 8005fd8:	e7fd      	b.n	8005fd6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00b      	beq.n	8005ffa <vPortFree+0x66>
        __asm volatile
 8005fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe6:	f383 8811 	msr	BASEPRI, r3
 8005fea:	f3bf 8f6f 	isb	sy
 8005fee:	f3bf 8f4f 	dsb	sy
 8005ff2:	60bb      	str	r3, [r7, #8]
    }
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop
 8005ff8:	e7fd      	b.n	8005ff6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	685a      	ldr	r2, [r3, #4]
 8005ffe:	4b14      	ldr	r3, [pc, #80]	@ (8006050 <vPortFree+0xbc>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4013      	ands	r3, r2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d01e      	beq.n	8006046 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d11a      	bne.n	8006046 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	4b0e      	ldr	r3, [pc, #56]	@ (8006050 <vPortFree+0xbc>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	43db      	mvns	r3, r3
 800601a:	401a      	ands	r2, r3
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006020:	f7fe fe66 	bl	8004cf0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	4b0a      	ldr	r3, [pc, #40]	@ (8006054 <vPortFree+0xc0>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4413      	add	r3, r2
 800602e:	4a09      	ldr	r2, [pc, #36]	@ (8006054 <vPortFree+0xc0>)
 8006030:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006032:	6938      	ldr	r0, [r7, #16]
 8006034:	f000 f874 	bl	8006120 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006038:	4b07      	ldr	r3, [pc, #28]	@ (8006058 <vPortFree+0xc4>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3301      	adds	r3, #1
 800603e:	4a06      	ldr	r2, [pc, #24]	@ (8006058 <vPortFree+0xc4>)
 8006040:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006042:	f7fe fe63 	bl	8004d0c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006046:	bf00      	nop
 8006048:	3718      	adds	r7, #24
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	20002b3c 	.word	0x20002b3c
 8006054:	20002b2c 	.word	0x20002b2c
 8006058:	20002b38 	.word	0x20002b38

0800605c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006062:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8006066:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006068:	4b27      	ldr	r3, [pc, #156]	@ (8006108 <prvHeapInit+0xac>)
 800606a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f003 0307 	and.w	r3, r3, #7
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3307      	adds	r3, #7
 800607a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	4a1f      	ldr	r2, [pc, #124]	@ (8006108 <prvHeapInit+0xac>)
 800608c:	4413      	add	r3, r2
 800608e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006094:	4a1d      	ldr	r2, [pc, #116]	@ (800610c <prvHeapInit+0xb0>)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800609a:	4b1c      	ldr	r3, [pc, #112]	@ (800610c <prvHeapInit+0xb0>)
 800609c:	2200      	movs	r2, #0
 800609e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	4413      	add	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80060a8:	2208      	movs	r2, #8
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 0307 	bic.w	r3, r3, #7
 80060b6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	4a15      	ldr	r2, [pc, #84]	@ (8006110 <prvHeapInit+0xb4>)
 80060bc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80060be:	4b14      	ldr	r3, [pc, #80]	@ (8006110 <prvHeapInit+0xb4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2200      	movs	r2, #0
 80060c4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80060c6:	4b12      	ldr	r3, [pc, #72]	@ (8006110 <prvHeapInit+0xb4>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	1ad2      	subs	r2, r2, r3
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80060dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006110 <prvHeapInit+0xb4>)
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006114 <prvHeapInit+0xb8>)
 80060ea:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a09      	ldr	r2, [pc, #36]	@ (8006118 <prvHeapInit+0xbc>)
 80060f2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80060f4:	4b09      	ldr	r3, [pc, #36]	@ (800611c <prvHeapInit+0xc0>)
 80060f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80060fa:	601a      	str	r2, [r3, #0]
}
 80060fc:	bf00      	nop
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	bc80      	pop	{r7}
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	20000320 	.word	0x20000320
 800610c:	20002b20 	.word	0x20002b20
 8006110:	20002b28 	.word	0x20002b28
 8006114:	20002b30 	.word	0x20002b30
 8006118:	20002b2c 	.word	0x20002b2c
 800611c:	20002b3c 	.word	0x20002b3c

08006120 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006128:	4b27      	ldr	r3, [pc, #156]	@ (80061c8 <prvInsertBlockIntoFreeList+0xa8>)
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	e002      	b.n	8006134 <prvInsertBlockIntoFreeList+0x14>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	429a      	cmp	r2, r3
 800613c:	d8f7      	bhi.n	800612e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	68ba      	ldr	r2, [r7, #8]
 8006148:	4413      	add	r3, r2
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	429a      	cmp	r2, r3
 800614e:	d108      	bne.n	8006162 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	441a      	add	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	441a      	add	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	429a      	cmp	r2, r3
 8006174:	d118      	bne.n	80061a8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b14      	ldr	r3, [pc, #80]	@ (80061cc <prvInsertBlockIntoFreeList+0xac>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d00d      	beq.n	800619e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	441a      	add	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	e008      	b.n	80061b0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800619e:	4b0b      	ldr	r3, [pc, #44]	@ (80061cc <prvInsertBlockIntoFreeList+0xac>)
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e003      	b.n	80061b0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d002      	beq.n	80061be <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80061be:	bf00      	nop
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr
 80061c8:	20002b20 	.word	0x20002b20
 80061cc:	20002b28 	.word	0x20002b28

080061d0 <memset>:
 80061d0:	4603      	mov	r3, r0
 80061d2:	4402      	add	r2, r0
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d100      	bne.n	80061da <memset+0xa>
 80061d8:	4770      	bx	lr
 80061da:	f803 1b01 	strb.w	r1, [r3], #1
 80061de:	e7f9      	b.n	80061d4 <memset+0x4>

080061e0 <_reclaim_reent>:
 80061e0:	4b2d      	ldr	r3, [pc, #180]	@ (8006298 <_reclaim_reent+0xb8>)
 80061e2:	b570      	push	{r4, r5, r6, lr}
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4604      	mov	r4, r0
 80061e8:	4283      	cmp	r3, r0
 80061ea:	d053      	beq.n	8006294 <_reclaim_reent+0xb4>
 80061ec:	69c3      	ldr	r3, [r0, #28]
 80061ee:	b31b      	cbz	r3, 8006238 <_reclaim_reent+0x58>
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	b163      	cbz	r3, 800620e <_reclaim_reent+0x2e>
 80061f4:	2500      	movs	r5, #0
 80061f6:	69e3      	ldr	r3, [r4, #28]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	5959      	ldr	r1, [r3, r5]
 80061fc:	b9b1      	cbnz	r1, 800622c <_reclaim_reent+0x4c>
 80061fe:	3504      	adds	r5, #4
 8006200:	2d80      	cmp	r5, #128	@ 0x80
 8006202:	d1f8      	bne.n	80061f6 <_reclaim_reent+0x16>
 8006204:	69e3      	ldr	r3, [r4, #28]
 8006206:	4620      	mov	r0, r4
 8006208:	68d9      	ldr	r1, [r3, #12]
 800620a:	f000 f87b 	bl	8006304 <_free_r>
 800620e:	69e3      	ldr	r3, [r4, #28]
 8006210:	6819      	ldr	r1, [r3, #0]
 8006212:	b111      	cbz	r1, 800621a <_reclaim_reent+0x3a>
 8006214:	4620      	mov	r0, r4
 8006216:	f000 f875 	bl	8006304 <_free_r>
 800621a:	69e3      	ldr	r3, [r4, #28]
 800621c:	689d      	ldr	r5, [r3, #8]
 800621e:	b15d      	cbz	r5, 8006238 <_reclaim_reent+0x58>
 8006220:	4629      	mov	r1, r5
 8006222:	4620      	mov	r0, r4
 8006224:	682d      	ldr	r5, [r5, #0]
 8006226:	f000 f86d 	bl	8006304 <_free_r>
 800622a:	e7f8      	b.n	800621e <_reclaim_reent+0x3e>
 800622c:	680e      	ldr	r6, [r1, #0]
 800622e:	4620      	mov	r0, r4
 8006230:	f000 f868 	bl	8006304 <_free_r>
 8006234:	4631      	mov	r1, r6
 8006236:	e7e1      	b.n	80061fc <_reclaim_reent+0x1c>
 8006238:	6961      	ldr	r1, [r4, #20]
 800623a:	b111      	cbz	r1, 8006242 <_reclaim_reent+0x62>
 800623c:	4620      	mov	r0, r4
 800623e:	f000 f861 	bl	8006304 <_free_r>
 8006242:	69e1      	ldr	r1, [r4, #28]
 8006244:	b111      	cbz	r1, 800624c <_reclaim_reent+0x6c>
 8006246:	4620      	mov	r0, r4
 8006248:	f000 f85c 	bl	8006304 <_free_r>
 800624c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800624e:	b111      	cbz	r1, 8006256 <_reclaim_reent+0x76>
 8006250:	4620      	mov	r0, r4
 8006252:	f000 f857 	bl	8006304 <_free_r>
 8006256:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006258:	b111      	cbz	r1, 8006260 <_reclaim_reent+0x80>
 800625a:	4620      	mov	r0, r4
 800625c:	f000 f852 	bl	8006304 <_free_r>
 8006260:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006262:	b111      	cbz	r1, 800626a <_reclaim_reent+0x8a>
 8006264:	4620      	mov	r0, r4
 8006266:	f000 f84d 	bl	8006304 <_free_r>
 800626a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800626c:	b111      	cbz	r1, 8006274 <_reclaim_reent+0x94>
 800626e:	4620      	mov	r0, r4
 8006270:	f000 f848 	bl	8006304 <_free_r>
 8006274:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006276:	b111      	cbz	r1, 800627e <_reclaim_reent+0x9e>
 8006278:	4620      	mov	r0, r4
 800627a:	f000 f843 	bl	8006304 <_free_r>
 800627e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006280:	b111      	cbz	r1, 8006288 <_reclaim_reent+0xa8>
 8006282:	4620      	mov	r0, r4
 8006284:	f000 f83e 	bl	8006304 <_free_r>
 8006288:	6a23      	ldr	r3, [r4, #32]
 800628a:	b11b      	cbz	r3, 8006294 <_reclaim_reent+0xb4>
 800628c:	4620      	mov	r0, r4
 800628e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006292:	4718      	bx	r3
 8006294:	bd70      	pop	{r4, r5, r6, pc}
 8006296:	bf00      	nop
 8006298:	20000034 	.word	0x20000034

0800629c <__libc_init_array>:
 800629c:	b570      	push	{r4, r5, r6, lr}
 800629e:	2600      	movs	r6, #0
 80062a0:	4d0c      	ldr	r5, [pc, #48]	@ (80062d4 <__libc_init_array+0x38>)
 80062a2:	4c0d      	ldr	r4, [pc, #52]	@ (80062d8 <__libc_init_array+0x3c>)
 80062a4:	1b64      	subs	r4, r4, r5
 80062a6:	10a4      	asrs	r4, r4, #2
 80062a8:	42a6      	cmp	r6, r4
 80062aa:	d109      	bne.n	80062c0 <__libc_init_array+0x24>
 80062ac:	f000 f87e 	bl	80063ac <_init>
 80062b0:	2600      	movs	r6, #0
 80062b2:	4d0a      	ldr	r5, [pc, #40]	@ (80062dc <__libc_init_array+0x40>)
 80062b4:	4c0a      	ldr	r4, [pc, #40]	@ (80062e0 <__libc_init_array+0x44>)
 80062b6:	1b64      	subs	r4, r4, r5
 80062b8:	10a4      	asrs	r4, r4, #2
 80062ba:	42a6      	cmp	r6, r4
 80062bc:	d105      	bne.n	80062ca <__libc_init_array+0x2e>
 80062be:	bd70      	pop	{r4, r5, r6, pc}
 80062c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c4:	4798      	blx	r3
 80062c6:	3601      	adds	r6, #1
 80062c8:	e7ee      	b.n	80062a8 <__libc_init_array+0xc>
 80062ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80062ce:	4798      	blx	r3
 80062d0:	3601      	adds	r6, #1
 80062d2:	e7f2      	b.n	80062ba <__libc_init_array+0x1e>
 80062d4:	08006430 	.word	0x08006430
 80062d8:	08006430 	.word	0x08006430
 80062dc:	08006430 	.word	0x08006430
 80062e0:	08006434 	.word	0x08006434

080062e4 <__retarget_lock_acquire_recursive>:
 80062e4:	4770      	bx	lr

080062e6 <__retarget_lock_release_recursive>:
 80062e6:	4770      	bx	lr

080062e8 <memcpy>:
 80062e8:	440a      	add	r2, r1
 80062ea:	4291      	cmp	r1, r2
 80062ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80062f0:	d100      	bne.n	80062f4 <memcpy+0xc>
 80062f2:	4770      	bx	lr
 80062f4:	b510      	push	{r4, lr}
 80062f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062fa:	4291      	cmp	r1, r2
 80062fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006300:	d1f9      	bne.n	80062f6 <memcpy+0xe>
 8006302:	bd10      	pop	{r4, pc}

08006304 <_free_r>:
 8006304:	b538      	push	{r3, r4, r5, lr}
 8006306:	4605      	mov	r5, r0
 8006308:	2900      	cmp	r1, #0
 800630a:	d040      	beq.n	800638e <_free_r+0x8a>
 800630c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006310:	1f0c      	subs	r4, r1, #4
 8006312:	2b00      	cmp	r3, #0
 8006314:	bfb8      	it	lt
 8006316:	18e4      	addlt	r4, r4, r3
 8006318:	f000 f83c 	bl	8006394 <__malloc_lock>
 800631c:	4a1c      	ldr	r2, [pc, #112]	@ (8006390 <_free_r+0x8c>)
 800631e:	6813      	ldr	r3, [r2, #0]
 8006320:	b933      	cbnz	r3, 8006330 <_free_r+0x2c>
 8006322:	6063      	str	r3, [r4, #4]
 8006324:	6014      	str	r4, [r2, #0]
 8006326:	4628      	mov	r0, r5
 8006328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800632c:	f000 b838 	b.w	80063a0 <__malloc_unlock>
 8006330:	42a3      	cmp	r3, r4
 8006332:	d908      	bls.n	8006346 <_free_r+0x42>
 8006334:	6820      	ldr	r0, [r4, #0]
 8006336:	1821      	adds	r1, r4, r0
 8006338:	428b      	cmp	r3, r1
 800633a:	bf01      	itttt	eq
 800633c:	6819      	ldreq	r1, [r3, #0]
 800633e:	685b      	ldreq	r3, [r3, #4]
 8006340:	1809      	addeq	r1, r1, r0
 8006342:	6021      	streq	r1, [r4, #0]
 8006344:	e7ed      	b.n	8006322 <_free_r+0x1e>
 8006346:	461a      	mov	r2, r3
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	b10b      	cbz	r3, 8006350 <_free_r+0x4c>
 800634c:	42a3      	cmp	r3, r4
 800634e:	d9fa      	bls.n	8006346 <_free_r+0x42>
 8006350:	6811      	ldr	r1, [r2, #0]
 8006352:	1850      	adds	r0, r2, r1
 8006354:	42a0      	cmp	r0, r4
 8006356:	d10b      	bne.n	8006370 <_free_r+0x6c>
 8006358:	6820      	ldr	r0, [r4, #0]
 800635a:	4401      	add	r1, r0
 800635c:	1850      	adds	r0, r2, r1
 800635e:	4283      	cmp	r3, r0
 8006360:	6011      	str	r1, [r2, #0]
 8006362:	d1e0      	bne.n	8006326 <_free_r+0x22>
 8006364:	6818      	ldr	r0, [r3, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	4408      	add	r0, r1
 800636a:	6010      	str	r0, [r2, #0]
 800636c:	6053      	str	r3, [r2, #4]
 800636e:	e7da      	b.n	8006326 <_free_r+0x22>
 8006370:	d902      	bls.n	8006378 <_free_r+0x74>
 8006372:	230c      	movs	r3, #12
 8006374:	602b      	str	r3, [r5, #0]
 8006376:	e7d6      	b.n	8006326 <_free_r+0x22>
 8006378:	6820      	ldr	r0, [r4, #0]
 800637a:	1821      	adds	r1, r4, r0
 800637c:	428b      	cmp	r3, r1
 800637e:	bf01      	itttt	eq
 8006380:	6819      	ldreq	r1, [r3, #0]
 8006382:	685b      	ldreq	r3, [r3, #4]
 8006384:	1809      	addeq	r1, r1, r0
 8006386:	6021      	streq	r1, [r4, #0]
 8006388:	6063      	str	r3, [r4, #4]
 800638a:	6054      	str	r4, [r2, #4]
 800638c:	e7cb      	b.n	8006326 <_free_r+0x22>
 800638e:	bd38      	pop	{r3, r4, r5, pc}
 8006390:	20002c7c 	.word	0x20002c7c

08006394 <__malloc_lock>:
 8006394:	4801      	ldr	r0, [pc, #4]	@ (800639c <__malloc_lock+0x8>)
 8006396:	f7ff bfa5 	b.w	80062e4 <__retarget_lock_acquire_recursive>
 800639a:	bf00      	nop
 800639c:	20002c78 	.word	0x20002c78

080063a0 <__malloc_unlock>:
 80063a0:	4801      	ldr	r0, [pc, #4]	@ (80063a8 <__malloc_unlock+0x8>)
 80063a2:	f7ff bfa0 	b.w	80062e6 <__retarget_lock_release_recursive>
 80063a6:	bf00      	nop
 80063a8:	20002c78 	.word	0x20002c78

080063ac <_init>:
 80063ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ae:	bf00      	nop
 80063b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063b2:	bc08      	pop	{r3}
 80063b4:	469e      	mov	lr, r3
 80063b6:	4770      	bx	lr

080063b8 <_fini>:
 80063b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ba:	bf00      	nop
 80063bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063be:	bc08      	pop	{r3}
 80063c0:	469e      	mov	lr, r3
 80063c2:	4770      	bx	lr
