{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540655733888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540655733888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 10:55:33 2018 " "Processing started: Sat Oct 27 10:55:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540655733888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540655733888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540655733888 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540655734576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735154 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735154 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behave " "Found design unit 1: registerFile-behave" {  } { { "registerFile.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735169 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735169 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1540655735185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestCU-behavior " "Found design unit 1: TestCU-behavior" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestCU " "Found entity 1: TestCU" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540655735247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestCU " "Elaborating entity \"TestCU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540655735326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CONTUN " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CONTUN\"" {  } { { "TestCU.vhd" "CONTUN" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540655735372 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(75) " "VHDL Process Statement warning at controlUnit.vhd(75): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IorD controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"IorD\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRd controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemRd\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcA controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUsrcA\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcB controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUsrcB\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCsrc controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCsrc\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRwr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"IRwr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCwr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCwr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCwrCond controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCwrCond\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"RegWr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemWr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NextSt controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"NextSt\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_st controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"nxt_st\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[0\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[1\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[2\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[2\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[3\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[3\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[0\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[1\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[2\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[2\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[3\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[3\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.vhd(30) " "Inferred latch for \"MemtoReg\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr controlUnit.vhd(30) " "Inferred latch for \"MemWr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controlUnit.vhd(30) " "Inferred latch for \"RegDst\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr controlUnit.vhd(30) " "Inferred latch for \"RegWr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwrCond controlUnit.vhd(30) " "Inferred latch for \"PCwrCond\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwr controlUnit.vhd(30) " "Inferred latch for \"PCwr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRwr controlUnit.vhd(30) " "Inferred latch for \"IRwr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[0\] controlUnit.vhd(30) " "Inferred latch for \"PCsrc\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[1\] controlUnit.vhd(30) " "Inferred latch for \"PCsrc\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] controlUnit.vhd(30) " "Inferred latch for \"ALUop\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] controlUnit.vhd(30) " "Inferred latch for \"ALUop\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB\[0\] controlUnit.vhd(30) " "Inferred latch for \"ALUsrcB\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB\[1\] controlUnit.vhd(30) " "Inferred latch for \"ALUsrcB\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcA controlUnit.vhd(30) " "Inferred latch for \"ALUsrcA\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRd controlUnit.vhd(30) " "Inferred latch for \"MemRd\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD controlUnit.vhd(30) " "Inferred latch for \"IorD\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540655735372 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTUN\|nxt_st\[2\] controlUnit:CONTUN\|nxt_st\[1\] " "Duplicate LATCH primitive \"controlUnit:CONTUN\|nxt_st\[2\]\" merged with LATCH primitive \"controlUnit:CONTUN\|nxt_st\[1\]\"" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540655735810 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1540655735810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTUN\|NextSt\[0\] " "Latch controlUnit:CONTUN\|NextSt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA st1\[0\] " "Ports D and ENA on the latch are fed by the same signal st1\[0\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE st1\[1\] " "Ports ENA and PRE on the latch are fed by the same signal st1\[1\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540655735825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTUN\|NextSt\[1\] " "Latch controlUnit:CONTUN\|NextSt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA st1\[0\] " "Ports D and ENA on the latch are fed by the same signal st1\[0\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR st1\[1\] " "Ports ENA and CLR on the latch are fed by the same signal st1\[1\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540655735825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTUN\|NextSt\[2\] " "Latch controlUnit:CONTUN\|NextSt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA st1\[0\] " "Ports D and ENA on the latch are fed by the same signal st1\[0\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR st1\[1\] " "Ports ENA and CLR on the latch are fed by the same signal st1\[1\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540655735825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTUN\|NextSt\[3\] " "Latch controlUnit:CONTUN\|NextSt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA st1\[0\] " "Ports D and ENA on the latch are fed by the same signal st1\[0\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR st1\[1\] " "Ports ENA and CLR on the latch are fed by the same signal st1\[1\]" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540655735825 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540655735825 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTUN\|NextSt\[2\] controlUnit:CONTUN\|NextSt\[1\] " "Duplicate LATCH primitive \"controlUnit:CONTUN\|NextSt\[2\]\" merged with LATCH primitive \"controlUnit:CONTUN\|NextSt\[1\]\"" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540655735841 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1540655735841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IorD1 GND " "Pin \"IorD1\" is stuck at GND" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540655735841 "|TestCU|IorD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWr1 GND " "Pin \"MemWr1\" is stuck at GND" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540655735841 "|TestCU|MemWr1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemtoReg1 GND " "Pin \"MemtoReg1\" is stuck at GND" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540655735841 "|TestCU|MemtoReg1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540655735841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540655736153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540655736153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540655736200 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540655736200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540655736200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540655736200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540655736232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 10:55:36 2018 " "Processing ended: Sat Oct 27 10:55:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540655736232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540655736232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540655736232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540655736232 ""}
