
FreeRTOS_NodoSecundario.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cecc  08000260  08000260  00001260  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  0800d130  0800d130  0000e130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6a8  0800d6a8  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d6a8  0800d6a8  0000e6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6b0  0800d6b0  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6b0  0800d6b0  0000e6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d6b4  0800d6b4  0000e6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d6b8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003350  200001d8  0800d890  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003528  0800d890  0000f528  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021085  00000000  00000000  0000f20e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d50  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c20  00000000  00000000  00033fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ec  00000000  00000000  00035c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002479c  00000000  00000000  000371f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002265c  00000000  00000000  0005b990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e12cf  00000000  00000000  0007dfec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f2bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008980  00000000  00000000  0015f300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00167c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000260 <__do_global_dtors_aux>:
 8000260:	b510      	push	{r4, lr}
 8000262:	4c05      	ldr	r4, [pc, #20]	@ (8000278 <__do_global_dtors_aux+0x18>)
 8000264:	7823      	ldrb	r3, [r4, #0]
 8000266:	b933      	cbnz	r3, 8000276 <__do_global_dtors_aux+0x16>
 8000268:	4b04      	ldr	r3, [pc, #16]	@ (800027c <__do_global_dtors_aux+0x1c>)
 800026a:	b113      	cbz	r3, 8000272 <__do_global_dtors_aux+0x12>
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <__do_global_dtors_aux+0x20>)
 800026e:	f3af 8000 	nop.w
 8000272:	2301      	movs	r3, #1
 8000274:	7023      	strb	r3, [r4, #0]
 8000276:	bd10      	pop	{r4, pc}
 8000278:	200001d8 	.word	0x200001d8
 800027c:	00000000 	.word	0x00000000
 8000280:	0800d114 	.word	0x0800d114

08000284 <frame_dummy>:
 8000284:	b508      	push	{r3, lr}
 8000286:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <frame_dummy+0x10>)
 8000288:	b11b      	cbz	r3, 8000292 <frame_dummy+0xe>
 800028a:	4903      	ldr	r1, [pc, #12]	@ (8000298 <frame_dummy+0x14>)
 800028c:	4803      	ldr	r0, [pc, #12]	@ (800029c <frame_dummy+0x18>)
 800028e:	f3af 8000 	nop.w
 8000292:	bd08      	pop	{r3, pc}
 8000294:	00000000 	.word	0x00000000
 8000298:	200001dc 	.word	0x200001dc
 800029c:	0800d114 	.word	0x0800d114

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9b0 	b.w	8000ff0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000cae:	4688      	mov	r8, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	468e      	mov	lr, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d95f      	bls.n	8000d7e <__udivmoddi4+0xd6>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 fe06 	lsl.w	lr, r1, r6
 8000ccc:	40b7      	lsls	r7, r6
 8000cce:	40b4      	lsls	r4, r6
 8000cd0:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd4:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cd8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	0c23      	lsrs	r3, r4, #16
 8000ce2:	fbbe f1f8 	udiv	r1, lr, r8
 8000ce6:	fb08 ee11 	mls	lr, r8, r1, lr
 8000cea:	fb01 f20c 	mul.w	r2, r1, ip
 8000cee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x5e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x5c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 8154 	bhi.w	8000fac <__udivmoddi4+0x304>
 8000d04:	4601      	mov	r1, r0
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	b2a2      	uxth	r2, r4
 8000d0a:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d0e:	fb08 3310 	mls	r3, r8, r0, r3
 8000d12:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d1a:	4594      	cmp	ip, r2
 8000d1c:	d90b      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d1e:	18ba      	adds	r2, r7, r2
 8000d20:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d24:	bf2c      	ite	cs
 8000d26:	2401      	movcs	r4, #1
 8000d28:	2400      	movcc	r4, #0
 8000d2a:	4594      	cmp	ip, r2
 8000d2c:	d902      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d2e:	2c00      	cmp	r4, #0
 8000d30:	f000 813f 	beq.w	8000fb2 <__udivmoddi4+0x30a>
 8000d34:	4618      	mov	r0, r3
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba2 020c 	sub.w	r2, r2, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f2      	lsrs	r2, r6
 8000d44:	2300      	movs	r3, #0
 8000d46:	e9c5 2300 	strd	r2, r3, [r5]
 8000d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d14e      	bne.n	8000e04 <__udivmoddi4+0x15c>
 8000d66:	4543      	cmp	r3, r8
 8000d68:	f0c0 8112 	bcc.w	8000f90 <__udivmoddi4+0x2e8>
 8000d6c:	4282      	cmp	r2, r0
 8000d6e:	f240 810f 	bls.w	8000f90 <__udivmoddi4+0x2e8>
 8000d72:	4608      	mov	r0, r1
 8000d74:	2d00      	cmp	r5, #0
 8000d76:	d0e8      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d78:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7c:	e7e5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	2a00      	cmp	r2, #0
 8000d80:	f000 80ac 	beq.w	8000edc <__udivmoddi4+0x234>
 8000d84:	fab2 f682 	clz	r6, r2
 8000d88:	2e00      	cmp	r6, #0
 8000d8a:	f040 80bb 	bne.w	8000f04 <__udivmoddi4+0x25c>
 8000d8e:	1a8b      	subs	r3, r1, r2
 8000d90:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d94:	b2bc      	uxth	r4, r7
 8000d96:	2101      	movs	r1, #1
 8000d98:	0c02      	lsrs	r2, r0, #16
 8000d9a:	b280      	uxth	r0, r0
 8000d9c:	fbb3 fcfe 	udiv	ip, r3, lr
 8000da0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000da4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000da8:	fb04 f20c 	mul.w	r2, r4, ip
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d90e      	bls.n	8000dce <__udivmoddi4+0x126>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000db6:	bf2c      	ite	cs
 8000db8:	f04f 0901 	movcs.w	r9, #1
 8000dbc:	f04f 0900 	movcc.w	r9, #0
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d903      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dc4:	f1b9 0f00 	cmp.w	r9, #0
 8000dc8:	f000 80ec 	beq.w	8000fa4 <__udivmoddi4+0x2fc>
 8000dcc:	46c4      	mov	ip, r8
 8000dce:	1a9b      	subs	r3, r3, r2
 8000dd0:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd8:	fb04 f408 	mul.w	r4, r4, r8
 8000ddc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000de0:	4294      	cmp	r4, r2
 8000de2:	d90b      	bls.n	8000dfc <__udivmoddi4+0x154>
 8000de4:	18ba      	adds	r2, r7, r2
 8000de6:	f108 33ff 	add.w	r3, r8, #4294967295
 8000dea:	bf2c      	ite	cs
 8000dec:	2001      	movcs	r0, #1
 8000dee:	2000      	movcc	r0, #0
 8000df0:	4294      	cmp	r4, r2
 8000df2:	d902      	bls.n	8000dfa <__udivmoddi4+0x152>
 8000df4:	2800      	cmp	r0, #0
 8000df6:	f000 80d1 	beq.w	8000f9c <__udivmoddi4+0x2f4>
 8000dfa:	4698      	mov	r8, r3
 8000dfc:	1b12      	subs	r2, r2, r4
 8000dfe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e02:	e79d      	b.n	8000d40 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa08 f401 	lsl.w	r4, r8, r1
 8000e0e:	fa00 f901 	lsl.w	r9, r0, r1
 8000e12:	fa22 f706 	lsr.w	r7, r2, r6
 8000e16:	fa28 f806 	lsr.w	r8, r8, r6
 8000e1a:	408a      	lsls	r2, r1
 8000e1c:	431f      	orrs	r7, r3
 8000e1e:	fa20 f306 	lsr.w	r3, r0, r6
 8000e22:	0c38      	lsrs	r0, r7, #16
 8000e24:	4323      	orrs	r3, r4
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	0c1c      	lsrs	r4, r3, #16
 8000e2c:	fbb8 fef0 	udiv	lr, r8, r0
 8000e30:	fb00 881e 	mls	r8, r0, lr, r8
 8000e34:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e38:	fb0e f80c 	mul.w	r8, lr, ip
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d90e      	bls.n	8000e5e <__udivmoddi4+0x1b6>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e46:	bf2c      	ite	cs
 8000e48:	f04f 0b01 	movcs.w	fp, #1
 8000e4c:	f04f 0b00 	movcc.w	fp, #0
 8000e50:	45a0      	cmp	r8, r4
 8000e52:	d903      	bls.n	8000e5c <__udivmoddi4+0x1b4>
 8000e54:	f1bb 0f00 	cmp.w	fp, #0
 8000e58:	f000 80b8 	beq.w	8000fcc <__udivmoddi4+0x324>
 8000e5c:	46d6      	mov	lr, sl
 8000e5e:	eba4 0408 	sub.w	r4, r4, r8
 8000e62:	fa1f f883 	uxth.w	r8, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e72:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d90e      	bls.n	8000e98 <__udivmoddi4+0x1f0>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	bf2c      	ite	cs
 8000e82:	f04f 0801 	movcs.w	r8, #1
 8000e86:	f04f 0800 	movcc.w	r8, #0
 8000e8a:	45a4      	cmp	ip, r4
 8000e8c:	d903      	bls.n	8000e96 <__udivmoddi4+0x1ee>
 8000e8e:	f1b8 0f00 	cmp.w	r8, #0
 8000e92:	f000 809f 	beq.w	8000fd4 <__udivmoddi4+0x32c>
 8000e96:	4603      	mov	r3, r0
 8000e98:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9c:	eba4 040c 	sub.w	r4, r4, ip
 8000ea0:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea4:	4564      	cmp	r4, ip
 8000ea6:	4673      	mov	r3, lr
 8000ea8:	46e0      	mov	r8, ip
 8000eaa:	d302      	bcc.n	8000eb2 <__udivmoddi4+0x20a>
 8000eac:	d107      	bne.n	8000ebe <__udivmoddi4+0x216>
 8000eae:	45f1      	cmp	r9, lr
 8000eb0:	d205      	bcs.n	8000ebe <__udivmoddi4+0x216>
 8000eb2:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb6:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	46e0      	mov	r8, ip
 8000ebe:	b15d      	cbz	r5, 8000ed8 <__udivmoddi4+0x230>
 8000ec0:	ebb9 0203 	subs.w	r2, r9, r3
 8000ec4:	eb64 0408 	sbc.w	r4, r4, r8
 8000ec8:	fa04 f606 	lsl.w	r6, r4, r6
 8000ecc:	fa22 f301 	lsr.w	r3, r2, r1
 8000ed0:	40cc      	lsrs	r4, r1
 8000ed2:	431e      	orrs	r6, r3
 8000ed4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	e736      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000edc:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	4614      	mov	r4, r2
 8000ee4:	b280      	uxth	r0, r0
 8000ee6:	4696      	mov	lr, r2
 8000ee8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000eec:	2620      	movs	r6, #32
 8000eee:	4690      	mov	r8, r2
 8000ef0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	fbb1 f1f2 	udiv	r1, r1, r2
 8000efa:	eba3 0308 	sub.w	r3, r3, r8
 8000efe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f02:	e74b      	b.n	8000d9c <__udivmoddi4+0xf4>
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	f1c6 0320 	rsb	r3, r6, #32
 8000f0a:	fa01 f206 	lsl.w	r2, r1, r6
 8000f0e:	fa21 f803 	lsr.w	r8, r1, r3
 8000f12:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f16:	fa20 f303 	lsr.w	r3, r0, r3
 8000f1a:	b2bc      	uxth	r4, r7
 8000f1c:	40b0      	lsls	r0, r6
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	0c02      	lsrs	r2, r0, #16
 8000f22:	0c19      	lsrs	r1, r3, #16
 8000f24:	b280      	uxth	r0, r0
 8000f26:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f2a:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f2e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f32:	fb09 f804 	mul.w	r8, r9, r4
 8000f36:	4588      	cmp	r8, r1
 8000f38:	d951      	bls.n	8000fde <__udivmoddi4+0x336>
 8000f3a:	1879      	adds	r1, r7, r1
 8000f3c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f40:	bf2c      	ite	cs
 8000f42:	f04f 0a01 	movcs.w	sl, #1
 8000f46:	f04f 0a00 	movcc.w	sl, #0
 8000f4a:	4588      	cmp	r8, r1
 8000f4c:	d902      	bls.n	8000f54 <__udivmoddi4+0x2ac>
 8000f4e:	f1ba 0f00 	cmp.w	sl, #0
 8000f52:	d031      	beq.n	8000fb8 <__udivmoddi4+0x310>
 8000f54:	eba1 0108 	sub.w	r1, r1, r8
 8000f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5c:	fb09 f804 	mul.w	r8, r9, r4
 8000f60:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f6a:	4543      	cmp	r3, r8
 8000f6c:	d235      	bcs.n	8000fda <__udivmoddi4+0x332>
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f74:	bf2c      	ite	cs
 8000f76:	f04f 0a01 	movcs.w	sl, #1
 8000f7a:	f04f 0a00 	movcc.w	sl, #0
 8000f7e:	4543      	cmp	r3, r8
 8000f80:	d2bb      	bcs.n	8000efa <__udivmoddi4+0x252>
 8000f82:	f1ba 0f00 	cmp.w	sl, #0
 8000f86:	d1b8      	bne.n	8000efa <__udivmoddi4+0x252>
 8000f88:	f1a9 0102 	sub.w	r1, r9, #2
 8000f8c:	443b      	add	r3, r7
 8000f8e:	e7b4      	b.n	8000efa <__udivmoddi4+0x252>
 8000f90:	1a84      	subs	r4, r0, r2
 8000f92:	eb68 0203 	sbc.w	r2, r8, r3
 8000f96:	2001      	movs	r0, #1
 8000f98:	4696      	mov	lr, r2
 8000f9a:	e6eb      	b.n	8000d74 <__udivmoddi4+0xcc>
 8000f9c:	443a      	add	r2, r7
 8000f9e:	f1a8 0802 	sub.w	r8, r8, #2
 8000fa2:	e72b      	b.n	8000dfc <__udivmoddi4+0x154>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e710      	b.n	8000dce <__udivmoddi4+0x126>
 8000fac:	3902      	subs	r1, #2
 8000fae:	443b      	add	r3, r7
 8000fb0:	e6a9      	b.n	8000d06 <__udivmoddi4+0x5e>
 8000fb2:	443a      	add	r2, r7
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e6be      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000fb8:	eba7 0808 	sub.w	r8, r7, r8
 8000fbc:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fc0:	4441      	add	r1, r8
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	e7c9      	b.n	8000f60 <__udivmoddi4+0x2b8>
 8000fcc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fd0:	443c      	add	r4, r7
 8000fd2:	e744      	b.n	8000e5e <__udivmoddi4+0x1b6>
 8000fd4:	3b02      	subs	r3, #2
 8000fd6:	443c      	add	r4, r7
 8000fd8:	e75e      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000fda:	4649      	mov	r1, r9
 8000fdc:	e78d      	b.n	8000efa <__udivmoddi4+0x252>
 8000fde:	eba1 0108 	sub.w	r1, r1, r8
 8000fe2:	46cc      	mov	ip, r9
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7b8      	b.n	8000f60 <__udivmoddi4+0x2b8>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <MX_FREERTOS_Init+0x18>)
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4804      	ldr	r0, [pc, #16]	@ (8001010 <MX_FREERTOS_Init+0x1c>)
 8000ffe:	f006 ffcb 	bl	8007f98 <osThreadNew>
 8001002:	4603      	mov	r3, r0
 8001004:	4a03      	ldr	r2, [pc, #12]	@ (8001014 <MX_FREERTOS_Init+0x20>)
 8001006:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	0800d270 	.word	0x0800d270
 8001010:	08001019 	.word	0x08001019
 8001014:	200001f4 	.word	0x200001f4

08001018 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001020:	2001      	movs	r0, #1
 8001022:	f007 f84b 	bl	80080bc <osDelay>
 8001026:	e7fb      	b.n	8001020 <StartDefaultTask+0x8>

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102e:	f001 fa2b 	bl	8002488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001032:	f000 f859 	bl	80010e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001036:	f000 f991 	bl	800135c <MX_GPIO_Init>
  MX_I2C1_Init();
 800103a:	f000 f8b7 	bl	80011ac <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800103e:	f000 f8f5 	bl	800122c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001042:	f000 f93f 	bl	80012c4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //------------ACELEROMETRO--------------
  HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DEVID, 1, &acelerometro.ID, 1, 100);
 8001046:	2364      	movs	r3, #100	@ 0x64
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	2301      	movs	r3, #1
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	4b1d      	ldr	r3, [pc, #116]	@ (80010c4 <main+0x9c>)
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	2200      	movs	r2, #0
 8001056:	21a6      	movs	r1, #166	@ 0xa6
 8001058:	481b      	ldr	r0, [pc, #108]	@ (80010c8 <main+0xa0>)
 800105a:	f002 f8e3 	bl	8003224 <HAL_I2C_Mem_Read>
  if (acelerometro.ID==0xE5) {
 800105e:	4b19      	ldr	r3, [pc, #100]	@ (80010c4 <main+0x9c>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2be5      	cmp	r3, #229	@ 0xe5
 8001064:	d103      	bne.n	800106e <main+0x46>
	  acelerometro.deviceReady=true;
 8001066:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <main+0x9c>)
 8001068:	2201      	movs	r2, #1
 800106a:	705a      	strb	r2, [r3, #1]
 800106c:	e002      	b.n	8001074 <main+0x4c>
  } else{
	  acelerometro.deviceReady=false;
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <main+0x9c>)
 8001070:	2200      	movs	r2, #0
 8001072:	705a      	strb	r2, [r3, #1]
  }
  if(acelerometro.deviceReady){
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <main+0x9c>)
 8001076:	785b      	ldrb	r3, [r3, #1]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <main+0x58>
	  ADXL_Init(); //configuracion de acelerometro
 800107c:	f000 f9d2 	bl	8001424 <ADXL_Init>
  }

  //----------------CALIDAD AIRE----------------
  ENS160_Init();
 8001080:	f000 fa8a 	bl	8001598 <ENS160_Init>
  if (ens160.deviceReady1){
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <main+0xa4>)
 8001086:	799b      	ldrb	r3, [r3, #6]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <main+0x68>
	  ENS160_ConfigReg();
 800108c:	f000 fac4 	bl	8001618 <ENS160_ConfigReg>
  }

  AHT21_Init();
 8001090:	f000 fb00 	bl	8001694 <AHT21_Init>

  //-----------INTEGRACIN DE TAREAS------------
  sensadoTembloresHandle = osThreadNew(StartSensadoTembloresTask, NULL, &sensadoTemblores_attr);
 8001094:	4a0e      	ldr	r2, [pc, #56]	@ (80010d0 <main+0xa8>)
 8001096:	2100      	movs	r1, #0
 8001098:	480e      	ldr	r0, [pc, #56]	@ (80010d4 <main+0xac>)
 800109a:	f006 ff7d 	bl	8007f98 <osThreadNew>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a0d      	ldr	r2, [pc, #52]	@ (80010d8 <main+0xb0>)
 80010a2:	6013      	str	r3, [r2, #0]
  sensadoCalidadAireHandle = osThreadNew(StartSensadoCalidadAireTask, NULL, &sensadoCalidadAire_attr);
 80010a4:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <main+0xb4>)
 80010a6:	2100      	movs	r1, #0
 80010a8:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <main+0xb8>)
 80010aa:	f006 ff75 	bl	8007f98 <osThreadNew>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a0c      	ldr	r2, [pc, #48]	@ (80010e4 <main+0xbc>)
 80010b2:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80010b4:	f006 ff0c 	bl	8007ed0 <osKernelInitialize>
  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 80010b8:	f7ff ff9c 	bl	8000ff4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010bc:	f006 ff2e 	bl	8007f1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <main+0x98>
 80010c4:	20000228 	.word	0x20000228
 80010c8:	200002c4 	.word	0x200002c4
 80010cc:	200002a4 	.word	0x200002a4
 80010d0:	0800d294 	.word	0x0800d294
 80010d4:	080018e1 	.word	0x080018e1
 80010d8:	20000440 	.word	0x20000440
 80010dc:	0800d2b8 	.word	0x0800d2b8
 80010e0:	08001c15 	.word	0x08001c15
 80010e4:	20000444 	.word	0x20000444

080010e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b09c      	sub	sp, #112	@ 0x70
 80010ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ee:	f107 0320 	add.w	r3, r7, #32
 80010f2:	2250      	movs	r2, #80	@ 0x50
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f009 fe1b 	bl	800ad32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010fc:	f107 0308 	add.w	r3, r7, #8
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
 800110c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800110e:	4b25      	ldr	r3, [pc, #148]	@ (80011a4 <SystemClock_Config+0xbc>)
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	4a24      	ldr	r2, [pc, #144]	@ (80011a4 <SystemClock_Config+0xbc>)
 8001114:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001118:	6113      	str	r3, [r2, #16]
 800111a:	4b22      	ldr	r3, [pc, #136]	@ (80011a4 <SystemClock_Config+0xbc>)
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001126:	bf00      	nop
 8001128:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <SystemClock_Config+0xbc>)
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	f003 0308 	and.w	r3, r3, #8
 8001130:	2b08      	cmp	r3, #8
 8001132:	d1f9      	bne.n	8001128 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001134:	2302      	movs	r3, #2
 8001136:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001138:	2301      	movs	r3, #1
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001140:	2340      	movs	r3, #64	@ 0x40
 8001142:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	4618      	mov	r0, r3
 800114e:	f002 fd69 	bl	8003c24 <HAL_RCC_OscConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001158:	f000 fe42 	bl	8001de0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115c:	231f      	movs	r3, #31
 800115e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001174:	f107 0308 	add.w	r3, r7, #8
 8001178:	2103      	movs	r1, #3
 800117a:	4618      	mov	r0, r3
 800117c:	f003 f98a 	bl	8004494 <HAL_RCC_ClockConfig>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001186:	f000 fe2b 	bl	8001de0 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_1);
 800118a:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <SystemClock_Config+0xc0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001192:	4a05      	ldr	r2, [pc, #20]	@ (80011a8 <SystemClock_Config+0xc0>)
 8001194:	f043 0310 	orr.w	r3, r3, #16
 8001198:	6013      	str	r3, [r2, #0]
}
 800119a:	bf00      	nop
 800119c:	3770      	adds	r7, #112	@ 0x70
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	44020800 	.word	0x44020800
 80011a8:	40022000 	.word	0x40022000

080011ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001224 <MX_I2C1_Init+0x78>)
 80011b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011b8:	4a1b      	ldr	r2, [pc, #108]	@ (8001228 <MX_I2C1_Init+0x7c>)
 80011ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c2:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011c8:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011ce:	4b14      	ldr	r3, [pc, #80]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011da:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011e6:	480e      	ldr	r0, [pc, #56]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011e8:	f001 fc82 	bl	8002af0 <HAL_I2C_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011f2:	f000 fdf5 	bl	8001de0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011f6:	2100      	movs	r1, #0
 80011f8:	4809      	ldr	r0, [pc, #36]	@ (8001220 <MX_I2C1_Init+0x74>)
 80011fa:	f002 fc7b 	bl	8003af4 <HAL_I2CEx_ConfigAnalogFilter>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001204:	f000 fdec 	bl	8001de0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001208:	2100      	movs	r1, #0
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <MX_I2C1_Init+0x74>)
 800120c:	f002 fcbd 	bl	8003b8a <HAL_I2CEx_ConfigDigitalFilter>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001216:	f000 fde3 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200002c4 	.word	0x200002c4
 8001224:	40005400 	.word	0x40005400
 8001228:	10707dbc 	.word	0x10707dbc

0800122c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001230:	4b22      	ldr	r3, [pc, #136]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001232:	4a23      	ldr	r2, [pc, #140]	@ (80012c0 <MX_USART2_UART_Init+0x94>)
 8001234:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001236:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800123c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800123e:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001244:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800124a:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001250:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001252:	220c      	movs	r2, #12
 8001254:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001256:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800125c:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 800126a:	2200      	movs	r2, #0
 800126c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001274:	4811      	ldr	r0, [pc, #68]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001276:	f006 f833 	bl	80072e0 <HAL_UART_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001280:	f000 fdae 	bl	8001de0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001284:	2100      	movs	r1, #0
 8001286:	480d      	ldr	r0, [pc, #52]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 8001288:	f006 fcee 	bl	8007c68 <HAL_UARTEx_SetTxFifoThreshold>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001292:	f000 fda5 	bl	8001de0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001296:	2100      	movs	r1, #0
 8001298:	4808      	ldr	r0, [pc, #32]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 800129a:	f006 fd23 	bl	8007ce4 <HAL_UARTEx_SetRxFifoThreshold>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80012a4:	f000 fd9c 	bl	8001de0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MX_USART2_UART_Init+0x90>)
 80012aa:	f006 fca4 	bl	8007bf6 <HAL_UARTEx_DisableFifoMode>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012b4:	f000 fd94 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000318 	.word	0x20000318
 80012c0:	40004400 	.word	0x40004400

080012c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012c8:	4b22      	ldr	r3, [pc, #136]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012ca:	4a23      	ldr	r2, [pc, #140]	@ (8001358 <MX_USART3_UART_Init+0x94>)
 80012cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012ce:	4b21      	ldr	r3, [pc, #132]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012ea:	220c      	movs	r2, #12
 80012ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f4:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012fa:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001300:	4b14      	ldr	r3, [pc, #80]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 8001302:	2200      	movs	r2, #0
 8001304:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001306:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 8001308:	2200      	movs	r2, #0
 800130a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800130c:	4811      	ldr	r0, [pc, #68]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 800130e:	f005 ffe7 	bl	80072e0 <HAL_UART_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001318:	f000 fd62 	bl	8001de0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800131c:	2100      	movs	r1, #0
 800131e:	480d      	ldr	r0, [pc, #52]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 8001320:	f006 fca2 	bl	8007c68 <HAL_UARTEx_SetTxFifoThreshold>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800132a:	f000 fd59 	bl	8001de0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800132e:	2100      	movs	r1, #0
 8001330:	4808      	ldr	r0, [pc, #32]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 8001332:	f006 fcd7 	bl	8007ce4 <HAL_UARTEx_SetRxFifoThreshold>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800133c:	f000 fd50 	bl	8001de0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001340:	4804      	ldr	r0, [pc, #16]	@ (8001354 <MX_USART3_UART_Init+0x90>)
 8001342:	f006 fc58 	bl	8007bf6 <HAL_UARTEx_DisableFifoMode>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800134c:	f000 fd48 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200003ac 	.word	0x200003ac
 8001358:	40004800 	.word	0x40004800

0800135c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001362:	f107 030c 	add.w	r3, r7, #12
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001372:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <MX_GPIO_Init+0xb8>)
 8001374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001378:	4a26      	ldr	r2, [pc, #152]	@ (8001414 <MX_GPIO_Init+0xb8>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001382:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <MX_GPIO_Init+0xb8>)
 8001384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001388:	f003 0304 	and.w	r3, r3, #4
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <MX_GPIO_Init+0xb8>)
 8001392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001396:	4a1f      	ldr	r2, [pc, #124]	@ (8001414 <MX_GPIO_Init+0xb8>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001414 <MX_GPIO_Init+0xb8>)
 80013a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <MX_GPIO_Init+0xb8>)
 80013b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013b4:	4a17      	ldr	r2, [pc, #92]	@ (8001414 <MX_GPIO_Init+0xb8>)
 80013b6:	f043 0302 	orr.w	r3, r3, #2
 80013ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013be:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <MX_GPIO_Init+0xb8>)
 80013c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	603b      	str	r3, [r7, #0]
 80013ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2120      	movs	r1, #32
 80013d0:	4811      	ldr	r0, [pc, #68]	@ (8001418 <MX_GPIO_Init+0xbc>)
 80013d2:	f001 fb5b 	bl	8002a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_USER_BUTTON_Pin;
 80013d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <MX_GPIO_Init+0xc0>)
 80013de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_BLUE_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 030c 	add.w	r3, r7, #12
 80013e8:	4619      	mov	r1, r3
 80013ea:	480d      	ldr	r0, [pc, #52]	@ (8001420 <MX_GPIO_Init+0xc4>)
 80013ec:	f001 f9f0 	bl	80027d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_VERDE_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin;
 80013f0:	2320      	movs	r3, #32
 80013f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_VERDE_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	4619      	mov	r1, r3
 8001406:	4804      	ldr	r0, [pc, #16]	@ (8001418 <MX_GPIO_Init+0xbc>)
 8001408:	f001 f9e2 	bl	80027d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800140c:	bf00      	nop
 800140e:	3720      	adds	r7, #32
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	44020c00 	.word	0x44020c00
 8001418:	42020000 	.word	0x42020000
 800141c:	10110000 	.word	0x10110000
 8001420:	42020800 	.word	0x42020800

08001424 <ADXL_Init>:

/* USER CODE BEGIN 4 */
void ADXL_Init(void){
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af04      	add	r7, sp, #16
	  values.bw_rate=0x0A; //100MHZ
 800142a:	4b18      	ldr	r3, [pc, #96]	@ (800148c <ADXL_Init+0x68>)
 800142c:	220a      	movs	r2, #10
 800142e:	709a      	strb	r2, [r3, #2]
	  values.data_format=0x00; //Rango +2g
 8001430:	4b16      	ldr	r3, [pc, #88]	@ (800148c <ADXL_Init+0x68>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
	  values.power_ctl=0x08; //medicion activado
 8001436:	4b15      	ldr	r3, [pc, #84]	@ (800148c <ADXL_Init+0x68>)
 8001438:	2208      	movs	r2, #8
 800143a:	705a      	strb	r2, [r3, #1]

	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_POWER_CTL, 1, &values.power_ctl, 1, 100);
 800143c:	2364      	movs	r3, #100	@ 0x64
 800143e:	9302      	str	r3, [sp, #8]
 8001440:	2301      	movs	r3, #1
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <ADXL_Init+0x6c>)
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	222d      	movs	r2, #45	@ 0x2d
 800144c:	21a6      	movs	r1, #166	@ 0xa6
 800144e:	4811      	ldr	r0, [pc, #68]	@ (8001494 <ADXL_Init+0x70>)
 8001450:	f001 fdd4 	bl	8002ffc <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_DATA_FORMAT, 1, &values.data_format, 1, 100);
 8001454:	2364      	movs	r3, #100	@ 0x64
 8001456:	9302      	str	r3, [sp, #8]
 8001458:	2301      	movs	r3, #1
 800145a:	9301      	str	r3, [sp, #4]
 800145c:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <ADXL_Init+0x68>)
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	2301      	movs	r3, #1
 8001462:	2231      	movs	r2, #49	@ 0x31
 8001464:	21a6      	movs	r1, #166	@ 0xa6
 8001466:	480b      	ldr	r0, [pc, #44]	@ (8001494 <ADXL_Init+0x70>)
 8001468:	f001 fdc8 	bl	8002ffc <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_BW_RATE, 1, &values.bw_rate, 1, 100);
 800146c:	2364      	movs	r3, #100	@ 0x64
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	2301      	movs	r3, #1
 8001472:	9301      	str	r3, [sp, #4]
 8001474:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <ADXL_Init+0x74>)
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	2301      	movs	r3, #1
 800147a:	222c      	movs	r2, #44	@ 0x2c
 800147c:	21a6      	movs	r1, #166	@ 0xa6
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <ADXL_Init+0x70>)
 8001480:	f001 fdbc 	bl	8002ffc <HAL_I2C_Mem_Write>
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000238 	.word	0x20000238
 8001490:	20000239 	.word	0x20000239
 8001494:	200002c4 	.word	0x200002c4
 8001498:	2000023a 	.word	0x2000023a

0800149c <Value_Conversion>:

void Value_Conversion(void){
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	datos.x_axis = acelerometro.rawX / 256.0;
 80014a0:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <Value_Conversion+0x80>)
 80014a2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff f854 	bl	8000554 <__aeabi_i2d>
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <Value_Conversion+0x84>)
 80014b2:	f7ff f9e3 	bl	800087c <__aeabi_ddiv>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	4610      	mov	r0, r2
 80014bc:	4619      	mov	r1, r3
 80014be:	f7ff fb8b 	bl	8000bd8 <__aeabi_d2f>
 80014c2:	4603      	mov	r3, r0
 80014c4:	4a17      	ldr	r2, [pc, #92]	@ (8001524 <Value_Conversion+0x88>)
 80014c6:	6013      	str	r3, [r2, #0]
	datos.y_axis = acelerometro.rawY / 256.0;
 80014c8:	4b14      	ldr	r3, [pc, #80]	@ (800151c <Value_Conversion+0x80>)
 80014ca:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f840 	bl	8000554 <__aeabi_i2d>
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <Value_Conversion+0x84>)
 80014da:	f7ff f9cf 	bl	800087c <__aeabi_ddiv>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	f7ff fb77 	bl	8000bd8 <__aeabi_d2f>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001524 <Value_Conversion+0x88>)
 80014ee:	6053      	str	r3, [r2, #4]
	datos.z_axis = acelerometro.rawZ / 256.0;
 80014f0:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <Value_Conversion+0x80>)
 80014f2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff f82c 	bl	8000554 <__aeabi_i2d>
 80014fc:	f04f 0200 	mov.w	r2, #0
 8001500:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <Value_Conversion+0x84>)
 8001502:	f7ff f9bb 	bl	800087c <__aeabi_ddiv>
 8001506:	4602      	mov	r2, r0
 8001508:	460b      	mov	r3, r1
 800150a:	4610      	mov	r0, r2
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fb63 	bl	8000bd8 <__aeabi_d2f>
 8001512:	4603      	mov	r3, r0
 8001514:	4a03      	ldr	r2, [pc, #12]	@ (8001524 <Value_Conversion+0x88>)
 8001516:	6093      	str	r3, [r2, #8]
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000228 	.word	0x20000228
 8001520:	40700000 	.word	0x40700000
 8001524:	200001f8 	.word	0x200001f8

08001528 <filtroSuavizado>:


float filtroSuavizado(float nuevo, float anterior) {
 8001528:	b5b0      	push	{r4, r5, r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001532:	edc7 0a00 	vstr	s1, [r7]
	return 0.8 * anterior + 0.2 * nuevo;  // Filtro paso bajo
 8001536:	6838      	ldr	r0, [r7, #0]
 8001538:	f7ff f81e 	bl	8000578 <__aeabi_f2d>
 800153c:	a312      	add	r3, pc, #72	@ (adr r3, 8001588 <filtroSuavizado+0x60>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7ff f871 	bl	8000628 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4614      	mov	r4, r2
 800154c:	461d      	mov	r5, r3
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff f812 	bl	8000578 <__aeabi_f2d>
 8001554:	a30e      	add	r3, pc, #56	@ (adr r3, 8001590 <filtroSuavizado+0x68>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	f7ff f865 	bl	8000628 <__aeabi_dmul>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4620      	mov	r0, r4
 8001564:	4629      	mov	r1, r5
 8001566:	f7fe fea9 	bl	80002bc <__adddf3>
 800156a:	4602      	mov	r2, r0
 800156c:	460b      	mov	r3, r1
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fb31 	bl	8000bd8 <__aeabi_d2f>
 8001576:	4603      	mov	r3, r0
 8001578:	ee07 3a90 	vmov	s15, r3
}
 800157c:	eeb0 0a67 	vmov.f32	s0, s15
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bdb0      	pop	{r4, r5, r7, pc}
 8001586:	bf00      	nop
 8001588:	9999999a 	.word	0x9999999a
 800158c:	3fe99999 	.word	0x3fe99999
 8001590:	9999999a 	.word	0x9999999a
 8001594:	3fc99999 	.word	0x3fc99999

08001598 <ENS160_Init>:

//-------------------CALIDAD AIRE----------------
void ENS160_Init(void){
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_PART_ID, 1, &ens160.ID_MSB, 1, 100);
 800159e:	2364      	movs	r3, #100	@ 0x64
 80015a0:	9302      	str	r3, [sp, #8]
 80015a2:	2301      	movs	r3, #1
 80015a4:	9301      	str	r3, [sp, #4]
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <ENS160_Init+0x70>)
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	2301      	movs	r3, #1
 80015ac:	2200      	movs	r2, #0
 80015ae:	21a4      	movs	r1, #164	@ 0xa4
 80015b0:	4816      	ldr	r0, [pc, #88]	@ (800160c <ENS160_Init+0x74>)
 80015b2:	f001 fe37 	bl	8003224 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_PART_ID + 1, 1, &ens160.ID_LSB, 1, 100);
 80015b6:	2364      	movs	r3, #100	@ 0x64
 80015b8:	9302      	str	r3, [sp, #8]
 80015ba:	2301      	movs	r3, #1
 80015bc:	9301      	str	r3, [sp, #4]
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <ENS160_Init+0x78>)
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	2301      	movs	r3, #1
 80015c4:	2201      	movs	r2, #1
 80015c6:	21a4      	movs	r1, #164	@ 0xa4
 80015c8:	4810      	ldr	r0, [pc, #64]	@ (800160c <ENS160_Init+0x74>)
 80015ca:	f001 fe2b 	bl	8003224 <HAL_I2C_Mem_Read>

	ens160.ID1 = (ens160.ID_MSB << 8) | ens160.ID_LSB;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <ENS160_Init+0x7c>)
 80015d0:	789b      	ldrb	r3, [r3, #2]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <ENS160_Init+0x7c>)
 80015da:	785b      	ldrb	r3, [r3, #1]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	4313      	orrs	r3, r2
 80015e0:	b21b      	sxth	r3, r3
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <ENS160_Init+0x7c>)
 80015e6:	809a      	strh	r2, [r3, #4]

	if (ens160.ID1 == 0x6001){
 80015e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <ENS160_Init+0x7c>)
 80015ea:	889b      	ldrh	r3, [r3, #4]
 80015ec:	f246 0201 	movw	r2, #24577	@ 0x6001
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d103      	bne.n	80015fc <ENS160_Init+0x64>
		ens160.deviceReady1 = true;
 80015f4:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <ENS160_Init+0x7c>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	719a      	strb	r2, [r3, #6]
	} else {
		ens160.deviceReady1 = false;
	}
}
 80015fa:	e002      	b.n	8001602 <ENS160_Init+0x6a>
		ens160.deviceReady1 = false;
 80015fc:	4b05      	ldr	r3, [pc, #20]	@ (8001614 <ENS160_Init+0x7c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	719a      	strb	r2, [r3, #6]
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	200002a6 	.word	0x200002a6
 800160c:	200002c4 	.word	0x200002c4
 8001610:	200002a5 	.word	0x200002a5
 8001614:	200002a4 	.word	0x200002a4

08001618 <ENS160_ConfigReg>:

void ENS160_ConfigReg(void){
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af04      	add	r7, sp, #16
	ens160.config_value = 0x00;		// CONFIG: interrupcin desactivada (bit 0 = 0)
 800161e:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <ENS160_ConfigReg+0x68>)
 8001620:	2200      	movs	r2, #0
 8001622:	721a      	strb	r2, [r3, #8]
	ens160.command_value = 0xCC; 	// Limpiar registros GPR antes de iniciar
 8001624:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <ENS160_ConfigReg+0x68>)
 8001626:	22cc      	movs	r2, #204	@ 0xcc
 8001628:	725a      	strb	r2, [r3, #9]
	ens160.opmode_value = 0x02;  	// 0x02 = Active gas sensing operating mode
 800162a:	4b15      	ldr	r3, [pc, #84]	@ (8001680 <ENS160_ConfigReg+0x68>)
 800162c:	2202      	movs	r2, #2
 800162e:	729a      	strb	r2, [r3, #10]

	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_CONFIG, 1, &ens160.config_value, 1, 100);
 8001630:	2364      	movs	r3, #100	@ 0x64
 8001632:	9302      	str	r3, [sp, #8]
 8001634:	2301      	movs	r3, #1
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	4b12      	ldr	r3, [pc, #72]	@ (8001684 <ENS160_ConfigReg+0x6c>)
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2301      	movs	r3, #1
 800163e:	2211      	movs	r2, #17
 8001640:	21a4      	movs	r1, #164	@ 0xa4
 8001642:	4811      	ldr	r0, [pc, #68]	@ (8001688 <ENS160_ConfigReg+0x70>)
 8001644:	f001 fcda 	bl	8002ffc <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_COMMAND, 1, &ens160.command_value, 1, 100);
 8001648:	2364      	movs	r3, #100	@ 0x64
 800164a:	9302      	str	r3, [sp, #8]
 800164c:	2301      	movs	r3, #1
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <ENS160_ConfigReg+0x74>)
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2301      	movs	r3, #1
 8001656:	2212      	movs	r2, #18
 8001658:	21a4      	movs	r1, #164	@ 0xa4
 800165a:	480b      	ldr	r0, [pc, #44]	@ (8001688 <ENS160_ConfigReg+0x70>)
 800165c:	f001 fcce 	bl	8002ffc <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_OPMODE, 1, &ens160.opmode_value, 1, 100);
 8001660:	2364      	movs	r3, #100	@ 0x64
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	2301      	movs	r3, #1
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <ENS160_ConfigReg+0x78>)
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2301      	movs	r3, #1
 800166e:	2210      	movs	r2, #16
 8001670:	21a4      	movs	r1, #164	@ 0xa4
 8001672:	4805      	ldr	r0, [pc, #20]	@ (8001688 <ENS160_ConfigReg+0x70>)
 8001674:	f001 fcc2 	bl	8002ffc <HAL_I2C_Mem_Write>
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002a4 	.word	0x200002a4
 8001684:	200002ac 	.word	0x200002ac
 8001688:	200002c4 	.word	0x200002c4
 800168c:	200002ad 	.word	0x200002ad
 8001690:	200002ae 	.word	0x200002ae

08001694 <AHT21_Init>:

void AHT21_Init(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af02      	add	r7, sp, #8
	HAL_Delay(100);  // Esperar 100 ms tras encendido
 800169a:	2064      	movs	r0, #100	@ 0x64
 800169c:	f000 ff3c 	bl	8002518 <HAL_Delay>
	uint8_t command = 0x71; // Comando para leer status word
 80016a0:	2371      	movs	r3, #113	@ 0x71
 80016a2:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, &command, 1, 100);
 80016a4:	1dfa      	adds	r2, r7, #7
 80016a6:	2364      	movs	r3, #100	@ 0x64
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2301      	movs	r3, #1
 80016ac:	2170      	movs	r1, #112	@ 0x70
 80016ae:	480d      	ldr	r0, [pc, #52]	@ (80016e4 <AHT21_Init+0x50>)
 80016b0:	f001 faba 	bl	8002c28 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, &aht21.status, 1, 100);
 80016b4:	2364      	movs	r3, #100	@ 0x64
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	4a0b      	ldr	r2, [pc, #44]	@ (80016e8 <AHT21_Init+0x54>)
 80016bc:	2170      	movs	r1, #112	@ 0x70
 80016be:	4809      	ldr	r0, [pc, #36]	@ (80016e4 <AHT21_Init+0x50>)
 80016c0:	f001 fba6 	bl	8002e10 <HAL_I2C_Master_Receive>

	if (aht21.status == 0x18) {
 80016c4:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <AHT21_Init+0x58>)
 80016c6:	785b      	ldrb	r3, [r3, #1]
 80016c8:	2b18      	cmp	r3, #24
 80016ca:	d103      	bne.n	80016d4 <AHT21_Init+0x40>
		aht21.deviceReady1 = true;
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <AHT21_Init+0x58>)
 80016ce:	2201      	movs	r2, #1
 80016d0:	709a      	strb	r2, [r3, #2]
	} else {
		aht21.deviceReady1 = false; // no calibrado o mal inicializado
	}
}
 80016d2:	e002      	b.n	80016da <AHT21_Init+0x46>
		aht21.deviceReady1 = false; // no calibrado o mal inicializado
 80016d4:	4b05      	ldr	r3, [pc, #20]	@ (80016ec <AHT21_Init+0x58>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	709a      	strb	r2, [r3, #2]
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200002c4 	.word	0x200002c4
 80016e8:	200002b9 	.word	0x200002b9
 80016ec:	200002b8 	.word	0x200002b8

080016f0 <AHT21_ReadData>:

bool AHT21_ReadData(float *temperature, float *humidity) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	@ 0x28
 80016f4:	af02      	add	r7, sp, #8
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
	uint8_t command_trigger[3] = {0xAC, 0x33, 0x00};
 80016fa:	4a3a      	ldr	r2, [pc, #232]	@ (80017e4 <AHT21_ReadData+0xf4>)
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	4611      	mov	r1, r2
 8001704:	8019      	strh	r1, [r3, #0]
 8001706:	3302      	adds	r3, #2
 8001708:	0c12      	lsrs	r2, r2, #16
 800170a:	701a      	strb	r2, [r3, #0]
	uint8_t command_status = 0x71;
 800170c:	2371      	movs	r3, #113	@ 0x71
 800170e:	74fb      	strb	r3, [r7, #19]
	uint8_t status;
	uint8_t data[6];


	// Iniciar medicin
	HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, command_trigger, 3, 100);
 8001710:	f107 0214 	add.w	r2, r7, #20
 8001714:	2364      	movs	r3, #100	@ 0x64
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2303      	movs	r3, #3
 800171a:	2170      	movs	r1, #112	@ 0x70
 800171c:	4832      	ldr	r0, [pc, #200]	@ (80017e8 <AHT21_ReadData+0xf8>)
 800171e:	f001 fa83 	bl	8002c28 <HAL_I2C_Master_Transmit>

	HAL_Delay(80);  // Esperar que termine la medicin (~80 ms)
 8001722:	2050      	movs	r0, #80	@ 0x50
 8001724:	f000 fef8 	bl	8002518 <HAL_Delay>

	// Leer estado (0x71)
	HAL_I2C_Master_Transmit(&hi2c1, AHT21_ADDR, &command_status, 1, 100);
 8001728:	f107 0213 	add.w	r2, r7, #19
 800172c:	2364      	movs	r3, #100	@ 0x64
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	2301      	movs	r3, #1
 8001732:	2170      	movs	r1, #112	@ 0x70
 8001734:	482c      	ldr	r0, [pc, #176]	@ (80017e8 <AHT21_ReadData+0xf8>)
 8001736:	f001 fa77 	bl	8002c28 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, &status, 1, 100);
 800173a:	f107 0212 	add.w	r2, r7, #18
 800173e:	2364      	movs	r3, #100	@ 0x64
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2301      	movs	r3, #1
 8001744:	2170      	movs	r1, #112	@ 0x70
 8001746:	4828      	ldr	r0, [pc, #160]	@ (80017e8 <AHT21_ReadData+0xf8>)
 8001748:	f001 fb62 	bl	8002e10 <HAL_I2C_Master_Receive>

	if (status & 0x80) return false;  // sigue ocupado
 800174c:	7cbb      	ldrb	r3, [r7, #18]
 800174e:	b25b      	sxtb	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	da01      	bge.n	8001758 <AHT21_ReadData+0x68>
 8001754:	2300      	movs	r3, #0
 8001756:	e041      	b.n	80017dc <AHT21_ReadData+0xec>

	// Leer 6 bytes de datos
	HAL_I2C_Master_Receive(&hi2c1, AHT21_ADDR, data, 6, 100);
 8001758:	f107 020c 	add.w	r2, r7, #12
 800175c:	2364      	movs	r3, #100	@ 0x64
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2306      	movs	r3, #6
 8001762:	2170      	movs	r1, #112	@ 0x70
 8001764:	4820      	ldr	r0, [pc, #128]	@ (80017e8 <AHT21_ReadData+0xf8>)
 8001766:	f001 fb53 	bl	8002e10 <HAL_I2C_Master_Receive>

	// Convertir los datos
	uint32_t raw_humidity = ((uint32_t)data[1] << 12) | ((uint32_t)data[2] << 4) | (data[3] >> 4);
 800176a:	7b7b      	ldrb	r3, [r7, #13]
 800176c:	031a      	lsls	r2, r3, #12
 800176e:	7bbb      	ldrb	r3, [r7, #14]
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	4313      	orrs	r3, r2
 8001774:	7bfa      	ldrb	r2, [r7, #15]
 8001776:	0912      	lsrs	r2, r2, #4
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	4313      	orrs	r3, r2
 800177c:	61fb      	str	r3, [r7, #28]
	uint32_t raw_temp     = (((uint32_t)data[3] & 0x0F) << 16) | ((uint32_t)data[4] << 8) | data[5];
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	041b      	lsls	r3, r3, #16
 8001782:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001786:	7c3b      	ldrb	r3, [r7, #16]
 8001788:	021b      	lsls	r3, r3, #8
 800178a:	4313      	orrs	r3, r2
 800178c:	7c7a      	ldrb	r2, [r7, #17]
 800178e:	4313      	orrs	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]

	*humidity = ((float)raw_humidity / 1048576.0f) * 100.0f; // 2^20 = 1048576
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800179c:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80017ec <AHT21_ReadData+0xfc>
 80017a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80017f0 <AHT21_ReadData+0x100>
 80017a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	edc3 7a00 	vstr	s15, [r3]
	*temperature = ((float)raw_temp / 1048576.0f) * 200.0f - 50.0f;
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	ee07 3a90 	vmov	s15, r3
 80017b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017bc:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80017ec <AHT21_ReadData+0xfc>
 80017c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017c4:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80017f4 <AHT21_ReadData+0x104>
 80017c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017cc:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80017f8 <AHT21_ReadData+0x108>
 80017d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	edc3 7a00 	vstr	s15, [r3]

	return true;
 80017da:	2301      	movs	r3, #1
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3720      	adds	r7, #32
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	0800d170 	.word	0x0800d170
 80017e8:	200002c4 	.word	0x200002c4
 80017ec:	49800000 	.word	0x49800000
 80017f0:	42c80000 	.word	0x42c80000
 80017f4:	43480000 	.word	0x43480000
 80017f8:	42480000 	.word	0x42480000

080017fc <ENS160_SetTempHum>:

void ENS160_SetTempHum(float *temperature, float *humidity){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af04      	add	r7, sp, #16
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
	uint16_t temp_kelvin = (uint16_t)((*temperature + 273.15f) * 64); //  DATA_T storage format
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80018d0 <ENS160_SetTempHum+0xd4>
 8001810:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001814:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80018d4 <ENS160_SetTempHum+0xd8>
 8001818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800181c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001820:	ee17 3a90 	vmov	r3, s15
 8001824:	81fb      	strh	r3, [r7, #14]
	uint16_t rh_scaled   = (uint16_t)(*humidity * 512); // DATA_RH storage format
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80018d8 <ENS160_SetTempHum+0xdc>
 8001830:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001834:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001838:	ee17 3a90 	vmov	r3, s15
 800183c:	81bb      	strh	r3, [r7, #12]

	uint8_t temp_lsb = temp_kelvin & 0xFF;
 800183e:	89fb      	ldrh	r3, [r7, #14]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	72fb      	strb	r3, [r7, #11]
	uint8_t temp_msb = temp_kelvin >> 8;
 8001844:	89fb      	ldrh	r3, [r7, #14]
 8001846:	0a1b      	lsrs	r3, r3, #8
 8001848:	b29b      	uxth	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	72bb      	strb	r3, [r7, #10]
	uint8_t rh_lsb   = rh_scaled & 0xFF;
 800184e:	89bb      	ldrh	r3, [r7, #12]
 8001850:	b2db      	uxtb	r3, r3
 8001852:	727b      	strb	r3, [r7, #9]
	uint8_t rh_msb   = rh_scaled >> 8;
 8001854:	89bb      	ldrh	r3, [r7, #12]
 8001856:	0a1b      	lsrs	r3, r3, #8
 8001858:	b29b      	uxth	r3, r3
 800185a:	b2db      	uxtb	r3, r3
 800185c:	723b      	strb	r3, [r7, #8]

	// Enviar al ENS160
	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_TEMP_IN, 1, &temp_lsb, 1, 100);
 800185e:	2364      	movs	r3, #100	@ 0x64
 8001860:	9302      	str	r3, [sp, #8]
 8001862:	2301      	movs	r3, #1
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	f107 030b 	add.w	r3, r7, #11
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2301      	movs	r3, #1
 800186e:	2213      	movs	r2, #19
 8001870:	21a4      	movs	r1, #164	@ 0xa4
 8001872:	481a      	ldr	r0, [pc, #104]	@ (80018dc <ENS160_SetTempHum+0xe0>)
 8001874:	f001 fbc2 	bl	8002ffc <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_TEMP_IN + 1, 1, &temp_msb, 1, 100);
 8001878:	2364      	movs	r3, #100	@ 0x64
 800187a:	9302      	str	r3, [sp, #8]
 800187c:	2301      	movs	r3, #1
 800187e:	9301      	str	r3, [sp, #4]
 8001880:	f107 030a 	add.w	r3, r7, #10
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2301      	movs	r3, #1
 8001888:	2214      	movs	r2, #20
 800188a:	21a4      	movs	r1, #164	@ 0xa4
 800188c:	4813      	ldr	r0, [pc, #76]	@ (80018dc <ENS160_SetTempHum+0xe0>)
 800188e:	f001 fbb5 	bl	8002ffc <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_RH_IN, 1, &rh_lsb, 1, 100);
 8001892:	2364      	movs	r3, #100	@ 0x64
 8001894:	9302      	str	r3, [sp, #8]
 8001896:	2301      	movs	r3, #1
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	f107 0309 	add.w	r3, r7, #9
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2301      	movs	r3, #1
 80018a2:	2215      	movs	r2, #21
 80018a4:	21a4      	movs	r1, #164	@ 0xa4
 80018a6:	480d      	ldr	r0, [pc, #52]	@ (80018dc <ENS160_SetTempHum+0xe0>)
 80018a8:	f001 fba8 	bl	8002ffc <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, ENS160_ADDR_52, ENS160_RH_IN + 1, 1, &rh_msb, 1, 100);
 80018ac:	2364      	movs	r3, #100	@ 0x64
 80018ae:	9302      	str	r3, [sp, #8]
 80018b0:	2301      	movs	r3, #1
 80018b2:	9301      	str	r3, [sp, #4]
 80018b4:	f107 0308 	add.w	r3, r7, #8
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2301      	movs	r3, #1
 80018bc:	2216      	movs	r2, #22
 80018be:	21a4      	movs	r1, #164	@ 0xa4
 80018c0:	4806      	ldr	r0, [pc, #24]	@ (80018dc <ENS160_SetTempHum+0xe0>)
 80018c2:	f001 fb9b 	bl	8002ffc <HAL_I2C_Mem_Write>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	43889333 	.word	0x43889333
 80018d4:	42800000 	.word	0x42800000
 80018d8:	44000000 	.word	0x44000000
 80018dc:	200002c4 	.word	0x200002c4

080018e0 <StartSensadoTembloresTask>:
	ens160.eco2 = ((uint16_t)data_eco2_msb << 8) | data_eco2_lsb; // eCO2 (ppm)
}

//-------------------TAREA DE SISMO (ALTA PRIORIDAD)----------------
void StartSensadoTembloresTask(void *argument)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af04      	add	r7, sp, #16
 80018e6:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        // 1. Obtencin y Procesamiento de datos (se mantiene igual)
        uint8_t buffer[2];
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAX0, 1, buffer, 2, 100);
 80018e8:	2364      	movs	r3, #100	@ 0x64
 80018ea:	9302      	str	r3, [sp, #8]
 80018ec:	2302      	movs	r3, #2
 80018ee:	9301      	str	r3, [sp, #4]
 80018f0:	f107 0308 	add.w	r3, r7, #8
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2301      	movs	r3, #1
 80018f8:	2232      	movs	r2, #50	@ 0x32
 80018fa:	21a6      	movs	r1, #166	@ 0xa6
 80018fc:	4886      	ldr	r0, [pc, #536]	@ (8001b18 <StartSensadoTembloresTask+0x238>)
 80018fe:	f001 fc91 	bl	8003224 <HAL_I2C_Mem_Read>
        acelerometro.rawX = (buffer[1] << 8 | buffer[0]);
 8001902:	7a7b      	ldrb	r3, [r7, #9]
 8001904:	b21b      	sxth	r3, r3
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	b21a      	sxth	r2, r3
 800190a:	7a3b      	ldrb	r3, [r7, #8]
 800190c:	b21b      	sxth	r3, r3
 800190e:	4313      	orrs	r3, r2
 8001910:	b21a      	sxth	r2, r3
 8001912:	4b82      	ldr	r3, [pc, #520]	@ (8001b1c <StartSensadoTembloresTask+0x23c>)
 8001914:	815a      	strh	r2, [r3, #10]
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAY0, 1, buffer, 2, 100);
 8001916:	2364      	movs	r3, #100	@ 0x64
 8001918:	9302      	str	r3, [sp, #8]
 800191a:	2302      	movs	r3, #2
 800191c:	9301      	str	r3, [sp, #4]
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2301      	movs	r3, #1
 8001926:	2234      	movs	r2, #52	@ 0x34
 8001928:	21a6      	movs	r1, #166	@ 0xa6
 800192a:	487b      	ldr	r0, [pc, #492]	@ (8001b18 <StartSensadoTembloresTask+0x238>)
 800192c:	f001 fc7a 	bl	8003224 <HAL_I2C_Mem_Read>
        acelerometro.rawY =(buffer[1] << 8 | buffer[0]);
 8001930:	7a7b      	ldrb	r3, [r7, #9]
 8001932:	b21b      	sxth	r3, r3
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	b21a      	sxth	r2, r3
 8001938:	7a3b      	ldrb	r3, [r7, #8]
 800193a:	b21b      	sxth	r3, r3
 800193c:	4313      	orrs	r3, r2
 800193e:	b21a      	sxth	r2, r3
 8001940:	4b76      	ldr	r3, [pc, #472]	@ (8001b1c <StartSensadoTembloresTask+0x23c>)
 8001942:	819a      	strh	r2, [r3, #12]
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAZ0, 1, buffer, 2, 100);
 8001944:	2364      	movs	r3, #100	@ 0x64
 8001946:	9302      	str	r3, [sp, #8]
 8001948:	2302      	movs	r3, #2
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	f107 0308 	add.w	r3, r7, #8
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	2301      	movs	r3, #1
 8001954:	2236      	movs	r2, #54	@ 0x36
 8001956:	21a6      	movs	r1, #166	@ 0xa6
 8001958:	486f      	ldr	r0, [pc, #444]	@ (8001b18 <StartSensadoTembloresTask+0x238>)
 800195a:	f001 fc63 	bl	8003224 <HAL_I2C_Mem_Read>
        acelerometro.rawZ = (buffer[1] << 8 | buffer[0]);
 800195e:	7a7b      	ldrb	r3, [r7, #9]
 8001960:	b21b      	sxth	r3, r3
 8001962:	021b      	lsls	r3, r3, #8
 8001964:	b21a      	sxth	r2, r3
 8001966:	7a3b      	ldrb	r3, [r7, #8]
 8001968:	b21b      	sxth	r3, r3
 800196a:	4313      	orrs	r3, r2
 800196c:	b21a      	sxth	r2, r3
 800196e:	4b6b      	ldr	r3, [pc, #428]	@ (8001b1c <StartSensadoTembloresTask+0x23c>)
 8001970:	81da      	strh	r2, [r3, #14]

        Value_Conversion();
 8001972:	f7ff fd93 	bl	800149c <Value_Conversion>
        datos.acelX_filtrada = filtroSuavizado(datos.x_axis, datos.acelX_filtrada);
 8001976:	4b6a      	ldr	r3, [pc, #424]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	4b68      	ldr	r3, [pc, #416]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 800197e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001982:	eef0 0a47 	vmov.f32	s1, s14
 8001986:	eeb0 0a67 	vmov.f32	s0, s15
 800198a:	f7ff fdcd 	bl	8001528 <filtroSuavizado>
 800198e:	eef0 7a40 	vmov.f32	s15, s0
 8001992:	4b63      	ldr	r3, [pc, #396]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001994:	edc3 7a03 	vstr	s15, [r3, #12]
        datos.acelY_filtrada = filtroSuavizado(datos.y_axis, datos.acelY_filtrada);
 8001998:	4b61      	ldr	r3, [pc, #388]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 800199a:	edd3 7a01 	vldr	s15, [r3, #4]
 800199e:	4b60      	ldr	r3, [pc, #384]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019a0:	ed93 7a04 	vldr	s14, [r3, #16]
 80019a4:	eef0 0a47 	vmov.f32	s1, s14
 80019a8:	eeb0 0a67 	vmov.f32	s0, s15
 80019ac:	f7ff fdbc 	bl	8001528 <filtroSuavizado>
 80019b0:	eef0 7a40 	vmov.f32	s15, s0
 80019b4:	4b5a      	ldr	r3, [pc, #360]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019b6:	edc3 7a04 	vstr	s15, [r3, #16]
        datos.acelZ_filtrada = filtroSuavizado(datos.z_axis, datos.acelZ_filtrada);
 80019ba:	4b59      	ldr	r3, [pc, #356]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80019c0:	4b57      	ldr	r3, [pc, #348]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019c2:	ed93 7a05 	vldr	s14, [r3, #20]
 80019c6:	eef0 0a47 	vmov.f32	s1, s14
 80019ca:	eeb0 0a67 	vmov.f32	s0, s15
 80019ce:	f7ff fdab 	bl	8001528 <filtroSuavizado>
 80019d2:	eef0 7a40 	vmov.f32	s15, s0
 80019d6:	4b52      	ldr	r3, [pc, #328]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019d8:	edc3 7a05 	vstr	s15, [r3, #20]

        datos.deltaX = datos.acelX_filtrada - datos.prevX;
 80019dc:	4b50      	ldr	r3, [pc, #320]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019de:	ed93 7a03 	vldr	s14, [r3, #12]
 80019e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019e4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80019e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019ee:	edc3 7a06 	vstr	s15, [r3, #24]
        datos.deltaY = datos.acelY_filtrada - datos.prevY;
 80019f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019f4:	ed93 7a04 	vldr	s14, [r3, #16]
 80019f8:	4b49      	ldr	r3, [pc, #292]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 80019fa:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80019fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a02:	4b47      	ldr	r3, [pc, #284]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a04:	edc3 7a07 	vstr	s15, [r3, #28]
        datos.prevX = datos.acelX_filtrada;
 8001a08:	4b45      	ldr	r3, [pc, #276]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	4a44      	ldr	r2, [pc, #272]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a0e:	6253      	str	r3, [r2, #36]	@ 0x24
        datos.prevY = datos.acelY_filtrada;
 8001a10:	4b43      	ldr	r3, [pc, #268]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	4a42      	ldr	r2, [pc, #264]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a16:	6293      	str	r3, [r2, #40]	@ 0x28

        float magnitudLateral = sqrt(datos.deltaX*datos.deltaX + datos.deltaY*datos.deltaY);
 8001a18:	4b41      	ldr	r3, [pc, #260]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a1a:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a1e:	4b40      	ldr	r3, [pc, #256]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a20:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a28:	4b3d      	ldr	r3, [pc, #244]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a2a:	edd3 6a07 	vldr	s13, [r3, #28]
 8001a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b20 <StartSensadoTembloresTask+0x240>)
 8001a30:	edd3 7a07 	vldr	s15, [r3, #28]
 8001a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a3c:	ee17 0a90 	vmov	r0, s15
 8001a40:	f7fe fd9a 	bl	8000578 <__aeabi_f2d>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	ec43 2b10 	vmov	d0, r2, r3
 8001a4c:	f00b fa5c 	bl	800cf08 <sqrt>
 8001a50:	ec53 2b10 	vmov	r2, r3, d0
 8001a54:	4610      	mov	r0, r2
 8001a56:	4619      	mov	r1, r3
 8001a58:	f7ff f8be 	bl	8000bd8 <__aeabi_d2f>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	60fb      	str	r3, [r7, #12]

        // 2. Deteccin y Reporte de Sismo
        if (magnitudLateral >= 0.05) {
 8001a60:	68f8      	ldr	r0, [r7, #12]
 8001a62:	f7fe fd89 	bl	8000578 <__aeabi_f2d>
 8001a66:	a328      	add	r3, pc, #160	@ (adr r3, 8001b08 <StartSensadoTembloresTask+0x228>)
 8001a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6c:	f7ff f862 	bl	8000b34 <__aeabi_dcmpge>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d01a      	beq.n	8001aac <StartSensadoTembloresTask+0x1cc>
            sismo_detectado = true; // CRTICO
 8001a76:	4b2b      	ldr	r3, [pc, #172]	@ (8001b24 <StartSensadoTembloresTask+0x244>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	701a      	strb	r2, [r3, #0]
            snprintf((char*)tx.bytes, sizeof(tx.bytes), "\rALERTA SISMICA CRITICA! (%.4f g)\r\n", magnitudLateral);
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f7fe fd7b 	bl	8000578 <__aeabi_f2d>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	e9cd 2300 	strd	r2, r3, [sp]
 8001a8a:	4a27      	ldr	r2, [pc, #156]	@ (8001b28 <StartSensadoTembloresTask+0x248>)
 8001a8c:	2164      	movs	r1, #100	@ 0x64
 8001a8e:	4827      	ldr	r0, [pc, #156]	@ (8001b2c <StartSensadoTembloresTask+0x24c>)
 8001a90:	f009 f8d6 	bl	800ac40 <sniprintf>
            HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001a94:	4825      	ldr	r0, [pc, #148]	@ (8001b2c <StartSensadoTembloresTask+0x24c>)
 8001a96:	f7fe fc03 	bl	80002a0 <strlen>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aa2:	4922      	ldr	r1, [pc, #136]	@ (8001b2c <StartSensadoTembloresTask+0x24c>)
 8001aa4:	4822      	ldr	r0, [pc, #136]	@ (8001b30 <StartSensadoTembloresTask+0x250>)
 8001aa6:	f005 fc6b 	bl	8007380 <HAL_UART_Transmit>
 8001aaa:	e028      	b.n	8001afe <StartSensadoTembloresTask+0x21e>
        }
        else if (magnitudLateral >= 0.03) {
 8001aac:	68f8      	ldr	r0, [r7, #12]
 8001aae:	f7fe fd63 	bl	8000578 <__aeabi_f2d>
 8001ab2:	a317      	add	r3, pc, #92	@ (adr r3, 8001b10 <StartSensadoTembloresTask+0x230>)
 8001ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab8:	f7ff f83c 	bl	8000b34 <__aeabi_dcmpge>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d01a      	beq.n	8001af8 <StartSensadoTembloresTask+0x218>
            sismo_detectado = true; // FUERTE
 8001ac2:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <StartSensadoTembloresTask+0x244>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	701a      	strb	r2, [r3, #0]
            snprintf((char*)tx.bytes, sizeof(tx.bytes), "\rTemblor fuerte detectado (%.4f g)\r\n", magnitudLateral);
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	f7fe fd55 	bl	8000578 <__aeabi_f2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	e9cd 2300 	strd	r2, r3, [sp]
 8001ad6:	4a17      	ldr	r2, [pc, #92]	@ (8001b34 <StartSensadoTembloresTask+0x254>)
 8001ad8:	2164      	movs	r1, #100	@ 0x64
 8001ada:	4814      	ldr	r0, [pc, #80]	@ (8001b2c <StartSensadoTembloresTask+0x24c>)
 8001adc:	f009 f8b0 	bl	800ac40 <sniprintf>
            HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001ae0:	4812      	ldr	r0, [pc, #72]	@ (8001b2c <StartSensadoTembloresTask+0x24c>)
 8001ae2:	f7fe fbdd 	bl	80002a0 <strlen>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aee:	490f      	ldr	r1, [pc, #60]	@ (8001b2c <StartSensadoTembloresTask+0x24c>)
 8001af0:	480f      	ldr	r0, [pc, #60]	@ (8001b30 <StartSensadoTembloresTask+0x250>)
 8001af2:	f005 fc45 	bl	8007380 <HAL_UART_Transmit>
 8001af6:	e002      	b.n	8001afe <StartSensadoTembloresTask+0x21e>
        }
        else {
            // Si el movimiento es leve o nulo, desactiva la alerta visual de sismo
            sismo_detectado = false;
 8001af8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <StartSensadoTembloresTask+0x244>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
        }

        // 3. Bloqueo (peridico, rpida respuesta)
        osDelay(10); // 10 ms
 8001afe:	200a      	movs	r0, #10
 8001b00:	f006 fadc 	bl	80080bc <osDelay>
    {
 8001b04:	e6f0      	b.n	80018e8 <StartSensadoTembloresTask+0x8>
 8001b06:	bf00      	nop
 8001b08:	9999999a 	.word	0x9999999a
 8001b0c:	3fa99999 	.word	0x3fa99999
 8001b10:	eb851eb8 	.word	0xeb851eb8
 8001b14:	3f9eb851 	.word	0x3f9eb851
 8001b18:	200002c4 	.word	0x200002c4
 8001b1c:	20000228 	.word	0x20000228
 8001b20:	200001f8 	.word	0x200001f8
 8001b24:	20000448 	.word	0x20000448
 8001b28:	0800d174 	.word	0x0800d174
 8001b2c:	2000023c 	.word	0x2000023c
 8001b30:	200003ac 	.word	0x200003ac
 8001b34:	0800d198 	.word	0x0800d198

08001b38 <Send_USART>:
    }
}

void Send_USART() {
 8001b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b3c:	b091      	sub	sp, #68	@ 0x44
 8001b3e:	af0e      	add	r7, sp, #56	@ 0x38
		(char*)tx.bytes,
		sizeof(tx.bytes),
		"X: %.2f  Y: %.2f  Z: %.2f\r\n"
		"Temp: %.2f C, Hum: %.2f %%\r\n"
		"AQI: %d, TVOC: %d ppb, eCO2: %d ppm\r\n",
		datos.x_axis,
 8001b40:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf8 <Send_USART+0xc0>)
 8001b42:	681b      	ldr	r3, [r3, #0]
	tx.longitud = (uint16_t)snprintf(
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fd17 	bl	8000578 <__aeabi_f2d>
 8001b4a:	4604      	mov	r4, r0
 8001b4c:	460d      	mov	r5, r1
		datos.y_axis,
 8001b4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf8 <Send_USART+0xc0>)
 8001b50:	685b      	ldr	r3, [r3, #4]
	tx.longitud = (uint16_t)snprintf(
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fd10 	bl	8000578 <__aeabi_f2d>
 8001b58:	4680      	mov	r8, r0
 8001b5a:	4689      	mov	r9, r1
		datos.z_axis,
 8001b5c:	4b26      	ldr	r3, [pc, #152]	@ (8001bf8 <Send_USART+0xc0>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
	tx.longitud = (uint16_t)snprintf(
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7fe fd09 	bl	8000578 <__aeabi_f2d>
 8001b66:	4682      	mov	sl, r0
 8001b68:	468b      	mov	fp, r1
		aht21.temperature,
 8001b6a:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <Send_USART+0xc4>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
	tx.longitud = (uint16_t)snprintf(
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7fe fd02 	bl	8000578 <__aeabi_f2d>
 8001b74:	e9c7 0100 	strd	r0, r1, [r7]
		aht21.humidity,
 8001b78:	4b20      	ldr	r3, [pc, #128]	@ (8001bfc <Send_USART+0xc4>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
	tx.longitud = (uint16_t)snprintf(
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe fcfb 	bl	8000578 <__aeabi_f2d>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
		ens160.aqi,
 8001b86:	491e      	ldr	r1, [pc, #120]	@ (8001c00 <Send_USART+0xc8>)
 8001b88:	7b09      	ldrb	r1, [r1, #12]
	tx.longitud = (uint16_t)snprintf(
 8001b8a:	4608      	mov	r0, r1
		ens160.tvoc,
 8001b8c:	491c      	ldr	r1, [pc, #112]	@ (8001c00 <Send_USART+0xc8>)
 8001b8e:	89c9      	ldrh	r1, [r1, #14]
	tx.longitud = (uint16_t)snprintf(
 8001b90:	460e      	mov	r6, r1
		ens160.eco2
 8001b92:	491b      	ldr	r1, [pc, #108]	@ (8001c00 <Send_USART+0xc8>)
 8001b94:	8a09      	ldrh	r1, [r1, #16]
	tx.longitud = (uint16_t)snprintf(
 8001b96:	910c      	str	r1, [sp, #48]	@ 0x30
 8001b98:	960b      	str	r6, [sp, #44]	@ 0x2c
 8001b9a:	900a      	str	r0, [sp, #40]	@ 0x28
 8001b9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001ba0:	ed97 7b00 	vldr	d7, [r7]
 8001ba4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001ba8:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001bac:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001bb0:	e9cd 4500 	strd	r4, r5, [sp]
 8001bb4:	4a13      	ldr	r2, [pc, #76]	@ (8001c04 <Send_USART+0xcc>)
 8001bb6:	2164      	movs	r1, #100	@ 0x64
 8001bb8:	4813      	ldr	r0, [pc, #76]	@ (8001c08 <Send_USART+0xd0>)
 8001bba:	f009 f841 	bl	800ac40 <sniprintf>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	4b11      	ldr	r3, [pc, #68]	@ (8001c08 <Send_USART+0xd0>)
 8001bc4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	);

    // Enviar por UART3 (Asumo que es para debug/reporte)
    HAL_UART_Transmit(&huart3, tx.bytes, tx.longitud, 1000);
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <Send_USART+0xd0>)
 8001bca:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bd2:	490d      	ldr	r1, [pc, #52]	@ (8001c08 <Send_USART+0xd0>)
 8001bd4:	480d      	ldr	r0, [pc, #52]	@ (8001c0c <Send_USART+0xd4>)
 8001bd6:	f005 fbd3 	bl	8007380 <HAL_UART_Transmit>

    // Enviar por UART2 (Si es necesario para otro destino)
    HAL_UART_Transmit(&huart2, tx.bytes, tx.longitud, 1000);
 8001bda:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <Send_USART+0xd0>)
 8001bdc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001be0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001be4:	4908      	ldr	r1, [pc, #32]	@ (8001c08 <Send_USART+0xd0>)
 8001be6:	480a      	ldr	r0, [pc, #40]	@ (8001c10 <Send_USART+0xd8>)
 8001be8:	f005 fbca 	bl	8007380 <HAL_UART_Transmit>
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bf6:	bf00      	nop
 8001bf8:	200001f8 	.word	0x200001f8
 8001bfc:	200002b8 	.word	0x200002b8
 8001c00:	200002a4 	.word	0x200002a4
 8001c04:	0800d1c0 	.word	0x0800d1c0
 8001c08:	2000023c 	.word	0x2000023c
 8001c0c:	200003ac 	.word	0x200003ac
 8001c10:	20000318 	.word	0x20000318

08001c14 <StartSensadoCalidadAireTask>:

//-------------------TAREA DE CALIDAD DEL AIRE (NORMAL PRIORIDAD)----------------
void StartSensadoCalidadAireTask(void *argument) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af04      	add	r7, sp, #16
 8001c1a:	6078      	str	r0, [r7, #4]
	ens160.aqi = 1, ens160.tvoc = 200, ens160.eco2 = 600;
 8001c1c:	4b5a      	ldr	r3, [pc, #360]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	731a      	strb	r2, [r3, #12]
 8001c22:	4b59      	ldr	r3, [pc, #356]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001c24:	22c8      	movs	r2, #200	@ 0xc8
 8001c26:	81da      	strh	r2, [r3, #14]
 8001c28:	4b57      	ldr	r3, [pc, #348]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001c2a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001c2e:	821a      	strh	r2, [r3, #16]
    for(;;)
    {
        // 1. Lectura de Sensores Ambientales (CONDICIONAL - Cada 5 segundos)
        if (osKernelGetTickCount() - last_air_read_tick >= AIR_READ_INTERVAL_MS)
 8001c30:	f006 f99e 	bl	8007f70 <osKernelGetTickCount>
 8001c34:	4602      	mov	r2, r0
 8001c36:	4b55      	ldr	r3, [pc, #340]	@ (8001d8c <StartSensadoCalidadAireTask+0x178>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d377      	bcc.n	8001d34 <StartSensadoCalidadAireTask+0x120>
        {
            last_air_read_tick = osKernelGetTickCount();
 8001c44:	f006 f994 	bl	8007f70 <osKernelGetTickCount>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4a50      	ldr	r2, [pc, #320]	@ (8001d8c <StartSensadoCalidadAireTask+0x178>)
 8001c4c:	6013      	str	r3, [r2, #0]

            if(AHT21_ReadData(&aht21.temperature, &aht21.humidity)){
 8001c4e:	4950      	ldr	r1, [pc, #320]	@ (8001d90 <StartSensadoCalidadAireTask+0x17c>)
 8001c50:	4850      	ldr	r0, [pc, #320]	@ (8001d94 <StartSensadoCalidadAireTask+0x180>)
 8001c52:	f7ff fd4d 	bl	80016f0 <AHT21_ReadData>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d003      	beq.n	8001c64 <StartSensadoCalidadAireTask+0x50>
	  		    ENS160_SetTempHum(&aht21.temperature, &aht21.humidity);
 8001c5c:	494c      	ldr	r1, [pc, #304]	@ (8001d90 <StartSensadoCalidadAireTask+0x17c>)
 8001c5e:	484d      	ldr	r0, [pc, #308]	@ (8001d94 <StartSensadoCalidadAireTask+0x180>)
 8001c60:	f7ff fdcc 	bl	80017fc <ENS160_SetTempHum>
	  	    }

            // ... (Tu cdigo de lectura de ENS160 y chequeo de status se mantiene) ...
            HAL_I2C_Mem_Read(&hi2c1, ENS160_ADDR_52, ENS160_DEVICE_STATUS, 1, &ens160.status, 1, 100);
 8001c64:	2364      	movs	r3, #100	@ 0x64
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	4b4a      	ldr	r3, [pc, #296]	@ (8001d98 <StartSensadoCalidadAireTask+0x184>)
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2301      	movs	r3, #1
 8001c72:	2220      	movs	r2, #32
 8001c74:	21a4      	movs	r1, #164	@ 0xa4
 8001c76:	4849      	ldr	r0, [pc, #292]	@ (8001d9c <StartSensadoCalidadAireTask+0x188>)
 8001c78:	f001 fad4 	bl	8003224 <HAL_I2C_Mem_Read>
            bool opmode_running = ens160.status & (1 << 7);
 8001c7c:	4b42      	ldr	r3, [pc, #264]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001c7e:	7adb      	ldrb	r3, [r3, #11]
 8001c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	bf14      	ite	ne
 8001c88:	2301      	movne	r3, #1
 8001c8a:	2300      	moveq	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]
	  	    bool error_detected = ens160.status & (1 << 6);
 8001c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001c90:	7adb      	ldrb	r3, [r3, #11]
 8001c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	bf14      	ite	ne
 8001c9a:	2301      	movne	r3, #1
 8001c9c:	2300      	moveq	r3, #0
 8001c9e:	73bb      	strb	r3, [r7, #14]
	  	    uint8_t validity_flag = (ens160.status >> 2) & 0x03;
 8001ca0:	4b39      	ldr	r3, [pc, #228]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001ca2:	7adb      	ldrb	r3, [r3, #11]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	737b      	strb	r3, [r7, #13]
	  	    bool new_data = ens160.status & (1 << 1);
 8001cae:	4b36      	ldr	r3, [pc, #216]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001cb0:	7adb      	ldrb	r3, [r3, #11]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	bf14      	ite	ne
 8001cba:	2301      	movne	r3, #1
 8001cbc:	2300      	moveq	r3, #0
 8001cbe:	733b      	strb	r3, [r7, #12]

	  	    if(opmode_running && !error_detected && validity_flag != 3 && new_data){
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d036      	beq.n	8001d34 <StartSensadoCalidadAireTask+0x120>
 8001cc6:	7bbb      	ldrb	r3, [r7, #14]
 8001cc8:	f083 0301 	eor.w	r3, r3, #1
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d030      	beq.n	8001d34 <StartSensadoCalidadAireTask+0x120>
 8001cd2:	7b7b      	ldrb	r3, [r7, #13]
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d02d      	beq.n	8001d34 <StartSensadoCalidadAireTask+0x120>
 8001cd8:	7b3b      	ldrb	r3, [r7, #12]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d02a      	beq.n	8001d34 <StartSensadoCalidadAireTask+0x120>
//	  		    Read_ENS160_Data();

                // Deteccin de Alerta de Gas
                if (ens160.tvoc > 500 || ens160.eco2 > 1500) {
 8001cde:	4b2a      	ldr	r3, [pc, #168]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001ce0:	89db      	ldrh	r3, [r3, #14]
 8001ce2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ce6:	d805      	bhi.n	8001cf4 <StartSensadoCalidadAireTask+0xe0>
 8001ce8:	4b27      	ldr	r3, [pc, #156]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001cea:	8a1b      	ldrh	r3, [r3, #16]
 8001cec:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d91a      	bls.n	8001d2a <StartSensadoCalidadAireTask+0x116>
                    gas_detectado = true;
 8001cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8001da0 <StartSensadoCalidadAireTask+0x18c>)
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	701a      	strb	r2, [r3, #0]
                    snprintf((char*)tx.bytes, sizeof(tx.bytes), "ALERTA de GAS: TVOC/eCO2 altos! (TVOC:%d, eCO2:%d)\r\n", ens160.tvoc, ens160.eco2);
 8001cfa:	4b23      	ldr	r3, [pc, #140]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001cfc:	89db      	ldrh	r3, [r3, #14]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <StartSensadoCalidadAireTask+0x174>)
 8001d02:	8a1b      	ldrh	r3, [r3, #16]
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	4613      	mov	r3, r2
 8001d08:	4a26      	ldr	r2, [pc, #152]	@ (8001da4 <StartSensadoCalidadAireTask+0x190>)
 8001d0a:	2164      	movs	r1, #100	@ 0x64
 8001d0c:	4826      	ldr	r0, [pc, #152]	@ (8001da8 <StartSensadoCalidadAireTask+0x194>)
 8001d0e:	f008 ff97 	bl	800ac40 <sniprintf>
                    HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001d12:	4825      	ldr	r0, [pc, #148]	@ (8001da8 <StartSensadoCalidadAireTask+0x194>)
 8001d14:	f7fe fac4 	bl	80002a0 <strlen>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d20:	4921      	ldr	r1, [pc, #132]	@ (8001da8 <StartSensadoCalidadAireTask+0x194>)
 8001d22:	4822      	ldr	r0, [pc, #136]	@ (8001dac <StartSensadoCalidadAireTask+0x198>)
 8001d24:	f005 fb2c 	bl	8007380 <HAL_UART_Transmit>
 8001d28:	e002      	b.n	8001d30 <StartSensadoCalidadAireTask+0x11c>
                } else {
                    gas_detectado = false;
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <StartSensadoCalidadAireTask+0x18c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	701a      	strb	r2, [r3, #0]
                }

                Send_USART(); // Enviar datos despus de la lectura
 8001d30:	f7ff ff02 	bl	8001b38 <Send_USART>
	  	    }
        }

        // 2. Manejo de Alerta Visual (El LED) - Jerarqua: Sismo > Gas > Ninguno
        if (sismo_detectado) {
 8001d34:	4b1e      	ldr	r3, [pc, #120]	@ (8001db0 <StartSensadoCalidadAireTask+0x19c>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d007      	beq.n	8001d4e <StartSensadoCalidadAireTask+0x13a>
             // Sismo: Parpadeo RPIDO (50 ms)
             HAL_GPIO_TogglePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin);
 8001d3e:	2120      	movs	r1, #32
 8001d40:	481c      	ldr	r0, [pc, #112]	@ (8001db4 <StartSensadoCalidadAireTask+0x1a0>)
 8001d42:	f000 febb 	bl	8002abc <HAL_GPIO_TogglePin>
             osDelay(50);
 8001d46:	2032      	movs	r0, #50	@ 0x32
 8001d48:	f006 f9b8 	bl	80080bc <osDelay>
 8001d4c:	e770      	b.n	8001c30 <StartSensadoCalidadAireTask+0x1c>
        }
        else if (gas_detectado) {
 8001d4e:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <StartSensadoCalidadAireTask+0x18c>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d008      	beq.n	8001d6a <StartSensadoCalidadAireTask+0x156>
             // Gas: Parpadeo LENTO (500 ms)
             HAL_GPIO_TogglePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin);
 8001d58:	2120      	movs	r1, #32
 8001d5a:	4816      	ldr	r0, [pc, #88]	@ (8001db4 <StartSensadoCalidadAireTask+0x1a0>)
 8001d5c:	f000 feae 	bl	8002abc <HAL_GPIO_TogglePin>
             osDelay(500);
 8001d60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d64:	f006 f9aa 	bl	80080bc <osDelay>
 8001d68:	e762      	b.n	8001c30 <StartSensadoCalidadAireTask+0x1c>
        }
        else {
             // Ninguna Alerta: LED Apagado
             HAL_GPIO_WritePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin, GPIO_PIN_RESET);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2120      	movs	r1, #32
 8001d6e:	4811      	ldr	r0, [pc, #68]	@ (8001db4 <StartSensadoCalidadAireTask+0x1a0>)
 8001d70:	f000 fe8c 	bl	8002a8c <HAL_GPIO_WritePin>

             // Si no hay alertas y no es tiempo de leer, el retardo ser largo.
             osDelay(AIR_READ_INTERVAL_MS / 10); // Ejemplo: 500 ms de chequeo si no hay alertas
 8001d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d78:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <StartSensadoCalidadAireTask+0x1a4>)
 8001d7a:	fba3 2302 	umull	r2, r3, r3, r2
 8001d7e:	08db      	lsrs	r3, r3, #3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f006 f99b 	bl	80080bc <osDelay>
        if (osKernelGetTickCount() - last_air_read_tick >= AIR_READ_INTERVAL_MS)
 8001d86:	e753      	b.n	8001c30 <StartSensadoCalidadAireTask+0x1c>
 8001d88:	200002a4 	.word	0x200002a4
 8001d8c:	2000044c 	.word	0x2000044c
 8001d90:	200002c0 	.word	0x200002c0
 8001d94:	200002bc 	.word	0x200002bc
 8001d98:	200002af 	.word	0x200002af
 8001d9c:	200002c4 	.word	0x200002c4
 8001da0:	20000449 	.word	0x20000449
 8001da4:	0800d220 	.word	0x0800d220
 8001da8:	2000023c 	.word	0x2000023c
 8001dac:	200003ac 	.word	0x200003ac
 8001db0:	20000448 	.word	0x20000448
 8001db4:	42020000 	.word	0x42020000
 8001db8:	cccccccd 	.word	0xcccccccd

08001dbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a04      	ldr	r2, [pc, #16]	@ (8001ddc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d101      	bne.n	8001dd2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001dce:	f000 fb83 	bl	80024d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40001000 	.word	0x40001000

08001de0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de4:	b672      	cpsid	i
}
 8001de6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <Error_Handler+0x8>

08001dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	210f      	movs	r1, #15
 8001df4:	f06f 0001 	mvn.w	r0, #1
 8001df8:	f000 fc6a 	bl	80026d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b0ae      	sub	sp, #184	@ 0xb8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e18:	f107 0318 	add.w	r3, r7, #24
 8001e1c:	2288      	movs	r2, #136	@ 0x88
 8001e1e:	2100      	movs	r1, #0
 8001e20:	4618      	mov	r0, r3
 8001e22:	f008 ff86 	bl	800ad32 <memset>
  if(hi2c->Instance==I2C1)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a39      	ldr	r2, [pc, #228]	@ (8001f10 <HAL_I2C_MspInit+0x110>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d16a      	bne.n	8001f06 <HAL_I2C_MspInit+0x106>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e34:	f04f 0300 	mov.w	r3, #0
 8001e38:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e40:	f107 0318 	add.w	r3, r7, #24
 8001e44:	4618      	mov	r0, r3
 8001e46:	f002 fe9f 	bl	8004b88 <HAL_RCCEx_PeriphCLKConfig>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001e50:	f7ff ffc6 	bl	8001de0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e54:	4b2f      	ldr	r3, [pc, #188]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e5a:	4a2e      	ldr	r2, [pc, #184]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e64:	4b2b      	ldr	r3, [pc, #172]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001e66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	617b      	str	r3, [r7, #20]
 8001e70:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e72:	4b28      	ldr	r3, [pc, #160]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001e74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e78:	4a26      	ldr	r2, [pc, #152]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001e7a:	f043 0304 	orr.w	r3, r3, #4
 8001e7e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e82:	4b24      	ldr	r3, [pc, #144]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB10     ------> I2C1_SDA
    PC8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e98:	2312      	movs	r3, #18
 8001e9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C1;
 8001eaa:	230b      	movs	r3, #11
 8001eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4818      	ldr	r0, [pc, #96]	@ (8001f18 <HAL_I2C_MspInit+0x118>)
 8001eb8:	f000 fc8a 	bl	80027d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ebc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ec0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ec4:	2312      	movs	r3, #18
 8001ec6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001edc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	480e      	ldr	r0, [pc, #56]	@ (8001f1c <HAL_I2C_MspInit+0x11c>)
 8001ee4:	f000 fc74 	bl	80027d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001eee:	4a09      	ldr	r2, [pc, #36]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001ef0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ef4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ef8:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_I2C_MspInit+0x114>)
 8001efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001efe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f06:	bf00      	nop
 8001f08:	37b8      	adds	r7, #184	@ 0xb8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40005400 	.word	0x40005400
 8001f14:	44020c00 	.word	0x44020c00
 8001f18:	42020400 	.word	0x42020400
 8001f1c:	42020800 	.word	0x42020800

08001f20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b0ae      	sub	sp, #184	@ 0xb8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f28:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f38:	f107 0318 	add.w	r3, r7, #24
 8001f3c:	2288      	movs	r2, #136	@ 0x88
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f008 fef6 	bl	800ad32 <memset>
  if(huart->Instance==USART2)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a4b      	ldr	r2, [pc, #300]	@ (8002078 <HAL_UART_MspInit+0x158>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d145      	bne.n	8001fdc <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f50:	f04f 0202 	mov.w	r2, #2
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f60:	f107 0318 	add.w	r3, r7, #24
 8001f64:	4618      	mov	r0, r3
 8001f66:	f002 fe0f 	bl	8004b88 <HAL_RCCEx_PeriphCLKConfig>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001f70:	f7ff ff36 	bl	8001de0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f74:	4b41      	ldr	r3, [pc, #260]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8001f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f7a:	4a40      	ldr	r2, [pc, #256]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f80:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f84:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8001f86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f92:	4b3a      	ldr	r3, [pc, #232]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8001f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f98:	4a38      	ldr	r2, [pc, #224]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8001f9a:	f043 0302 	orr.w	r3, r3, #2
 8001f9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8001fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PB0     ------> USART2_TX
    PB1     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
 8001fc8:	2309      	movs	r3, #9
 8001fca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	482a      	ldr	r0, [pc, #168]	@ (8002080 <HAL_UART_MspInit+0x160>)
 8001fd6:	f000 fbfb 	bl	80027d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001fda:	e049      	b.n	8002070 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART3)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a28      	ldr	r2, [pc, #160]	@ (8002084 <HAL_UART_MspInit+0x164>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d144      	bne.n	8002070 <HAL_UART_MspInit+0x150>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001fe6:	f04f 0204 	mov.w	r2, #4
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ff6:	f107 0318 	add.w	r3, r7, #24
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f002 fdc4 	bl	8004b88 <HAL_RCCEx_PeriphCLKConfig>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_UART_MspInit+0xea>
      Error_Handler();
 8002006:	f7ff feeb 	bl	8001de0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800200a:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <HAL_UART_MspInit+0x15c>)
 800200c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002010:	4a1a      	ldr	r2, [pc, #104]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8002012:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002016:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <HAL_UART_MspInit+0x15c>)
 800201c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002020:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002028:	4b14      	ldr	r3, [pc, #80]	@ (800207c <HAL_UART_MspInit+0x15c>)
 800202a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800202e:	4a13      	ldr	r2, [pc, #76]	@ (800207c <HAL_UART_MspInit+0x15c>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002038:	4b10      	ldr	r3, [pc, #64]	@ (800207c <HAL_UART_MspInit+0x15c>)
 800203a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	60bb      	str	r3, [r7, #8]
 8002044:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8002046:	2318      	movs	r3, #24
 8002048:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204c:	2302      	movs	r3, #2
 800204e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002058:	2300      	movs	r3, #0
 800205a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 800205e:	230d      	movs	r3, #13
 8002060:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002064:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002068:	4619      	mov	r1, r3
 800206a:	4807      	ldr	r0, [pc, #28]	@ (8002088 <HAL_UART_MspInit+0x168>)
 800206c:	f000 fbb0 	bl	80027d0 <HAL_GPIO_Init>
}
 8002070:	bf00      	nop
 8002072:	37b8      	adds	r7, #184	@ 0xb8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40004400 	.word	0x40004400
 800207c:	44020c00 	.word	0x44020c00
 8002080:	42020400 	.word	0x42020400
 8002084:	40004800 	.word	0x40004800
 8002088:	42020000 	.word	0x42020000

0800208c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08e      	sub	sp, #56	@ 0x38
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002094:	4b33      	ldr	r3, [pc, #204]	@ (8002164 <HAL_InitTick+0xd8>)
 8002096:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800209a:	4a32      	ldr	r2, [pc, #200]	@ (8002164 <HAL_InitTick+0xd8>)
 800209c:	f043 0310 	orr.w	r3, r3, #16
 80020a0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80020a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002164 <HAL_InitTick+0xd8>)
 80020a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020b2:	f107 020c 	add.w	r2, r7, #12
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f002 fd2b 	bl	8004b18 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d103      	bne.n	80020d4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020cc:	f002 fce2 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 80020d0:	6378      	str	r0, [r7, #52]	@ 0x34
 80020d2:	e004      	b.n	80020de <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020d4:	f002 fcde 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 80020d8:	4603      	mov	r3, r0
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 100KHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 80020de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020e0:	095b      	lsrs	r3, r3, #5
 80020e2:	4a21      	ldr	r2, [pc, #132]	@ (8002168 <HAL_InitTick+0xdc>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	09db      	lsrs	r3, r3, #7
 80020ea:	3b01      	subs	r3, #1
 80020ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020ee:	4b1f      	ldr	r3, [pc, #124]	@ (800216c <HAL_InitTick+0xe0>)
 80020f0:	4a1f      	ldr	r2, [pc, #124]	@ (8002170 <HAL_InitTick+0xe4>)
 80020f2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/100000 - 1) to have a 100KHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (100000U / 1000U) - 1U;
 80020f4:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <HAL_InitTick+0xe0>)
 80020f6:	2263      	movs	r2, #99	@ 0x63
 80020f8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020fa:	4a1c      	ldr	r2, [pc, #112]	@ (800216c <HAL_InitTick+0xe0>)
 80020fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002100:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <HAL_InitTick+0xe0>)
 8002102:	2200      	movs	r2, #0
 8002104:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002106:	4b19      	ldr	r3, [pc, #100]	@ (800216c <HAL_InitTick+0xe0>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800210c:	4817      	ldr	r0, [pc, #92]	@ (800216c <HAL_InitTick+0xe0>)
 800210e:	f004 fe0d 	bl	8006d2c <HAL_TIM_Base_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002118:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800211c:	2b00      	cmp	r3, #0
 800211e:	d118      	bne.n	8002152 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002120:	4812      	ldr	r0, [pc, #72]	@ (800216c <HAL_InitTick+0xe0>)
 8002122:	f004 fe65 	bl	8006df0 <HAL_TIM_Base_Start_IT>
 8002126:	4603      	mov	r3, r0
 8002128:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800212c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10e      	bne.n	8002152 <HAL_InitTick+0xc6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b0f      	cmp	r3, #15
 8002138:	d808      	bhi.n	800214c <HAL_InitTick+0xc0>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 800213a:	2200      	movs	r2, #0
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	2031      	movs	r0, #49	@ 0x31
 8002140:	f000 fac6 	bl	80026d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002144:	4a0b      	ldr	r2, [pc, #44]	@ (8002174 <HAL_InitTick+0xe8>)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6013      	str	r3, [r2, #0]
 800214a:	e002      	b.n	8002152 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
}

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002152:	2031      	movs	r0, #49	@ 0x31
 8002154:	f000 fad6 	bl	8002704 <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
 8002158:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800215c:	4618      	mov	r0, r3
 800215e:	3738      	adds	r7, #56	@ 0x38
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	44020c00 	.word	0x44020c00
 8002168:	0a7c5ac5 	.word	0x0a7c5ac5
 800216c:	20000450 	.word	0x20000450
 8002170:	40001000 	.word	0x40001000
 8002174:	20000004 	.word	0x20000004

08002178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800217c:	bf00      	nop
 800217e:	e7fd      	b.n	800217c <NMI_Handler+0x4>

08002180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <HardFault_Handler+0x4>

08002188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <MemManage_Handler+0x4>

08002190 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <BusFault_Handler+0x4>

08002198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <UsageFault_Handler+0x4>

080021a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021b4:	4802      	ldr	r0, [pc, #8]	@ (80021c0 <TIM6_IRQHandler+0x10>)
 80021b6:	f004 fe6f 	bl	8006e98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000450 	.word	0x20000450

080021c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return 1;
 80021c8:	2301      	movs	r3, #1
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <_kill>:

int _kill(int pid, int sig)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021de:	f008 fdfb 	bl	800add8 <__errno>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2216      	movs	r2, #22
 80021e6:	601a      	str	r2, [r3, #0]
  return -1;
 80021e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <_exit>:

void _exit (int status)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f7ff ffe7 	bl	80021d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002206:	bf00      	nop
 8002208:	e7fd      	b.n	8002206 <_exit+0x12>

0800220a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b086      	sub	sp, #24
 800220e:	af00      	add	r7, sp, #0
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	e00a      	b.n	8002232 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800221c:	f3af 8000 	nop.w
 8002220:	4601      	mov	r1, r0
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	1c5a      	adds	r2, r3, #1
 8002226:	60ba      	str	r2, [r7, #8]
 8002228:	b2ca      	uxtb	r2, r1
 800222a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	3301      	adds	r3, #1
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	429a      	cmp	r2, r3
 8002238:	dbf0      	blt.n	800221c <_read+0x12>
  }

  return len;
 800223a:	687b      	ldr	r3, [r7, #4]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	e009      	b.n	800226a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	1c5a      	adds	r2, r3, #1
 800225a:	60ba      	str	r2, [r7, #8]
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	4618      	mov	r0, r3
 8002260:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	3301      	adds	r3, #1
 8002268:	617b      	str	r3, [r7, #20]
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	429a      	cmp	r2, r3
 8002270:	dbf1      	blt.n	8002256 <_write+0x12>
  }
  return len;
 8002272:	687b      	ldr	r3, [r7, #4]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <_close>:

int _close(int file)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002284:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002288:	4618      	mov	r0, r3
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022a4:	605a      	str	r2, [r3, #4]
  return 0;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <_isatty>:

int _isatty(int file)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022bc:	2301      	movs	r3, #1
}
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr

080022ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ca:	b480      	push	{r7}
 80022cc:	b085      	sub	sp, #20
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	60f8      	str	r0, [r7, #12]
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022ec:	4a14      	ldr	r2, [pc, #80]	@ (8002340 <_sbrk+0x5c>)
 80022ee:	4b15      	ldr	r3, [pc, #84]	@ (8002344 <_sbrk+0x60>)
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f8:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <_sbrk+0x64>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d102      	bne.n	8002306 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <_sbrk+0x64>)
 8002302:	4a12      	ldr	r2, [pc, #72]	@ (800234c <_sbrk+0x68>)
 8002304:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <_sbrk+0x64>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4413      	add	r3, r2
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	429a      	cmp	r2, r3
 8002312:	d207      	bcs.n	8002324 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002314:	f008 fd60 	bl	800add8 <__errno>
 8002318:	4603      	mov	r3, r0
 800231a:	220c      	movs	r2, #12
 800231c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295
 8002322:	e009      	b.n	8002338 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002324:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <_sbrk+0x64>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232a:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <_sbrk+0x64>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <_sbrk+0x64>)
 8002334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002336:	68fb      	ldr	r3, [r7, #12]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20008000 	.word	0x20008000
 8002344:	00000400 	.word	0x00000400
 8002348:	2000049c 	.word	0x2000049c
 800234c:	20003528 	.word	0x20003528

08002350 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002356:	4b30      	ldr	r3, [pc, #192]	@ (8002418 <SystemInit+0xc8>)
 8002358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800235c:	4a2e      	ldr	r2, [pc, #184]	@ (8002418 <SystemInit+0xc8>)
 800235e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002362:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002366:	4b2d      	ldr	r3, [pc, #180]	@ (800241c <SystemInit+0xcc>)
 8002368:	2201      	movs	r2, #1
 800236a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800236c:	4b2b      	ldr	r3, [pc, #172]	@ (800241c <SystemInit+0xcc>)
 800236e:	2200      	movs	r2, #0
 8002370:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002372:	4b2a      	ldr	r3, [pc, #168]	@ (800241c <SystemInit+0xcc>)
 8002374:	2200      	movs	r2, #0
 8002376:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002378:	4b28      	ldr	r3, [pc, #160]	@ (800241c <SystemInit+0xcc>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4927      	ldr	r1, [pc, #156]	@ (800241c <SystemInit+0xcc>)
 800237e:	4b28      	ldr	r3, [pc, #160]	@ (8002420 <SystemInit+0xd0>)
 8002380:	4013      	ands	r3, r2
 8002382:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <SystemInit+0xcc>)
 8002386:	2200      	movs	r2, #0
 8002388:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800238a:	4b24      	ldr	r3, [pc, #144]	@ (800241c <SystemInit+0xcc>)
 800238c:	2200      	movs	r2, #0
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002390:	4b22      	ldr	r3, [pc, #136]	@ (800241c <SystemInit+0xcc>)
 8002392:	4a24      	ldr	r2, [pc, #144]	@ (8002424 <SystemInit+0xd4>)
 8002394:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002396:	4b21      	ldr	r3, [pc, #132]	@ (800241c <SystemInit+0xcc>)
 8002398:	2200      	movs	r2, #0
 800239a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800239c:	4b1f      	ldr	r3, [pc, #124]	@ (800241c <SystemInit+0xcc>)
 800239e:	4a21      	ldr	r2, [pc, #132]	@ (8002424 <SystemInit+0xd4>)
 80023a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80023a2:	4b1e      	ldr	r3, [pc, #120]	@ (800241c <SystemInit+0xcc>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023a8:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <SystemInit+0xcc>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a1b      	ldr	r2, [pc, #108]	@ (800241c <SystemInit+0xcc>)
 80023ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80023b4:	4b19      	ldr	r3, [pc, #100]	@ (800241c <SystemInit+0xcc>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023ba:	4b17      	ldr	r3, [pc, #92]	@ (8002418 <SystemInit+0xc8>)
 80023bc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023c0:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80023c2:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <SystemInit+0xd8>)
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80023ca:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80023d2:	d003      	beq.n	80023dc <SystemInit+0x8c>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80023da:	d117      	bne.n	800240c <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80023dc:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <SystemInit+0xd8>)
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	f003 0301 	and.w	r3, r3, #1
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80023e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <SystemInit+0xd8>)
 80023ea:	4a10      	ldr	r2, [pc, #64]	@ (800242c <SystemInit+0xdc>)
 80023ec:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80023ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002428 <SystemInit+0xd8>)
 80023f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002430 <SystemInit+0xe0>)
 80023f2:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80023f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <SystemInit+0xd8>)
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002428 <SystemInit+0xd8>)
 80023fa:	f043 0302 	orr.w	r3, r3, #2
 80023fe:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002400:	4b09      	ldr	r3, [pc, #36]	@ (8002428 <SystemInit+0xd8>)
 8002402:	69db      	ldr	r3, [r3, #28]
 8002404:	4a08      	ldr	r2, [pc, #32]	@ (8002428 <SystemInit+0xd8>)
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	61d3      	str	r3, [r2, #28]
  }
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00
 800241c:	44020c00 	.word	0x44020c00
 8002420:	fae2eae3 	.word	0xfae2eae3
 8002424:	01010280 	.word	0x01010280
 8002428:	40022000 	.word	0x40022000
 800242c:	08192a3b 	.word	0x08192a3b
 8002430:	4c5d6e7f 	.word	0x4c5d6e7f

08002434 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002434:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800246c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002438:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800243a:	e003      	b.n	8002444 <LoopCopyDataInit>

0800243c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800243c:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800243e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002440:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002442:	3104      	adds	r1, #4

08002444 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002444:	480b      	ldr	r0, [pc, #44]	@ (8002474 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002446:	4b0c      	ldr	r3, [pc, #48]	@ (8002478 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002448:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800244a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800244c:	d3f6      	bcc.n	800243c <CopyDataInit>
	ldr	r2, =_sbss
 800244e:	4a0b      	ldr	r2, [pc, #44]	@ (800247c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002450:	e002      	b.n	8002458 <LoopFillZerobss>

08002452 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002452:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002454:	f842 3b04 	str.w	r3, [r2], #4

08002458 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002458:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <LoopForever+0x16>)
	cmp	r2, r3
 800245a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800245c:	d3f9      	bcc.n	8002452 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800245e:	f7ff ff77 	bl	8002350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002462:	f008 fcbf 	bl	800ade4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002466:	f7fe fddf 	bl	8001028 <main>

0800246a <LoopForever>:

LoopForever:
    b LoopForever
 800246a:	e7fe      	b.n	800246a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800246c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8002470:	0800d6b8 	.word	0x0800d6b8
	ldr	r0, =_sdata
 8002474:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002478:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 800247c:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 8002480:	20003528 	.word	0x20003528

08002484 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002484:	e7fe      	b.n	8002484 <ADC1_IRQHandler>
	...

08002488 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800248c:	2003      	movs	r0, #3
 800248e:	f000 f914 	bl	80026ba <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002492:	f002 f9b7 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 8002496:	4602      	mov	r2, r0
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <HAL_Init+0x44>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	f003 030f 	and.w	r3, r3, #15
 80024a0:	490b      	ldr	r1, [pc, #44]	@ (80024d0 <HAL_Init+0x48>)
 80024a2:	5ccb      	ldrb	r3, [r1, r3]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
 80024a8:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <HAL_Init+0x4c>)
 80024aa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80024ac:	2004      	movs	r0, #4
 80024ae:	f000 f937 	bl	8002720 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024b2:	200f      	movs	r0, #15
 80024b4:	f7ff fdea 	bl	800208c <HAL_InitTick>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e002      	b.n	80024c8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80024c2:	f7ff fc93 	bl	8001dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	44020c00 	.word	0x44020c00
 80024d0:	0800d2dc 	.word	0x0800d2dc
 80024d4:	20000000 	.word	0x20000000

080024d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_IncTick+0x20>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <HAL_IncTick+0x24>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4413      	add	r3, r2
 80024e8:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <HAL_IncTick+0x24>)
 80024ea:	6013      	str	r3, [r2, #0]
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000008 	.word	0x20000008
 80024fc:	200004a0 	.word	0x200004a0

08002500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return uwTick;
 8002504:	4b03      	ldr	r3, [pc, #12]	@ (8002514 <HAL_GetTick+0x14>)
 8002506:	681b      	ldr	r3, [r3, #0]
}
 8002508:	4618      	mov	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	200004a0 	.word	0x200004a0

08002518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002520:	f7ff ffee 	bl	8002500 <HAL_GetTick>
 8002524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002530:	d005      	beq.n	800253e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002532:	4b0a      	ldr	r3, [pc, #40]	@ (800255c <HAL_Delay+0x44>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	461a      	mov	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4413      	add	r3, r2
 800253c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800253e:	bf00      	nop
 8002540:	f7ff ffde 	bl	8002500 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	429a      	cmp	r2, r3
 800254e:	d8f7      	bhi.n	8002540 <HAL_Delay+0x28>
  {
  }
}
 8002550:	bf00      	nop
 8002552:	bf00      	nop
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000008 	.word	0x20000008

08002560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800257c:	4013      	ands	r3, r2
 800257e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002588:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800258c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002592:	4a04      	ldr	r2, [pc, #16]	@ (80025a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	60d3      	str	r3, [r2, #12]
}
 8002598:	bf00      	nop
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025ac:	4b04      	ldr	r3, [pc, #16]	@ (80025c0 <__NVIC_GetPriorityGrouping+0x18>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	f003 0307 	and.w	r3, r3, #7
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	db0b      	blt.n	80025ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025d6:	88fb      	ldrh	r3, [r7, #6]
 80025d8:	f003 021f 	and.w	r2, r3, #31
 80025dc:	4907      	ldr	r1, [pc, #28]	@ (80025fc <__NVIC_EnableIRQ+0x38>)
 80025de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	2001      	movs	r0, #1
 80025e6:	fa00 f202 	lsl.w	r2, r0, r2
 80025ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000e100 	.word	0xe000e100

08002600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	6039      	str	r1, [r7, #0]
 800260a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800260c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002610:	2b00      	cmp	r3, #0
 8002612:	db0a      	blt.n	800262a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	b2da      	uxtb	r2, r3
 8002618:	490c      	ldr	r1, [pc, #48]	@ (800264c <__NVIC_SetPriority+0x4c>)
 800261a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800261e:	0112      	lsls	r2, r2, #4
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	440b      	add	r3, r1
 8002624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002628:	e00a      	b.n	8002640 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4908      	ldr	r1, [pc, #32]	@ (8002650 <__NVIC_SetPriority+0x50>)
 8002630:	88fb      	ldrh	r3, [r7, #6]
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	3b04      	subs	r3, #4
 8002638:	0112      	lsls	r2, r2, #4
 800263a:	b2d2      	uxtb	r2, r2
 800263c:	440b      	add	r3, r1
 800263e:	761a      	strb	r2, [r3, #24]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000e100 	.word	0xe000e100
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002654:	b480      	push	{r7}
 8002656:	b089      	sub	sp, #36	@ 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f1c3 0307 	rsb	r3, r3, #7
 800266e:	2b04      	cmp	r3, #4
 8002670:	bf28      	it	cs
 8002672:	2304      	movcs	r3, #4
 8002674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	3304      	adds	r3, #4
 800267a:	2b06      	cmp	r3, #6
 800267c:	d902      	bls.n	8002684 <NVIC_EncodePriority+0x30>
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3b03      	subs	r3, #3
 8002682:	e000      	b.n	8002686 <NVIC_EncodePriority+0x32>
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002688:	f04f 32ff 	mov.w	r2, #4294967295
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43da      	mvns	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	401a      	ands	r2, r3
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800269c:	f04f 31ff 	mov.w	r1, #4294967295
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	43d9      	mvns	r1, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	4313      	orrs	r3, r2
         );
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3724      	adds	r7, #36	@ 0x24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff ff4c 	bl	8002560 <__NVIC_SetPriorityGrouping>
}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
 80026dc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026de:	f7ff ff63 	bl	80025a8 <__NVIC_GetPriorityGrouping>
 80026e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	68b9      	ldr	r1, [r7, #8]
 80026e8:	6978      	ldr	r0, [r7, #20]
 80026ea:	f7ff ffb3 	bl	8002654 <NVIC_EncodePriority>
 80026ee:	4602      	mov	r2, r0
 80026f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026f4:	4611      	mov	r1, r2
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff ff82 	bl	8002600 <__NVIC_SetPriority>
}
 80026fc:	bf00      	nop
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800270e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff ff56 	bl	80025c4 <__NVIC_EnableIRQ>
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b04      	cmp	r3, #4
 800272c:	d844      	bhi.n	80027b8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800272e:	a201      	add	r2, pc, #4	@ (adr r2, 8002734 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002734:	08002757 	.word	0x08002757
 8002738:	08002775 	.word	0x08002775
 800273c:	08002797 	.word	0x08002797
 8002740:	080027b9 	.word	0x080027b9
 8002744:	08002749 	.word	0x08002749
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002748:	4b1f      	ldr	r3, [pc, #124]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a1e      	ldr	r2, [pc, #120]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800274e:	f043 0304 	orr.w	r3, r3, #4
 8002752:	6013      	str	r3, [r2, #0]
      break;
 8002754:	e031      	b.n	80027ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002756:	4b1c      	ldr	r3, [pc, #112]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a1b      	ldr	r2, [pc, #108]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800275c:	f023 0304 	bic.w	r3, r3, #4
 8002760:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8002762:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002764:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002768:	4a18      	ldr	r2, [pc, #96]	@ (80027cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800276a:	f023 030c 	bic.w	r3, r3, #12
 800276e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002772:	e022      	b.n	80027ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002774:	4b14      	ldr	r3, [pc, #80]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a13      	ldr	r2, [pc, #76]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800277a:	f023 0304 	bic.w	r3, r3, #4
 800277e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002780:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002782:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002786:	f023 030c 	bic.w	r3, r3, #12
 800278a:	4a10      	ldr	r2, [pc, #64]	@ (80027cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800278c:	f043 0304 	orr.w	r3, r3, #4
 8002790:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002794:	e011      	b.n	80027ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002796:	4b0c      	ldr	r3, [pc, #48]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a0b      	ldr	r2, [pc, #44]	@ (80027c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800279c:	f023 0304 	bic.w	r3, r3, #4
 80027a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80027a2:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80027a8:	f023 030c 	bic.w	r3, r3, #12
 80027ac:	4a07      	ldr	r2, [pc, #28]	@ (80027cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027ae:	f043 0308 	orr.w	r3, r3, #8
 80027b2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80027b6:	e000      	b.n	80027ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80027b8:	bf00      	nop
  }
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	e000e010 	.word	0xe000e010
 80027cc:	44020c00 	.word	0x44020c00

080027d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b087      	sub	sp, #28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80027de:	e142      	b.n	8002a66 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	2101      	movs	r1, #1
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	4013      	ands	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8134 	beq.w	8002a60 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d003      	beq.n	8002808 <HAL_GPIO_Init+0x38>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2b12      	cmp	r3, #18
 8002806:	d125      	bne.n	8002854 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	08da      	lsrs	r2, r3, #3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3208      	adds	r2, #8
 8002810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002814:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	220f      	movs	r2, #15
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	4013      	ands	r3, r2
 800282a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	f003 020f 	and.w	r2, r3, #15
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	4313      	orrs	r3, r2
 8002844:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	08da      	lsrs	r2, r3, #3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	3208      	adds	r2, #8
 800284e:	6979      	ldr	r1, [r7, #20]
 8002850:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	2203      	movs	r2, #3
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	43db      	mvns	r3, r3
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	4013      	ands	r3, r2
 800286a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 0203 	and.w	r2, r3, #3
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	4313      	orrs	r3, r2
 8002880:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	697a      	ldr	r2, [r7, #20]
 8002886:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d00b      	beq.n	80028a8 <HAL_GPIO_Init+0xd8>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b02      	cmp	r3, #2
 8002896:	d007      	beq.n	80028a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800289c:	2b11      	cmp	r3, #17
 800289e:	d003      	beq.n	80028a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b12      	cmp	r3, #18
 80028a6:	d130      	bne.n	800290a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	2203      	movs	r2, #3
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4013      	ands	r3, r2
 80028be:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	68da      	ldr	r2, [r3, #12]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028de:	2201      	movs	r2, #1
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43db      	mvns	r3, r3
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	4013      	ands	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	091b      	lsrs	r3, r3, #4
 80028f4:	f003 0201 	and.w	r2, r3, #1
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	4313      	orrs	r3, r2
 8002902:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	2b03      	cmp	r3, #3
 8002914:	d109      	bne.n	800292a <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800291e:	2b03      	cmp	r3, #3
 8002920:	d11b      	bne.n	800295a <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d017      	beq.n	800295a <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2203      	movs	r2, #3
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	4013      	ands	r3, r2
 8002940:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d07c      	beq.n	8002a60 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002966:	4a47      	ldr	r2, [pc, #284]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3318      	adds	r3, #24
 800296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002972:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	220f      	movs	r2, #15
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	4013      	ands	r3, r2
 8002988:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	0a9a      	lsrs	r2, r3, #10
 800298e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a88 <HAL_GPIO_Init+0x2b8>)
 8002990:	4013      	ands	r3, r2
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	f002 0203 	and.w	r2, r2, #3
 8002998:	00d2      	lsls	r2, r2, #3
 800299a:	4093      	lsls	r3, r2
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	4313      	orrs	r3, r2
 80029a0:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80029a2:	4938      	ldr	r1, [pc, #224]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	089b      	lsrs	r3, r3, #2
 80029a8:	3318      	adds	r3, #24
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80029b0:	4b34      	ldr	r3, [pc, #208]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	43db      	mvns	r3, r3
 80029ba:	697a      	ldr	r2, [r7, #20]
 80029bc:	4013      	ands	r3, r2
 80029be:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80029d4:	4a2b      	ldr	r2, [pc, #172]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80029da:	4b2a      	ldr	r3, [pc, #168]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	43db      	mvns	r3, r3
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	4013      	ands	r3, r2
 80029e8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80029fe:	4a21      	ldr	r2, [pc, #132]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002a04:	4b1f      	ldr	r3, [pc, #124]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 8002a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a0a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4013      	ands	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002a2a:	4a16      	ldr	r2, [pc, #88]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002a32:	4b14      	ldr	r3, [pc, #80]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 8002a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a38:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	4013      	ands	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002a58:	4a0a      	ldr	r2, [pc, #40]	@ (8002a84 <HAL_GPIO_Init+0x2b4>)
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	3301      	adds	r3, #1
 8002a64:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f47f aeb5 	bne.w	80027e0 <HAL_GPIO_Init+0x10>
  }
}
 8002a76:	bf00      	nop
 8002a78:	bf00      	nop
 8002a7a:	371c      	adds	r7, #28
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	44022000 	.word	0x44022000
 8002a88:	002f7f7f 	.word	0x002f7f7f

08002a8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	807b      	strh	r3, [r7, #2]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a9c:	787b      	ldrb	r3, [r7, #1]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002aa2:	887a      	ldrh	r2, [r7, #2]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aa8:	e002      	b.n	8002ab0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aaa:	887a      	ldrh	r2, [r7, #2]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ace:	887a      	ldrh	r2, [r7, #2]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	041a      	lsls	r2, r3, #16
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	43d9      	mvns	r1, r3
 8002ada:	887b      	ldrh	r3, [r7, #2]
 8002adc:	400b      	ands	r3, r1
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	619a      	str	r2, [r3, #24]
}
 8002ae4:	bf00      	nop
 8002ae6:	3714      	adds	r7, #20
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e08d      	b.n	8002c1e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d106      	bne.n	8002b1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff f972 	bl	8001e00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2224      	movs	r2, #36	@ 0x24
 8002b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0201 	bic.w	r2, r2, #1
 8002b32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d107      	bne.n	8002b6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	e006      	b.n	8002b78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002b76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d108      	bne.n	8002b92 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b8e:	605a      	str	r2, [r3, #4]
 8002b90:	e007      	b.n	8002ba2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ba0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6812      	ldr	r2, [r2, #0]
 8002bac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68da      	ldr	r2, [r3, #12]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bc4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691a      	ldr	r2, [r3, #16]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	69d9      	ldr	r1, [r3, #28]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1a      	ldr	r2, [r3, #32]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af02      	add	r7, sp, #8
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	461a      	mov	r2, r3
 8002c34:	460b      	mov	r3, r1
 8002c36:	817b      	strh	r3, [r7, #10]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	f040 80da 	bne.w	8002dfe <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_I2C_Master_Transmit+0x30>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e0d3      	b.n	8002e00 <HAL_I2C_Master_Transmit+0x1d8>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c60:	f7ff fc4e 	bl	8002500 <HAL_GetTick>
 8002c64:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	2319      	movs	r3, #25
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f000 fcbc 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e0be      	b.n	8002e00 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2221      	movs	r2, #33	@ 0x21
 8002c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2210      	movs	r2, #16
 8002c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	893a      	ldrh	r2, [r7, #8]
 8002ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	2bff      	cmp	r3, #255	@ 0xff
 8002cb2:	d90e      	bls.n	8002cd2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	22ff      	movs	r2, #255	@ 0xff
 8002cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	8979      	ldrh	r1, [r7, #10]
 8002cc2:	4b51      	ldr	r3, [pc, #324]	@ (8002e08 <HAL_I2C_Master_Transmit+0x1e0>)
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fee0 	bl	8003a90 <I2C_TransferConfig>
 8002cd0:	e06c      	b.n	8002dac <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	8979      	ldrh	r1, [r7, #10]
 8002ce4:	4b48      	ldr	r3, [pc, #288]	@ (8002e08 <HAL_I2C_Master_Transmit+0x1e0>)
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 fecf 	bl	8003a90 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002cf2:	e05b      	b.n	8002dac <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	6a39      	ldr	r1, [r7, #32]
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 fcd2 	bl	80036a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e07b      	b.n	8002e00 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	781a      	ldrb	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	1c5a      	adds	r2, r3, #1
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d30:	3b01      	subs	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d034      	beq.n	8002dac <HAL_I2C_Master_Transmit+0x184>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d130      	bne.n	8002dac <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	2200      	movs	r2, #0
 8002d52:	2180      	movs	r1, #128	@ 0x80
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f000 fc4b 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e04d      	b.n	8002e00 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	2bff      	cmp	r3, #255	@ 0xff
 8002d6c:	d90e      	bls.n	8002d8c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	22ff      	movs	r2, #255	@ 0xff
 8002d72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d78:	b2da      	uxtb	r2, r3
 8002d7a:	8979      	ldrh	r1, [r7, #10]
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	9300      	str	r3, [sp, #0]
 8002d80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f000 fe83 	bl	8003a90 <I2C_TransferConfig>
 8002d8a:	e00f      	b.n	8002dac <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	8979      	ldrh	r1, [r7, #10]
 8002d9e:	2300      	movs	r3, #0
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 fe72 	bl	8003a90 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d19e      	bne.n	8002cf4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	6a39      	ldr	r1, [r7, #32]
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 fcb8 	bl	8003730 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e01a      	b.n	8002e00 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6859      	ldr	r1, [r3, #4]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e0c <HAL_I2C_Master_Transmit+0x1e4>)
 8002dde:	400b      	ands	r3, r1
 8002de0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2220      	movs	r2, #32
 8002de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	e000      	b.n	8002e00 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002dfe:	2302      	movs	r3, #2
  }
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	80002000 	.word	0x80002000
 8002e0c:	fe00e800 	.word	0xfe00e800

08002e10 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af02      	add	r7, sp, #8
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	607a      	str	r2, [r7, #4]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	817b      	strh	r3, [r7, #10]
 8002e20:	4613      	mov	r3, r2
 8002e22:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b20      	cmp	r3, #32
 8002e2e:	f040 80db 	bne.w	8002fe8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d101      	bne.n	8002e40 <HAL_I2C_Master_Receive+0x30>
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	e0d4      	b.n	8002fea <HAL_I2C_Master_Receive+0x1da>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e48:	f7ff fb5a 	bl	8002500 <HAL_GetTick>
 8002e4c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	9300      	str	r3, [sp, #0]
 8002e52:	2319      	movs	r3, #25
 8002e54:	2201      	movs	r2, #1
 8002e56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f000 fbc8 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e0bf      	b.n	8002fea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2222      	movs	r2, #34	@ 0x22
 8002e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2210      	movs	r2, #16
 8002e76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	893a      	ldrh	r2, [r7, #8]
 8002e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	2bff      	cmp	r3, #255	@ 0xff
 8002e9a:	d90e      	bls.n	8002eba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	22ff      	movs	r2, #255	@ 0xff
 8002ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	8979      	ldrh	r1, [r7, #10]
 8002eaa:	4b52      	ldr	r3, [pc, #328]	@ (8002ff4 <HAL_I2C_Master_Receive+0x1e4>)
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f000 fdec 	bl	8003a90 <I2C_TransferConfig>
 8002eb8:	e06d      	b.n	8002f96 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	8979      	ldrh	r1, [r7, #10]
 8002ecc:	4b49      	ldr	r3, [pc, #292]	@ (8002ff4 <HAL_I2C_Master_Receive+0x1e4>)
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f000 fddb 	bl	8003a90 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002eda:	e05c      	b.n	8002f96 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	6a39      	ldr	r1, [r7, #32]
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 fc69 	bl	80037b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e07c      	b.n	8002fea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d034      	beq.n	8002f96 <HAL_I2C_Master_Receive+0x186>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d130      	bne.n	8002f96 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	6a3b      	ldr	r3, [r7, #32]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2180      	movs	r1, #128	@ 0x80
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 fb56 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e04d      	b.n	8002fea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	2bff      	cmp	r3, #255	@ 0xff
 8002f56:	d90e      	bls.n	8002f76 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	22ff      	movs	r2, #255	@ 0xff
 8002f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	8979      	ldrh	r1, [r7, #10]
 8002f66:	2300      	movs	r3, #0
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 fd8e 	bl	8003a90 <I2C_TransferConfig>
 8002f74:	e00f      	b.n	8002f96 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	8979      	ldrh	r1, [r7, #10]
 8002f88:	2300      	movs	r3, #0
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f000 fd7d 	bl	8003a90 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d19d      	bne.n	8002edc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	6a39      	ldr	r1, [r7, #32]
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f000 fbc3 	bl	8003730 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e01a      	b.n	8002fea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6859      	ldr	r1, [r3, #4]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff8 <HAL_I2C_Master_Receive+0x1e8>)
 8002fc8:	400b      	ands	r3, r1
 8002fca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	e000      	b.n	8002fea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002fe8:	2302      	movs	r3, #2
  }
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	80002400 	.word	0x80002400
 8002ff8:	fe00e800 	.word	0xfe00e800

08002ffc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b088      	sub	sp, #32
 8003000:	af02      	add	r7, sp, #8
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	4608      	mov	r0, r1
 8003006:	4611      	mov	r1, r2
 8003008:	461a      	mov	r2, r3
 800300a:	4603      	mov	r3, r0
 800300c:	817b      	strh	r3, [r7, #10]
 800300e:	460b      	mov	r3, r1
 8003010:	813b      	strh	r3, [r7, #8]
 8003012:	4613      	mov	r3, r2
 8003014:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b20      	cmp	r3, #32
 8003020:	f040 80f9 	bne.w	8003216 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003024:	6a3b      	ldr	r3, [r7, #32]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <HAL_I2C_Mem_Write+0x34>
 800302a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800302c:	2b00      	cmp	r3, #0
 800302e:	d105      	bne.n	800303c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003036:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0ed      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003042:	2b01      	cmp	r3, #1
 8003044:	d101      	bne.n	800304a <HAL_I2C_Mem_Write+0x4e>
 8003046:	2302      	movs	r3, #2
 8003048:	e0e6      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003052:	f7ff fa55 	bl	8002500 <HAL_GetTick>
 8003056:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	2319      	movs	r3, #25
 800305e:	2201      	movs	r2, #1
 8003060:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 fac3 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0d1      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2221      	movs	r2, #33	@ 0x21
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2240      	movs	r2, #64	@ 0x40
 8003080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a3a      	ldr	r2, [r7, #32]
 800308e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003094:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800309c:	88f8      	ldrh	r0, [r7, #6]
 800309e:	893a      	ldrh	r2, [r7, #8]
 80030a0:	8979      	ldrh	r1, [r7, #10]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	4603      	mov	r3, r0
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f9d3 	bl	8003458 <I2C_RequestMemoryWrite>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e0a9      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2bff      	cmp	r3, #255	@ 0xff
 80030cc:	d90e      	bls.n	80030ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	22ff      	movs	r2, #255	@ 0xff
 80030d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	8979      	ldrh	r1, [r7, #10]
 80030dc:	2300      	movs	r3, #0
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 fcd3 	bl	8003a90 <I2C_TransferConfig>
 80030ea:	e00f      	b.n	800310c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	8979      	ldrh	r1, [r7, #10]
 80030fe:	2300      	movs	r3, #0
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 fcc2 	bl	8003a90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 fac6 	bl	80036a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e07b      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003124:	781a      	ldrb	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003130:	1c5a      	adds	r2, r3, #1
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d034      	beq.n	80031c4 <HAL_I2C_Mem_Write+0x1c8>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800315e:	2b00      	cmp	r3, #0
 8003160:	d130      	bne.n	80031c4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003168:	2200      	movs	r2, #0
 800316a:	2180      	movs	r1, #128	@ 0x80
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 fa3f 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e04d      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003180:	b29b      	uxth	r3, r3
 8003182:	2bff      	cmp	r3, #255	@ 0xff
 8003184:	d90e      	bls.n	80031a4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	22ff      	movs	r2, #255	@ 0xff
 800318a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003190:	b2da      	uxtb	r2, r3
 8003192:	8979      	ldrh	r1, [r7, #10]
 8003194:	2300      	movs	r3, #0
 8003196:	9300      	str	r3, [sp, #0]
 8003198:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 fc77 	bl	8003a90 <I2C_TransferConfig>
 80031a2:	e00f      	b.n	80031c4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	8979      	ldrh	r1, [r7, #10]
 80031b6:	2300      	movs	r3, #0
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 fc66 	bl	8003a90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d19e      	bne.n	800310c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 faac 	bl	8003730 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e01a      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2220      	movs	r2, #32
 80031e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6859      	ldr	r1, [r3, #4]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003220 <HAL_I2C_Mem_Write+0x224>)
 80031f6:	400b      	ands	r3, r1
 80031f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003212:	2300      	movs	r3, #0
 8003214:	e000      	b.n	8003218 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003216:	2302      	movs	r3, #2
  }
}
 8003218:	4618      	mov	r0, r3
 800321a:	3718      	adds	r7, #24
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	fe00e800 	.word	0xfe00e800

08003224 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af02      	add	r7, sp, #8
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	4608      	mov	r0, r1
 800322e:	4611      	mov	r1, r2
 8003230:	461a      	mov	r2, r3
 8003232:	4603      	mov	r3, r0
 8003234:	817b      	strh	r3, [r7, #10]
 8003236:	460b      	mov	r3, r1
 8003238:	813b      	strh	r3, [r7, #8]
 800323a:	4613      	mov	r3, r2
 800323c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b20      	cmp	r3, #32
 8003248:	f040 80fd 	bne.w	8003446 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800324c:	6a3b      	ldr	r3, [r7, #32]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <HAL_I2C_Mem_Read+0x34>
 8003252:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003254:	2b00      	cmp	r3, #0
 8003256:	d105      	bne.n	8003264 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800325e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e0f1      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800326a:	2b01      	cmp	r3, #1
 800326c:	d101      	bne.n	8003272 <HAL_I2C_Mem_Read+0x4e>
 800326e:	2302      	movs	r3, #2
 8003270:	e0ea      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800327a:	f7ff f941 	bl	8002500 <HAL_GetTick>
 800327e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	9300      	str	r3, [sp, #0]
 8003284:	2319      	movs	r3, #25
 8003286:	2201      	movs	r2, #1
 8003288:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f9af 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e0d5      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2222      	movs	r2, #34	@ 0x22
 80032a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2240      	movs	r2, #64	@ 0x40
 80032a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a3a      	ldr	r2, [r7, #32]
 80032b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80032bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032c4:	88f8      	ldrh	r0, [r7, #6]
 80032c6:	893a      	ldrh	r2, [r7, #8]
 80032c8:	8979      	ldrh	r1, [r7, #10]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d0:	9300      	str	r3, [sp, #0]
 80032d2:	4603      	mov	r3, r0
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 f913 	bl	8003500 <I2C_RequestMemoryRead>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e0ad      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	2bff      	cmp	r3, #255	@ 0xff
 80032f4:	d90e      	bls.n	8003314 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	22ff      	movs	r2, #255	@ 0xff
 80032fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003300:	b2da      	uxtb	r2, r3
 8003302:	8979      	ldrh	r1, [r7, #10]
 8003304:	4b52      	ldr	r3, [pc, #328]	@ (8003450 <HAL_I2C_Mem_Read+0x22c>)
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 fbbf 	bl	8003a90 <I2C_TransferConfig>
 8003312:	e00f      	b.n	8003334 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003318:	b29a      	uxth	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003322:	b2da      	uxtb	r2, r3
 8003324:	8979      	ldrh	r1, [r7, #10]
 8003326:	4b4a      	ldr	r3, [pc, #296]	@ (8003450 <HAL_I2C_Mem_Read+0x22c>)
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 fbae 	bl	8003a90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333a:	2200      	movs	r2, #0
 800333c:	2104      	movs	r1, #4
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 f956 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e07c      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003358:	b2d2      	uxtb	r2, r2
 800335a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003360:	1c5a      	adds	r2, r3, #1
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003376:	b29b      	uxth	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003384:	b29b      	uxth	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d034      	beq.n	80033f4 <HAL_I2C_Mem_Read+0x1d0>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338e:	2b00      	cmp	r3, #0
 8003390:	d130      	bne.n	80033f4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003398:	2200      	movs	r2, #0
 800339a:	2180      	movs	r1, #128	@ 0x80
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 f927 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e04d      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	2bff      	cmp	r3, #255	@ 0xff
 80033b4:	d90e      	bls.n	80033d4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	22ff      	movs	r2, #255	@ 0xff
 80033ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	8979      	ldrh	r1, [r7, #10]
 80033c4:	2300      	movs	r3, #0
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f000 fb5f 	bl	8003a90 <I2C_TransferConfig>
 80033d2:	e00f      	b.n	80033f4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	8979      	ldrh	r1, [r7, #10]
 80033e6:	2300      	movs	r3, #0
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f000 fb4e 	bl	8003a90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d19a      	bne.n	8003334 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f000 f994 	bl	8003730 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e01a      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2220      	movs	r2, #32
 8003418:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6859      	ldr	r1, [r3, #4]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	4b0b      	ldr	r3, [pc, #44]	@ (8003454 <HAL_I2C_Mem_Read+0x230>)
 8003426:	400b      	ands	r3, r1
 8003428:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003442:	2300      	movs	r3, #0
 8003444:	e000      	b.n	8003448 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003446:	2302      	movs	r3, #2
  }
}
 8003448:	4618      	mov	r0, r3
 800344a:	3718      	adds	r7, #24
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	80002400 	.word	0x80002400
 8003454:	fe00e800 	.word	0xfe00e800

08003458 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af02      	add	r7, sp, #8
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	4608      	mov	r0, r1
 8003462:	4611      	mov	r1, r2
 8003464:	461a      	mov	r2, r3
 8003466:	4603      	mov	r3, r0
 8003468:	817b      	strh	r3, [r7, #10]
 800346a:	460b      	mov	r3, r1
 800346c:	813b      	strh	r3, [r7, #8]
 800346e:	4613      	mov	r3, r2
 8003470:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003472:	88fb      	ldrh	r3, [r7, #6]
 8003474:	b2da      	uxtb	r2, r3
 8003476:	8979      	ldrh	r1, [r7, #10]
 8003478:	4b20      	ldr	r3, [pc, #128]	@ (80034fc <I2C_RequestMemoryWrite+0xa4>)
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 fb05 	bl	8003a90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003486:	69fa      	ldr	r2, [r7, #28]
 8003488:	69b9      	ldr	r1, [r7, #24]
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 f909 	bl	80036a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e02c      	b.n	80034f4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800349a:	88fb      	ldrh	r3, [r7, #6]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d105      	bne.n	80034ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034a0:	893b      	ldrh	r3, [r7, #8]
 80034a2:	b2da      	uxtb	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80034aa:	e015      	b.n	80034d8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80034ac:	893b      	ldrh	r3, [r7, #8]
 80034ae:	0a1b      	lsrs	r3, r3, #8
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ba:	69fa      	ldr	r2, [r7, #28]
 80034bc:	69b9      	ldr	r1, [r7, #24]
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f8ef 	bl	80036a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e012      	b.n	80034f4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034ce:	893b      	ldrh	r3, [r7, #8]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	2200      	movs	r2, #0
 80034e0:	2180      	movs	r1, #128	@ 0x80
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 f884 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3710      	adds	r7, #16
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	80002000 	.word	0x80002000

08003500 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af02      	add	r7, sp, #8
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	4608      	mov	r0, r1
 800350a:	4611      	mov	r1, r2
 800350c:	461a      	mov	r2, r3
 800350e:	4603      	mov	r3, r0
 8003510:	817b      	strh	r3, [r7, #10]
 8003512:	460b      	mov	r3, r1
 8003514:	813b      	strh	r3, [r7, #8]
 8003516:	4613      	mov	r3, r2
 8003518:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800351a:	88fb      	ldrh	r3, [r7, #6]
 800351c:	b2da      	uxtb	r2, r3
 800351e:	8979      	ldrh	r1, [r7, #10]
 8003520:	4b20      	ldr	r3, [pc, #128]	@ (80035a4 <I2C_RequestMemoryRead+0xa4>)
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	2300      	movs	r3, #0
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fab2 	bl	8003a90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	69b9      	ldr	r1, [r7, #24]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f8b6 	bl	80036a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e02c      	b.n	800359a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d105      	bne.n	8003552 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003546:	893b      	ldrh	r3, [r7, #8]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003550:	e015      	b.n	800357e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003552:	893b      	ldrh	r3, [r7, #8]
 8003554:	0a1b      	lsrs	r3, r3, #8
 8003556:	b29b      	uxth	r3, r3
 8003558:	b2da      	uxtb	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003560:	69fa      	ldr	r2, [r7, #28]
 8003562:	69b9      	ldr	r1, [r7, #24]
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f000 f89c 	bl	80036a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d001      	beq.n	8003574 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e012      	b.n	800359a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003574:	893b      	ldrh	r3, [r7, #8]
 8003576:	b2da      	uxtb	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	2200      	movs	r2, #0
 8003586:	2140      	movs	r1, #64	@ 0x40
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f831 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e000      	b.n	800359a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	80002000 	.word	0x80002000

080035a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d103      	bne.n	80035c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2200      	movs	r2, #0
 80035c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d007      	beq.n	80035e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	699a      	ldr	r2, [r3, #24]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	619a      	str	r2, [r3, #24]
  }
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	603b      	str	r3, [r7, #0]
 80035fc:	4613      	mov	r3, r2
 80035fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003600:	e03b      	b.n	800367a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	6839      	ldr	r1, [r7, #0]
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 f962 	bl	80038d0 <I2C_IsErrorOccurred>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e041      	b.n	800369a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d02d      	beq.n	800367a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800361e:	f7fe ff6f 	bl	8002500 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d302      	bcc.n	8003634 <I2C_WaitOnFlagUntilTimeout+0x44>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d122      	bne.n	800367a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699a      	ldr	r2, [r3, #24]
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	4013      	ands	r3, r2
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	429a      	cmp	r2, r3
 8003642:	bf0c      	ite	eq
 8003644:	2301      	moveq	r3, #1
 8003646:	2300      	movne	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	461a      	mov	r2, r3
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	429a      	cmp	r2, r3
 8003650:	d113      	bne.n	800367a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	f043 0220 	orr.w	r2, r3, #32
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2220      	movs	r2, #32
 8003662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e00f      	b.n	800369a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699a      	ldr	r2, [r3, #24]
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	4013      	ands	r3, r2
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	429a      	cmp	r2, r3
 8003688:	bf0c      	ite	eq
 800368a:	2301      	moveq	r3, #1
 800368c:	2300      	movne	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	461a      	mov	r2, r3
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	429a      	cmp	r2, r3
 8003696:	d0b4      	beq.n	8003602 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b084      	sub	sp, #16
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	60f8      	str	r0, [r7, #12]
 80036aa:	60b9      	str	r1, [r7, #8]
 80036ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036ae:	e033      	b.n	8003718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	68b9      	ldr	r1, [r7, #8]
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f000 f90b 	bl	80038d0 <I2C_IsErrorOccurred>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e031      	b.n	8003728 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ca:	d025      	beq.n	8003718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036cc:	f7fe ff18 	bl	8002500 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d302      	bcc.n	80036e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d11a      	bne.n	8003718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d013      	beq.n	8003718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	f043 0220 	orr.w	r2, r3, #32
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2220      	movs	r2, #32
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e007      	b.n	8003728 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b02      	cmp	r3, #2
 8003724:	d1c4      	bne.n	80036b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800373c:	e02f      	b.n	800379e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	68b9      	ldr	r1, [r7, #8]
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 f8c4 	bl	80038d0 <I2C_IsErrorOccurred>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e02d      	b.n	80037ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003752:	f7fe fed5 	bl	8002500 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	429a      	cmp	r2, r3
 8003760:	d302      	bcc.n	8003768 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d11a      	bne.n	800379e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	f003 0320 	and.w	r3, r3, #32
 8003772:	2b20      	cmp	r3, #32
 8003774:	d013      	beq.n	800379e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800377a:	f043 0220 	orr.w	r2, r3, #32
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e007      	b.n	80037ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	f003 0320 	and.w	r3, r3, #32
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d1c8      	bne.n	800373e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
	...

080037b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80037c8:	e071      	b.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f87e 	bl	80038d0 <I2C_IsErrorOccurred>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	f003 0320 	and.w	r3, r3, #32
 80037e8:	2b20      	cmp	r3, #32
 80037ea:	d13b      	bne.n	8003864 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80037ec:	7dfb      	ldrb	r3, [r7, #23]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d138      	bne.n	8003864 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d105      	bne.n	800380c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003808:	2300      	movs	r3, #0
 800380a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	f003 0310 	and.w	r3, r3, #16
 8003816:	2b10      	cmp	r3, #16
 8003818:	d121      	bne.n	800385e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2210      	movs	r2, #16
 8003820:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2204      	movs	r2, #4
 8003826:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2220      	movs	r2, #32
 800382e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6859      	ldr	r1, [r3, #4]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	4b24      	ldr	r3, [pc, #144]	@ (80038cc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800383c:	400b      	ands	r3, r1
 800383e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2220      	movs	r2, #32
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	75fb      	strb	r3, [r7, #23]
 800385c:	e002      	b.n	8003864 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003864:	f7fe fe4c 	bl	8002500 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	429a      	cmp	r2, r3
 8003872:	d302      	bcc.n	800387a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d119      	bne.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800387a:	7dfb      	ldrb	r3, [r7, #23]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d116      	bne.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b04      	cmp	r3, #4
 800388c:	d00f      	beq.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003892:	f043 0220 	orr.w	r2, r3, #32
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2220      	movs	r2, #32
 800389e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d002      	beq.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80038bc:	7dfb      	ldrb	r3, [r7, #23]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d083      	beq.n	80037ca <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80038c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	fe00e800 	.word	0xfe00e800

080038d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08a      	sub	sp, #40	@ 0x28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d068      	beq.n	80039ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2210      	movs	r2, #16
 8003902:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003904:	e049      	b.n	800399a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390c:	d045      	beq.n	800399a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800390e:	f7fe fdf7 	bl	8002500 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	429a      	cmp	r2, r3
 800391c:	d302      	bcc.n	8003924 <I2C_IsErrorOccurred+0x54>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d13a      	bne.n	800399a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800392e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003936:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003942:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003946:	d121      	bne.n	800398c <I2C_IsErrorOccurred+0xbc>
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800394e:	d01d      	beq.n	800398c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	2b20      	cmp	r3, #32
 8003954:	d01a      	beq.n	800398c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003964:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003966:	f7fe fdcb 	bl	8002500 <HAL_GetTick>
 800396a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800396c:	e00e      	b.n	800398c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800396e:	f7fe fdc7 	bl	8002500 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b19      	cmp	r3, #25
 800397a:	d907      	bls.n	800398c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	f043 0320 	orr.w	r3, r3, #32
 8003982:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800398a:	e006      	b.n	800399a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f003 0320 	and.w	r3, r3, #32
 8003996:	2b20      	cmp	r3, #32
 8003998:	d1e9      	bne.n	800396e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	f003 0320 	and.w	r3, r3, #32
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d003      	beq.n	80039b0 <I2C_IsErrorOccurred+0xe0>
 80039a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0aa      	beq.n	8003906 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d103      	bne.n	80039c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2220      	movs	r2, #32
 80039be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039c0:	6a3b      	ldr	r3, [r7, #32]
 80039c2:	f043 0304 	orr.w	r3, r3, #4
 80039c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00b      	beq.n	80039f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00b      	beq.n	8003a1a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a02:	6a3b      	ldr	r3, [r7, #32]
 8003a04:	f043 0308 	orr.w	r3, r3, #8
 8003a08:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00b      	beq.n	8003a3c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a24:	6a3b      	ldr	r3, [r7, #32]
 8003a26:	f043 0302 	orr.w	r3, r3, #2
 8003a2a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01c      	beq.n	8003a7e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7ff fdaf 	bl	80035a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6859      	ldr	r1, [r3, #4]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b0d      	ldr	r3, [pc, #52]	@ (8003a8c <I2C_IsErrorOccurred+0x1bc>)
 8003a56:	400b      	ands	r3, r1
 8003a58:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
 8003a60:	431a      	orrs	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3728      	adds	r7, #40	@ 0x28
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	fe00e800 	.word	0xfe00e800

08003a90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	607b      	str	r3, [r7, #4]
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	817b      	strh	r3, [r7, #10]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003aa2:	897b      	ldrh	r3, [r7, #10]
 8003aa4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003aa8:	7a7b      	ldrb	r3, [r7, #9]
 8003aaa:	041b      	lsls	r3, r3, #16
 8003aac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ab0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003abe:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	0d5b      	lsrs	r3, r3, #21
 8003aca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003ace:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <I2C_TransferConfig+0x60>)
 8003ad0:	430b      	orrs	r3, r1
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	ea02 0103 	and.w	r1, r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	03ff63ff 	.word	0x03ff63ff

08003af4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b20      	cmp	r3, #32
 8003b08:	d138      	bne.n	8003b7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e032      	b.n	8003b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2224      	movs	r2, #36	@ 0x24
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0201 	bic.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6819      	ldr	r1, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f042 0201 	orr.w	r2, r2, #1
 8003b66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e000      	b.n	8003b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr

08003b8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b085      	sub	sp, #20
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
 8003b92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b20      	cmp	r3, #32
 8003b9e:	d139      	bne.n	8003c14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e033      	b.n	8003c16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2224      	movs	r2, #36	@ 0x24
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003bdc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	021b      	lsls	r3, r3, #8
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	e000      	b.n	8003c16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c14:	2302      	movs	r3, #2
  }
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
	...

08003c24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b088      	sub	sp, #32
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d102      	bne.n	8003c38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f000 bc28 	b.w	8004488 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c38:	4b94      	ldr	r3, [pc, #592]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	f003 0318 	and.w	r3, r3, #24
 8003c40:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003c42:	4b92      	ldr	r3, [pc, #584]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0310 	and.w	r3, r3, #16
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d05b      	beq.n	8003d10 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	2b08      	cmp	r3, #8
 8003c5c:	d005      	beq.n	8003c6a <HAL_RCC_OscConfig+0x46>
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	2b18      	cmp	r3, #24
 8003c62:	d114      	bne.n	8003c8e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d111      	bne.n	8003c8e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d102      	bne.n	8003c78 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	f000 bc08 	b.w	8004488 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003c78:	4b84      	ldr	r3, [pc, #528]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	041b      	lsls	r3, r3, #16
 8003c86:	4981      	ldr	r1, [pc, #516]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003c8c:	e040      	b.n	8003d10 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d023      	beq.n	8003cde <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003c96:	4b7d      	ldr	r3, [pc, #500]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a7c      	ldr	r2, [pc, #496]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca2:	f7fe fc2d 	bl	8002500 <HAL_GetTick>
 8003ca6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003ca8:	e008      	b.n	8003cbc <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003caa:	f7fe fc29 	bl	8002500 <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d901      	bls.n	8003cbc <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e3e5      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003cbc:	4b73      	ldr	r3, [pc, #460]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0f0      	beq.n	8003caa <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003cc8:	4b70      	ldr	r3, [pc, #448]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	041b      	lsls	r3, r3, #16
 8003cd6:	496d      	ldr	r1, [pc, #436]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	618b      	str	r3, [r1, #24]
 8003cdc:	e018      	b.n	8003d10 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003cde:	4b6b      	ldr	r3, [pc, #428]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a6a      	ldr	r2, [pc, #424]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cea:	f7fe fc09 	bl	8002500 <HAL_GetTick>
 8003cee:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003cf2:	f7fe fc05 	bl	8002500 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e3c1      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003d04:	4b61      	ldr	r3, [pc, #388]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1f0      	bne.n	8003cf2 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80a0 	beq.w	8003e5e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	2b10      	cmp	r3, #16
 8003d22:	d005      	beq.n	8003d30 <HAL_RCC_OscConfig+0x10c>
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	2b18      	cmp	r3, #24
 8003d28:	d109      	bne.n	8003d3e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d106      	bne.n	8003d3e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f040 8092 	bne.w	8003e5e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e3a4      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d46:	d106      	bne.n	8003d56 <HAL_RCC_OscConfig+0x132>
 8003d48:	4b50      	ldr	r3, [pc, #320]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a4f      	ldr	r2, [pc, #316]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d52:	6013      	str	r3, [r2, #0]
 8003d54:	e058      	b.n	8003e08 <HAL_RCC_OscConfig+0x1e4>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d112      	bne.n	8003d84 <HAL_RCC_OscConfig+0x160>
 8003d5e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a4a      	ldr	r2, [pc, #296]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	4b48      	ldr	r3, [pc, #288]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a47      	ldr	r2, [pc, #284]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4b45      	ldr	r3, [pc, #276]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a44      	ldr	r2, [pc, #272]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e041      	b.n	8003e08 <HAL_RCC_OscConfig+0x1e4>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d8c:	d112      	bne.n	8003db4 <HAL_RCC_OscConfig+0x190>
 8003d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a3e      	ldr	r2, [pc, #248]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003da0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	4b39      	ldr	r3, [pc, #228]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a38      	ldr	r2, [pc, #224]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	e029      	b.n	8003e08 <HAL_RCC_OscConfig+0x1e4>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003dbc:	d112      	bne.n	8003de4 <HAL_RCC_OscConfig+0x1c0>
 8003dbe:	4b33      	ldr	r3, [pc, #204]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a32      	ldr	r2, [pc, #200]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	4b30      	ldr	r3, [pc, #192]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a2f      	ldr	r2, [pc, #188]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dd0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dd4:	6013      	str	r3, [r2, #0]
 8003dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a2c      	ldr	r2, [pc, #176]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de0:	6013      	str	r3, [r2, #0]
 8003de2:	e011      	b.n	8003e08 <HAL_RCC_OscConfig+0x1e4>
 8003de4:	4b29      	ldr	r3, [pc, #164]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a28      	ldr	r2, [pc, #160]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dee:	6013      	str	r3, [r2, #0]
 8003df0:	4b26      	ldr	r3, [pc, #152]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a25      	ldr	r2, [pc, #148]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	4b23      	ldr	r3, [pc, #140]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a22      	ldr	r2, [pc, #136]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003e02:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d013      	beq.n	8003e38 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fe fb76 	bl	8002500 <HAL_GetTick>
 8003e14:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003e18:	f7fe fb72 	bl	8002500 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b64      	cmp	r3, #100	@ 0x64
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e32e      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e2a:	4b18      	ldr	r3, [pc, #96]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0f0      	beq.n	8003e18 <HAL_RCC_OscConfig+0x1f4>
 8003e36:	e012      	b.n	8003e5e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7fe fb62 	bl	8002500 <HAL_GetTick>
 8003e3c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003e40:	f7fe fb5e 	bl	8002500 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	@ 0x64
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e31a      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e52:	4b0e      	ldr	r3, [pc, #56]	@ (8003e8c <HAL_RCC_OscConfig+0x268>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f000 809a 	beq.w	8003fa0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d005      	beq.n	8003e7e <HAL_RCC_OscConfig+0x25a>
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	2b18      	cmp	r3, #24
 8003e76:	d149      	bne.n	8003f0c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d146      	bne.n	8003f0c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d104      	bne.n	8003e90 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e2fe      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
 8003e8a:	bf00      	nop
 8003e8c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d11c      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003e96:	4b9a      	ldr	r3, [pc, #616]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0218 	and.w	r2, r3, #24
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d014      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003ea6:	4b96      	ldr	r3, [pc, #600]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f023 0218 	bic.w	r2, r3, #24
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	4993      	ldr	r1, [pc, #588]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003eb8:	f000 fdd0 	bl	8004a5c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ebc:	4b91      	ldr	r3, [pc, #580]	@ (8004104 <HAL_RCC_OscConfig+0x4e0>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7fe f8e3 	bl	800208c <HAL_InitTick>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e2db      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed0:	f7fe fb16 	bl	8002500 <HAL_GetTick>
 8003ed4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003ed8:	f7fe fb12 	bl	8002500 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e2ce      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eea:	4b85      	ldr	r3, [pc, #532]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003ef6:	4b82      	ldr	r3, [pc, #520]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	041b      	lsls	r3, r3, #16
 8003f04:	497e      	ldr	r1, [pc, #504]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003f0a:	e049      	b.n	8003fa0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d02c      	beq.n	8003f6e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003f14:	4b7a      	ldr	r3, [pc, #488]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f023 0218 	bic.w	r2, r3, #24
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	4977      	ldr	r1, [pc, #476]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003f26:	4b76      	ldr	r3, [pc, #472]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a75      	ldr	r2, [pc, #468]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f2c:	f043 0301 	orr.w	r3, r3, #1
 8003f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f32:	f7fe fae5 	bl	8002500 <HAL_GetTick>
 8003f36:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003f3a:	f7fe fae1 	bl	8002500 <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e29d      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0f0      	beq.n	8003f3a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003f58:	4b69      	ldr	r3, [pc, #420]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	041b      	lsls	r3, r3, #16
 8003f66:	4966      	ldr	r1, [pc, #408]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	610b      	str	r3, [r1, #16]
 8003f6c:	e018      	b.n	8003fa0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f6e:	4b64      	ldr	r3, [pc, #400]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a63      	ldr	r2, [pc, #396]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f74:	f023 0301 	bic.w	r3, r3, #1
 8003f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7a:	f7fe fac1 	bl	8002500 <HAL_GetTick>
 8003f7e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003f82:	f7fe fabd 	bl	8002500 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e279      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f94:	4b5a      	ldr	r3, [pc, #360]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1f0      	bne.n	8003f82 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d03c      	beq.n	8004026 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d01c      	beq.n	8003fee <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fb4:	4b52      	ldr	r3, [pc, #328]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003fb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fba:	4a51      	ldr	r2, [pc, #324]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003fbc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fc0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc4:	f7fe fa9c 	bl	8002500 <HAL_GetTick>
 8003fc8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003fcc:	f7fe fa98 	bl	8002500 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e254      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003fde:	4b48      	ldr	r3, [pc, #288]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003fe0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0ef      	beq.n	8003fcc <HAL_RCC_OscConfig+0x3a8>
 8003fec:	e01b      	b.n	8004026 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fee:	4b44      	ldr	r3, [pc, #272]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ff4:	4a42      	ldr	r2, [pc, #264]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8003ff6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ffa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffe:	f7fe fa7f 	bl	8002500 <HAL_GetTick>
 8004002:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004006:	f7fe fa7b 	bl	8002500 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e237      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004018:	4b39      	ldr	r3, [pc, #228]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 800401a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800401e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1ef      	bne.n	8004006 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0304 	and.w	r3, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 80d2 	beq.w	80041d8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004034:	4b34      	ldr	r3, [pc, #208]	@ (8004108 <HAL_RCC_OscConfig+0x4e4>)
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b00      	cmp	r3, #0
 800403e:	d118      	bne.n	8004072 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004040:	4b31      	ldr	r3, [pc, #196]	@ (8004108 <HAL_RCC_OscConfig+0x4e4>)
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	4a30      	ldr	r2, [pc, #192]	@ (8004108 <HAL_RCC_OscConfig+0x4e4>)
 8004046:	f043 0301 	orr.w	r3, r3, #1
 800404a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800404c:	f7fe fa58 	bl	8002500 <HAL_GetTick>
 8004050:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004054:	f7fe fa54 	bl	8002500 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e210      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004066:	4b28      	ldr	r3, [pc, #160]	@ (8004108 <HAL_RCC_OscConfig+0x4e4>)
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0f0      	beq.n	8004054 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d108      	bne.n	800408c <HAL_RCC_OscConfig+0x468>
 800407a:	4b21      	ldr	r3, [pc, #132]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 800407c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004080:	4a1f      	ldr	r2, [pc, #124]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800408a:	e074      	b.n	8004176 <HAL_RCC_OscConfig+0x552>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d118      	bne.n	80040c6 <HAL_RCC_OscConfig+0x4a2>
 8004094:	4b1a      	ldr	r3, [pc, #104]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 8004096:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800409a:	4a19      	ldr	r2, [pc, #100]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 800409c:	f023 0301 	bic.w	r3, r3, #1
 80040a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040a4:	4b16      	ldr	r3, [pc, #88]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040aa:	4a15      	ldr	r2, [pc, #84]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040b4:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040ba:	4a11      	ldr	r2, [pc, #68]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040bc:	f023 0304 	bic.w	r3, r3, #4
 80040c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040c4:	e057      	b.n	8004176 <HAL_RCC_OscConfig+0x552>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2b05      	cmp	r3, #5
 80040cc:	d11e      	bne.n	800410c <HAL_RCC_OscConfig+0x4e8>
 80040ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040d6:	f043 0304 	orr.w	r3, r3, #4
 80040da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040de:	4b08      	ldr	r3, [pc, #32]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040e4:	4a06      	ldr	r2, [pc, #24]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040ee:	4b04      	ldr	r3, [pc, #16]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040f4:	4a02      	ldr	r2, [pc, #8]	@ (8004100 <HAL_RCC_OscConfig+0x4dc>)
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040fe:	e03a      	b.n	8004176 <HAL_RCC_OscConfig+0x552>
 8004100:	44020c00 	.word	0x44020c00
 8004104:	20000004 	.word	0x20000004
 8004108:	44020800 	.word	0x44020800
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b85      	cmp	r3, #133	@ 0x85
 8004112:	d118      	bne.n	8004146 <HAL_RCC_OscConfig+0x522>
 8004114:	4ba2      	ldr	r3, [pc, #648]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004116:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800411a:	4aa1      	ldr	r2, [pc, #644]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800411c:	f043 0304 	orr.w	r3, r3, #4
 8004120:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004124:	4b9e      	ldr	r3, [pc, #632]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800412a:	4a9d      	ldr	r2, [pc, #628]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800412c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004130:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004134:	4b9a      	ldr	r3, [pc, #616]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004136:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800413a:	4a99      	ldr	r2, [pc, #612]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800413c:	f043 0301 	orr.w	r3, r3, #1
 8004140:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004144:	e017      	b.n	8004176 <HAL_RCC_OscConfig+0x552>
 8004146:	4b96      	ldr	r3, [pc, #600]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004148:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800414c:	4a94      	ldr	r2, [pc, #592]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800414e:	f023 0301 	bic.w	r3, r3, #1
 8004152:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004156:	4b92      	ldr	r3, [pc, #584]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004158:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800415c:	4a90      	ldr	r2, [pc, #576]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800415e:	f023 0304 	bic.w	r3, r3, #4
 8004162:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004166:	4b8e      	ldr	r3, [pc, #568]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004168:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800416c:	4a8c      	ldr	r2, [pc, #560]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800416e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004172:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d016      	beq.n	80041ac <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417e:	f7fe f9bf 	bl	8002500 <HAL_GetTick>
 8004182:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004184:	e00a      	b.n	800419c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004186:	f7fe f9bb 	bl	8002500 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004194:	4293      	cmp	r3, r2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e175      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800419c:	4b80      	ldr	r3, [pc, #512]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800419e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0ed      	beq.n	8004186 <HAL_RCC_OscConfig+0x562>
 80041aa:	e015      	b.n	80041d8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ac:	f7fe f9a8 	bl	8002500 <HAL_GetTick>
 80041b0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041b2:	e00a      	b.n	80041ca <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b4:	f7fe f9a4 	bl	8002500 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e15e      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041ca:	4b75      	ldr	r3, [pc, #468]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80041cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1ed      	bne.n	80041b4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0320 	and.w	r3, r3, #32
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d036      	beq.n	8004252 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d019      	beq.n	8004220 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041ec:	4b6c      	ldr	r3, [pc, #432]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a6b      	ldr	r2, [pc, #428]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80041f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80041f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f8:	f7fe f982 	bl	8002500 <HAL_GetTick>
 80041fc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80041fe:	e008      	b.n	8004212 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004200:	f7fe f97e 	bl	8002500 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b02      	cmp	r3, #2
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e13a      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004212:	4b63      	ldr	r3, [pc, #396]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0x5dc>
 800421e:	e018      	b.n	8004252 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004220:	4b5f      	ldr	r3, [pc, #380]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a5e      	ldr	r2, [pc, #376]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004226:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800422a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800422c:	f7fe f968 	bl	8002500 <HAL_GetTick>
 8004230:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004234:	f7fe f964 	bl	8002500 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e120      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004246:	4b56      	ldr	r3, [pc, #344]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f0      	bne.n	8004234 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 8115 	beq.w	8004486 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	2b18      	cmp	r3, #24
 8004260:	f000 80af 	beq.w	80043c2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004268:	2b02      	cmp	r3, #2
 800426a:	f040 8086 	bne.w	800437a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800426e:	4b4c      	ldr	r3, [pc, #304]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a4b      	ldr	r2, [pc, #300]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004274:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004278:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427a:	f7fe f941 	bl	8002500 <HAL_GetTick>
 800427e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004282:	f7fe f93d 	bl	8002500 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e0f9      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004294:	4b42      	ldr	r3, [pc, #264]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f0      	bne.n	8004282 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80042a0:	4b3f      	ldr	r3, [pc, #252]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80042a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80042a8:	f023 0303 	bic.w	r3, r3, #3
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80042b4:	0212      	lsls	r2, r2, #8
 80042b6:	430a      	orrs	r2, r1
 80042b8:	4939      	ldr	r1, [pc, #228]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	628b      	str	r3, [r1, #40]	@ 0x28
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c2:	3b01      	subs	r3, #1
 80042c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042cc:	3b01      	subs	r3, #1
 80042ce:	025b      	lsls	r3, r3, #9
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d8:	3b01      	subs	r3, #1
 80042da:	041b      	lsls	r3, r3, #16
 80042dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	3b01      	subs	r3, #1
 80042e8:	061b      	lsls	r3, r3, #24
 80042ea:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80042ee:	492c      	ldr	r1, [pc, #176]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80042f4:	4b2a      	ldr	r3, [pc, #168]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80042f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f8:	4a29      	ldr	r2, [pc, #164]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 80042fa:	f023 0310 	bic.w	r3, r3, #16
 80042fe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004304:	4a26      	ldr	r2, [pc, #152]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800430a:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800430c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430e:	4a24      	ldr	r2, [pc, #144]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004310:	f043 0310 	orr.w	r3, r3, #16
 8004314:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004316:	4b22      	ldr	r3, [pc, #136]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431a:	f023 020c 	bic.w	r2, r3, #12
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004322:	491f      	ldr	r1, [pc, #124]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004324:	4313      	orrs	r3, r2
 8004326:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004328:	4b1d      	ldr	r3, [pc, #116]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800432a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432c:	f023 0220 	bic.w	r2, r3, #32
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004334:	491a      	ldr	r1, [pc, #104]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004336:	4313      	orrs	r3, r2
 8004338:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800433a:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800433c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433e:	4a18      	ldr	r2, [pc, #96]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004344:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004346:	4b16      	ldr	r3, [pc, #88]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a15      	ldr	r2, [pc, #84]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800434c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004352:	f7fe f8d5 	bl	8002500 <HAL_GetTick>
 8004356:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800435a:	f7fe f8d1 	bl	8002500 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e08d      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800436c:	4b0c      	ldr	r3, [pc, #48]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f0      	beq.n	800435a <HAL_RCC_OscConfig+0x736>
 8004378:	e085      	b.n	8004486 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800437a:	4b09      	ldr	r3, [pc, #36]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a08      	ldr	r2, [pc, #32]	@ (80043a0 <HAL_RCC_OscConfig+0x77c>)
 8004380:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004384:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004386:	f7fe f8bb 	bl	8002500 <HAL_GetTick>
 800438a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800438c:	e00a      	b.n	80043a4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800438e:	f7fe f8b7 	bl	8002500 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d903      	bls.n	80043a4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e073      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
 80043a0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80043a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1ee      	bne.n	800438e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80043b0:	4b37      	ldr	r3, [pc, #220]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	4a36      	ldr	r2, [pc, #216]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 80043b6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80043ba:	f023 0303 	bic.w	r3, r3, #3
 80043be:	6293      	str	r3, [r2, #40]	@ 0x28
 80043c0:	e061      	b.n	8004486 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80043c2:	4b33      	ldr	r3, [pc, #204]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 80043c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80043c8:	4b31      	ldr	r3, [pc, #196]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 80043ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043cc:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d031      	beq.n	800443a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f003 0203 	and.w	r2, r3, #3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d12a      	bne.n	800443a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	0a1b      	lsrs	r3, r3, #8
 80043e8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d122      	bne.n	800443a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043fe:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d11a      	bne.n	800443a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	0a5b      	lsrs	r3, r3, #9
 8004408:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004410:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004412:	429a      	cmp	r2, r3
 8004414:	d111      	bne.n	800443a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	0c1b      	lsrs	r3, r3, #16
 800441a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004422:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004424:	429a      	cmp	r2, r3
 8004426:	d108      	bne.n	800443a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	0e1b      	lsrs	r3, r3, #24
 800442c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004434:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004436:	429a      	cmp	r2, r3
 8004438:	d001      	beq.n	800443e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e024      	b.n	8004488 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800443e:	4b14      	ldr	r3, [pc, #80]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 8004440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004442:	08db      	lsrs	r3, r3, #3
 8004444:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800444c:	429a      	cmp	r2, r3
 800444e:	d01a      	beq.n	8004486 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004450:	4b0f      	ldr	r3, [pc, #60]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 8004452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004454:	4a0e      	ldr	r2, [pc, #56]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 8004456:	f023 0310 	bic.w	r3, r3, #16
 800445a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445c:	f7fe f850 	bl	8002500 <HAL_GetTick>
 8004460:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004462:	bf00      	nop
 8004464:	f7fe f84c 	bl	8002500 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	4293      	cmp	r3, r2
 800446e:	d0f9      	beq.n	8004464 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004474:	4a06      	ldr	r2, [pc, #24]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800447a:	4b05      	ldr	r3, [pc, #20]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 800447c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447e:	4a04      	ldr	r2, [pc, #16]	@ (8004490 <HAL_RCC_OscConfig+0x86c>)
 8004480:	f043 0310 	orr.w	r3, r3, #16
 8004484:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3720      	adds	r7, #32
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	44020c00 	.word	0x44020c00

08004494 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e19e      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044a8:	4b83      	ldr	r3, [pc, #524]	@ (80046b8 <HAL_RCC_ClockConfig+0x224>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d910      	bls.n	80044d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044b6:	4b80      	ldr	r3, [pc, #512]	@ (80046b8 <HAL_RCC_ClockConfig+0x224>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f023 020f 	bic.w	r2, r3, #15
 80044be:	497e      	ldr	r1, [pc, #504]	@ (80046b8 <HAL_RCC_ClockConfig+0x224>)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044c6:	4b7c      	ldr	r3, [pc, #496]	@ (80046b8 <HAL_RCC_ClockConfig+0x224>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d001      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e186      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0310 	and.w	r3, r3, #16
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d012      	beq.n	800450a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	695a      	ldr	r2, [r3, #20]
 80044e8:	4b74      	ldr	r3, [pc, #464]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	0a1b      	lsrs	r3, r3, #8
 80044ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d909      	bls.n	800450a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80044f6:	4b71      	ldr	r3, [pc, #452]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	021b      	lsls	r3, r3, #8
 8004504:	496d      	ldr	r1, [pc, #436]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004506:	4313      	orrs	r3, r2
 8004508:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0308 	and.w	r3, r3, #8
 8004512:	2b00      	cmp	r3, #0
 8004514:	d012      	beq.n	800453c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	4b68      	ldr	r3, [pc, #416]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	091b      	lsrs	r3, r3, #4
 8004520:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004524:	429a      	cmp	r2, r3
 8004526:	d909      	bls.n	800453c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004528:	4b64      	ldr	r3, [pc, #400]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	4961      	ldr	r1, [pc, #388]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004538:	4313      	orrs	r3, r2
 800453a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b00      	cmp	r3, #0
 8004546:	d010      	beq.n	800456a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	4b5b      	ldr	r3, [pc, #364]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004554:	429a      	cmp	r2, r3
 8004556:	d908      	bls.n	800456a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004558:	4b58      	ldr	r3, [pc, #352]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	4955      	ldr	r1, [pc, #340]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004566:	4313      	orrs	r3, r2
 8004568:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d010      	beq.n	8004598 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	4b50      	ldr	r3, [pc, #320]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	f003 030f 	and.w	r3, r3, #15
 8004582:	429a      	cmp	r2, r3
 8004584:	d908      	bls.n	8004598 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004586:	4b4d      	ldr	r3, [pc, #308]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f023 020f 	bic.w	r2, r3, #15
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	494a      	ldr	r1, [pc, #296]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004594:	4313      	orrs	r3, r2
 8004596:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 8093 	beq.w	80046cc <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d107      	bne.n	80045be <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80045ae:	4b43      	ldr	r3, [pc, #268]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d121      	bne.n	80045fe <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e113      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d107      	bne.n	80045d6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045c6:	4b3d      	ldr	r3, [pc, #244]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d115      	bne.n	80045fe <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e107      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d107      	bne.n	80045ee <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80045de:	4b37      	ldr	r3, [pc, #220]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d109      	bne.n	80045fe <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e0fb      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045ee:	4b33      	ldr	r3, [pc, #204]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e0f3      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80045fe:	4b2f      	ldr	r3, [pc, #188]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f023 0203 	bic.w	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	492c      	ldr	r1, [pc, #176]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 800460c:	4313      	orrs	r3, r2
 800460e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004610:	f7fd ff76 	bl	8002500 <HAL_GetTick>
 8004614:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b03      	cmp	r3, #3
 800461c:	d112      	bne.n	8004644 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800461e:	e00a      	b.n	8004636 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004620:	f7fd ff6e 	bl	8002500 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e0d7      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004636:	4b21      	ldr	r3, [pc, #132]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	f003 0318 	and.w	r3, r3, #24
 800463e:	2b18      	cmp	r3, #24
 8004640:	d1ee      	bne.n	8004620 <HAL_RCC_ClockConfig+0x18c>
 8004642:	e043      	b.n	80046cc <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	2b02      	cmp	r3, #2
 800464a:	d112      	bne.n	8004672 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800464c:	e00a      	b.n	8004664 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800464e:	f7fd ff57 	bl	8002500 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800465c:	4293      	cmp	r3, r2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e0c0      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004664:	4b15      	ldr	r3, [pc, #84]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	f003 0318 	and.w	r3, r3, #24
 800466c:	2b10      	cmp	r3, #16
 800466e:	d1ee      	bne.n	800464e <HAL_RCC_ClockConfig+0x1ba>
 8004670:	e02c      	b.n	80046cc <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d122      	bne.n	80046c0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800467a:	e00a      	b.n	8004692 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800467c:	f7fd ff40 	bl	8002500 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e0a9      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004692:	4b0a      	ldr	r3, [pc, #40]	@ (80046bc <HAL_RCC_ClockConfig+0x228>)
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	f003 0318 	and.w	r3, r3, #24
 800469a:	2b08      	cmp	r3, #8
 800469c:	d1ee      	bne.n	800467c <HAL_RCC_ClockConfig+0x1e8>
 800469e:	e015      	b.n	80046cc <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80046a0:	f7fd ff2e 	bl	8002500 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d906      	bls.n	80046c0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e097      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
 80046b6:	bf00      	nop
 80046b8:	40022000 	.word	0x40022000
 80046bc:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80046c0:	4b4b      	ldr	r3, [pc, #300]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80046c2:	69db      	ldr	r3, [r3, #28]
 80046c4:	f003 0318 	and.w	r3, r3, #24
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1e9      	bne.n	80046a0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d010      	beq.n	80046fa <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	4b44      	ldr	r3, [pc, #272]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	f003 030f 	and.w	r3, r3, #15
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d208      	bcs.n	80046fa <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80046e8:	4b41      	ldr	r3, [pc, #260]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	f023 020f 	bic.w	r2, r3, #15
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	493e      	ldr	r1, [pc, #248]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046fa:	4b3e      	ldr	r3, [pc, #248]	@ (80047f4 <HAL_RCC_ClockConfig+0x360>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 030f 	and.w	r3, r3, #15
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d210      	bcs.n	800472a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004708:	4b3a      	ldr	r3, [pc, #232]	@ (80047f4 <HAL_RCC_ClockConfig+0x360>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f023 020f 	bic.w	r2, r3, #15
 8004710:	4938      	ldr	r1, [pc, #224]	@ (80047f4 <HAL_RCC_ClockConfig+0x360>)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	4313      	orrs	r3, r2
 8004716:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004718:	4b36      	ldr	r3, [pc, #216]	@ (80047f4 <HAL_RCC_ClockConfig+0x360>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 030f 	and.w	r3, r3, #15
 8004720:	683a      	ldr	r2, [r7, #0]
 8004722:	429a      	cmp	r2, r3
 8004724:	d001      	beq.n	800472a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e05d      	b.n	80047e6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b00      	cmp	r3, #0
 8004734:	d010      	beq.n	8004758 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	4b2d      	ldr	r3, [pc, #180]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004742:	429a      	cmp	r2, r3
 8004744:	d208      	bcs.n	8004758 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004746:	4b2a      	ldr	r3, [pc, #168]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	4927      	ldr	r1, [pc, #156]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 8004754:	4313      	orrs	r3, r2
 8004756:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0308 	and.w	r3, r3, #8
 8004760:	2b00      	cmp	r3, #0
 8004762:	d012      	beq.n	800478a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	691a      	ldr	r2, [r3, #16]
 8004768:	4b21      	ldr	r3, [pc, #132]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004772:	429a      	cmp	r2, r3
 8004774:	d209      	bcs.n	800478a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004776:	4b1e      	ldr	r3, [pc, #120]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	491a      	ldr	r1, [pc, #104]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 8004786:	4313      	orrs	r3, r2
 8004788:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b00      	cmp	r3, #0
 8004794:	d012      	beq.n	80047bc <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695a      	ldr	r2, [r3, #20]
 800479a:	4b15      	ldr	r3, [pc, #84]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	0a1b      	lsrs	r3, r3, #8
 80047a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d209      	bcs.n	80047bc <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80047a8:	4b11      	ldr	r3, [pc, #68]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	021b      	lsls	r3, r3, #8
 80047b6:	490e      	ldr	r1, [pc, #56]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80047bc:	f000 f822 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 80047c0:	4602      	mov	r2, r0
 80047c2:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <HAL_RCC_ClockConfig+0x35c>)
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	490b      	ldr	r1, [pc, #44]	@ (80047f8 <HAL_RCC_ClockConfig+0x364>)
 80047cc:	5ccb      	ldrb	r3, [r1, r3]
 80047ce:	fa22 f303 	lsr.w	r3, r2, r3
 80047d2:	4a0a      	ldr	r2, [pc, #40]	@ (80047fc <HAL_RCC_ClockConfig+0x368>)
 80047d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80047d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004800 <HAL_RCC_ClockConfig+0x36c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fd fc56 	bl	800208c <HAL_InitTick>
 80047e0:	4603      	mov	r3, r0
 80047e2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80047e4:	7afb      	ldrb	r3, [r7, #11]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3710      	adds	r7, #16
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	44020c00 	.word	0x44020c00
 80047f4:	40022000 	.word	0x40022000
 80047f8:	0800d2dc 	.word	0x0800d2dc
 80047fc:	20000000 	.word	0x20000000
 8004800:	20000004 	.word	0x20000004

08004804 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004804:	b480      	push	{r7}
 8004806:	b089      	sub	sp, #36	@ 0x24
 8004808:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800480a:	4b8c      	ldr	r3, [pc, #560]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	f003 0318 	and.w	r3, r3, #24
 8004812:	2b08      	cmp	r3, #8
 8004814:	d102      	bne.n	800481c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004816:	4b8a      	ldr	r3, [pc, #552]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x23c>)
 8004818:	61fb      	str	r3, [r7, #28]
 800481a:	e107      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800481c:	4b87      	ldr	r3, [pc, #540]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	f003 0318 	and.w	r3, r3, #24
 8004824:	2b00      	cmp	r3, #0
 8004826:	d112      	bne.n	800484e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004828:	4b84      	ldr	r3, [pc, #528]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0320 	and.w	r3, r3, #32
 8004830:	2b00      	cmp	r3, #0
 8004832:	d009      	beq.n	8004848 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004834:	4b81      	ldr	r3, [pc, #516]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	08db      	lsrs	r3, r3, #3
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	4a81      	ldr	r2, [pc, #516]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x240>)
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
 8004844:	61fb      	str	r3, [r7, #28]
 8004846:	e0f1      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004848:	4b7e      	ldr	r3, [pc, #504]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x240>)
 800484a:	61fb      	str	r3, [r7, #28]
 800484c:	e0ee      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800484e:	4b7b      	ldr	r3, [pc, #492]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	f003 0318 	and.w	r3, r3, #24
 8004856:	2b10      	cmp	r3, #16
 8004858:	d102      	bne.n	8004860 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800485a:	4b7b      	ldr	r3, [pc, #492]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x244>)
 800485c:	61fb      	str	r3, [r7, #28]
 800485e:	e0e5      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004860:	4b76      	ldr	r3, [pc, #472]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	f003 0318 	and.w	r3, r3, #24
 8004868:	2b18      	cmp	r3, #24
 800486a:	f040 80dd 	bne.w	8004a28 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800486e:	4b73      	ldr	r3, [pc, #460]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004878:	4b70      	ldr	r3, [pc, #448]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 800487a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487c:	0a1b      	lsrs	r3, r3, #8
 800487e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004882:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004884:	4b6d      	ldr	r3, [pc, #436]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004888:	091b      	lsrs	r3, r3, #4
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004890:	4b6a      	ldr	r3, [pc, #424]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004894:	08db      	lsrs	r3, r3, #3
 8004896:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	fb02 f303 	mul.w	r3, r2, r3
 80048a0:	ee07 3a90 	vmov	s15, r3
 80048a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048a8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f000 80b7 	beq.w	8004a22 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d003      	beq.n	80048c2 <HAL_RCC_GetSysClockFreq+0xbe>
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b03      	cmp	r3, #3
 80048be:	d056      	beq.n	800496e <HAL_RCC_GetSysClockFreq+0x16a>
 80048c0:	e077      	b.n	80049b2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80048c2:	4b5e      	ldr	r3, [pc, #376]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0320 	and.w	r3, r3, #32
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d02d      	beq.n	800492a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048ce:	4b5b      	ldr	r3, [pc, #364]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	08db      	lsrs	r3, r3, #3
 80048d4:	f003 0303 	and.w	r3, r3, #3
 80048d8:	4a5a      	ldr	r2, [pc, #360]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x240>)
 80048da:	fa22 f303 	lsr.w	r3, r2, r3
 80048de:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	ee07 3a90 	vmov	s15, r3
 80048f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f8:	4b50      	ldr	r3, [pc, #320]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 80048fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004900:	ee07 3a90 	vmov	s15, r3
 8004904:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004908:	ed97 6a02 	vldr	s12, [r7, #8]
 800490c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004a4c <HAL_RCC_GetSysClockFreq+0x248>
 8004910:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004914:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004918:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004924:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004928:	e065      	b.n	80049f6 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	ee07 3a90 	vmov	s15, r3
 8004930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004934:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004a50 <HAL_RCC_GetSysClockFreq+0x24c>
 8004938:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493c:	4b3f      	ldr	r3, [pc, #252]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 800493e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004944:	ee07 3a90 	vmov	s15, r3
 8004948:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800494c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004950:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004a4c <HAL_RCC_GetSysClockFreq+0x248>
 8004954:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004958:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800495c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004960:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004968:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800496c:	e043      	b.n	80049f6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	ee07 3a90 	vmov	s15, r3
 8004974:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004978:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004a54 <HAL_RCC_GetSysClockFreq+0x250>
 800497c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004980:	4b2e      	ldr	r3, [pc, #184]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 8004982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004988:	ee07 3a90 	vmov	s15, r3
 800498c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004990:	ed97 6a02 	vldr	s12, [r7, #8]
 8004994:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004a4c <HAL_RCC_GetSysClockFreq+0x248>
 8004998:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800499c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80049a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ac:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80049b0:	e021      	b.n	80049f6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	ee07 3a90 	vmov	s15, r3
 80049b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049bc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004a58 <HAL_RCC_GetSysClockFreq+0x254>
 80049c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049c4:	4b1d      	ldr	r3, [pc, #116]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 80049c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049cc:	ee07 3a90 	vmov	s15, r3
 80049d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80049d4:	ed97 6a02 	vldr	s12, [r7, #8]
 80049d8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004a4c <HAL_RCC_GetSysClockFreq+0x248>
 80049dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80049e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80049f4:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80049f6:	4b11      	ldr	r3, [pc, #68]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x238>)
 80049f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049fa:	0a5b      	lsrs	r3, r3, #9
 80049fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a00:	3301      	adds	r3, #1
 8004a02:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	ee07 3a90 	vmov	s15, r3
 8004a0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a0e:	edd7 6a06 	vldr	s13, [r7, #24]
 8004a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a1a:	ee17 3a90 	vmov	r3, s15
 8004a1e:	61fb      	str	r3, [r7, #28]
 8004a20:	e004      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004a22:	2300      	movs	r3, #0
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	e001      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004a28:	4b06      	ldr	r3, [pc, #24]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x240>)
 8004a2a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004a2c:	69fb      	ldr	r3, [r7, #28]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3724      	adds	r7, #36	@ 0x24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	44020c00 	.word	0x44020c00
 8004a40:	003d0900 	.word	0x003d0900
 8004a44:	03d09000 	.word	0x03d09000
 8004a48:	016e3600 	.word	0x016e3600
 8004a4c:	46000000 	.word	0x46000000
 8004a50:	4c742400 	.word	0x4c742400
 8004a54:	4bb71b00 	.word	0x4bb71b00
 8004a58:	4a742400 	.word	0x4a742400

08004a5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004a60:	f7ff fed0 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 8004a64:	4602      	mov	r2, r0
 8004a66:	4b08      	ldr	r3, [pc, #32]	@ (8004a88 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004a68:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004a6a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004a6e:	4907      	ldr	r1, [pc, #28]	@ (8004a8c <HAL_RCC_GetHCLKFreq+0x30>)
 8004a70:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004a72:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004a76:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7a:	4a05      	ldr	r2, [pc, #20]	@ (8004a90 <HAL_RCC_GetHCLKFreq+0x34>)
 8004a7c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004a7e:	4b04      	ldr	r3, [pc, #16]	@ (8004a90 <HAL_RCC_GetHCLKFreq+0x34>)
 8004a80:	681b      	ldr	r3, [r3, #0]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	44020c00 	.word	0x44020c00
 8004a8c:	0800d2dc 	.word	0x0800d2dc
 8004a90:	20000000 	.word	0x20000000

08004a94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004a98:	f7ff ffe0 	bl	8004a5c <HAL_RCC_GetHCLKFreq>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	091b      	lsrs	r3, r3, #4
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	4904      	ldr	r1, [pc, #16]	@ (8004abc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004aaa:	5ccb      	ldrb	r3, [r1, r3]
 8004aac:	f003 031f 	and.w	r3, r3, #31
 8004ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	44020c00 	.word	0x44020c00
 8004abc:	0800d2ec 	.word	0x0800d2ec

08004ac0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004ac4:	f7ff ffca 	bl	8004a5c <HAL_RCC_GetHCLKFreq>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	4b06      	ldr	r3, [pc, #24]	@ (8004ae4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	0a1b      	lsrs	r3, r3, #8
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	4904      	ldr	r1, [pc, #16]	@ (8004ae8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ad6:	5ccb      	ldrb	r3, [r1, r3]
 8004ad8:	f003 031f 	and.w	r3, r3, #31
 8004adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	44020c00 	.word	0x44020c00
 8004ae8:	0800d2ec 	.word	0x0800d2ec

08004aec <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004af0:	f7ff ffb4 	bl	8004a5c <HAL_RCC_GetHCLKFreq>
 8004af4:	4602      	mov	r2, r0
 8004af6:	4b06      	ldr	r3, [pc, #24]	@ (8004b10 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	0b1b      	lsrs	r3, r3, #12
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	4904      	ldr	r1, [pc, #16]	@ (8004b14 <HAL_RCC_GetPCLK3Freq+0x28>)
 8004b02:	5ccb      	ldrb	r3, [r1, r3]
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	44020c00 	.word	0x44020c00
 8004b14:	0800d2ec 	.word	0x0800d2ec

08004b18 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t *pFLatency)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	221f      	movs	r2, #31
 8004b26:	601a      	str	r2, [r3, #0]
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8004b28:	4b15      	ldr	r3, [pc, #84]	@ (8004b80 <HAL_RCC_GetClockConfig+0x68>)
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	f003 0203 	and.w	r2, r3, #3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 8004b34:	4b12      	ldr	r3, [pc, #72]	@ (8004b80 <HAL_RCC_GetClockConfig+0x68>)
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	60fb      	str	r3, [r7, #12]
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f003 020f 	and.w	r2, r3, #15
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	091b      	lsrs	r3, r3, #4
 8004b52:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	0a1b      	lsrs	r3, r3, #8
 8004b5e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b66:	4b07      	ldr	r3, [pc, #28]	@ (8004b84 <HAL_RCC_GetClockConfig+0x6c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 020f 	and.w	r2, r3, #15
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	601a      	str	r2, [r3, #0]
}
 8004b72:	bf00      	nop
 8004b74:	3714      	adds	r7, #20
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	44020c00 	.word	0x44020c00
 8004b84:	40022000 	.word	0x40022000

08004b88 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b8c:	b0aa      	sub	sp, #168	@ 0xa8
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b94:	2300      	movs	r3, #0
 8004b96:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004ba0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004bac:	2500      	movs	r5, #0
 8004bae:	ea54 0305 	orrs.w	r3, r4, r5
 8004bb2:	d00b      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004bb4:	4bb8      	ldr	r3, [pc, #736]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bba:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004bbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc4:	4ab4      	ldr	r2, [pc, #720]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004bc6:	430b      	orrs	r3, r1
 8004bc8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd4:	f002 0801 	and.w	r8, r2, #1
 8004bd8:	f04f 0900 	mov.w	r9, #0
 8004bdc:	ea58 0309 	orrs.w	r3, r8, r9
 8004be0:	d038      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004be2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be8:	2b05      	cmp	r3, #5
 8004bea:	d819      	bhi.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004bec:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf2:	bf00      	nop
 8004bf4:	08004c29 	.word	0x08004c29
 8004bf8:	08004c0d 	.word	0x08004c0d
 8004bfc:	08004c21 	.word	0x08004c21
 8004c00:	08004c29 	.word	0x08004c29
 8004c04:	08004c29 	.word	0x08004c29
 8004c08:	08004c29 	.word	0x08004c29
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c10:	3308      	adds	r3, #8
 8004c12:	4618      	mov	r0, r3
 8004c14:	f001 fff2 	bl	8006bfc <RCCEx_PLL2_Config>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8004c1e:	e004      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004c26:	e000      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8004c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10c      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004c32:	4b99      	ldr	r3, [pc, #612]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c38:	f023 0107 	bic.w	r1, r3, #7
 8004c3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c42:	4a95      	ldr	r2, [pc, #596]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004c44:	430b      	orrs	r3, r1
 8004c46:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c4a:	e003      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004c50:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f002 0a02 	and.w	sl, r2, #2
 8004c60:	f04f 0b00 	mov.w	fp, #0
 8004c64:	ea5a 030b 	orrs.w	r3, sl, fp
 8004c68:	d03c      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004c6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c70:	2b28      	cmp	r3, #40	@ 0x28
 8004c72:	d01b      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x124>
 8004c74:	2b28      	cmp	r3, #40	@ 0x28
 8004c76:	d815      	bhi.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d019      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d811      	bhi.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004c80:	2b18      	cmp	r3, #24
 8004c82:	d017      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8004c84:	2b18      	cmp	r3, #24
 8004c86:	d80d      	bhi.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d015      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d109      	bne.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c94:	3308      	adds	r3, #8
 8004c96:	4618      	mov	r0, r3
 8004c98:	f001 ffb0 	bl	8006bfc <RCCEx_PLL2_Config>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8004ca2:	e00a      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004caa:	e006      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cac:	bf00      	nop
 8004cae:	e004      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cb0:	bf00      	nop
 8004cb2:	e002      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cb4:	bf00      	nop
 8004cb6:	e000      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004cb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cba:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004cc2:	4b75      	ldr	r3, [pc, #468]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004cc8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004ccc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd2:	4a71      	ldr	r2, [pc, #452]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004cd4:	430b      	orrs	r3, r1
 8004cd6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004cda:	e003      	b.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cdc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ce0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ce4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cec:	f002 0304 	and.w	r3, r2, #4
 8004cf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004cfa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4313      	orrs	r3, r2
 8004d02:	d040      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004d04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d0a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004d0e:	d01e      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004d10:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004d14:	d817      	bhi.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004d16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d1a:	d01a      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8004d1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d20:	d811      	bhi.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004d22:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d24:	d017      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004d26:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d28:	d80d      	bhi.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d015      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8004d2e:	2b40      	cmp	r3, #64	@ 0x40
 8004d30:	d109      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d36:	3308      	adds	r3, #8
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f001 ff5f 	bl	8006bfc <RCCEx_PLL2_Config>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8004d44:	e00a      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004d4c:	e006      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d4e:	bf00      	nop
 8004d50:	e004      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d52:	bf00      	nop
 8004d54:	e002      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d56:	bf00      	nop
 8004d58:	e000      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004d5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d5c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10c      	bne.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004d64:	4b4c      	ldr	r3, [pc, #304]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d6a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004d6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d74:	4a48      	ldr	r2, [pc, #288]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d76:	430b      	orrs	r3, r1
 8004d78:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004d7c:	e003      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d7e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004d82:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d96:	2300      	movs	r3, #0
 8004d98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d9c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004da0:	460b      	mov	r3, r1
 8004da2:	4313      	orrs	r3, r2
 8004da4:	d043      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004da6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dac:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004db0:	d021      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004db2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004db6:	d81a      	bhi.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004db8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004dbc:	d01d      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004dbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004dc2:	d814      	bhi.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004dc4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dc8:	d019      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x276>
 8004dca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dce:	d80e      	bhi.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d016      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8004dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dd8:	d109      	bne.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004dda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dde:	3308      	adds	r3, #8
 8004de0:	4618      	mov	r0, r3
 8004de2:	f001 ff0b 	bl	8006bfc <RCCEx_PLL2_Config>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004dec:	e00a      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004df4:	e006      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004df6:	bf00      	nop
 8004df8:	e004      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004dfa:	bf00      	nop
 8004dfc:	e002      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004dfe:	bf00      	nop
 8004e00:	e000      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8004e02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e04:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10c      	bne.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004e0c:	4b22      	ldr	r3, [pc, #136]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e12:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e1e:	430b      	orrs	r3, r1
 8004e20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e24:	e003      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e26:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004e2a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e36:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e40:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e44:	460b      	mov	r3, r1
 8004e46:	4313      	orrs	r3, r2
 8004e48:	d03e      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004e4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e54:	d01b      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8004e56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e5a:	d814      	bhi.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004e5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e60:	d017      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8004e62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e66:	d80e      	bhi.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d017      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e70:	d109      	bne.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e76:	3308      	adds	r3, #8
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f001 febf 	bl	8006bfc <RCCEx_PLL2_Config>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004e84:	e00b      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004e8c:	e007      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8004e8e:	bf00      	nop
 8004e90:	e005      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8004e92:	bf00      	nop
 8004e94:	e003      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x316>
 8004e96:	bf00      	nop
 8004e98:	44020c00 	.word	0x44020c00
        break;
 8004e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004ea6:	4ba5      	ldr	r3, [pc, #660]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004ea8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004eac:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004eb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb6:	4aa1      	ldr	r2, [pc, #644]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004ebe:	e003      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ec4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004ed4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	677b      	str	r3, [r7, #116]	@ 0x74
 8004eda:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ede:	460b      	mov	r3, r1
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	d03b      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004ee4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004eee:	d01b      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8004ef0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ef4:	d814      	bhi.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8004ef6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004efa:	d017      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004efc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f00:	d80e      	bhi.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d014      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004f06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f0a:	d109      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f10:	3308      	adds	r3, #8
 8004f12:	4618      	mov	r0, r3
 8004f14:	f001 fe72 	bl	8006bfc <RCCEx_PLL2_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004f1e:	e008      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004f26:	e004      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8004f28:	bf00      	nop
 8004f2a:	e002      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8004f2c:	bf00      	nop
 8004f2e:	e000      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8004f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f32:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10c      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004f3a:	4b80      	ldr	r3, [pc, #512]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004f3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f40:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004f44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f4a:	4a7c      	ldr	r2, [pc, #496]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f52:	e003      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f54:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004f58:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004f5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f64:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004f68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f6e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004f72:	460b      	mov	r3, r1
 8004f74:	4313      	orrs	r3, r2
 8004f76:	d033      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004f78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f82:	d015      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004f84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f88:	d80e      	bhi.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d012      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f92:	d109      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f98:	3308      	adds	r3, #8
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 fe2e 	bl	8006bfc <RCCEx_PLL2_Config>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8004fa6:	e006      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004fae:	e002      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8004fb0:	bf00      	nop
 8004fb2:	e000      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8004fb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fb6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004fbe:	4b5f      	ldr	r3, [pc, #380]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004fc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fc4:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8004fc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fce:	4a5b      	ldr	r2, [pc, #364]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fd6:	e003      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004fdc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8004fe0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe8:	2100      	movs	r1, #0
 8004fea:	6639      	str	r1, [r7, #96]	@ 0x60
 8004fec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ff0:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ff2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	d033      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8004ffc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005006:	d015      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8005008:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800500c:	d80e      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800500e:	2b00      	cmp	r3, #0
 8005010:	d012      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005012:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005016:	d109      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005018:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800501c:	3308      	adds	r3, #8
 800501e:	4618      	mov	r0, r3
 8005020:	f001 fdec 	bl	8006bfc <RCCEx_PLL2_Config>
 8005024:	4603      	mov	r3, r0
 8005026:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 800502a:	e006      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005032:	e002      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8005034:	bf00      	nop
 8005036:	e000      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8005038:	bf00      	nop
    }
    if (ret == HAL_OK)
 800503a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10c      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8005042:	4b3e      	ldr	r3, [pc, #248]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005044:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005048:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800504c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005052:	4a3a      	ldr	r2, [pc, #232]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005054:	430b      	orrs	r3, r1
 8005056:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800505a:	e003      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005060:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005064:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506c:	2100      	movs	r1, #0
 800506e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005070:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005074:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005076:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800507a:	460b      	mov	r3, r1
 800507c:	4313      	orrs	r3, r2
 800507e:	d00e      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005080:	4b2e      	ldr	r3, [pc, #184]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005082:	69db      	ldr	r3, [r3, #28]
 8005084:	4a2d      	ldr	r2, [pc, #180]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005086:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800508a:	61d3      	str	r3, [r2, #28]
 800508c:	4b2b      	ldr	r3, [pc, #172]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800508e:	69d9      	ldr	r1, [r3, #28]
 8005090:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005098:	4a28      	ldr	r2, [pc, #160]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800509a:	430b      	orrs	r3, r1
 800509c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800509e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80050aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80050ac:	2300      	movs	r3, #0
 80050ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80050b0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80050b4:	460b      	mov	r3, r1
 80050b6:	4313      	orrs	r3, r2
 80050b8:	d046      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80050ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050c4:	d021      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x582>
 80050c6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050ca:	d81a      	bhi.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80050cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050d0:	d01d      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80050d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050d6:	d814      	bhi.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80050d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050dc:	d019      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80050de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050e2:	d80e      	bhi.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d016      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80050e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050ec:	d109      	bne.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050f2:	3308      	adds	r3, #8
 80050f4:	4618      	mov	r0, r3
 80050f6:	f001 fd81 	bl	8006bfc <RCCEx_PLL2_Config>
 80050fa:	4603      	mov	r3, r0
 80050fc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005100:	e00a      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005108:	e006      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800510a:	bf00      	nop
 800510c:	e004      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800510e:	bf00      	nop
 8005110:	e002      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8005112:	bf00      	nop
 8005114:	e000      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8005116:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005118:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10f      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005120:	4b06      	ldr	r3, [pc, #24]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005122:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005126:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800512a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800512e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005130:	4a02      	ldr	r2, [pc, #8]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005132:	430b      	orrs	r3, r1
 8005134:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005138:	e006      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800513a:	bf00      	nop
 800513c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005140:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005144:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005148:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005154:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005156:	2300      	movs	r3, #0
 8005158:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800515a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800515e:	460b      	mov	r3, r1
 8005160:	4313      	orrs	r3, r2
 8005162:	d043      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005164:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800516a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800516e:	d021      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8005170:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005174:	d81a      	bhi.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x624>
 8005176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800517a:	d01d      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800517c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005180:	d814      	bhi.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x624>
 8005182:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005186:	d019      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x634>
 8005188:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800518c:	d80e      	bhi.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x624>
 800518e:	2b00      	cmp	r3, #0
 8005190:	d016      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8005192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005196:	d109      	bne.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005198:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800519c:	3308      	adds	r3, #8
 800519e:	4618      	mov	r0, r3
 80051a0:	f001 fd2c 	bl	8006bfc <RCCEx_PLL2_Config>
 80051a4:	4603      	mov	r3, r0
 80051a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80051aa:	e00a      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80051b2:	e006      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051b4:	bf00      	nop
 80051b6:	e004      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051b8:	bf00      	nop
 80051ba:	e002      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051bc:	bf00      	nop
 80051be:	e000      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80051c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051c2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10c      	bne.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80051ca:	4bb6      	ldr	r3, [pc, #728]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80051cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051d0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80051d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051da:	4ab2      	ldr	r2, [pc, #712]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80051dc:	430b      	orrs	r3, r1
 80051de:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80051e2:	e003      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80051e8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80051ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80051f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80051fa:	2300      	movs	r3, #0
 80051fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80051fe:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005202:	460b      	mov	r3, r1
 8005204:	4313      	orrs	r3, r2
 8005206:	d030      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005208:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800520c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800520e:	2b05      	cmp	r3, #5
 8005210:	d80f      	bhi.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8005212:	2b03      	cmp	r3, #3
 8005214:	d211      	bcs.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8005216:	2b01      	cmp	r3, #1
 8005218:	d911      	bls.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800521a:	2b02      	cmp	r3, #2
 800521c:	d109      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800521e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005222:	3308      	adds	r3, #8
 8005224:	4618      	mov	r0, r3
 8005226:	f001 fce9 	bl	8006bfc <RCCEx_PLL2_Config>
 800522a:	4603      	mov	r3, r0
 800522c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005230:	e006      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005238:	e002      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800523a:	bf00      	nop
 800523c:	e000      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800523e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005240:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10c      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005248:	4b96      	ldr	r3, [pc, #600]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800524a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800524e:	f023 0107 	bic.w	r1, r3, #7
 8005252:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005256:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005258:	4a92      	ldr	r2, [pc, #584]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800525a:	430b      	orrs	r3, r1
 800525c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005260:	e003      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005262:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005266:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800526a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800526e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005272:	2100      	movs	r1, #0
 8005274:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005276:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800527a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800527c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005280:	460b      	mov	r3, r1
 8005282:	4313      	orrs	r3, r2
 8005284:	d022      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005286:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800528a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800528c:	2b00      	cmp	r3, #0
 800528e:	d005      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x714>
 8005290:	2b08      	cmp	r3, #8
 8005292:	d005      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800529a:	e002      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800529c:	bf00      	nop
 800529e:	e000      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80052a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052a2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10c      	bne.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80052aa:	4b7e      	ldr	r3, [pc, #504]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80052ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052b0:	f023 0108 	bic.w	r1, r3, #8
 80052b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052ba:	4a7a      	ldr	r2, [pc, #488]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80052bc:	430b      	orrs	r3, r1
 80052be:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80052c2:	e003      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052c8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80052d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80052da:	2300      	movs	r3, #0
 80052dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80052de:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80052e2:	460b      	mov	r3, r1
 80052e4:	4313      	orrs	r3, r2
 80052e6:	f000 80b0 	beq.w	800544a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80052ea:	4b6f      	ldr	r3, [pc, #444]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80052ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ee:	4a6e      	ldr	r2, [pc, #440]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80052f0:	f043 0301 	orr.w	r3, r3, #1
 80052f4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052f6:	f7fd f903 	bl	8002500 <HAL_GetTick>
 80052fa:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80052fe:	e00b      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005300:	f7fd f8fe 	bl	8002500 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	2b02      	cmp	r3, #2
 800530e:	d903      	bls.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005316:	e005      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005318:	4b63      	ldr	r3, [pc, #396]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800531a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0ed      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8005324:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005328:	2b00      	cmp	r3, #0
 800532a:	f040 808a 	bne.w	8005442 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800532e:	4b5d      	ldr	r3, [pc, #372]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005330:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005334:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005338:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800533c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005340:	2b00      	cmp	r3, #0
 8005342:	d022      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x802>
 8005344:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005348:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800534a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800534e:	429a      	cmp	r2, r3
 8005350:	d01b      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005352:	4b54      	ldr	r3, [pc, #336]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005354:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005358:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800535c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005360:	4b50      	ldr	r3, [pc, #320]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005362:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005366:	4a4f      	ldr	r2, [pc, #316]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800536c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005370:	4b4c      	ldr	r3, [pc, #304]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005372:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005376:	4a4b      	ldr	r2, [pc, #300]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005378:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800537c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005380:	4a48      	ldr	r2, [pc, #288]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005382:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005386:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800538a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d019      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005396:	f7fd f8b3 	bl	8002500 <HAL_GetTick>
 800539a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800539e:	e00d      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053a0:	f7fd f8ae 	bl	8002500 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d903      	bls.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80053ba:	e006      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053bc:	4b39      	ldr	r3, [pc, #228]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80053be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0ea      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80053ca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d132      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80053d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053e0:	d10f      	bne.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80053e2:	4b30      	ldr	r3, [pc, #192]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80053ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053f0:	091b      	lsrs	r3, r3, #4
 80053f2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80053f6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80053fa:	4a2a      	ldr	r2, [pc, #168]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80053fc:	430b      	orrs	r3, r1
 80053fe:	61d3      	str	r3, [r2, #28]
 8005400:	e005      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x886>
 8005402:	4b28      	ldr	r3, [pc, #160]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	4a27      	ldr	r2, [pc, #156]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005408:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800540c:	61d3      	str	r3, [r2, #28]
 800540e:	4b25      	ldr	r3, [pc, #148]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005410:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005414:	4a23      	ldr	r2, [pc, #140]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800541a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800541e:	4b21      	ldr	r3, [pc, #132]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005420:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005424:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800542a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800542e:	4a1d      	ldr	r2, [pc, #116]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005430:	430b      	orrs	r3, r1
 8005432:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005436:	e008      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005438:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800543c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8005440:	e003      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005442:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005446:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800544a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800544e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005452:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005456:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005458:	2300      	movs	r3, #0
 800545a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800545c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005460:	460b      	mov	r3, r1
 8005462:	4313      	orrs	r3, r2
 8005464:	d038      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005466:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800546a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800546c:	2b30      	cmp	r3, #48	@ 0x30
 800546e:	d014      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x912>
 8005470:	2b30      	cmp	r3, #48	@ 0x30
 8005472:	d80e      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8005474:	2b20      	cmp	r3, #32
 8005476:	d012      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x916>
 8005478:	2b20      	cmp	r3, #32
 800547a:	d80a      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800547c:	2b00      	cmp	r3, #0
 800547e:	d015      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005480:	2b10      	cmp	r3, #16
 8005482:	d106      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005484:	4b07      	ldr	r3, [pc, #28]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005488:	4a06      	ldr	r2, [pc, #24]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800548a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800548e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005490:	e00d      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005498:	e009      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800549a:	bf00      	nop
 800549c:	e007      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800549e:	bf00      	nop
 80054a0:	e005      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x926>
 80054a2:	bf00      	nop
 80054a4:	44020c00 	.word	0x44020c00
 80054a8:	44020800 	.word	0x44020800
        break;
 80054ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10c      	bne.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80054b6:	4bb5      	ldr	r3, [pc, #724]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80054b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054c6:	49b1      	ldr	r1, [pc, #708]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80054ce:	e003      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054d4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80054d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80054e4:	623b      	str	r3, [r7, #32]
 80054e6:	2300      	movs	r3, #0
 80054e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054ea:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80054ee:	460b      	mov	r3, r1
 80054f0:	4313      	orrs	r3, r2
 80054f2:	d03c      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80054f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d81d      	bhi.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80054fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005504 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8005500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005504:	08005519 	.word	0x08005519
 8005508:	08005527 	.word	0x08005527
 800550c:	0800553b 	.word	0x0800553b
 8005510:	08005543 	.word	0x08005543
 8005514:	08005543 	.word	0x08005543
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005518:	4b9c      	ldr	r3, [pc, #624]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800551a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551c:	4a9b      	ldr	r2, [pc, #620]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800551e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005522:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005524:	e00e      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005526:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800552a:	3308      	adds	r3, #8
 800552c:	4618      	mov	r0, r3
 800552e:	f001 fb65 	bl	8006bfc <RCCEx_PLL2_Config>
 8005532:	4603      	mov	r3, r0
 8005534:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005538:	e004      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005540:	e000      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8005542:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005544:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d10c      	bne.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800554c:	4b8f      	ldr	r3, [pc, #572]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800554e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005552:	f023 0207 	bic.w	r2, r3, #7
 8005556:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800555a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800555c:	498b      	ldr	r1, [pc, #556]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800555e:	4313      	orrs	r3, r2
 8005560:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005564:	e003      	b.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005566:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800556a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800556e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800557a:	61bb      	str	r3, [r7, #24]
 800557c:	2300      	movs	r3, #0
 800557e:	61fb      	str	r3, [r7, #28]
 8005580:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005584:	460b      	mov	r3, r1
 8005586:	4313      	orrs	r3, r2
 8005588:	d03c      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800558a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800558e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005590:	2b20      	cmp	r3, #32
 8005592:	d01f      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005594:	2b20      	cmp	r3, #32
 8005596:	d819      	bhi.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8005598:	2b18      	cmp	r3, #24
 800559a:	d01d      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800559c:	2b18      	cmp	r3, #24
 800559e:	d815      	bhi.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d007      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80055a8:	e010      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055aa:	4b78      	ldr	r3, [pc, #480]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80055ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ae:	4a77      	ldr	r2, [pc, #476]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80055b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055b4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80055b6:	e010      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055bc:	3308      	adds	r3, #8
 80055be:	4618      	mov	r0, r3
 80055c0:	f001 fb1c 	bl	8006bfc <RCCEx_PLL2_Config>
 80055c4:	4603      	mov	r3, r0
 80055c6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80055ca:	e006      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80055d2:	e002      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80055d4:	bf00      	nop
 80055d6:	e000      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80055d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055da:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d10c      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80055e2:	4b6a      	ldr	r3, [pc, #424]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80055e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055e8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80055ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f2:	4966      	ldr	r1, [pc, #408]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80055fa:	e003      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005600:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005604:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005610:	613b      	str	r3, [r7, #16]
 8005612:	2300      	movs	r3, #0
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800561a:	460b      	mov	r3, r1
 800561c:	4313      	orrs	r3, r2
 800561e:	d03e      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005620:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005626:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800562a:	d020      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 800562c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005630:	d819      	bhi.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8005632:	2bc0      	cmp	r3, #192	@ 0xc0
 8005634:	d01d      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8005636:	2bc0      	cmp	r3, #192	@ 0xc0
 8005638:	d815      	bhi.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800563e:	2b40      	cmp	r3, #64	@ 0x40
 8005640:	d007      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8005642:	e010      	b.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005644:	4b51      	ldr	r3, [pc, #324]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005648:	4a50      	ldr	r2, [pc, #320]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800564a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800564e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005650:	e010      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005652:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005656:	3308      	adds	r3, #8
 8005658:	4618      	mov	r0, r3
 800565a:	f001 facf 	bl	8006bfc <RCCEx_PLL2_Config>
 800565e:	4603      	mov	r3, r0
 8005660:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005664:	e006      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800566c:	e002      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800566e:	bf00      	nop
 8005670:	e000      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8005672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005674:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005678:	2b00      	cmp	r3, #0
 800567a:	d10c      	bne.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800567c:	4b43      	ldr	r3, [pc, #268]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800567e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005682:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8005686:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800568a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800568c:	493f      	ldr	r1, [pc, #252]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800568e:	4313      	orrs	r3, r2
 8005690:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005694:	e003      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005696:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800569a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800569e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a6:	2100      	movs	r1, #0
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	f003 0304 	and.w	r3, r3, #4
 80056ae:	60fb      	str	r3, [r7, #12]
 80056b0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80056b4:	460b      	mov	r3, r1
 80056b6:	4313      	orrs	r3, r2
 80056b8:	d038      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80056ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056c4:	d00e      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80056c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056ca:	d815      	bhi.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d017      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80056d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056d4:	d110      	bne.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056d6:	4b2d      	ldr	r3, [pc, #180]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80056d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056da:	4a2c      	ldr	r2, [pc, #176]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80056dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056e0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80056e2:	e00e      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056e8:	3308      	adds	r3, #8
 80056ea:	4618      	mov	r0, r3
 80056ec:	f001 fa86 	bl	8006bfc <RCCEx_PLL2_Config>
 80056f0:	4603      	mov	r3, r0
 80056f2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80056f6:	e004      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80056fe:	e000      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8005700:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005702:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10c      	bne.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800570a:	4b20      	ldr	r3, [pc, #128]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800570c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800571a:	491c      	ldr	r1, [pc, #112]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800571c:	4313      	orrs	r3, r2
 800571e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005722:	e003      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005724:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005728:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800572c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005734:	2100      	movs	r1, #0
 8005736:	6039      	str	r1, [r7, #0]
 8005738:	f003 0310 	and.w	r3, r3, #16
 800573c:	607b      	str	r3, [r7, #4]
 800573e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005742:	460b      	mov	r3, r1
 8005744:	4313      	orrs	r3, r2
 8005746:	d039      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005748:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800574c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800574e:	2b30      	cmp	r3, #48	@ 0x30
 8005750:	d01e      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8005752:	2b30      	cmp	r3, #48	@ 0x30
 8005754:	d815      	bhi.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8005756:	2b10      	cmp	r3, #16
 8005758:	d002      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 800575a:	2b20      	cmp	r3, #32
 800575c:	d007      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800575e:	e010      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005760:	4b0a      	ldr	r3, [pc, #40]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005764:	4a09      	ldr	r2, [pc, #36]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800576a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800576c:	e011      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800576e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005772:	3308      	adds	r3, #8
 8005774:	4618      	mov	r0, r3
 8005776:	f001 fa41 	bl	8006bfc <RCCEx_PLL2_Config>
 800577a:	4603      	mov	r3, r0
 800577c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8005780:	e007      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005788:	e003      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 800578a:	bf00      	nop
 800578c:	44020c00 	.word	0x44020c00
        break;
 8005790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005792:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10c      	bne.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800579a:	4b0c      	ldr	r3, [pc, #48]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800579c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80057a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057aa:	4908      	ldr	r1, [pc, #32]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80057b2:	e003      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80057b8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80057bc:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	37a8      	adds	r7, #168	@ 0xa8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ca:	bf00      	nop
 80057cc:	44020c00 	.word	0x44020c00

080057d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b08b      	sub	sp, #44	@ 0x2c
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80057d8:	4bae      	ldr	r3, [pc, #696]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057e0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80057e2:	4bac      	ldr	r3, [pc, #688]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e6:	f003 0303 	and.w	r3, r3, #3
 80057ea:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80057ec:	4ba9      	ldr	r3, [pc, #676]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f0:	0a1b      	lsrs	r3, r3, #8
 80057f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057f6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80057f8:	4ba6      	ldr	r3, [pc, #664]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fc:	091b      	lsrs	r3, r3, #4
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005804:	4ba3      	ldr	r3, [pc, #652]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005808:	08db      	lsrs	r3, r3, #3
 800580a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	fb02 f303 	mul.w	r3, r2, r3
 8005814:	ee07 3a90 	vmov	s15, r3
 8005818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 8126 	beq.w	8005a74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	2b03      	cmp	r3, #3
 800582c:	d053      	beq.n	80058d6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	2b03      	cmp	r3, #3
 8005832:	d86f      	bhi.n	8005914 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d003      	beq.n	8005842 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	2b02      	cmp	r3, #2
 800583e:	d02b      	beq.n	8005898 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005840:	e068      	b.n	8005914 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005842:	4b94      	ldr	r3, [pc, #592]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	08db      	lsrs	r3, r3, #3
 8005848:	f003 0303 	and.w	r3, r3, #3
 800584c:	4a92      	ldr	r2, [pc, #584]	@ (8005a98 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800584e:	fa22 f303 	lsr.w	r3, r2, r3
 8005852:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	ee07 3a90 	vmov	s15, r3
 800585a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	ee07 3a90 	vmov	s15, r3
 8005864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005868:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	ee07 3a90 	vmov	s15, r3
 8005872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005876:	ed97 6a04 	vldr	s12, [r7, #16]
 800587a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005a9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800587e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800588a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800588e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005892:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005896:	e068      	b.n	800596a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	ee07 3a90 	vmov	s15, r3
 800589e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058a2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80058a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	ee07 3a90 	vmov	s15, r3
 80058b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058b4:	ed97 6a04 	vldr	s12, [r7, #16]
 80058b8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005a9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80058bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80058d4:	e049      	b.n	800596a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	ee07 3a90 	vmov	s15, r3
 80058dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058e0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005aa4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80058e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058e8:	6a3b      	ldr	r3, [r7, #32]
 80058ea:	ee07 3a90 	vmov	s15, r3
 80058ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058f2:	ed97 6a04 	vldr	s12, [r7, #16]
 80058f6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005a9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80058fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005902:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800590a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800590e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005912:	e02a      	b.n	800596a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005914:	4b5f      	ldr	r3, [pc, #380]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	08db      	lsrs	r3, r3, #3
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	4a5e      	ldr	r2, [pc, #376]	@ (8005a98 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005920:	fa22 f303 	lsr.w	r3, r2, r3
 8005924:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	ee07 3a90 	vmov	s15, r3
 800592c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	ee07 3a90 	vmov	s15, r3
 8005936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800593a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	ee07 3a90 	vmov	s15, r3
 8005944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005948:	ed97 6a04 	vldr	s12, [r7, #16]
 800594c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005a9c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005950:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005954:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005958:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800595c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005964:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005968:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800596a:	4b4a      	ldr	r3, [pc, #296]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005972:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005976:	d121      	bne.n	80059bc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005978:	4b46      	ldr	r3, [pc, #280]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d017      	beq.n	80059b4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005984:	4b43      	ldr	r3, [pc, #268]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005988:	0a5b      	lsrs	r3, r3, #9
 800598a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8005996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800599a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800599e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80059a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059aa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	e006      	b.n	80059c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	e002      	b.n	80059c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80059c2:	4b34      	ldr	r3, [pc, #208]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059ce:	d121      	bne.n	8005a14 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80059d0:	4b30      	ldr	r3, [pc, #192]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d017      	beq.n	8005a0c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80059dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80059de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059e0:	0c1b      	lsrs	r3, r3, #16
 80059e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059e6:	ee07 3a90 	vmov	s15, r3
 80059ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80059ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80059f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80059fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a02:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	605a      	str	r2, [r3, #4]
 8005a0a:	e006      	b.n	8005a1a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	605a      	str	r2, [r3, #4]
 8005a12:	e002      	b.n	8005a1a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a26:	d121      	bne.n	8005a6c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005a28:	4b1a      	ldr	r3, [pc, #104]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d017      	beq.n	8005a64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a34:	4b17      	ldr	r3, [pc, #92]	@ (8005a94 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a38:	0e1b      	lsrs	r3, r3, #24
 8005a3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a3e:	ee07 3a90 	vmov	s15, r3
 8005a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005a46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a4a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005a4e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005a52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a5a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005a62:	e010      	b.n	8005a86 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	609a      	str	r2, [r3, #8]
}
 8005a6a:	e00c      	b.n	8005a86 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	609a      	str	r2, [r3, #8]
}
 8005a72:	e008      	b.n	8005a86 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	609a      	str	r2, [r3, #8]
}
 8005a86:	bf00      	nop
 8005a88:	372c      	adds	r7, #44	@ 0x2c
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	44020c00 	.word	0x44020c00
 8005a98:	03d09000 	.word	0x03d09000
 8005a9c:	46000000 	.word	0x46000000
 8005aa0:	4a742400 	.word	0x4a742400
 8005aa4:	4bb71b00 	.word	0x4bb71b00

08005aa8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b08b      	sub	sp, #44	@ 0x2c
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005ab0:	4bae      	ldr	r3, [pc, #696]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ab8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005aba:	4bac      	ldr	r3, [pc, #688]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abe:	f003 0303 	and.w	r3, r3, #3
 8005ac2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8005ac4:	4ba9      	ldr	r3, [pc, #676]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac8:	0a1b      	lsrs	r3, r3, #8
 8005aca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ace:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005ad0:	4ba6      	ldr	r3, [pc, #664]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005adc:	4ba3      	ldr	r3, [pc, #652]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae0:	08db      	lsrs	r3, r3, #3
 8005ae2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	fb02 f303 	mul.w	r3, r2, r3
 8005aec:	ee07 3a90 	vmov	s15, r3
 8005af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005af4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f000 8126 	beq.w	8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	2b03      	cmp	r3, #3
 8005b04:	d053      	beq.n	8005bae <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	2b03      	cmp	r3, #3
 8005b0a:	d86f      	bhi.n	8005bec <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d003      	beq.n	8005b1a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d02b      	beq.n	8005b70 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005b18:	e068      	b.n	8005bec <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b1a:	4b94      	ldr	r3, [pc, #592]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	08db      	lsrs	r3, r3, #3
 8005b20:	f003 0303 	and.w	r3, r3, #3
 8005b24:	4a92      	ldr	r2, [pc, #584]	@ (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005b26:	fa22 f303 	lsr.w	r3, r2, r3
 8005b2a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	ee07 3a90 	vmov	s15, r3
 8005b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	ee07 3a90 	vmov	s15, r3
 8005b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	ee07 3a90 	vmov	s15, r3
 8005b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b4e:	ed97 6a04 	vldr	s12, [r7, #16]
 8005b52:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b6a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005b6e:	e068      	b.n	8005c42 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	ee07 3a90 	vmov	s15, r3
 8005b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b7a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8005b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b82:	6a3b      	ldr	r3, [r7, #32]
 8005b84:	ee07 3a90 	vmov	s15, r3
 8005b88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b8c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005b90:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005b94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ba0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ba8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005bac:	e049      	b.n	8005c42 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	ee07 3a90 	vmov	s15, r3
 8005bb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bb8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8005bbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	ee07 3a90 	vmov	s15, r3
 8005bc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bca:	ed97 6a04 	vldr	s12, [r7, #16]
 8005bce:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005bd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005be6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005bea:	e02a      	b.n	8005c42 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005bec:	4b5f      	ldr	r3, [pc, #380]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	08db      	lsrs	r3, r3, #3
 8005bf2:	f003 0303 	and.w	r3, r3, #3
 8005bf6:	4a5e      	ldr	r2, [pc, #376]	@ (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bfc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	ee07 3a90 	vmov	s15, r3
 8005c04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	ee07 3a90 	vmov	s15, r3
 8005c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	ee07 3a90 	vmov	s15, r3
 8005c1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c20:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c24:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005c28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c3c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005c40:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c42:	4b4a      	ldr	r3, [pc, #296]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c4e:	d121      	bne.n	8005c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005c50:	4b46      	ldr	r3, [pc, #280]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d017      	beq.n	8005c8c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005c5c:	4b43      	ldr	r3, [pc, #268]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c60:	0a5b      	lsrs	r3, r3, #9
 8005c62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c66:	ee07 3a90 	vmov	s15, r3
 8005c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8005c6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c72:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005c76:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005c7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c82:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	e006      	b.n	8005c9a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	e002      	b.n	8005c9a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c9a:	4b34      	ldr	r3, [pc, #208]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ca2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ca6:	d121      	bne.n	8005cec <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005ca8:	4b30      	ldr	r3, [pc, #192]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d017      	beq.n	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb8:	0c1b      	lsrs	r3, r3, #16
 8005cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cbe:	ee07 3a90 	vmov	s15, r3
 8005cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005cc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005cce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cda:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	605a      	str	r2, [r3, #4]
 8005ce2:	e006      	b.n	8005cf2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	605a      	str	r2, [r3, #4]
 8005cea:	e002      	b.n	8005cf2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cfe:	d121      	bne.n	8005d44 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005d00:	4b1a      	ldr	r3, [pc, #104]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d017      	beq.n	8005d3c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d0c:	4b17      	ldr	r3, [pc, #92]	@ (8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d10:	0e1b      	lsrs	r3, r3, #24
 8005d12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8005d1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d22:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005d26:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005d2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d32:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d3a:	e010      	b.n	8005d5e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	609a      	str	r2, [r3, #8]
}
 8005d42:	e00c      	b.n	8005d5e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	609a      	str	r2, [r3, #8]
}
 8005d4a:	e008      	b.n	8005d5e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	609a      	str	r2, [r3, #8]
}
 8005d5e:	bf00      	nop
 8005d60:	372c      	adds	r7, #44	@ 0x2c
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	44020c00 	.word	0x44020c00
 8005d70:	03d09000 	.word	0x03d09000
 8005d74:	46000000 	.word	0x46000000
 8005d78:	4a742400 	.word	0x4a742400
 8005d7c:	4bb71b00 	.word	0x4bb71b00

08005d80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b08c      	sub	sp, #48	@ 0x30
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005d8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d8e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005d92:	430b      	orrs	r3, r1
 8005d94:	d14b      	bne.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005d96:	4bc4      	ldr	r3, [pc, #784]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005d98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005da0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005da2:	4bc1      	ldr	r3, [pc, #772]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d108      	bne.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005db6:	d104      	bne.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005db8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dbe:	f000 bf14 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005dc2:	4bb9      	ldr	r3, [pc, #740]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005dc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dd0:	d108      	bne.n	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8005dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dd8:	d104      	bne.n	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8005dda:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005de0:	f000 bf03 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8005de4:	4bb0      	ldr	r3, [pc, #704]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005df0:	d119      	bne.n	8005e26 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8005df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005df8:	d115      	bne.n	8005e26 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005dfa:	4bab      	ldr	r3, [pc, #684]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8005e02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e06:	d30a      	bcc.n	8005e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8005e08:	4ba7      	ldr	r3, [pc, #668]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005e0a:	69db      	ldr	r3, [r3, #28]
 8005e0c:	0a1b      	lsrs	r3, r3, #8
 8005e0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e12:	4aa6      	ldr	r2, [pc, #664]	@ (80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8005e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005e1a:	f000 bee6 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005e22:	f000 bee2 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005e26:	2300      	movs	r3, #0
 8005e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e2a:	f000 bede 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8005e2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e32:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8005e36:	ea52 0301 	orrs.w	r3, r2, r1
 8005e3a:	f000 838e 	beq.w	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8005e3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e42:	2a01      	cmp	r2, #1
 8005e44:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8005e48:	f080 86cc 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005e4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e50:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8005e54:	ea52 0301 	orrs.w	r3, r2, r1
 8005e58:	f000 82aa 	beq.w	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8005e5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e60:	2a01      	cmp	r2, #1
 8005e62:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8005e66:	f080 86bd 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005e6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e6e:	f1a3 0110 	sub.w	r1, r3, #16
 8005e72:	ea52 0301 	orrs.w	r3, r2, r1
 8005e76:	f000 8681 	beq.w	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8005e7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e7e:	2a01      	cmp	r2, #1
 8005e80:	f173 0310 	sbcs.w	r3, r3, #16
 8005e84:	f080 86ae 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005e88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e8c:	1f19      	subs	r1, r3, #4
 8005e8e:	ea52 0301 	orrs.w	r3, r2, r1
 8005e92:	f000 84b1 	beq.w	80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8005e96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e9a:	2a01      	cmp	r2, #1
 8005e9c:	f173 0304 	sbcs.w	r3, r3, #4
 8005ea0:	f080 86a0 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ea4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ea8:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8005eac:	430b      	orrs	r3, r1
 8005eae:	f000 85aa 	beq.w	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8005eb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005eb6:	497e      	ldr	r1, [pc, #504]	@ (80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8005eb8:	428a      	cmp	r2, r1
 8005eba:	f173 0300 	sbcs.w	r3, r3, #0
 8005ebe:	f080 8691 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ec2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ec6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8005eca:	430b      	orrs	r3, r1
 8005ecc:	f000 8532 	beq.w	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8005ed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ed4:	4977      	ldr	r1, [pc, #476]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8005ed6:	428a      	cmp	r2, r1
 8005ed8:	f173 0300 	sbcs.w	r3, r3, #0
 8005edc:	f080 8682 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ee4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8005ee8:	430b      	orrs	r3, r1
 8005eea:	f000 84bc 	beq.w	8006866 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8005eee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ef2:	4971      	ldr	r1, [pc, #452]	@ (80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8005ef4:	428a      	cmp	r2, r1
 8005ef6:	f173 0300 	sbcs.w	r3, r3, #0
 8005efa:	f080 8673 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005efe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f02:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8005f06:	430b      	orrs	r3, r1
 8005f08:	f000 85f2 	beq.w	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8005f0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f10:	496a      	ldr	r1, [pc, #424]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8005f12:	428a      	cmp	r2, r1
 8005f14:	f173 0300 	sbcs.w	r3, r3, #0
 8005f18:	f080 8664 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f20:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8005f24:	430b      	orrs	r3, r1
 8005f26:	f000 81e5 	beq.w	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8005f2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f2e:	4964      	ldr	r1, [pc, #400]	@ (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8005f30:	428a      	cmp	r2, r1
 8005f32:	f173 0300 	sbcs.w	r3, r3, #0
 8005f36:	f080 8655 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f3e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8005f42:	430b      	orrs	r3, r1
 8005f44:	f000 83cc 	beq.w	80066e0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005f48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f4c:	495d      	ldr	r1, [pc, #372]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8005f4e:	428a      	cmp	r2, r1
 8005f50:	f173 0300 	sbcs.w	r3, r3, #0
 8005f54:	f080 8646 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f5c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8005f60:	430b      	orrs	r3, r1
 8005f62:	f000 8331 	beq.w	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8005f66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f6a:	4957      	ldr	r1, [pc, #348]	@ (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8005f6c:	428a      	cmp	r2, r1
 8005f6e:	f173 0300 	sbcs.w	r3, r3, #0
 8005f72:	f080 8637 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f7a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005f7e:	430b      	orrs	r3, r1
 8005f80:	f000 82bb 	beq.w	80064fa <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8005f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f88:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8005f8c:	f173 0300 	sbcs.w	r3, r3, #0
 8005f90:	f080 8628 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005f94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f98:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005f9c:	430b      	orrs	r3, r1
 8005f9e:	f000 826d 	beq.w	800647c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8005fa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fa6:	f244 0101 	movw	r1, #16385	@ 0x4001
 8005faa:	428a      	cmp	r2, r1
 8005fac:	f173 0300 	sbcs.w	r3, r3, #0
 8005fb0:	f080 8618 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fb8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005fbc:	430b      	orrs	r3, r1
 8005fbe:	f000 821e 	beq.w	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8005fc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fc6:	f242 0101 	movw	r1, #8193	@ 0x2001
 8005fca:	428a      	cmp	r2, r1
 8005fcc:	f173 0300 	sbcs.w	r3, r3, #0
 8005fd0:	f080 8608 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd8:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005fdc:	430b      	orrs	r3, r1
 8005fde:	f000 8137 	beq.w	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fe6:	f241 0101 	movw	r1, #4097	@ 0x1001
 8005fea:	428a      	cmp	r2, r1
 8005fec:	f173 0300 	sbcs.w	r3, r3, #0
 8005ff0:	f080 85f8 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005ff4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ff8:	1f11      	subs	r1, r2, #4
 8005ffa:	430b      	orrs	r3, r1
 8005ffc:	f000 80d2 	beq.w	80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8006000:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006004:	2a05      	cmp	r2, #5
 8006006:	f173 0300 	sbcs.w	r3, r3, #0
 800600a:	f080 85eb 	bcs.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800600e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006012:	1e51      	subs	r1, r2, #1
 8006014:	430b      	orrs	r3, r1
 8006016:	d006      	beq.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8006018:	e9d7 2300 	ldrd	r2, r3, [r7]
 800601c:	1e91      	subs	r1, r2, #2
 800601e:	430b      	orrs	r3, r1
 8006020:	d06c      	beq.n	80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006022:	f000 bddf 	b.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006026:	4b20      	ldr	r3, [pc, #128]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006028:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800602c:	f003 0307 	and.w	r3, r3, #7
 8006030:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006034:	2b00      	cmp	r3, #0
 8006036:	d104      	bne.n	8006042 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006038:	f7fe fd42 	bl	8004ac0 <HAL_RCC_GetPCLK2Freq>
 800603c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800603e:	f000 bdd4 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8006042:	4b19      	ldr	r3, [pc, #100]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800604a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800604e:	d10a      	bne.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8006050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006052:	2b01      	cmp	r3, #1
 8006054:	d107      	bne.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006056:	f107 030c 	add.w	r3, r7, #12
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff fd24 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006064:	e048      	b.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006066:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b02      	cmp	r3, #2
 8006070:	d10c      	bne.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8006072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006074:	2b03      	cmp	r3, #3
 8006076:	d109      	bne.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006078:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	08db      	lsrs	r3, r3, #3
 800607e:	f003 0303 	and.w	r3, r3, #3
 8006082:	4a12      	ldr	r2, [pc, #72]	@ (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006084:	fa22 f303 	lsr.w	r3, r2, r3
 8006088:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800608a:	e035      	b.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800608c:	4b06      	ldr	r3, [pc, #24]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006098:	d11c      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800609a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609c:	2b04      	cmp	r3, #4
 800609e:	d119      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 80060a0:	4b0b      	ldr	r3, [pc, #44]	@ (80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80060a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060a4:	e028      	b.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 80060a6:	bf00      	nop
 80060a8:	44020c00 	.word	0x44020c00
 80060ac:	016e3600 	.word	0x016e3600
 80060b0:	20000001 	.word	0x20000001
 80060b4:	10000001 	.word	0x10000001
 80060b8:	08000001 	.word	0x08000001
 80060bc:	04000001 	.word	0x04000001
 80060c0:	00200001 	.word	0x00200001
 80060c4:	00040001 	.word	0x00040001
 80060c8:	00020001 	.word	0x00020001
 80060cc:	03d09000 	.word	0x03d09000
 80060d0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80060d4:	4b9f      	ldr	r3, [pc, #636]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80060d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b02      	cmp	r3, #2
 80060e0:	d106      	bne.n	80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80060e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e4:	2b05      	cmp	r3, #5
 80060e6:	d103      	bne.n	80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80060e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ee:	e003      	b.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80060f0:	2300      	movs	r3, #0
 80060f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80060f4:	f000 bd79 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80060f8:	f000 bd77 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80060fc:	4b95      	ldr	r3, [pc, #596]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80060fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006102:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006106:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610a:	2b00      	cmp	r3, #0
 800610c:	d104      	bne.n	8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800610e:	f7fe fcc1 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 8006112:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006114:	f000 bd69 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006118:	4b8e      	ldr	r3, [pc, #568]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006120:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006124:	d10a      	bne.n	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8006126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006128:	2b08      	cmp	r3, #8
 800612a:	d107      	bne.n	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800612c:	f107 030c 	add.w	r3, r7, #12
 8006130:	4618      	mov	r0, r3
 8006132:	f7ff fcb9 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800613a:	e031      	b.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800613c:	4b85      	ldr	r3, [pc, #532]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b02      	cmp	r3, #2
 8006146:	d10c      	bne.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800614a:	2b18      	cmp	r3, #24
 800614c:	d109      	bne.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800614e:	4b81      	ldr	r3, [pc, #516]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	08db      	lsrs	r3, r3, #3
 8006154:	f003 0303 	and.w	r3, r3, #3
 8006158:	4a7f      	ldr	r2, [pc, #508]	@ (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800615a:	fa22 f303 	lsr.w	r3, r2, r3
 800615e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006160:	e01e      	b.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8006162:	4b7c      	ldr	r3, [pc, #496]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800616a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800616e:	d105      	bne.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8006170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006172:	2b20      	cmp	r3, #32
 8006174:	d102      	bne.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8006176:	4b79      	ldr	r3, [pc, #484]	@ (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006178:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800617a:	e011      	b.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800617c:	4b75      	ldr	r3, [pc, #468]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800617e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006182:	f003 0302 	and.w	r3, r3, #2
 8006186:	2b02      	cmp	r3, #2
 8006188:	d106      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800618a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618c:	2b28      	cmp	r3, #40	@ 0x28
 800618e:	d103      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8006190:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006196:	e003      	b.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8006198:	2300      	movs	r3, #0
 800619a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800619c:	f000 bd25 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80061a0:	f000 bd23 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80061a4:	4b6b      	ldr	r3, [pc, #428]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80061a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80061aa:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80061ae:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80061b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d104      	bne.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80061b6:	f7fe fc6d 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 80061ba:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80061bc:	f000 bd15 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80061c0:	4b64      	ldr	r3, [pc, #400]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061cc:	d10a      	bne.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80061ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d0:	2b40      	cmp	r3, #64	@ 0x40
 80061d2:	d107      	bne.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061d4:	f107 030c 	add.w	r3, r7, #12
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fc65 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061e2:	e033      	b.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80061e4:	4b5b      	ldr	r3, [pc, #364]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0302 	and.w	r3, r3, #2
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	d10c      	bne.n	800620a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80061f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80061f4:	d109      	bne.n	800620a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061f6:	4b57      	ldr	r3, [pc, #348]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	08db      	lsrs	r3, r3, #3
 80061fc:	f003 0303 	and.w	r3, r3, #3
 8006200:	4a55      	ldr	r2, [pc, #340]	@ (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8006202:	fa22 f303 	lsr.w	r3, r2, r3
 8006206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006208:	e020      	b.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800620a:	4b52      	ldr	r3, [pc, #328]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006216:	d106      	bne.n	8006226 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8006218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800621a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800621e:	d102      	bne.n	8006226 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8006220:	4b4e      	ldr	r3, [pc, #312]	@ (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006224:	e012      	b.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006226:	4b4b      	ldr	r3, [pc, #300]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800622c:	f003 0302 	and.w	r3, r3, #2
 8006230:	2b02      	cmp	r3, #2
 8006232:	d107      	bne.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8006234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006236:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800623a:	d103      	bne.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 800623c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006240:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006242:	e003      	b.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8006244:	2300      	movs	r3, #0
 8006246:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006248:	f000 bccf 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800624c:	f000 bccd 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006250:	4b40      	ldr	r3, [pc, #256]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006256:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800625a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800625c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625e:	2b00      	cmp	r3, #0
 8006260:	d104      	bne.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006262:	f7fe fc43 	bl	8004aec <HAL_RCC_GetPCLK3Freq>
 8006266:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006268:	f000 bcbf 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800626c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006272:	d108      	bne.n	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006274:	f107 030c 	add.w	r3, r7, #12
 8006278:	4618      	mov	r0, r3
 800627a:	f7ff fc15 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006282:	f000 bcb2 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006286:	4b33      	ldr	r3, [pc, #204]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0302 	and.w	r3, r3, #2
 800628e:	2b02      	cmp	r3, #2
 8006290:	d10d      	bne.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8006292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006294:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006298:	d109      	bne.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800629a:	4b2e      	ldr	r3, [pc, #184]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	08db      	lsrs	r3, r3, #3
 80062a0:	f003 0303 	and.w	r3, r3, #3
 80062a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80062a6:	fa22 f303 	lsr.w	r3, r2, r3
 80062aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ac:	e020      	b.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80062ae:	4b29      	ldr	r3, [pc, #164]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062ba:	d106      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80062bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062c2:	d102      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80062c4:	4b25      	ldr	r3, [pc, #148]	@ (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80062c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062c8:	e012      	b.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80062ca:	4b22      	ldr	r3, [pc, #136]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80062d0:	f003 0302 	and.w	r3, r3, #2
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d107      	bne.n	80062e8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80062de:	d103      	bne.n	80062e8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80062e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062e6:	e003      	b.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062ec:	f000 bc7d 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80062f0:	f000 bc7b 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80062f4:	4b17      	ldr	r3, [pc, #92]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80062f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062fa:	f003 0307 	and.w	r3, r3, #7
 80062fe:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006302:	2b00      	cmp	r3, #0
 8006304:	d104      	bne.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8006306:	f7fe fba9 	bl	8004a5c <HAL_RCC_GetHCLKFreq>
 800630a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800630c:	f000 bc6d 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006312:	2b01      	cmp	r3, #1
 8006314:	d104      	bne.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006316:	f7fe fa75 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 800631a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 800631c:	f000 bc65 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006322:	2b02      	cmp	r3, #2
 8006324:	d108      	bne.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006326:	f107 030c 	add.w	r3, r7, #12
 800632a:	4618      	mov	r0, r3
 800632c:	f7ff fbbc 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006334:	f000 bc59 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006338:	4b06      	ldr	r3, [pc, #24]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006340:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006344:	d10e      	bne.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8006346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006348:	2b03      	cmp	r3, #3
 800634a:	d10b      	bne.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 800634c:	4b04      	ldr	r3, [pc, #16]	@ (8006360 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800634e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006350:	e02c      	b.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8006352:	bf00      	nop
 8006354:	44020c00 	.word	0x44020c00
 8006358:	03d09000 	.word	0x03d09000
 800635c:	003d0900 	.word	0x003d0900
 8006360:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006364:	4b95      	ldr	r3, [pc, #596]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b02      	cmp	r3, #2
 800636e:	d10c      	bne.n	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8006370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006372:	2b04      	cmp	r3, #4
 8006374:	d109      	bne.n	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006376:	4b91      	ldr	r3, [pc, #580]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	08db      	lsrs	r3, r3, #3
 800637c:	f003 0303 	and.w	r3, r3, #3
 8006380:	4a8f      	ldr	r2, [pc, #572]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006382:	fa22 f303 	lsr.w	r3, r2, r3
 8006386:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006388:	e010      	b.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800638a:	4b8c      	ldr	r3, [pc, #560]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006392:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006396:	d105      	bne.n	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8006398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800639a:	2b05      	cmp	r3, #5
 800639c:	d102      	bne.n	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 800639e:	4b89      	ldr	r3, [pc, #548]	@ (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80063a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063a2:	e003      	b.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 80063a4:	2300      	movs	r3, #0
 80063a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063a8:	f000 bc1f 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80063ac:	f000 bc1d 	b.w	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80063b0:	4b82      	ldr	r3, [pc, #520]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80063b6:	f003 0308 	and.w	r3, r3, #8
 80063ba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80063bc:	4b7f      	ldr	r3, [pc, #508]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063c2:	f003 0302 	and.w	r3, r3, #2
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d106      	bne.n	80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80063ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d103      	bne.n	80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80063d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063d6:	e011      	b.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80063d8:	4b78      	ldr	r3, [pc, #480]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80063da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063e6:	d106      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d103      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80063ee:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80063f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063f4:	e002      	b.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80063fa:	e3f6      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80063fc:	e3f5      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80063fe:	4b6f      	ldr	r3, [pc, #444]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006400:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006404:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006408:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800640a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640c:	2b00      	cmp	r3, #0
 800640e:	d103      	bne.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006410:	f7fe fb40 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 8006414:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006416:	e3e8      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8006418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800641e:	d107      	bne.n	8006430 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006420:	f107 030c 	add.w	r3, r7, #12
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fb3f 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800642e:	e3dc      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006430:	4b62      	ldr	r3, [pc, #392]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0302 	and.w	r3, r3, #2
 8006438:	2b02      	cmp	r3, #2
 800643a:	d10d      	bne.n	8006458 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800643c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006442:	d109      	bne.n	8006458 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006444:	4b5d      	ldr	r3, [pc, #372]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	08db      	lsrs	r3, r3, #3
 800644a:	f003 0303 	and.w	r3, r3, #3
 800644e:	4a5c      	ldr	r2, [pc, #368]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006450:	fa22 f303 	lsr.w	r3, r2, r3
 8006454:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006456:	e010      	b.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8006458:	4b58      	ldr	r3, [pc, #352]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006464:	d106      	bne.n	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8006466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006468:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800646c:	d102      	bne.n	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800646e:	4b55      	ldr	r3, [pc, #340]	@ (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006472:	e002      	b.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8006474:	2300      	movs	r3, #0
 8006476:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006478:	e3b7      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800647a:	e3b6      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800647c:	4b4f      	ldr	r3, [pc, #316]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800647e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006482:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006486:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648a:	2b00      	cmp	r3, #0
 800648c:	d103      	bne.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800648e:	f7fe fb01 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 8006492:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006494:	e3a9      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800649c:	d107      	bne.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800649e:	f107 030c 	add.w	r3, r7, #12
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7ff fb00 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80064ac:	e39d      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80064ae:	4b43      	ldr	r3, [pc, #268]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0302 	and.w	r3, r3, #2
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	d10d      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80064ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80064c0:	d109      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064c2:	4b3e      	ldr	r3, [pc, #248]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	08db      	lsrs	r3, r3, #3
 80064c8:	f003 0303 	and.w	r3, r3, #3
 80064cc:	4a3c      	ldr	r2, [pc, #240]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80064ce:	fa22 f303 	lsr.w	r3, r2, r3
 80064d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064d4:	e010      	b.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80064d6:	4b39      	ldr	r3, [pc, #228]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064e2:	d106      	bne.n	80064f2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80064e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80064ea:	d102      	bne.n	80064f2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80064ec:	4b35      	ldr	r3, [pc, #212]	@ (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80064ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064f0:	e002      	b.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80064f2:	2300      	movs	r3, #0
 80064f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80064f6:	e378      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80064f8:	e377      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80064fa:	4b30      	ldr	r3, [pc, #192]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80064fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006500:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006504:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8006506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006508:	2b00      	cmp	r3, #0
 800650a:	d103      	bne.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800650c:	f7fe fac2 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 8006510:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006512:	e36a      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8006514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006516:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800651a:	d107      	bne.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800651c:	f107 030c 	add.w	r3, r7, #12
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff fac1 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800652a:	e35e      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800652c:	4b23      	ldr	r3, [pc, #140]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b02      	cmp	r3, #2
 8006536:	d10d      	bne.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8006538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800653e:	d109      	bne.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006540:	4b1e      	ldr	r3, [pc, #120]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	08db      	lsrs	r3, r3, #3
 8006546:	f003 0303 	and.w	r3, r3, #3
 800654a:	4a1d      	ldr	r2, [pc, #116]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800654c:	fa22 f303 	lsr.w	r3, r2, r3
 8006550:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006552:	e34a      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006558:	e347      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800655a:	4b18      	ldr	r3, [pc, #96]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800655c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006560:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006564:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8006566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006568:	2b00      	cmp	r3, #0
 800656a:	d103      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800656c:	f7fe fabe 	bl	8004aec <HAL_RCC_GetPCLK3Freq>
 8006570:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006572:	e33a      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8006574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006576:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800657a:	d107      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800657c:	f107 030c 	add.w	r3, r7, #12
 8006580:	4618      	mov	r0, r3
 8006582:	f7ff fa91 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800658a:	e32e      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 800658c:	4b0b      	ldr	r3, [pc, #44]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0302 	and.w	r3, r3, #2
 8006594:	2b02      	cmp	r3, #2
 8006596:	d10d      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8006598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800659a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800659e:	d109      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065a0:	4b06      	ldr	r3, [pc, #24]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	08db      	lsrs	r3, r3, #3
 80065a6:	f003 0303 	and.w	r3, r3, #3
 80065aa:	4a05      	ldr	r2, [pc, #20]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80065ac:	fa22 f303 	lsr.w	r3, r2, r3
 80065b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065b2:	e31a      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80065b4:	2300      	movs	r3, #0
 80065b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065b8:	e317      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80065ba:	bf00      	nop
 80065bc:	44020c00 	.word	0x44020c00
 80065c0:	03d09000 	.word	0x03d09000
 80065c4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80065c8:	4b9b      	ldr	r3, [pc, #620]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80065ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80065ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065d2:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80065d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80065da:	d044      	beq.n	8006666 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80065dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065de:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80065e2:	d879      	bhi.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80065e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065ea:	d02d      	beq.n	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80065ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065f2:	d871      	bhi.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80065f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065fa:	d017      	beq.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006602:	d869      	bhi.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006606:	2b00      	cmp	r3, #0
 8006608:	d004      	beq.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800660a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800660c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006610:	d004      	beq.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8006612:	e061      	b.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006614:	f7fe fa6a 	bl	8004aec <HAL_RCC_GetPCLK3Freq>
 8006618:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800661a:	e060      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800661c:	f107 030c 	add.w	r3, r7, #12
 8006620:	4618      	mov	r0, r3
 8006622:	f7ff fa41 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800662a:	e058      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800662c:	4b82      	ldr	r3, [pc, #520]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800662e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b02      	cmp	r3, #2
 8006638:	d103      	bne.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 800663a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800663e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006640:	e04d      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006646:	e04a      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006648:	4b7b      	ldr	r3, [pc, #492]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800664a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800664e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006656:	d103      	bne.n	8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8006658:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800665c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800665e:	e03e      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8006660:	2300      	movs	r3, #0
 8006662:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006664:	e03b      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006666:	4b74      	ldr	r3, [pc, #464]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800666c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006672:	4b71      	ldr	r3, [pc, #452]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b02      	cmp	r3, #2
 800667c:	d10c      	bne.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800667e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006680:	2b00      	cmp	r3, #0
 8006682:	d109      	bne.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006684:	4b6c      	ldr	r3, [pc, #432]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	08db      	lsrs	r3, r3, #3
 800668a:	f003 0303 	and.w	r3, r3, #3
 800668e:	4a6b      	ldr	r2, [pc, #428]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8006690:	fa22 f303 	lsr.w	r3, r2, r3
 8006694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006696:	e01e      	b.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006698:	4b67      	ldr	r3, [pc, #412]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066a4:	d106      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80066a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ac:	d102      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80066ae:	4b64      	ldr	r3, [pc, #400]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80066b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b2:	e010      	b.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066b4:	4b60      	ldr	r3, [pc, #384]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066c0:	d106      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066c8:	d102      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80066ca:	4b5e      	ldr	r3, [pc, #376]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80066cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ce:	e002      	b.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80066d4:	e003      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80066d6:	e002      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80066d8:	2300      	movs	r3, #0
 80066da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80066dc:	bf00      	nop
          }
        }
        break;
 80066de:	e284      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80066e0:	4b55      	ldr	r3, [pc, #340]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80066e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066e6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80066ea:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80066ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80066f2:	d044      	beq.n	800677e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80066f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80066fa:	d879      	bhi.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80066fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006702:	d02d      	beq.n	8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8006704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006706:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800670a:	d871      	bhi.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800670c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006712:	d017      	beq.n	8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8006714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006716:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800671a:	d869      	bhi.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800671c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671e:	2b00      	cmp	r3, #0
 8006720:	d004      	beq.n	800672c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8006722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006724:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006728:	d004      	beq.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800672a:	e061      	b.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800672c:	f7fe f9b2 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 8006730:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8006732:	e060      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006734:	f107 030c 	add.w	r3, r7, #12
 8006738:	4618      	mov	r0, r3
 800673a:	f7ff f9b5 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006742:	e058      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006744:	4b3c      	ldr	r3, [pc, #240]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006746:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800674a:	f003 0302 	and.w	r3, r3, #2
 800674e:	2b02      	cmp	r3, #2
 8006750:	d103      	bne.n	800675a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8006752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006756:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006758:	e04d      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800675a:	2300      	movs	r3, #0
 800675c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800675e:	e04a      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006760:	4b35      	ldr	r3, [pc, #212]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006766:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800676a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800676e:	d103      	bne.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8006770:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006774:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8006776:	e03e      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8006778:	2300      	movs	r3, #0
 800677a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800677c:	e03b      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800677e:	4b2e      	ldr	r3, [pc, #184]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006780:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006784:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800678a:	4b2b      	ldr	r3, [pc, #172]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b02      	cmp	r3, #2
 8006794:	d10c      	bne.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006798:	2b00      	cmp	r3, #0
 800679a:	d109      	bne.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800679c:	4b26      	ldr	r3, [pc, #152]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	08db      	lsrs	r3, r3, #3
 80067a2:	f003 0303 	and.w	r3, r3, #3
 80067a6:	4a25      	ldr	r2, [pc, #148]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80067a8:	fa22 f303 	lsr.w	r3, r2, r3
 80067ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067ae:	e01e      	b.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80067b0:	4b21      	ldr	r3, [pc, #132]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067bc:	d106      	bne.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80067be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067c4:	d102      	bne.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80067c6:	4b1e      	ldr	r3, [pc, #120]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80067c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067ca:	e010      	b.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80067cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067d8:	d106      	bne.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80067da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067e0:	d102      	bne.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80067e2:	4b18      	ldr	r3, [pc, #96]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80067e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067e6:	e002      	b.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80067e8:	2300      	movs	r3, #0
 80067ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80067ec:	e003      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80067ee:	e002      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80067f4:	bf00      	nop
          }
        }
        break;
 80067f6:	e1f8      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80067f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006802:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006804:	4b0c      	ldr	r3, [pc, #48]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800680c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006810:	d105      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8006812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006814:	2b00      	cmp	r3, #0
 8006816:	d102      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8006818:	4b0a      	ldr	r3, [pc, #40]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 800681a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800681c:	e1e5      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800681e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006824:	d110      	bne.n	8006848 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006826:	f107 0318 	add.w	r3, r7, #24
 800682a:	4618      	mov	r0, r3
 800682c:	f7fe ffd0 	bl	80057d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006834:	e1d9      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006836:	bf00      	nop
 8006838:	44020c00 	.word	0x44020c00
 800683c:	03d09000 	.word	0x03d09000
 8006840:	003d0900 	.word	0x003d0900
 8006844:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800684e:	d107      	bne.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006850:	f107 030c 	add.w	r3, r7, #12
 8006854:	4618      	mov	r0, r3
 8006856:	f7ff f927 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800685e:	e1c4      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006864:	e1c1      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006866:	4b9d      	ldr	r3, [pc, #628]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800686c:	f003 0307 	and.w	r3, r3, #7
 8006870:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006874:	2b04      	cmp	r3, #4
 8006876:	d859      	bhi.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8006878:	a201      	add	r2, pc, #4	@ (adr r2, 8006880 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800687a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800687e:	bf00      	nop
 8006880:	08006895 	.word	0x08006895
 8006884:	080068a5 	.word	0x080068a5
 8006888:	0800692d 	.word	0x0800692d
 800688c:	080068b5 	.word	0x080068b5
 8006890:	080068bb 	.word	0x080068bb
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006894:	f107 0318 	add.w	r3, r7, #24
 8006898:	4618      	mov	r0, r3
 800689a:	f7fe ff99 	bl	80057d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068a2:	e046      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068a4:	f107 030c 	add.w	r3, r7, #12
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7ff f8fd 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068b2:	e03e      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80068b4:	4b8a      	ldr	r3, [pc, #552]	@ (8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80068b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068b8:	e03b      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80068ba:	4b88      	ldr	r3, [pc, #544]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068c0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80068c6:	4b85      	ldr	r3, [pc, #532]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d10c      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d109      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068d8:	4b80      	ldr	r3, [pc, #512]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	08db      	lsrs	r3, r3, #3
 80068de:	f003 0303 	and.w	r3, r3, #3
 80068e2:	4a80      	ldr	r2, [pc, #512]	@ (8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
 80068e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068ea:	e01e      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80068ec:	4b7b      	ldr	r3, [pc, #492]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068f8:	d106      	bne.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006900:	d102      	bne.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006902:	4b79      	ldr	r3, [pc, #484]	@ (8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006904:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006906:	e010      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006908:	4b74      	ldr	r3, [pc, #464]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006910:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006914:	d106      	bne.n	8006924 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8006916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006918:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800691c:	d102      	bne.n	8006924 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800691e:	4b73      	ldr	r3, [pc, #460]	@ (8006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006922:	e002      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006924:	2300      	movs	r3, #0
 8006926:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006928:	e003      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 800692a:	e002      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006930:	bf00      	nop
          }
        }
        break;
 8006932:	e15a      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006934:	4b69      	ldr	r3, [pc, #420]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800693a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800693e:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	2b20      	cmp	r3, #32
 8006944:	d022      	beq.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8006946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006948:	2b20      	cmp	r3, #32
 800694a:	d858      	bhi.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 800694c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694e:	2b18      	cmp	r3, #24
 8006950:	d019      	beq.n	8006986 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8006952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006954:	2b18      	cmp	r3, #24
 8006956:	d852      	bhi.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8006958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	2b08      	cmp	r3, #8
 8006962:	d008      	beq.n	8006976 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8006964:	e04b      	b.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006966:	f107 0318 	add.w	r3, r7, #24
 800696a:	4618      	mov	r0, r3
 800696c:	f7fe ff30 	bl	80057d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006974:	e046      	b.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006976:	f107 030c 	add.w	r3, r7, #12
 800697a:	4618      	mov	r0, r3
 800697c:	f7ff f894 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006984:	e03e      	b.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006986:	4b56      	ldr	r3, [pc, #344]	@ (8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006988:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800698a:	e03b      	b.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800698c:	4b53      	ldr	r3, [pc, #332]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800698e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006992:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006996:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006998:	4b50      	ldr	r3, [pc, #320]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d10c      	bne.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d109      	bne.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069aa:	4b4c      	ldr	r3, [pc, #304]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	08db      	lsrs	r3, r3, #3
 80069b0:	f003 0303 	and.w	r3, r3, #3
 80069b4:	4a4b      	ldr	r2, [pc, #300]	@ (8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80069b6:	fa22 f303 	lsr.w	r3, r2, r3
 80069ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069bc:	e01e      	b.n	80069fc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80069be:	4b47      	ldr	r3, [pc, #284]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069ca:	d106      	bne.n	80069da <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80069cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d2:	d102      	bne.n	80069da <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80069d4:	4b44      	ldr	r3, [pc, #272]	@ (8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80069d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069d8:	e010      	b.n	80069fc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80069da:	4b40      	ldr	r3, [pc, #256]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069e6:	d106      	bne.n	80069f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80069e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069ee:	d102      	bne.n	80069f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80069f0:	4b3e      	ldr	r3, [pc, #248]	@ (8006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80069f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f4:	e002      	b.n	80069fc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80069f6:	2300      	movs	r3, #0
 80069f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80069fa:	e003      	b.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80069fc:	e002      	b.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80069fe:	2300      	movs	r3, #0
 8006a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a02:	bf00      	nop
          }
        }
        break;
 8006a04:	e0f1      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006a06:	4b35      	ldr	r3, [pc, #212]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a0c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006a10:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a18:	d023      	beq.n	8006a62 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8006a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a20:	d858      	bhi.n	8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a24:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a26:	d019      	beq.n	8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8006a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a2c:	d852      	bhi.n	8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8006a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a36:	2b40      	cmp	r3, #64	@ 0x40
 8006a38:	d008      	beq.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8006a3a:	e04b      	b.n	8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a3c:	f107 0318 	add.w	r3, r7, #24
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7fe fec5 	bl	80057d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a4a:	e046      	b.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a4c:	f107 030c 	add.w	r3, r7, #12
 8006a50:	4618      	mov	r0, r3
 8006a52:	f7ff f829 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a5a:	e03e      	b.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006a5c:	4b20      	ldr	r3, [pc, #128]	@ (8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a60:	e03b      	b.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a62:	4b1e      	ldr	r3, [pc, #120]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a68:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d10c      	bne.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d109      	bne.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a80:	4b16      	ldr	r3, [pc, #88]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	08db      	lsrs	r3, r3, #3
 8006a86:	f003 0303 	and.w	r3, r3, #3
 8006a8a:	4a16      	ldr	r2, [pc, #88]	@ (8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a92:	e01e      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006a94:	4b11      	ldr	r3, [pc, #68]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa0:	d106      	bne.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aa8:	d102      	bne.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aae:	e010      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ab8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006abc:	d106      	bne.n	8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ac4:	d102      	bne.n	8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006ac6:	4b09      	ldr	r3, [pc, #36]	@ (8006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aca:	e002      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006ad0:	e003      	b.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006ad2:	e002      	b.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006ad8:	bf00      	nop
          }
        }
        break;
 8006ada:	e086      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006adc:	44020c00 	.word	0x44020c00
 8006ae0:	00bb8000 	.word	0x00bb8000
 8006ae4:	03d09000 	.word	0x03d09000
 8006ae8:	003d0900 	.word	0x003d0900
 8006aec:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006af0:	4b40      	ldr	r3, [pc, #256]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006af2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006af6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006afa:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8006afc:	4b3d      	ldr	r3, [pc, #244]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b08:	d105      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8006b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d102      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8006b10:	4b39      	ldr	r3, [pc, #228]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b14:	e031      	b.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8006b16:	4b37      	ldr	r3, [pc, #220]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b22:	d10a      	bne.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8006b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b26:	2b10      	cmp	r3, #16
 8006b28:	d107      	bne.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b2a:	f107 0318 	add.w	r3, r7, #24
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fe fe4e 	bl	80057d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b38:	e01f      	b.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8006b3a:	4b2e      	ldr	r3, [pc, #184]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d106      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8006b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4a:	2b20      	cmp	r3, #32
 8006b4c:	d103      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8006b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b54:	e011      	b.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8006b56:	4b27      	ldr	r3, [pc, #156]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b64:	d106      	bne.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8006b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b68:	2b30      	cmp	r3, #48	@ 0x30
 8006b6a:	d103      	bne.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8006b6c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b72:	e002      	b.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8006b78:	e037      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006b7a:	e036      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8006b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006b7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b82:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b86:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8006b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8a:	2b10      	cmp	r3, #16
 8006b8c:	d107      	bne.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b8e:	f107 0318 	add.w	r3, r7, #24
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fe fe1c 	bl	80057d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8006b9c:	e025      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006baa:	d10a      	bne.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8006bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bae:	2b20      	cmp	r3, #32
 8006bb0:	d107      	bne.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bb2:	f107 030c 	add.w	r3, r7, #12
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7fe ff76 	bl	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bc0:	e00f      	b.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bce:	d105      	bne.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8006bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd2:	2b30      	cmp	r3, #48	@ 0x30
 8006bd4:	d102      	bne.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8006bd6:	4b08      	ldr	r3, [pc, #32]	@ (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bda:	e002      	b.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8006be0:	e003      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006be2:	e002      	b.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8006be4:	2300      	movs	r3, #0
 8006be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006be8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8006bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3730      	adds	r7, #48	@ 0x30
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	44020c00 	.word	0x44020c00
 8006bf8:	02dc6c00 	.word	0x02dc6c00

08006bfc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8006c04:	4b48      	ldr	r3, [pc, #288]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a47      	ldr	r2, [pc, #284]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c0e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006c10:	f7fb fc76 	bl	8002500 <HAL_GetTick>
 8006c14:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c16:	e008      	b.n	8006c2a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c18:	f7fb fc72 	bl	8002500 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e07a      	b.n	8006d20 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c2a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1f0      	bne.n	8006c18 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006c36:	4b3c      	ldr	r3, [pc, #240]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006c3e:	f023 0303 	bic.w	r3, r3, #3
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	6811      	ldr	r1, [r2, #0]
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	6852      	ldr	r2, [r2, #4]
 8006c4a:	0212      	lsls	r2, r2, #8
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	4936      	ldr	r1, [pc, #216]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	3b01      	subs	r3, #1
 8006c64:	025b      	lsls	r3, r3, #9
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	431a      	orrs	r2, r3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	041b      	lsls	r3, r3, #16
 8006c72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006c76:	431a      	orrs	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	061b      	lsls	r3, r3, #24
 8006c80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006c84:	4928      	ldr	r1, [pc, #160]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006c8a:	4b27      	ldr	r3, [pc, #156]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8e:	f023 020c 	bic.w	r2, r3, #12
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	4924      	ldr	r1, [pc, #144]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8006c9c:	4b22      	ldr	r3, [pc, #136]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca0:	f023 0220 	bic.w	r2, r3, #32
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	491f      	ldr	r1, [pc, #124]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006caa:	4313      	orrs	r3, r2
 8006cac:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006cae:	4b1e      	ldr	r3, [pc, #120]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb6:	491c      	ldr	r1, [pc, #112]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8006cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc0:	4a19      	ldr	r2, [pc, #100]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cc2:	f023 0310 	bic.w	r3, r3, #16
 8006cc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8006cc8:	4b17      	ldr	r3, [pc, #92]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ccc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cd0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6a12      	ldr	r2, [r2, #32]
 8006cd8:	00d2      	lsls	r2, r2, #3
 8006cda:	4913      	ldr	r1, [pc, #76]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8006ce0:	4b11      	ldr	r3, [pc, #68]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce4:	4a10      	ldr	r2, [pc, #64]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006ce6:	f043 0310 	orr.w	r3, r3, #16
 8006cea:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8006cec:	4b0e      	ldr	r3, [pc, #56]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006cf2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006cf6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006cf8:	f7fb fc02 	bl	8002500 <HAL_GetTick>
 8006cfc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006cfe:	e008      	b.n	8006d12 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d00:	f7fb fbfe 	bl	8002500 <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d901      	bls.n	8006d12 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e006      	b.n	8006d20 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d12:	4b05      	ldr	r3, [pc, #20]	@ (8006d28 <RCCEx_PLL2_Config+0x12c>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d0f0      	beq.n	8006d00 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0

}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3710      	adds	r7, #16
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	44020c00 	.word	0x44020c00

08006d2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e049      	b.n	8006dd2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d106      	bne.n	8006d58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 f841 	bl	8006dda <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	3304      	adds	r3, #4
 8006d68:	4619      	mov	r1, r3
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	f000 fa0c 	bl	8007188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b083      	sub	sp, #12
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006de2:	bf00      	nop
 8006de4:	370c      	adds	r7, #12
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
	...

08006df0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d001      	beq.n	8006e08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e03b      	b.n	8006e80 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2202      	movs	r2, #2
 8006e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68da      	ldr	r2, [r3, #12]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f042 0201 	orr.w	r2, r2, #1
 8006e1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a19      	ldr	r2, [pc, #100]	@ (8006e8c <HAL_TIM_Base_Start_IT+0x9c>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d009      	beq.n	8006e3e <HAL_TIM_Base_Start_IT+0x4e>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e32:	d004      	beq.n	8006e3e <HAL_TIM_Base_Start_IT+0x4e>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a15      	ldr	r2, [pc, #84]	@ (8006e90 <HAL_TIM_Base_Start_IT+0xa0>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d115      	bne.n	8006e6a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	689a      	ldr	r2, [r3, #8]
 8006e44:	4b13      	ldr	r3, [pc, #76]	@ (8006e94 <HAL_TIM_Base_Start_IT+0xa4>)
 8006e46:	4013      	ands	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2b06      	cmp	r3, #6
 8006e4e:	d015      	beq.n	8006e7c <HAL_TIM_Base_Start_IT+0x8c>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e56:	d011      	beq.n	8006e7c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f042 0201 	orr.w	r2, r2, #1
 8006e66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e68:	e008      	b.n	8006e7c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f042 0201 	orr.w	r2, r2, #1
 8006e78:	601a      	str	r2, [r3, #0]
 8006e7a:	e000      	b.n	8006e7e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	40012c00 	.word	0x40012c00
 8006e90:	40000400 	.word	0x40000400
 8006e94:	00010007 	.word	0x00010007

08006e98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d020      	beq.n	8006efc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f003 0302 	and.w	r3, r3, #2
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d01b      	beq.n	8006efc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f06f 0202 	mvn.w	r2, #2
 8006ecc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	f003 0303 	and.w	r3, r3, #3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f931 	bl	800714a <HAL_TIM_IC_CaptureCallback>
 8006ee8:	e005      	b.n	8006ef6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f923 	bl	8007136 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f934 	bl	800715e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d020      	beq.n	8006f48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f003 0304 	and.w	r3, r3, #4
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01b      	beq.n	8006f48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f06f 0204 	mvn.w	r2, #4
 8006f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f90b 	bl	800714a <HAL_TIM_IC_CaptureCallback>
 8006f34:	e005      	b.n	8006f42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f8fd 	bl	8007136 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 f90e 	bl	800715e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d020      	beq.n	8006f94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f003 0308 	and.w	r3, r3, #8
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d01b      	beq.n	8006f94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f06f 0208 	mvn.w	r2, #8
 8006f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2204      	movs	r2, #4
 8006f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	69db      	ldr	r3, [r3, #28]
 8006f72:	f003 0303 	and.w	r3, r3, #3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d003      	beq.n	8006f82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 f8e5 	bl	800714a <HAL_TIM_IC_CaptureCallback>
 8006f80:	e005      	b.n	8006f8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f8d7 	bl	8007136 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f8e8 	bl	800715e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0310 	and.w	r3, r3, #16
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d020      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 0310 	and.w	r3, r3, #16
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01b      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0210 	mvn.w	r2, #16
 8006fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2208      	movs	r2, #8
 8006fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f8bf 	bl	800714a <HAL_TIM_IC_CaptureCallback>
 8006fcc:	e005      	b.n	8006fda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f8b1 	bl	8007136 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f8c2 	bl	800715e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00c      	beq.n	8007004 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d007      	beq.n	8007004 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f06f 0201 	mvn.w	r2, #1
 8006ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f7fa fedc 	bl	8001dbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800700a:	2b00      	cmp	r3, #0
 800700c:	d104      	bne.n	8007018 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00c      	beq.n	8007032 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800701e:	2b00      	cmp	r3, #0
 8007020:	d007      	beq.n	8007032 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800702a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f91b 	bl	8007268 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00c      	beq.n	8007056 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007042:	2b00      	cmp	r3, #0
 8007044:	d007      	beq.n	8007056 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800704e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f913 	bl	800727c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00c      	beq.n	800707a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007066:	2b00      	cmp	r3, #0
 8007068:	d007      	beq.n	800707a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007072:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f87c 	bl	8007172 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	f003 0320 	and.w	r3, r3, #32
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00c      	beq.n	800709e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f003 0320 	and.w	r3, r3, #32
 800708a:	2b00      	cmp	r3, #0
 800708c:	d007      	beq.n	800709e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f06f 0220 	mvn.w	r2, #32
 8007096:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 f8db 	bl	8007254 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d00c      	beq.n	80070c2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d007      	beq.n	80070c2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80070ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 f8e7 	bl	8007290 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00c      	beq.n	80070e6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d007      	beq.n	80070e6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80070de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 f8df 	bl	80072a4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d00c      	beq.n	800710a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d007      	beq.n	800710a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f8d7 	bl	80072b8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00c      	beq.n	800712e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d007      	beq.n	800712e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007126:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 f8cf 	bl	80072cc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800712e:	bf00      	nop
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007136:	b480      	push	{r7}
 8007138:	b083      	sub	sp, #12
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800713e:	bf00      	nop
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr

0800714a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800714a:	b480      	push	{r7}
 800714c:	b083      	sub	sp, #12
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007152:	bf00      	nop
 8007154:	370c      	adds	r7, #12
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr

0800715e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800715e:	b480      	push	{r7}
 8007160:	b083      	sub	sp, #12
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007166:	bf00      	nop
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr

08007172 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007172:	b480      	push	{r7}
 8007174:	b083      	sub	sp, #12
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800717a:	bf00      	nop
 800717c:	370c      	adds	r7, #12
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
	...

08007188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a2c      	ldr	r2, [pc, #176]	@ (800724c <TIM_Base_SetConfig+0xc4>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d007      	beq.n	80071b0 <TIM_Base_SetConfig+0x28>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071a6:	d003      	beq.n	80071b0 <TIM_Base_SetConfig+0x28>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a29      	ldr	r2, [pc, #164]	@ (8007250 <TIM_Base_SetConfig+0xc8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d108      	bne.n	80071c2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a21      	ldr	r2, [pc, #132]	@ (800724c <TIM_Base_SetConfig+0xc4>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d007      	beq.n	80071da <TIM_Base_SetConfig+0x52>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071d0:	d003      	beq.n	80071da <TIM_Base_SetConfig+0x52>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a1e      	ldr	r2, [pc, #120]	@ (8007250 <TIM_Base_SetConfig+0xc8>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d108      	bne.n	80071ec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a0e      	ldr	r2, [pc, #56]	@ (800724c <TIM_Base_SetConfig+0xc4>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d103      	bne.n	8007220 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	691a      	ldr	r2, [r3, #16]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b01      	cmp	r3, #1
 8007230:	d105      	bne.n	800723e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	f023 0201 	bic.w	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	611a      	str	r2, [r3, #16]
  }
}
 800723e:	bf00      	nop
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	40012c00 	.word	0x40012c00
 8007250:	40000400 	.word	0x40000400

08007254 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007284:	bf00      	nop
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80072d4:	bf00      	nop
 80072d6:	370c      	adds	r7, #12
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e042      	b.n	8007378 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d106      	bne.n	800730a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f7fa fe0b 	bl	8001f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2224      	movs	r2, #36	@ 0x24
 800730e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f022 0201 	bic.w	r2, r2, #1
 8007320:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007326:	2b00      	cmp	r3, #0
 8007328:	d002      	beq.n	8007330 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 fa44 	bl	80077b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 f8c3 	bl	80074bc <UART_SetConfig>
 8007336:	4603      	mov	r3, r0
 8007338:	2b01      	cmp	r3, #1
 800733a:	d101      	bne.n	8007340 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e01b      	b.n	8007378 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800734e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689a      	ldr	r2, [r3, #8]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800735e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0201 	orr.w	r2, r2, #1
 800736e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fac3 	bl	80078fc <UART_CheckIdleState>
 8007376:	4603      	mov	r3, r0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3708      	adds	r7, #8
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b08a      	sub	sp, #40	@ 0x28
 8007384:	af02      	add	r7, sp, #8
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	603b      	str	r3, [r7, #0]
 800738c:	4613      	mov	r3, r2
 800738e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007396:	2b20      	cmp	r3, #32
 8007398:	f040 808b 	bne.w	80074b2 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d002      	beq.n	80073a8 <HAL_UART_Transmit+0x28>
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e083      	b.n	80074b4 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b6:	2b80      	cmp	r3, #128	@ 0x80
 80073b8:	d107      	bne.n	80073ca <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689a      	ldr	r2, [r3, #8]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073c8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2221      	movs	r2, #33	@ 0x21
 80073d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073da:	f7fb f891 	bl	8002500 <HAL_GetTick>
 80073de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	88fa      	ldrh	r2, [r7, #6]
 80073e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	88fa      	ldrh	r2, [r7, #6]
 80073ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073f8:	d108      	bne.n	800740c <HAL_UART_Transmit+0x8c>
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d104      	bne.n	800740c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8007402:	2300      	movs	r3, #0
 8007404:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	61bb      	str	r3, [r7, #24]
 800740a:	e003      	b.n	8007414 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007410:	2300      	movs	r3, #0
 8007412:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007414:	e030      	b.n	8007478 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	9300      	str	r3, [sp, #0]
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	2200      	movs	r2, #0
 800741e:	2180      	movs	r1, #128	@ 0x80
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f000 fb15 	bl	8007a50 <UART_WaitOnFlagUntilTimeout>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d005      	beq.n	8007438 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2220      	movs	r2, #32
 8007430:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007434:	2303      	movs	r3, #3
 8007436:	e03d      	b.n	80074b4 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d10b      	bne.n	8007456 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	461a      	mov	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800744c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	3302      	adds	r3, #2
 8007452:	61bb      	str	r3, [r7, #24]
 8007454:	e007      	b.n	8007466 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	781a      	ldrb	r2, [r3, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	3301      	adds	r3, #1
 8007464:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800746c:	b29b      	uxth	r3, r3
 800746e:	3b01      	subs	r3, #1
 8007470:	b29a      	uxth	r2, r3
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800747e:	b29b      	uxth	r3, r3
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1c8      	bne.n	8007416 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	9300      	str	r3, [sp, #0]
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	2200      	movs	r2, #0
 800748c:	2140      	movs	r1, #64	@ 0x40
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f000 fade 	bl	8007a50 <UART_WaitOnFlagUntilTimeout>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d005      	beq.n	80074a6 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2220      	movs	r2, #32
 800749e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e006      	b.n	80074b4 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2220      	movs	r2, #32
 80074aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	e000      	b.n	80074b4 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80074b2:	2302      	movs	r3, #2
  }
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3720      	adds	r7, #32
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074c0:	b094      	sub	sp, #80	@ 0x50
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	431a      	orrs	r2, r3
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	695b      	ldr	r3, [r3, #20]
 80074da:	431a      	orrs	r2, r3
 80074dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074de:	69db      	ldr	r3, [r3, #28]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	498a      	ldr	r1, [pc, #552]	@ (8007714 <UART_SetConfig+0x258>)
 80074ec:	4019      	ands	r1, r3
 80074ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074f4:	430b      	orrs	r3, r1
 80074f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007504:	68d9      	ldr	r1, [r3, #12]
 8007506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	ea40 0301 	orr.w	r3, r0, r1
 800750e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007512:	699b      	ldr	r3, [r3, #24]
 8007514:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	4b7f      	ldr	r3, [pc, #508]	@ (8007718 <UART_SetConfig+0x25c>)
 800751c:	429a      	cmp	r2, r3
 800751e:	d004      	beq.n	800752a <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007522:	6a1a      	ldr	r2, [r3, #32]
 8007524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007526:	4313      	orrs	r3, r2
 8007528:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800752a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007534:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800753e:	430b      	orrs	r3, r1
 8007540:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007548:	f023 000f 	bic.w	r0, r3, #15
 800754c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	ea40 0301 	orr.w	r3, r0, r1
 8007558:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800755a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	4b6f      	ldr	r3, [pc, #444]	@ (800771c <UART_SetConfig+0x260>)
 8007560:	429a      	cmp	r2, r3
 8007562:	d102      	bne.n	800756a <UART_SetConfig+0xae>
 8007564:	2301      	movs	r3, #1
 8007566:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007568:	e01a      	b.n	80075a0 <UART_SetConfig+0xe4>
 800756a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	4b6c      	ldr	r3, [pc, #432]	@ (8007720 <UART_SetConfig+0x264>)
 8007570:	429a      	cmp	r2, r3
 8007572:	d102      	bne.n	800757a <UART_SetConfig+0xbe>
 8007574:	2302      	movs	r3, #2
 8007576:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007578:	e012      	b.n	80075a0 <UART_SetConfig+0xe4>
 800757a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	4b69      	ldr	r3, [pc, #420]	@ (8007724 <UART_SetConfig+0x268>)
 8007580:	429a      	cmp	r2, r3
 8007582:	d102      	bne.n	800758a <UART_SetConfig+0xce>
 8007584:	2304      	movs	r3, #4
 8007586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007588:	e00a      	b.n	80075a0 <UART_SetConfig+0xe4>
 800758a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	4b62      	ldr	r3, [pc, #392]	@ (8007718 <UART_SetConfig+0x25c>)
 8007590:	429a      	cmp	r2, r3
 8007592:	d103      	bne.n	800759c <UART_SetConfig+0xe0>
 8007594:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007598:	64bb      	str	r3, [r7, #72]	@ 0x48
 800759a:	e001      	b.n	80075a0 <UART_SetConfig+0xe4>
 800759c:	2300      	movs	r3, #0
 800759e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	4b5c      	ldr	r3, [pc, #368]	@ (8007718 <UART_SetConfig+0x25c>)
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d171      	bne.n	800768e <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80075aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075ac:	2200      	movs	r2, #0
 80075ae:	623b      	str	r3, [r7, #32]
 80075b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80075b2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80075b6:	f7fe fbe3 	bl	8005d80 <HAL_RCCEx_GetPeriphCLKFreq>
 80075ba:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80075bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075be:	2b00      	cmp	r3, #0
 80075c0:	f000 80e2 	beq.w	8007788 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80075c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c8:	4a57      	ldr	r2, [pc, #348]	@ (8007728 <UART_SetConfig+0x26c>)
 80075ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075ce:	461a      	mov	r2, r3
 80075d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80075d6:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80075d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075da:	685a      	ldr	r2, [r3, #4]
 80075dc:	4613      	mov	r3, r2
 80075de:	005b      	lsls	r3, r3, #1
 80075e0:	4413      	add	r3, r2
 80075e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d305      	bcc.n	80075f4 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80075e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80075ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d903      	bls.n	80075fc <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80075fa:	e0c5      	b.n	8007788 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075fe:	2200      	movs	r2, #0
 8007600:	61bb      	str	r3, [r7, #24]
 8007602:	61fa      	str	r2, [r7, #28]
 8007604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007608:	4a47      	ldr	r2, [pc, #284]	@ (8007728 <UART_SetConfig+0x26c>)
 800760a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800760e:	b29b      	uxth	r3, r3
 8007610:	2200      	movs	r2, #0
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	617a      	str	r2, [r7, #20]
 8007616:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800761a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800761e:	f7f9 fb2b 	bl	8000c78 <__aeabi_uldivmod>
 8007622:	4602      	mov	r2, r0
 8007624:	460b      	mov	r3, r1
 8007626:	4610      	mov	r0, r2
 8007628:	4619      	mov	r1, r3
 800762a:	f04f 0200 	mov.w	r2, #0
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	020b      	lsls	r3, r1, #8
 8007634:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007638:	0202      	lsls	r2, r0, #8
 800763a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800763c:	6849      	ldr	r1, [r1, #4]
 800763e:	0849      	lsrs	r1, r1, #1
 8007640:	2000      	movs	r0, #0
 8007642:	460c      	mov	r4, r1
 8007644:	4605      	mov	r5, r0
 8007646:	eb12 0804 	adds.w	r8, r2, r4
 800764a:	eb43 0905 	adc.w	r9, r3, r5
 800764e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	60bb      	str	r3, [r7, #8]
 8007656:	60fa      	str	r2, [r7, #12]
 8007658:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800765c:	4640      	mov	r0, r8
 800765e:	4649      	mov	r1, r9
 8007660:	f7f9 fb0a 	bl	8000c78 <__aeabi_uldivmod>
 8007664:	4602      	mov	r2, r0
 8007666:	460b      	mov	r3, r1
 8007668:	4613      	mov	r3, r2
 800766a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800766c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800766e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007672:	d308      	bcc.n	8007686 <UART_SetConfig+0x1ca>
 8007674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007676:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800767a:	d204      	bcs.n	8007686 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 800767c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007682:	60da      	str	r2, [r3, #12]
 8007684:	e080      	b.n	8007788 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800768c:	e07c      	b.n	8007788 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800768e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007690:	69db      	ldr	r3, [r3, #28]
 8007692:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007696:	d149      	bne.n	800772c <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800769a:	2200      	movs	r2, #0
 800769c:	603b      	str	r3, [r7, #0]
 800769e:	607a      	str	r2, [r7, #4]
 80076a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076a4:	f7fe fb6c 	bl	8005d80 <HAL_RCCEx_GetPeriphCLKFreq>
 80076a8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80076aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d06b      	beq.n	8007788 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007728 <UART_SetConfig+0x26c>)
 80076b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076ba:	461a      	mov	r2, r3
 80076bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076be:	fbb3 f3f2 	udiv	r3, r3, r2
 80076c2:	005a      	lsls	r2, r3, #1
 80076c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	085b      	lsrs	r3, r3, #1
 80076ca:	441a      	add	r2, r3
 80076cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076d8:	2b0f      	cmp	r3, #15
 80076da:	d916      	bls.n	800770a <UART_SetConfig+0x24e>
 80076dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076e2:	d212      	bcs.n	800770a <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	f023 030f 	bic.w	r3, r3, #15
 80076ec:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076f0:	085b      	lsrs	r3, r3, #1
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	f003 0307 	and.w	r3, r3, #7
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80076fc:	4313      	orrs	r3, r2
 80076fe:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007706:	60da      	str	r2, [r3, #12]
 8007708:	e03e      	b.n	8007788 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007710:	e03a      	b.n	8007788 <UART_SetConfig+0x2cc>
 8007712:	bf00      	nop
 8007714:	cfff69f3 	.word	0xcfff69f3
 8007718:	44002400 	.word	0x44002400
 800771c:	40013800 	.word	0x40013800
 8007720:	40004400 	.word	0x40004400
 8007724:	40004800 	.word	0x40004800
 8007728:	0800d2f4 	.word	0x0800d2f4
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800772c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800772e:	2200      	movs	r2, #0
 8007730:	469a      	mov	sl, r3
 8007732:	4693      	mov	fp, r2
 8007734:	4650      	mov	r0, sl
 8007736:	4659      	mov	r1, fp
 8007738:	f7fe fb22 	bl	8005d80 <HAL_RCCEx_GetPeriphCLKFreq>
 800773c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800773e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007740:	2b00      	cmp	r3, #0
 8007742:	d021      	beq.n	8007788 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007748:	4a1a      	ldr	r2, [pc, #104]	@ (80077b4 <UART_SetConfig+0x2f8>)
 800774a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800774e:	461a      	mov	r2, r3
 8007750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007752:	fbb3 f2f2 	udiv	r2, r3, r2
 8007756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	085b      	lsrs	r3, r3, #1
 800775c:	441a      	add	r2, r3
 800775e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	fbb2 f3f3 	udiv	r3, r2, r3
 8007766:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800776a:	2b0f      	cmp	r3, #15
 800776c:	d909      	bls.n	8007782 <UART_SetConfig+0x2c6>
 800776e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007774:	d205      	bcs.n	8007782 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007778:	b29a      	uxth	r2, r3
 800777a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	60da      	str	r2, [r3, #12]
 8007780:	e002      	b.n	8007788 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800778a:	2201      	movs	r2, #1
 800778c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007792:	2201      	movs	r2, #1
 8007794:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800779a:	2200      	movs	r2, #0
 800779c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800779e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a0:	2200      	movs	r2, #0
 80077a2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80077a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3750      	adds	r7, #80	@ 0x50
 80077ac:	46bd      	mov	sp, r7
 80077ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077b2:	bf00      	nop
 80077b4:	0800d2f4 	.word	0x0800d2f4

080077b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c4:	f003 0308 	and.w	r3, r3, #8
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00a      	beq.n	80077e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	430a      	orrs	r2, r1
 80077e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00a      	beq.n	8007804 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b00      	cmp	r3, #0
 800780e:	d00a      	beq.n	8007826 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	430a      	orrs	r2, r1
 8007824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800782a:	f003 0304 	and.w	r3, r3, #4
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00a      	beq.n	8007848 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	430a      	orrs	r2, r1
 8007846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800784c:	f003 0310 	and.w	r3, r3, #16
 8007850:	2b00      	cmp	r3, #0
 8007852:	d00a      	beq.n	800786a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	430a      	orrs	r2, r1
 8007868:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786e:	f003 0320 	and.w	r3, r3, #32
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00a      	beq.n	800788c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	430a      	orrs	r2, r1
 800788a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007894:	2b00      	cmp	r3, #0
 8007896:	d01a      	beq.n	80078ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	430a      	orrs	r2, r1
 80078ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078b6:	d10a      	bne.n	80078ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	430a      	orrs	r2, r1
 80078cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d00a      	beq.n	80078f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	605a      	str	r2, [r3, #4]
  }
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b098      	sub	sp, #96	@ 0x60
 8007900:	af02      	add	r7, sp, #8
 8007902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800790c:	f7fa fdf8 	bl	8002500 <HAL_GetTick>
 8007910:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0308 	and.w	r3, r3, #8
 800791c:	2b08      	cmp	r3, #8
 800791e:	d12f      	bne.n	8007980 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007920:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007928:	2200      	movs	r2, #0
 800792a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f88e 	bl	8007a50 <UART_WaitOnFlagUntilTimeout>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d022      	beq.n	8007980 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007942:	e853 3f00 	ldrex	r3, [r3]
 8007946:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800794a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800794e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	461a      	mov	r2, r3
 8007956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007958:	647b      	str	r3, [r7, #68]	@ 0x44
 800795a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800795e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007960:	e841 2300 	strex	r3, r2, [r1]
 8007964:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1e6      	bne.n	800793a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2220      	movs	r2, #32
 8007970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e063      	b.n	8007a48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 0304 	and.w	r3, r3, #4
 800798a:	2b04      	cmp	r3, #4
 800798c:	d149      	bne.n	8007a22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800798e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007996:	2200      	movs	r2, #0
 8007998:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 f857 	bl	8007a50 <UART_WaitOnFlagUntilTimeout>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d03c      	beq.n	8007a22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b0:	e853 3f00 	ldrex	r3, [r3]
 80079b4:	623b      	str	r3, [r7, #32]
   return(result);
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	461a      	mov	r2, r3
 80079c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80079c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ce:	e841 2300 	strex	r3, r2, [r1]
 80079d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1e6      	bne.n	80079a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	3308      	adds	r3, #8
 80079e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	e853 3f00 	ldrex	r3, [r3]
 80079e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f023 0301 	bic.w	r3, r3, #1
 80079f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	3308      	adds	r3, #8
 80079f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079fa:	61fa      	str	r2, [r7, #28]
 80079fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fe:	69b9      	ldr	r1, [r7, #24]
 8007a00:	69fa      	ldr	r2, [r7, #28]
 8007a02:	e841 2300 	strex	r3, r2, [r1]
 8007a06:	617b      	str	r3, [r7, #20]
   return(result);
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1e5      	bne.n	80079da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2220      	movs	r2, #32
 8007a12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e012      	b.n	8007a48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2200      	movs	r2, #0
 8007a36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3758      	adds	r7, #88	@ 0x58
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	603b      	str	r3, [r7, #0]
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a60:	e04f      	b.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a68:	d04b      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a6a:	f7fa fd49 	bl	8002500 <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	69ba      	ldr	r2, [r7, #24]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d302      	bcc.n	8007a80 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d101      	bne.n	8007a84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a80:	2303      	movs	r3, #3
 8007a82:	e04e      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0304 	and.w	r3, r3, #4
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d037      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	2b80      	cmp	r3, #128	@ 0x80
 8007a96:	d034      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2b40      	cmp	r3, #64	@ 0x40
 8007a9c:	d031      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	69db      	ldr	r3, [r3, #28]
 8007aa4:	f003 0308 	and.w	r3, r3, #8
 8007aa8:	2b08      	cmp	r3, #8
 8007aaa:	d110      	bne.n	8007ace <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2208      	movs	r2, #8
 8007ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 f838 	bl	8007b2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2208      	movs	r2, #8
 8007abe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e029      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	69db      	ldr	r3, [r3, #28]
 8007ad4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ad8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007adc:	d111      	bne.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ae6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	f000 f81e 	bl	8007b2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e00f      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69da      	ldr	r2, [r3, #28]
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	bf0c      	ite	eq
 8007b12:	2301      	moveq	r3, #1
 8007b14:	2300      	movne	r3, #0
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	461a      	mov	r2, r3
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d0a0      	beq.n	8007a62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b095      	sub	sp, #84	@ 0x54
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b3a:	e853 3f00 	ldrex	r3, [r3]
 8007b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b50:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b58:	e841 2300 	strex	r3, r2, [r1]
 8007b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1e6      	bne.n	8007b32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3308      	adds	r3, #8
 8007b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6a3b      	ldr	r3, [r7, #32]
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b7a:	f023 0301 	bic.w	r3, r3, #1
 8007b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3308      	adds	r3, #8
 8007b86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e3      	bne.n	8007b64 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d118      	bne.n	8007bd6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	f023 0310 	bic.w	r3, r3, #16
 8007bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bc2:	61bb      	str	r3, [r7, #24]
 8007bc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc6:	6979      	ldr	r1, [r7, #20]
 8007bc8:	69ba      	ldr	r2, [r7, #24]
 8007bca:	e841 2300 	strex	r3, r2, [r1]
 8007bce:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1e6      	bne.n	8007ba4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007bea:	bf00      	nop
 8007bec:	3754      	adds	r7, #84	@ 0x54
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007bf6:	b480      	push	{r7}
 8007bf8:	b085      	sub	sp, #20
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d101      	bne.n	8007c0c <HAL_UARTEx_DisableFifoMode+0x16>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e027      	b.n	8007c5c <HAL_UARTEx_DisableFifoMode+0x66>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2224      	movs	r2, #36	@ 0x24
 8007c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0201 	bic.w	r2, r2, #1
 8007c32:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c3a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d101      	bne.n	8007c80 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	e02d      	b.n	8007cdc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2224      	movs	r2, #36	@ 0x24
 8007c8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0201 	bic.w	r2, r2, #1
 8007ca6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	683a      	ldr	r2, [r7, #0]
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f84f 	bl	8007d60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2220      	movs	r2, #32
 8007cce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3710      	adds	r7, #16
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d101      	bne.n	8007cfc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	e02d      	b.n	8007d58 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2224      	movs	r2, #36	@ 0x24
 8007d08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 0201 	bic.w	r2, r2, #1
 8007d22:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f811 	bl	8007d60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d108      	bne.n	8007d82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d80:	e031      	b.n	8007de6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d82:	2308      	movs	r3, #8
 8007d84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d86:	2308      	movs	r3, #8
 8007d88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	0e5b      	lsrs	r3, r3, #25
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	f003 0307 	and.w	r3, r3, #7
 8007d98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	0f5b      	lsrs	r3, r3, #29
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	f003 0307 	and.w	r3, r3, #7
 8007da8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007daa:	7bbb      	ldrb	r3, [r7, #14]
 8007dac:	7b3a      	ldrb	r2, [r7, #12]
 8007dae:	4911      	ldr	r1, [pc, #68]	@ (8007df4 <UARTEx_SetNbDataToProcess+0x94>)
 8007db0:	5c8a      	ldrb	r2, [r1, r2]
 8007db2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007db6:	7b3a      	ldrb	r2, [r7, #12]
 8007db8:	490f      	ldr	r1, [pc, #60]	@ (8007df8 <UARTEx_SetNbDataToProcess+0x98>)
 8007dba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dc8:	7bfb      	ldrb	r3, [r7, #15]
 8007dca:	7b7a      	ldrb	r2, [r7, #13]
 8007dcc:	4909      	ldr	r1, [pc, #36]	@ (8007df4 <UARTEx_SetNbDataToProcess+0x94>)
 8007dce:	5c8a      	ldrb	r2, [r1, r2]
 8007dd0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007dd4:	7b7a      	ldrb	r2, [r7, #13]
 8007dd6:	4908      	ldr	r1, [pc, #32]	@ (8007df8 <UARTEx_SetNbDataToProcess+0x98>)
 8007dd8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dda:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dde:	b29a      	uxth	r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007de6:	bf00      	nop
 8007de8:	3714      	adds	r7, #20
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	0800d30c 	.word	0x0800d30c
 8007df8:	0800d314 	.word	0x0800d314

08007dfc <__NVIC_SetPriority>:
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	4603      	mov	r3, r0
 8007e04:	6039      	str	r1, [r7, #0]
 8007e06:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007e08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	db0a      	blt.n	8007e26 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	b2da      	uxtb	r2, r3
 8007e14:	490c      	ldr	r1, [pc, #48]	@ (8007e48 <__NVIC_SetPriority+0x4c>)
 8007e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e1a:	0112      	lsls	r2, r2, #4
 8007e1c:	b2d2      	uxtb	r2, r2
 8007e1e:	440b      	add	r3, r1
 8007e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007e24:	e00a      	b.n	8007e3c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	b2da      	uxtb	r2, r3
 8007e2a:	4908      	ldr	r1, [pc, #32]	@ (8007e4c <__NVIC_SetPriority+0x50>)
 8007e2c:	88fb      	ldrh	r3, [r7, #6]
 8007e2e:	f003 030f 	and.w	r3, r3, #15
 8007e32:	3b04      	subs	r3, #4
 8007e34:	0112      	lsls	r2, r2, #4
 8007e36:	b2d2      	uxtb	r2, r2
 8007e38:	440b      	add	r3, r1
 8007e3a:	761a      	strb	r2, [r3, #24]
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr
 8007e48:	e000e100 	.word	0xe000e100
 8007e4c:	e000ed00 	.word	0xe000ed00

08007e50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007e50:	b580      	push	{r7, lr}
 8007e52:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8007e54:	4b05      	ldr	r3, [pc, #20]	@ (8007e6c <SysTick_Handler+0x1c>)
 8007e56:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007e58:	f001 fbcc 	bl	80095f4 <xTaskGetSchedulerState>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d001      	beq.n	8007e66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007e62:	f001 ff77 	bl	8009d54 <xPortSysTickHandler>
  }
}
 8007e66:	bf00      	nop
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	e000e010 	.word	0xe000e010

08007e70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8007e74:	2100      	movs	r1, #0
 8007e76:	f06f 0004 	mvn.w	r0, #4
 8007e7a:	f7ff ffbf 	bl	8007dfc <__NVIC_SetPriority>
#endif
}
 8007e7e:	bf00      	nop
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b086      	sub	sp, #24
 8007e86:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e8c:	f3ef 8305 	mrs	r3, IPSR
 8007e90:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e92:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d002      	beq.n	8007e9e <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	617b      	str	r3, [r7, #20]
 8007e9c:	e013      	b.n	8007ec6 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 8007e9e:	f001 fba9 	bl	80095f4 <xTaskGetSchedulerState>
 8007ea2:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d00d      	beq.n	8007ec6 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8007eae:	60bb      	str	r3, [r7, #8]
  return(result);
 8007eb0:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d105      	bne.n	8007ec2 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007eb6:	f3ef 8311 	mrs	r3, BASEPRI
 8007eba:	607b      	str	r3, [r7, #4]
  return(result);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d001      	beq.n	8007ec6 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8007ec6:	697b      	ldr	r3, [r7, #20]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8007ed6:	f7ff ffd4 	bl	8007e82 <IRQ_Context>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d003      	beq.n	8007ee8 <osKernelInitialize+0x18>
    stat = osErrorISR;
 8007ee0:	f06f 0305 	mvn.w	r3, #5
 8007ee4:	607b      	str	r3, [r7, #4]
 8007ee6:	e012      	b.n	8007f0e <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8007ee8:	f001 fb84 	bl	80095f4 <xTaskGetSchedulerState>
 8007eec:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d109      	bne.n	8007f08 <osKernelInitialize+0x38>
 8007ef4:	4b08      	ldr	r3, [pc, #32]	@ (8007f18 <osKernelInitialize+0x48>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d105      	bne.n	8007f08 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007efc:	4b06      	ldr	r3, [pc, #24]	@ (8007f18 <osKernelInitialize+0x48>)
 8007efe:	2201      	movs	r2, #1
 8007f00:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007f02:	2300      	movs	r3, #0
 8007f04:	607b      	str	r3, [r7, #4]
 8007f06:	e002      	b.n	8007f0e <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8007f08:	f04f 33ff 	mov.w	r3, #4294967295
 8007f0c:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8007f0e:	687b      	ldr	r3, [r7, #4]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	200004a4 	.word	0x200004a4

08007f1c <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8007f22:	f7ff ffae 	bl	8007e82 <IRQ_Context>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d003      	beq.n	8007f34 <osKernelStart+0x18>
    stat = osErrorISR;
 8007f2c:	f06f 0305 	mvn.w	r3, #5
 8007f30:	607b      	str	r3, [r7, #4]
 8007f32:	e016      	b.n	8007f62 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8007f34:	f001 fb5e 	bl	80095f4 <xTaskGetSchedulerState>
 8007f38:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d10d      	bne.n	8007f5c <osKernelStart+0x40>
 8007f40:	4b0a      	ldr	r3, [pc, #40]	@ (8007f6c <osKernelStart+0x50>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d109      	bne.n	8007f5c <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007f48:	f7ff ff92 	bl	8007e70 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8007f4c:	4b07      	ldr	r3, [pc, #28]	@ (8007f6c <osKernelStart+0x50>)
 8007f4e:	2202      	movs	r2, #2
 8007f50:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007f52:	f000 fe0b 	bl	8008b6c <vTaskStartScheduler>
      stat = osOK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	607b      	str	r3, [r7, #4]
 8007f5a:	e002      	b.n	8007f62 <osKernelStart+0x46>
    } else {
      stat = osError;
 8007f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f60:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8007f62:	687b      	ldr	r3, [r7, #4]
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3708      	adds	r7, #8
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	200004a4 	.word	0x200004a4

08007f70 <osKernelGetTickCount>:
}

/*
  Get the RTOS kernel tick count.
*/
uint32_t osKernelGetTickCount (void) {
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0
  TickType_t ticks;

  if (IRQ_Context() != 0U) {
 8007f76:	f7ff ff84 	bl	8007e82 <IRQ_Context>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d003      	beq.n	8007f88 <osKernelGetTickCount+0x18>
    ticks = xTaskGetTickCountFromISR();
 8007f80:	f000 ff5c 	bl	8008e3c <xTaskGetTickCountFromISR>
 8007f84:	6078      	str	r0, [r7, #4]
 8007f86:	e002      	b.n	8007f8e <osKernelGetTickCount+0x1e>
  } else {
    ticks = xTaskGetTickCount();
 8007f88:	f000 ff48 	bl	8008e1c <xTaskGetTickCount>
 8007f8c:	6078      	str	r0, [r7, #4]
  }

  /* Return kernel tick count */
  return (ticks);
 8007f8e:	687b      	ldr	r3, [r7, #4]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3708      	adds	r7, #8
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b08e      	sub	sp, #56	@ 0x38
 8007f9c:	af04      	add	r7, sp, #16
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8007fa8:	f7ff ff6b 	bl	8007e82 <IRQ_Context>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d17f      	bne.n	80080b2 <osThreadNew+0x11a>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d07c      	beq.n	80080b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007fb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007fbc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007fbe:	2318      	movs	r3, #24
 8007fc0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8007fca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d045      	beq.n	800805e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d002      	beq.n	8007fe0 <osThreadNew+0x48>
        name = attr->name;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d002      	beq.n	8007fee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	699b      	ldr	r3, [r3, #24]
 8007fec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d008      	beq.n	8008006 <osThreadNew+0x6e>
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	2b38      	cmp	r3, #56	@ 0x38
 8007ff8:	d805      	bhi.n	8008006 <osThreadNew+0x6e>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <osThreadNew+0x72>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 8008006:	2300      	movs	r3, #0
 8008008:	e054      	b.n	80080b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d003      	beq.n	800801a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	695b      	ldr	r3, [r3, #20]
 8008016:	089b      	lsrs	r3, r3, #2
 8008018:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00e      	beq.n	8008040 <osThreadNew+0xa8>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	2b5b      	cmp	r3, #91	@ 0x5b
 8008028:	d90a      	bls.n	8008040 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800802e:	2b00      	cmp	r3, #0
 8008030:	d006      	beq.n	8008040 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <osThreadNew+0xa8>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 800803a:	2301      	movs	r3, #1
 800803c:	61bb      	str	r3, [r7, #24]
 800803e:	e010      	b.n	8008062 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10c      	bne.n	8008062 <osThreadNew+0xca>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d108      	bne.n	8008062 <osThreadNew+0xca>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d104      	bne.n	8008062 <osThreadNew+0xca>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 8008058:	2300      	movs	r3, #0
 800805a:	61bb      	str	r3, [r7, #24]
 800805c:	e001      	b.n	8008062 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800805e:	2300      	movs	r3, #0
 8008060:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d110      	bne.n	800808a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008070:	9202      	str	r2, [sp, #8]
 8008072:	9301      	str	r3, [sp, #4]
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	6a3a      	ldr	r2, [r7, #32]
 800807c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f000 fba4 	bl	80087cc <xTaskCreateStatic>
 8008084:	4603      	mov	r3, r0
 8008086:	617b      	str	r3, [r7, #20]
 8008088:	e013      	b.n	80080b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d110      	bne.n	80080b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	b29a      	uxth	r2, r3
 8008094:	f107 0314 	add.w	r3, r7, #20
 8008098:	9301      	str	r3, [sp, #4]
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080a2:	68f8      	ldr	r0, [r7, #12]
 80080a4:	f000 fbdf 	bl	8008866 <xTaskCreate>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d001      	beq.n	80080b2 <osThreadNew+0x11a>
            hTask = NULL;
 80080ae:	2300      	movs	r3, #0
 80080b0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 80080b2:	697b      	ldr	r3, [r7, #20]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3728      	adds	r7, #40	@ 0x28
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 80080c4:	f7ff fedd 	bl	8007e82 <IRQ_Context>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d003      	beq.n	80080d6 <osDelay+0x1a>
    stat = osErrorISR;
 80080ce:	f06f 0305 	mvn.w	r3, #5
 80080d2:	60fb      	str	r3, [r7, #12]
 80080d4:	e007      	b.n	80080e6 <osDelay+0x2a>
  }
  else {
    stat = osOK;
 80080d6:	2300      	movs	r3, #0
 80080d8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d002      	beq.n	80080e6 <osDelay+0x2a>
      vTaskDelay(ticks);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fd1d 	bl	8008b20 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 80080e6:	68fb      	ldr	r3, [r7, #12]
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80080f0:	b480      	push	{r7}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	4a07      	ldr	r2, [pc, #28]	@ (800811c <vApplicationGetIdleTaskMemory+0x2c>)
 8008100:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	4a06      	ldr	r2, [pc, #24]	@ (8008120 <vApplicationGetIdleTaskMemory+0x30>)
 8008106:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800810e:	601a      	str	r2, [r3, #0]
}
 8008110:	bf00      	nop
 8008112:	3714      	adds	r7, #20
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	200004a8 	.word	0x200004a8
 8008120:	20000504 	.word	0x20000504

08008124 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4a07      	ldr	r2, [pc, #28]	@ (8008150 <vApplicationGetTimerTaskMemory+0x2c>)
 8008134:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	4a06      	ldr	r2, [pc, #24]	@ (8008154 <vApplicationGetTimerTaskMemory+0x30>)
 800813a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008142:	601a      	str	r2, [r3, #0]
}
 8008144:	bf00      	nop
 8008146:	3714      	adds	r7, #20
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr
 8008150:	20000904 	.word	0x20000904
 8008154:	20000960 	.word	0x20000960

08008158 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f103 0208 	add.w	r2, r3, #8
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f04f 32ff 	mov.w	r2, #4294967295
 8008170:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f103 0208 	add.w	r2, r3, #8
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f103 0208 	add.w	r2, r3, #8
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2200      	movs	r2, #0
 800818a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800818c:	bf00      	nop
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80081a6:	bf00      	nop
 80081a8:	370c      	adds	r7, #12
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80081b2:	b480      	push	{r7}
 80081b4:	b085      	sub	sp, #20
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
 80081ba:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c8:	d103      	bne.n	80081d2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	60fb      	str	r3, [r7, #12]
 80081d0:	e00c      	b.n	80081ec <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	3308      	adds	r3, #8
 80081d6:	60fb      	str	r3, [r7, #12]
 80081d8:	e002      	b.n	80081e0 <vListInsert+0x2e>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	60fb      	str	r3, [r7, #12]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d2f6      	bcs.n	80081da <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	685a      	ldr	r2, [r3, #4]
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	1c5a      	adds	r2, r3, #1
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	601a      	str	r2, [r3, #0]
}
 8008218:	bf00      	nop
 800821a:	3714      	adds	r7, #20
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	6892      	ldr	r2, [r2, #8]
 800823a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	6852      	ldr	r2, [r2, #4]
 8008244:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	429a      	cmp	r2, r3
 800824e:	d103      	bne.n	8008258 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689a      	ldr	r2, [r3, #8]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	1e5a      	subs	r2, r3, #1
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8008282:	2301      	movs	r3, #1
 8008284:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d103      	bne.n	8008298 <xQueueGenericReset+0x20>
 8008290:	f001 fefa 	bl	800a088 <ulSetInterruptMask>
 8008294:	bf00      	nop
 8008296:	e7fd      	b.n	8008294 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d057      	beq.n	800834e <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d053      	beq.n	800834e <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ae:	2100      	movs	r1, #0
 80082b0:	fba3 2302 	umull	r2, r3, r3, r2
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d000      	beq.n	80082ba <xQueueGenericReset+0x42>
 80082b8:	2101      	movs	r1, #1
 80082ba:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d146      	bne.n	800834e <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 80082c0:	f001 fd1c 	bl	8009cfc <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082cc:	68b9      	ldr	r1, [r7, #8]
 80082ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80082d0:	fb01 f303 	mul.w	r3, r1, r3
 80082d4:	441a      	add	r2, r3
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	2200      	movs	r2, #0
 80082de:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f0:	3b01      	subs	r3, #1
 80082f2:	68b9      	ldr	r1, [r7, #8]
 80082f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80082f6:	fb01 f303 	mul.w	r3, r1, r3
 80082fa:	441a      	add	r2, r3
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	22ff      	movs	r2, #255	@ 0xff
 8008304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	22ff      	movs	r2, #255	@ 0xff
 800830c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10e      	bne.n	8008334 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d014      	beq.n	8008348 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	3310      	adds	r3, #16
 8008322:	4618      	mov	r0, r3
 8008324:	f000 ff5c 	bl	80091e0 <xTaskRemoveFromEventList>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00c      	beq.n	8008348 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800832e:	f001 fcd3 	bl	8009cd8 <vPortYield>
 8008332:	e009      	b.n	8008348 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	3310      	adds	r3, #16
 8008338:	4618      	mov	r0, r3
 800833a:	f7ff ff0d 	bl	8008158 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	3324      	adds	r3, #36	@ 0x24
 8008342:	4618      	mov	r0, r3
 8008344:	f7ff ff08 	bl	8008158 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8008348:	f001 fcea 	bl	8009d20 <vPortExitCritical>
 800834c:	e001      	b.n	8008352 <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 800834e:	2300      	movs	r3, #0
 8008350:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d103      	bne.n	8008360 <xQueueGenericReset+0xe8>
 8008358:	f001 fe96 	bl	800a088 <ulSetInterruptMask>
 800835c:	bf00      	nop
 800835e:	e7fd      	b.n	800835c <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8008360:	68fb      	ldr	r3, [r7, #12]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 800836a:	b580      	push	{r7, lr}
 800836c:	b088      	sub	sp, #32
 800836e:	af02      	add	r7, sp, #8
 8008370:	60f8      	str	r0, [r7, #12]
 8008372:	60b9      	str	r1, [r7, #8]
 8008374:	607a      	str	r2, [r7, #4]
 8008376:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8008378:	2300      	movs	r3, #0
 800837a:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d103      	bne.n	800838a <xQueueGenericCreateStatic+0x20>
 8008382:	f001 fe81 	bl	800a088 <ulSetInterruptMask>
 8008386:	bf00      	nop
 8008388:	e7fd      	b.n	8008386 <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d029      	beq.n	80083e4 <xQueueGenericCreateStatic+0x7a>
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d026      	beq.n	80083e4 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d002      	beq.n	80083a2 <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d020      	beq.n	80083e4 <xQueueGenericCreateStatic+0x7a>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d102      	bne.n	80083ae <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d11a      	bne.n	80083e4 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80083ae:	2350      	movs	r3, #80	@ 0x50
 80083b0:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	2b50      	cmp	r3, #80	@ 0x50
 80083b6:	d003      	beq.n	80083c0 <xQueueGenericCreateStatic+0x56>
 80083b8:	f001 fe66 	bl	800a088 <ulSetInterruptMask>
 80083bc:	bf00      	nop
 80083be:	e7fd      	b.n	80083bc <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 80083c0:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	2201      	movs	r2, #1
 80083ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80083ce:	f897 2020 	ldrb.w	r2, [r7, #32]
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	4613      	mov	r3, r2
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	68b9      	ldr	r1, [r7, #8]
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	f000 f80d 	bl	80083fc <prvInitialiseNewQueue>
 80083e2:	e006      	b.n	80083f2 <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d103      	bne.n	80083f2 <xQueueGenericCreateStatic+0x88>
 80083ea:	f001 fe4d 	bl	800a088 <ulSetInterruptMask>
 80083ee:	bf00      	nop
 80083f0:	e7fd      	b.n	80083ee <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80083f2:	697b      	ldr	r3, [r7, #20]
    }
 80083f4:	4618      	mov	r0, r3
 80083f6:	3718      	adds	r7, #24
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}

080083fc <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	607a      	str	r2, [r7, #4]
 8008408:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d103      	bne.n	8008418 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	69ba      	ldr	r2, [r7, #24]
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	e002      	b.n	800841e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800841e:	69bb      	ldr	r3, [r7, #24]
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008424:	69bb      	ldr	r3, [r7, #24]
 8008426:	68ba      	ldr	r2, [r7, #8]
 8008428:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800842a:	2101      	movs	r1, #1
 800842c:	69b8      	ldr	r0, [r7, #24]
 800842e:	f7ff ff23 	bl	8008278 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	78fa      	ldrb	r2, [r7, #3]
 8008436:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800843a:	bf00      	nop
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8008442:	b580      	push	{r7, lr}
 8008444:	b08a      	sub	sp, #40	@ 0x28
 8008446:	af00      	add	r7, sp, #0
 8008448:	60f8      	str	r0, [r7, #12]
 800844a:	60b9      	str	r1, [r7, #8]
 800844c:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800844e:	2300      	movs	r3, #0
 8008450:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008456:	6a3b      	ldr	r3, [r7, #32]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d103      	bne.n	8008464 <xQueueReceive+0x22>
 800845c:	f001 fe14 	bl	800a088 <ulSetInterruptMask>
 8008460:	bf00      	nop
 8008462:	e7fd      	b.n	8008460 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d103      	bne.n	8008472 <xQueueReceive+0x30>
 800846a:	6a3b      	ldr	r3, [r7, #32]
 800846c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800846e:	2b00      	cmp	r3, #0
 8008470:	d101      	bne.n	8008476 <xQueueReceive+0x34>
 8008472:	2301      	movs	r3, #1
 8008474:	e000      	b.n	8008478 <xQueueReceive+0x36>
 8008476:	2300      	movs	r3, #0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d103      	bne.n	8008484 <xQueueReceive+0x42>
 800847c:	f001 fe04 	bl	800a088 <ulSetInterruptMask>
 8008480:	bf00      	nop
 8008482:	e7fd      	b.n	8008480 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008484:	f001 f8b6 	bl	80095f4 <xTaskGetSchedulerState>
 8008488:	4603      	mov	r3, r0
 800848a:	2b00      	cmp	r3, #0
 800848c:	d102      	bne.n	8008494 <xQueueReceive+0x52>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d101      	bne.n	8008498 <xQueueReceive+0x56>
 8008494:	2301      	movs	r3, #1
 8008496:	e000      	b.n	800849a <xQueueReceive+0x58>
 8008498:	2300      	movs	r3, #0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d103      	bne.n	80084a6 <xQueueReceive+0x64>
 800849e:	f001 fdf3 	bl	800a088 <ulSetInterruptMask>
 80084a2:	bf00      	nop
 80084a4:	e7fd      	b.n	80084a2 <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80084a6:	f001 fc29 	bl	8009cfc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80084aa:	6a3b      	ldr	r3, [r7, #32]
 80084ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ae:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d019      	beq.n	80084ea <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80084b6:	68b9      	ldr	r1, [r7, #8]
 80084b8:	6a38      	ldr	r0, [r7, #32]
 80084ba:	f000 f87e 	bl	80085ba <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	1e5a      	subs	r2, r3, #1
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084c6:	6a3b      	ldr	r3, [r7, #32]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d009      	beq.n	80084e2 <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084ce:	6a3b      	ldr	r3, [r7, #32]
 80084d0:	3310      	adds	r3, #16
 80084d2:	4618      	mov	r0, r3
 80084d4:	f000 fe84 	bl	80091e0 <xTaskRemoveFromEventList>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d001      	beq.n	80084e2 <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80084de:	f001 fbfb 	bl	8009cd8 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80084e2:	f001 fc1d 	bl	8009d20 <vPortExitCritical>
                return pdPASS;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e063      	b.n	80085b2 <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d103      	bne.n	80084f8 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80084f0:	f001 fc16 	bl	8009d20 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80084f4:	2300      	movs	r3, #0
 80084f6:	e05c      	b.n	80085b2 <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 80084f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d106      	bne.n	800850c <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80084fe:	f107 0314 	add.w	r3, r7, #20
 8008502:	4618      	mov	r0, r3
 8008504:	f000 ff3a 	bl	800937c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008508:	2301      	movs	r3, #1
 800850a:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800850c:	f001 fc08 	bl	8009d20 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8008510:	f000 fb88 	bl	8008c24 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008514:	f001 fbf2 	bl	8009cfc <vPortEnterCritical>
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800851e:	b25b      	sxtb	r3, r3
 8008520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008524:	d103      	bne.n	800852e <xQueueReceive+0xec>
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800852e:	6a3b      	ldr	r3, [r7, #32]
 8008530:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008534:	b25b      	sxtb	r3, r3
 8008536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800853a:	d103      	bne.n	8008544 <xQueueReceive+0x102>
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	2200      	movs	r2, #0
 8008540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008544:	f001 fbec 	bl	8009d20 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008548:	1d3a      	adds	r2, r7, #4
 800854a:	f107 0314 	add.w	r3, r7, #20
 800854e:	4611      	mov	r1, r2
 8008550:	4618      	mov	r0, r3
 8008552:	f000 ff29 	bl	80093a8 <xTaskCheckForTimeOut>
 8008556:	4603      	mov	r3, r0
 8008558:	2b00      	cmp	r3, #0
 800855a:	d11d      	bne.n	8008598 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800855c:	6a38      	ldr	r0, [r7, #32]
 800855e:	f000 f8a4 	bl	80086aa <prvIsQueueEmpty>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d011      	beq.n	800858c <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008568:	6a3b      	ldr	r3, [r7, #32]
 800856a:	3324      	adds	r3, #36	@ 0x24
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	4611      	mov	r1, r2
 8008570:	4618      	mov	r0, r3
 8008572:	f000 fdd9 	bl	8009128 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8008576:	6a38      	ldr	r0, [r7, #32]
 8008578:	f000 f845 	bl	8008606 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800857c:	f000 fb60 	bl	8008c40 <xTaskResumeAll>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d18f      	bne.n	80084a6 <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 8008586:	f001 fba7 	bl	8009cd8 <vPortYield>
 800858a:	e78c      	b.n	80084a6 <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800858c:	6a38      	ldr	r0, [r7, #32]
 800858e:	f000 f83a 	bl	8008606 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008592:	f000 fb55 	bl	8008c40 <xTaskResumeAll>
 8008596:	e786      	b.n	80084a6 <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8008598:	6a38      	ldr	r0, [r7, #32]
 800859a:	f000 f834 	bl	8008606 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800859e:	f000 fb4f 	bl	8008c40 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80085a2:	6a38      	ldr	r0, [r7, #32]
 80085a4:	f000 f881 	bl	80086aa <prvIsQueueEmpty>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f43f af7b 	beq.w	80084a6 <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80085b0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3728      	adds	r7, #40	@ 0x28
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b082      	sub	sp, #8
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
 80085c2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d018      	beq.n	80085fe <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68da      	ldr	r2, [r3, #12]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085d4:	441a      	add	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	68da      	ldr	r2, [r3, #12]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d303      	bcc.n	80085ee <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	68d9      	ldr	r1, [r3, #12]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f6:	461a      	mov	r2, r3
 80085f8:	6838      	ldr	r0, [r7, #0]
 80085fa:	f002 fc28 	bl	800ae4e <memcpy>
    }
}
 80085fe:	bf00      	nop
 8008600:	3708      	adds	r7, #8
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b084      	sub	sp, #16
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800860e:	f001 fb75 	bl	8009cfc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008618:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800861a:	e011      	b.n	8008640 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008620:	2b00      	cmp	r3, #0
 8008622:	d012      	beq.n	800864a <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	3324      	adds	r3, #36	@ 0x24
 8008628:	4618      	mov	r0, r3
 800862a:	f000 fdd9 	bl	80091e0 <xTaskRemoveFromEventList>
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	d001      	beq.n	8008638 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8008634:	f000 ff10 	bl	8009458 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
 800863a:	3b01      	subs	r3, #1
 800863c:	b2db      	uxtb	r3, r3
 800863e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8008640:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008644:	2b00      	cmp	r3, #0
 8008646:	dce9      	bgt.n	800861c <prvUnlockQueue+0x16>
 8008648:	e000      	b.n	800864c <prvUnlockQueue+0x46>
                    break;
 800864a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	22ff      	movs	r2, #255	@ 0xff
 8008650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8008654:	f001 fb64 	bl	8009d20 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8008658:	f001 fb50 	bl	8009cfc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008662:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8008664:	e011      	b.n	800868a <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	691b      	ldr	r3, [r3, #16]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d012      	beq.n	8008694 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	3310      	adds	r3, #16
 8008672:	4618      	mov	r0, r3
 8008674:	f000 fdb4 	bl	80091e0 <xTaskRemoveFromEventList>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d001      	beq.n	8008682 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800867e:	f000 feeb 	bl	8009458 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8008682:	7bbb      	ldrb	r3, [r7, #14]
 8008684:	3b01      	subs	r3, #1
 8008686:	b2db      	uxtb	r3, r3
 8008688:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800868a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800868e:	2b00      	cmp	r3, #0
 8008690:	dce9      	bgt.n	8008666 <prvUnlockQueue+0x60>
 8008692:	e000      	b.n	8008696 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8008694:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	22ff      	movs	r2, #255	@ 0xff
 800869a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800869e:	f001 fb3f 	bl	8009d20 <vPortExitCritical>
}
 80086a2:	bf00      	nop
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b084      	sub	sp, #16
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80086b2:	f001 fb23 	bl	8009cfc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d102      	bne.n	80086c4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80086be:	2301      	movs	r3, #1
 80086c0:	60fb      	str	r3, [r7, #12]
 80086c2:	e001      	b.n	80086c8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80086c4:	2300      	movs	r3, #0
 80086c6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80086c8:	f001 fb2a 	bl	8009d20 <vPortExitCritical>

    return xReturn;
 80086cc:	68fb      	ldr	r3, [r7, #12]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3710      	adds	r7, #16
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
	...

080086d8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d103      	bne.n	80086f4 <vQueueAddToRegistry+0x1c>
 80086ec:	f001 fccc 	bl	800a088 <ulSetInterruptMask>
 80086f0:	bf00      	nop
 80086f2:	e7fd      	b.n	80086f0 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d024      	beq.n	8008744 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086fa:	2300      	movs	r3, #0
 80086fc:	60fb      	str	r3, [r7, #12]
 80086fe:	e01e      	b.n	800873e <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8008700:	4a17      	ldr	r2, [pc, #92]	@ (8008760 <vQueueAddToRegistry+0x88>)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	00db      	lsls	r3, r3, #3
 8008706:	4413      	add	r3, r2
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	429a      	cmp	r2, r3
 800870e:	d105      	bne.n	800871c <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	00db      	lsls	r3, r3, #3
 8008714:	4a12      	ldr	r2, [pc, #72]	@ (8008760 <vQueueAddToRegistry+0x88>)
 8008716:	4413      	add	r3, r2
 8008718:	60bb      	str	r3, [r7, #8]
                    break;
 800871a:	e013      	b.n	8008744 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d10a      	bne.n	8008738 <vQueueAddToRegistry+0x60>
 8008722:	4a0f      	ldr	r2, [pc, #60]	@ (8008760 <vQueueAddToRegistry+0x88>)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d104      	bne.n	8008738 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	00db      	lsls	r3, r3, #3
 8008732:	4a0b      	ldr	r2, [pc, #44]	@ (8008760 <vQueueAddToRegistry+0x88>)
 8008734:	4413      	add	r3, r2
 8008736:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	3301      	adds	r3, #1
 800873c:	60fb      	str	r3, [r7, #12]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2b07      	cmp	r3, #7
 8008742:	d9dd      	bls.n	8008700 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d005      	beq.n	8008756 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8008756:	bf00      	nop
 8008758:	3710      	adds	r7, #16
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	20000d60 	.word	0x20000d60

08008764 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8008764:	b580      	push	{r7, lr}
 8008766:	b086      	sub	sp, #24
 8008768:	af00      	add	r7, sp, #0
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8008774:	f001 fac2 	bl	8009cfc <vPortEnterCritical>
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800877e:	b25b      	sxtb	r3, r3
 8008780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008784:	d103      	bne.n	800878e <vQueueWaitForMessageRestricted+0x2a>
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	2200      	movs	r2, #0
 800878a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008794:	b25b      	sxtb	r3, r3
 8008796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879a:	d103      	bne.n	80087a4 <vQueueWaitForMessageRestricted+0x40>
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087a4:	f001 fabc 	bl	8009d20 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d106      	bne.n	80087be <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	3324      	adds	r3, #36	@ 0x24
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	68b9      	ldr	r1, [r7, #8]
 80087b8:	4618      	mov	r0, r3
 80087ba:	f000 fcd3 	bl	8009164 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80087be:	6978      	ldr	r0, [r7, #20]
 80087c0:	f7ff ff21 	bl	8008606 <prvUnlockQueue>
    }
 80087c4:	bf00      	nop
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b08c      	sub	sp, #48	@ 0x30
 80087d0:	af04      	add	r7, sp, #16
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
 80087d8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 80087da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d103      	bne.n	80087e8 <xTaskCreateStatic+0x1c>
 80087e0:	f001 fc52 	bl	800a088 <ulSetInterruptMask>
 80087e4:	bf00      	nop
 80087e6:	e7fd      	b.n	80087e4 <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 80087e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d103      	bne.n	80087f6 <xTaskCreateStatic+0x2a>
 80087ee:	f001 fc4b 	bl	800a088 <ulSetInterruptMask>
 80087f2:	bf00      	nop
 80087f4:	e7fd      	b.n	80087f2 <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80087f6:	235c      	movs	r3, #92	@ 0x5c
 80087f8:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80087fe:	d003      	beq.n	8008808 <xTaskCreateStatic+0x3c>
 8008800:	f001 fc42 	bl	800a088 <ulSetInterruptMask>
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008808:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	2b00      	cmp	r3, #0
 800880e:	d023      	beq.n	8008858 <xTaskCreateStatic+0x8c>
 8008810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008812:	2b00      	cmp	r3, #0
 8008814:	d020      	beq.n	8008858 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008818:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800881a:	225c      	movs	r2, #92	@ 0x5c
 800881c:	2100      	movs	r1, #0
 800881e:	69f8      	ldr	r0, [r7, #28]
 8008820:	f002 fa87 	bl	800ad32 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008828:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	2202      	movs	r2, #2
 800882e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008832:	2300      	movs	r3, #0
 8008834:	9303      	str	r3, [sp, #12]
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	9302      	str	r3, [sp, #8]
 800883a:	f107 0318 	add.w	r3, r7, #24
 800883e:	9301      	str	r3, [sp, #4]
 8008840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008842:	9300      	str	r3, [sp, #0]
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	68b9      	ldr	r1, [r7, #8]
 800884a:	68f8      	ldr	r0, [r7, #12]
 800884c:	f000 f855 	bl	80088fa <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8008850:	69f8      	ldr	r0, [r7, #28]
 8008852:	f000 f8d5 	bl	8008a00 <prvAddNewTaskToReadyList>
 8008856:	e001      	b.n	800885c <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8008858:	2300      	movs	r3, #0
 800885a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800885c:	69bb      	ldr	r3, [r7, #24]
    }
 800885e:	4618      	mov	r0, r3
 8008860:	3720      	adds	r7, #32
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8008866:	b580      	push	{r7, lr}
 8008868:	b08c      	sub	sp, #48	@ 0x30
 800886a:	af04      	add	r7, sp, #16
 800886c:	60f8      	str	r0, [r7, #12]
 800886e:	60b9      	str	r1, [r7, #8]
 8008870:	603b      	str	r3, [r7, #0]
 8008872:	4613      	mov	r3, r2
 8008874:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008876:	88fb      	ldrh	r3, [r7, #6]
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	4618      	mov	r0, r3
 800887c:	f001 fc64 	bl	800a148 <pvPortMalloc>
 8008880:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d013      	beq.n	80088b0 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008888:	205c      	movs	r0, #92	@ 0x5c
 800888a:	f001 fc5d 	bl	800a148 <pvPortMalloc>
 800888e:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d008      	beq.n	80088a8 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8008896:	225c      	movs	r2, #92	@ 0x5c
 8008898:	2100      	movs	r1, #0
 800889a:	69f8      	ldr	r0, [r7, #28]
 800889c:	f002 fa49 	bl	800ad32 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80088a6:	e005      	b.n	80088b4 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80088a8:	6978      	ldr	r0, [r7, #20]
 80088aa:	f001 fc9f 	bl	800a1ec <vPortFree>
 80088ae:	e001      	b.n	80088b4 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80088b0:	2300      	movs	r3, #0
 80088b2:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d017      	beq.n	80088ea <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80088c2:	88fa      	ldrh	r2, [r7, #6]
 80088c4:	2300      	movs	r3, #0
 80088c6:	9303      	str	r3, [sp, #12]
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	9302      	str	r3, [sp, #8]
 80088cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ce:	9301      	str	r3, [sp, #4]
 80088d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d2:	9300      	str	r3, [sp, #0]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	68b9      	ldr	r1, [r7, #8]
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	f000 f80e 	bl	80088fa <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80088de:	69f8      	ldr	r0, [r7, #28]
 80088e0:	f000 f88e 	bl	8008a00 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80088e4:	2301      	movs	r3, #1
 80088e6:	61bb      	str	r3, [r7, #24]
 80088e8:	e002      	b.n	80088f0 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80088ea:	f04f 33ff 	mov.w	r3, #4294967295
 80088ee:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80088f0:	69bb      	ldr	r3, [r7, #24]
    }
 80088f2:	4618      	mov	r0, r3
 80088f4:	3720      	adds	r7, #32
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b086      	sub	sp, #24
 80088fe:	af00      	add	r7, sp, #0
 8008900:	60f8      	str	r0, [r7, #12]
 8008902:	60b9      	str	r1, [r7, #8]
 8008904:	607a      	str	r2, [r7, #4]
 8008906:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	461a      	mov	r2, r3
 8008912:	21a5      	movs	r1, #165	@ 0xa5
 8008914:	f002 fa0d 	bl	800ad32 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008922:	3b01      	subs	r3, #1
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4413      	add	r3, r2
 8008928:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	f023 0307 	bic.w	r3, r3, #7
 8008930:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f003 0307 	and.w	r3, r3, #7
 8008938:	2b00      	cmp	r3, #0
 800893a:	d003      	beq.n	8008944 <prvInitialiseNewTask+0x4a>
 800893c:	f001 fba4 	bl	800a088 <ulSetInterruptMask>
 8008940:	bf00      	nop
 8008942:	e7fd      	b.n	8008940 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d01e      	beq.n	8008988 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800894a:	2300      	movs	r3, #0
 800894c:	617b      	str	r3, [r7, #20]
 800894e:	e012      	b.n	8008976 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	4413      	add	r3, r2
 8008956:	7819      	ldrb	r1, [r3, #0]
 8008958:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	4413      	add	r3, r2
 800895e:	3334      	adds	r3, #52	@ 0x34
 8008960:	460a      	mov	r2, r1
 8008962:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	4413      	add	r3, r2
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d006      	beq.n	800897e <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	3301      	adds	r3, #1
 8008974:	617b      	str	r3, [r7, #20]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	2b0f      	cmp	r3, #15
 800897a:	d9e9      	bls.n	8008950 <prvInitialiseNewTask+0x56>
 800897c:	e000      	b.n	8008980 <prvInitialiseNewTask+0x86>
            {
                break;
 800897e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008982:	2200      	movs	r2, #0
 8008984:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	2b37      	cmp	r3, #55	@ 0x37
 800898c:	d903      	bls.n	8008996 <prvInitialiseNewTask+0x9c>
 800898e:	f001 fb7b 	bl	800a088 <ulSetInterruptMask>
 8008992:	bf00      	nop
 8008994:	e7fd      	b.n	8008992 <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008996:	6a3b      	ldr	r3, [r7, #32]
 8008998:	2b37      	cmp	r3, #55	@ 0x37
 800899a:	d901      	bls.n	80089a0 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800899c:	2337      	movs	r3, #55	@ 0x37
 800899e:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80089a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a2:	6a3a      	ldr	r2, [r7, #32]
 80089a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80089a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a8:	6a3a      	ldr	r2, [r7, #32]
 80089aa:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80089ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ae:	3304      	adds	r3, #4
 80089b0:	4618      	mov	r0, r3
 80089b2:	f7ff fbf1 	bl	8008198 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80089b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b8:	3318      	adds	r3, #24
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7ff fbec 	bl	8008198 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80089c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089c4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089c6:	6a3b      	ldr	r3, [r7, #32]
 80089c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ce:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80089d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089d4:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 80089d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	68fa      	ldr	r2, [r7, #12]
 80089de:	6938      	ldr	r0, [r7, #16]
 80089e0:	f001 f9ea 	bl	8009db8 <pxPortInitialiseStack>
 80089e4:	4602      	mov	r2, r0
 80089e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e8:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80089ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80089f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089f4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80089f6:	bf00      	nop
 80089f8:	3718      	adds	r7, #24
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8008a08:	f001 f978 	bl	8009cfc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8008a0c:	4b3e      	ldr	r3, [pc, #248]	@ (8008b08 <prvAddNewTaskToReadyList+0x108>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	3301      	adds	r3, #1
 8008a12:	4a3d      	ldr	r2, [pc, #244]	@ (8008b08 <prvAddNewTaskToReadyList+0x108>)
 8008a14:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8008a16:	4b3d      	ldr	r3, [pc, #244]	@ (8008b0c <prvAddNewTaskToReadyList+0x10c>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8008a1e:	4a3b      	ldr	r2, [pc, #236]	@ (8008b0c <prvAddNewTaskToReadyList+0x10c>)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008a24:	4b38      	ldr	r3, [pc, #224]	@ (8008b08 <prvAddNewTaskToReadyList+0x108>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d110      	bne.n	8008a4e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8008a2c:	f000 fd30 	bl	8009490 <prvInitialiseTaskLists>
 8008a30:	e00d      	b.n	8008a4e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8008a32:	4b37      	ldr	r3, [pc, #220]	@ (8008b10 <prvAddNewTaskToReadyList+0x110>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d109      	bne.n	8008a4e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008a3a:	4b34      	ldr	r3, [pc, #208]	@ (8008b0c <prvAddNewTaskToReadyList+0x10c>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d802      	bhi.n	8008a4e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8008a48:	4a30      	ldr	r2, [pc, #192]	@ (8008b0c <prvAddNewTaskToReadyList+0x10c>)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8008a4e:	4b31      	ldr	r3, [pc, #196]	@ (8008b14 <prvAddNewTaskToReadyList+0x114>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3301      	adds	r3, #1
 8008a54:	4a2f      	ldr	r2, [pc, #188]	@ (8008b14 <prvAddNewTaskToReadyList+0x114>)
 8008a56:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a58:	4b2e      	ldr	r3, [pc, #184]	@ (8008b14 <prvAddNewTaskToReadyList+0x114>)
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a64:	4b2c      	ldr	r3, [pc, #176]	@ (8008b18 <prvAddNewTaskToReadyList+0x118>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d903      	bls.n	8008a74 <prvAddNewTaskToReadyList+0x74>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a70:	4a29      	ldr	r2, [pc, #164]	@ (8008b18 <prvAddNewTaskToReadyList+0x118>)
 8008a72:	6013      	str	r3, [r2, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a78:	4928      	ldr	r1, [pc, #160]	@ (8008b1c <prvAddNewTaskToReadyList+0x11c>)
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4413      	add	r3, r2
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	440b      	add	r3, r1
 8008a84:	3304      	adds	r3, #4
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	60fb      	str	r3, [r7, #12]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	609a      	str	r2, [r3, #8]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	689a      	ldr	r2, [r3, #8]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	60da      	str	r2, [r3, #12]
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	3204      	adds	r2, #4
 8008aa0:	605a      	str	r2, [r3, #4]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	1d1a      	adds	r2, r3, #4
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	609a      	str	r2, [r3, #8]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aae:	4613      	mov	r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4a19      	ldr	r2, [pc, #100]	@ (8008b1c <prvAddNewTaskToReadyList+0x11c>)
 8008ab8:	441a      	add	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	615a      	str	r2, [r3, #20]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac2:	4916      	ldr	r1, [pc, #88]	@ (8008b1c <prvAddNewTaskToReadyList+0x11c>)
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	4413      	add	r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	440b      	add	r3, r1
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	1c59      	adds	r1, r3, #1
 8008ad2:	4812      	ldr	r0, [pc, #72]	@ (8008b1c <prvAddNewTaskToReadyList+0x11c>)
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	009b      	lsls	r3, r3, #2
 8008ad8:	4413      	add	r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	4403      	add	r3, r0
 8008ade:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8008ae0:	f001 f91e 	bl	8009d20 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8008ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8008b10 <prvAddNewTaskToReadyList+0x110>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d008      	beq.n	8008afe <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008aec:	4b07      	ldr	r3, [pc, #28]	@ (8008b0c <prvAddNewTaskToReadyList+0x10c>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d201      	bcs.n	8008afe <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8008afa:	f001 f8ed 	bl	8009cd8 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008afe:	bf00      	nop
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	20001274 	.word	0x20001274
 8008b0c:	20000da0 	.word	0x20000da0
 8008b10:	20001280 	.word	0x20001280
 8008b14:	20001290 	.word	0x20001290
 8008b18:	2000127c 	.word	0x2000127c
 8008b1c:	20000da4 	.word	0x20000da4

08008b20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b084      	sub	sp, #16
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d010      	beq.n	8008b54 <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 8008b32:	4b0d      	ldr	r3, [pc, #52]	@ (8008b68 <vTaskDelay+0x48>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d003      	beq.n	8008b42 <vTaskDelay+0x22>
 8008b3a:	f001 faa5 	bl	800a088 <ulSetInterruptMask>
 8008b3e:	bf00      	nop
 8008b40:	e7fd      	b.n	8008b3e <vTaskDelay+0x1e>
            vTaskSuspendAll();
 8008b42:	f000 f86f 	bl	8008c24 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b46:	2100      	movs	r1, #0
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 fd71 	bl	8009630 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8008b4e:	f000 f877 	bl	8008c40 <xTaskResumeAll>
 8008b52:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d101      	bne.n	8008b5e <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8008b5a:	f001 f8bd 	bl	8009cd8 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8008b5e:	bf00      	nop
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	2000129c 	.word	0x2000129c

08008b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b088      	sub	sp, #32
 8008b70:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8008b72:	2300      	movs	r3, #0
 8008b74:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8008b76:	2300      	movs	r3, #0
 8008b78:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b7a:	463a      	mov	r2, r7
 8008b7c:	1d39      	adds	r1, r7, #4
 8008b7e:	f107 0308 	add.w	r3, r7, #8
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7ff fab4 	bl	80080f0 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8008b88:	6839      	ldr	r1, [r7, #0]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	9202      	str	r2, [sp, #8]
 8008b90:	9301      	str	r3, [sp, #4]
 8008b92:	2300      	movs	r3, #0
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	2300      	movs	r3, #0
 8008b98:	460a      	mov	r2, r1
 8008b9a:	491b      	ldr	r1, [pc, #108]	@ (8008c08 <vTaskStartScheduler+0x9c>)
 8008b9c:	481b      	ldr	r0, [pc, #108]	@ (8008c0c <vTaskStartScheduler+0xa0>)
 8008b9e:	f7ff fe15 	bl	80087cc <xTaskCreateStatic>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8008c10 <vTaskStartScheduler+0xa4>)
 8008ba6:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8008ba8:	4b19      	ldr	r3, [pc, #100]	@ (8008c10 <vTaskStartScheduler+0xa4>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	60fb      	str	r3, [r7, #12]
 8008bb4:	e001      	b.n	8008bba <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d102      	bne.n	8008bc6 <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8008bc0:	f000 fda4 	bl	800970c <xTimerCreateTimerTask>
 8008bc4:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d10e      	bne.n	8008bea <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8008bcc:	f001 fa5c 	bl	800a088 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8008bd0:	4b10      	ldr	r3, [pc, #64]	@ (8008c14 <vTaskStartScheduler+0xa8>)
 8008bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8008bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8008c18 <vTaskStartScheduler+0xac>)
 8008bda:	2201      	movs	r2, #1
 8008bdc:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008bde:	4b0f      	ldr	r3, [pc, #60]	@ (8008c1c <vTaskStartScheduler+0xb0>)
 8008be0:	2200      	movs	r2, #0
 8008be2:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8008be4:	f001 f972 	bl	8009ecc <xPortStartScheduler>
 8008be8:	e007      	b.n	8008bfa <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf0:	d103      	bne.n	8008bfa <vTaskStartScheduler+0x8e>
 8008bf2:	f001 fa49 	bl	800a088 <ulSetInterruptMask>
 8008bf6:	bf00      	nop
 8008bf8:	e7fd      	b.n	8008bf6 <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8008bfa:	4b09      	ldr	r3, [pc, #36]	@ (8008c20 <vTaskStartScheduler+0xb4>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
}
 8008bfe:	bf00      	nop
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	0800d258 	.word	0x0800d258
 8008c0c:	08009471 	.word	0x08009471
 8008c10:	20001298 	.word	0x20001298
 8008c14:	20001294 	.word	0x20001294
 8008c18:	20001280 	.word	0x20001280
 8008c1c:	20001278 	.word	0x20001278
 8008c20:	0800d31c 	.word	0x0800d31c

08008c24 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008c24:	b480      	push	{r7}
 8008c26:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8008c28:	4b04      	ldr	r3, [pc, #16]	@ (8008c3c <vTaskSuspendAll+0x18>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	4a03      	ldr	r2, [pc, #12]	@ (8008c3c <vTaskSuspendAll+0x18>)
 8008c30:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8008c32:	bf00      	nop
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr
 8008c3c:	2000129c 	.word	0x2000129c

08008c40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8008c46:	2300      	movs	r3, #0
 8008c48:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8008c4e:	4b6b      	ldr	r3, [pc, #428]	@ (8008dfc <xTaskResumeAll+0x1bc>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d103      	bne.n	8008c5e <xTaskResumeAll+0x1e>
 8008c56:	f001 fa17 	bl	800a088 <ulSetInterruptMask>
 8008c5a:	bf00      	nop
 8008c5c:	e7fd      	b.n	8008c5a <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8008c5e:	f001 f84d 	bl	8009cfc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8008c62:	4b66      	ldr	r3, [pc, #408]	@ (8008dfc <xTaskResumeAll+0x1bc>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	4a64      	ldr	r2, [pc, #400]	@ (8008dfc <xTaskResumeAll+0x1bc>)
 8008c6a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8008c6c:	4b63      	ldr	r3, [pc, #396]	@ (8008dfc <xTaskResumeAll+0x1bc>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f040 80bb 	bne.w	8008dec <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c76:	4b62      	ldr	r3, [pc, #392]	@ (8008e00 <xTaskResumeAll+0x1c0>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f000 80b6 	beq.w	8008dec <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c80:	e08b      	b.n	8008d9a <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c82:	4b60      	ldr	r3, [pc, #384]	@ (8008e04 <xTaskResumeAll+0x1c4>)
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c8e:	60bb      	str	r3, [r7, #8]
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	69db      	ldr	r3, [r3, #28]
 8008c94:	697a      	ldr	r2, [r7, #20]
 8008c96:	6a12      	ldr	r2, [r2, #32]
 8008c98:	609a      	str	r2, [r3, #8]
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	6a1b      	ldr	r3, [r3, #32]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	69d2      	ldr	r2, [r2, #28]
 8008ca2:	605a      	str	r2, [r3, #4]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	685a      	ldr	r2, [r3, #4]
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	3318      	adds	r3, #24
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d103      	bne.n	8008cb8 <xTaskResumeAll+0x78>
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	6a1a      	ldr	r2, [r3, #32]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	605a      	str	r2, [r3, #4]
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	1e5a      	subs	r2, r3, #1
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	607b      	str	r3, [r7, #4]
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	68d2      	ldr	r2, [r2, #12]
 8008cd6:	609a      	str	r2, [r3, #8]
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	697a      	ldr	r2, [r7, #20]
 8008cde:	6892      	ldr	r2, [r2, #8]
 8008ce0:	605a      	str	r2, [r3, #4]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	685a      	ldr	r2, [r3, #4]
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	3304      	adds	r3, #4
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d103      	bne.n	8008cf6 <xTaskResumeAll+0xb6>
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	605a      	str	r2, [r3, #4]
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	615a      	str	r2, [r3, #20]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	1e5a      	subs	r2, r3, #1
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8008e08 <xTaskResumeAll+0x1c8>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d903      	bls.n	8008d1a <xTaskResumeAll+0xda>
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d16:	4a3c      	ldr	r2, [pc, #240]	@ (8008e08 <xTaskResumeAll+0x1c8>)
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d1e:	493b      	ldr	r1, [pc, #236]	@ (8008e0c <xTaskResumeAll+0x1cc>)
 8008d20:	4613      	mov	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	4413      	add	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	440b      	add	r3, r1
 8008d2a:	3304      	adds	r3, #4
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	603b      	str	r3, [r7, #0]
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	683a      	ldr	r2, [r7, #0]
 8008d34:	609a      	str	r2, [r3, #8]
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	689a      	ldr	r2, [r3, #8]
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	60da      	str	r2, [r3, #12]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	697a      	ldr	r2, [r7, #20]
 8008d44:	3204      	adds	r2, #4
 8008d46:	605a      	str	r2, [r3, #4]
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	1d1a      	adds	r2, r3, #4
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	609a      	str	r2, [r3, #8]
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d54:	4613      	mov	r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4413      	add	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	4a2b      	ldr	r2, [pc, #172]	@ (8008e0c <xTaskResumeAll+0x1cc>)
 8008d5e:	441a      	add	r2, r3
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	615a      	str	r2, [r3, #20]
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d68:	4928      	ldr	r1, [pc, #160]	@ (8008e0c <xTaskResumeAll+0x1cc>)
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4413      	add	r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	440b      	add	r3, r1
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	1c59      	adds	r1, r3, #1
 8008d78:	4824      	ldr	r0, [pc, #144]	@ (8008e0c <xTaskResumeAll+0x1cc>)
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	4403      	add	r3, r0
 8008d84:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8a:	4b21      	ldr	r3, [pc, #132]	@ (8008e10 <xTaskResumeAll+0x1d0>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d902      	bls.n	8008d9a <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8008d94:	4b1f      	ldr	r3, [pc, #124]	@ (8008e14 <xTaskResumeAll+0x1d4>)
 8008d96:	2201      	movs	r2, #1
 8008d98:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8008e04 <xTaskResumeAll+0x1c4>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f47f af6f 	bne.w	8008c82 <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d001      	beq.n	8008dae <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8008daa:	f000 fc07 	bl	80095bc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008dae:	4b1a      	ldr	r3, [pc, #104]	@ (8008e18 <xTaskResumeAll+0x1d8>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d010      	beq.n	8008ddc <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8008dba:	f000 f851 	bl	8008e60 <xTaskIncrementTick>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d002      	beq.n	8008dca <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 8008dc4:	4b13      	ldr	r3, [pc, #76]	@ (8008e14 <xTaskResumeAll+0x1d4>)
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	3b01      	subs	r3, #1
 8008dce:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1f1      	bne.n	8008dba <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8008dd6:	4b10      	ldr	r3, [pc, #64]	@ (8008e18 <xTaskResumeAll+0x1d8>)
 8008dd8:	2200      	movs	r2, #0
 8008dda:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8008ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8008e14 <xTaskResumeAll+0x1d4>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d003      	beq.n	8008dec <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8008de4:	2301      	movs	r3, #1
 8008de6:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8008de8:	f000 ff76 	bl	8009cd8 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8008dec:	f000 ff98 	bl	8009d20 <vPortExitCritical>

    return xAlreadyYielded;
 8008df0:	693b      	ldr	r3, [r7, #16]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3718      	adds	r7, #24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	2000129c 	.word	0x2000129c
 8008e00:	20001274 	.word	0x20001274
 8008e04:	20001234 	.word	0x20001234
 8008e08:	2000127c 	.word	0x2000127c
 8008e0c:	20000da4 	.word	0x20000da4
 8008e10:	20000da0 	.word	0x20000da0
 8008e14:	20001288 	.word	0x20001288
 8008e18:	20001284 	.word	0x20001284

08008e1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8008e22:	4b05      	ldr	r3, [pc, #20]	@ (8008e38 <xTaskGetTickCount+0x1c>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8008e28:	687b      	ldr	r3, [r7, #4]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	370c      	adds	r7, #12
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	20001278 	.word	0x20001278

08008e3c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e42:	f001 f8bd 	bl	8009fc0 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008e46:	2300      	movs	r3, #0
 8008e48:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8008e4a:	4b04      	ldr	r3, [pc, #16]	@ (8008e5c <xTaskGetTickCountFromISR+0x20>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8008e50:	683b      	ldr	r3, [r7, #0]
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3708      	adds	r7, #8
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	20001278 	.word	0x20001278

08008e60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b088      	sub	sp, #32
 8008e64:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8008e66:	2300      	movs	r3, #0
 8008e68:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8008e6a:	4b7a      	ldr	r3, [pc, #488]	@ (8009054 <xTaskIncrementTick+0x1f4>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	f040 80e6 	bne.w	8009040 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e74:	4b78      	ldr	r3, [pc, #480]	@ (8009058 <xTaskIncrementTick+0x1f8>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8008e7c:	4a76      	ldr	r2, [pc, #472]	@ (8009058 <xTaskIncrementTick+0x1f8>)
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d119      	bne.n	8008ebc <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8008e88:	4b74      	ldr	r3, [pc, #464]	@ (800905c <xTaskIncrementTick+0x1fc>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d003      	beq.n	8008e9a <xTaskIncrementTick+0x3a>
 8008e92:	f001 f8f9 	bl	800a088 <ulSetInterruptMask>
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <xTaskIncrementTick+0x36>
 8008e9a:	4b70      	ldr	r3, [pc, #448]	@ (800905c <xTaskIncrementTick+0x1fc>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	617b      	str	r3, [r7, #20]
 8008ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8009060 <xTaskIncrementTick+0x200>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a6d      	ldr	r2, [pc, #436]	@ (800905c <xTaskIncrementTick+0x1fc>)
 8008ea6:	6013      	str	r3, [r2, #0]
 8008ea8:	4a6d      	ldr	r2, [pc, #436]	@ (8009060 <xTaskIncrementTick+0x200>)
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	6013      	str	r3, [r2, #0]
 8008eae:	4b6d      	ldr	r3, [pc, #436]	@ (8009064 <xTaskIncrementTick+0x204>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	4a6b      	ldr	r2, [pc, #428]	@ (8009064 <xTaskIncrementTick+0x204>)
 8008eb6:	6013      	str	r3, [r2, #0]
 8008eb8:	f000 fb80 	bl	80095bc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8008ebc:	4b6a      	ldr	r3, [pc, #424]	@ (8009068 <xTaskIncrementTick+0x208>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	69ba      	ldr	r2, [r7, #24]
 8008ec2:	429a      	cmp	r2, r3
 8008ec4:	f0c0 80a7 	bcc.w	8009016 <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ec8:	4b64      	ldr	r3, [pc, #400]	@ (800905c <xTaskIncrementTick+0x1fc>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d104      	bne.n	8008edc <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ed2:	4b65      	ldr	r3, [pc, #404]	@ (8009068 <xTaskIncrementTick+0x208>)
 8008ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed8:	601a      	str	r2, [r3, #0]
                    break;
 8008eda:	e09c      	b.n	8009016 <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008edc:	4b5f      	ldr	r3, [pc, #380]	@ (800905c <xTaskIncrementTick+0x1fc>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8008eec:	69ba      	ldr	r2, [r7, #24]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d203      	bcs.n	8008efc <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8008ef4:	4a5c      	ldr	r2, [pc, #368]	@ (8009068 <xTaskIncrementTick+0x208>)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8008efa:	e08c      	b.n	8009016 <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	695b      	ldr	r3, [r3, #20]
 8008f00:	60bb      	str	r3, [r7, #8]
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	68d2      	ldr	r2, [r2, #12]
 8008f0a:	609a      	str	r2, [r3, #8]
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	6892      	ldr	r2, [r2, #8]
 8008f14:	605a      	str	r2, [r3, #4]
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	685a      	ldr	r2, [r3, #4]
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	3304      	adds	r3, #4
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d103      	bne.n	8008f2a <xTaskIncrementTick+0xca>
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	68da      	ldr	r2, [r3, #12]
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	605a      	str	r2, [r3, #4]
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	615a      	str	r2, [r3, #20]
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	1e5a      	subs	r2, r3, #1
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d01e      	beq.n	8008f80 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f46:	607b      	str	r3, [r7, #4]
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	69db      	ldr	r3, [r3, #28]
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	6a12      	ldr	r2, [r2, #32]
 8008f50:	609a      	str	r2, [r3, #8]
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	6a1b      	ldr	r3, [r3, #32]
 8008f56:	693a      	ldr	r2, [r7, #16]
 8008f58:	69d2      	ldr	r2, [r2, #28]
 8008f5a:	605a      	str	r2, [r3, #4]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	685a      	ldr	r2, [r3, #4]
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	3318      	adds	r3, #24
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d103      	bne.n	8008f70 <xTaskIncrementTick+0x110>
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	6a1a      	ldr	r2, [r3, #32]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	605a      	str	r2, [r3, #4]
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	2200      	movs	r2, #0
 8008f74:	629a      	str	r2, [r3, #40]	@ 0x28
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	1e5a      	subs	r2, r3, #1
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f84:	4b39      	ldr	r3, [pc, #228]	@ (800906c <xTaskIncrementTick+0x20c>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d903      	bls.n	8008f94 <xTaskIncrementTick+0x134>
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f90:	4a36      	ldr	r2, [pc, #216]	@ (800906c <xTaskIncrementTick+0x20c>)
 8008f92:	6013      	str	r3, [r2, #0]
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f98:	4935      	ldr	r1, [pc, #212]	@ (8009070 <xTaskIncrementTick+0x210>)
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4413      	add	r3, r2
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	440b      	add	r3, r1
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	603b      	str	r3, [r7, #0]
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	683a      	ldr	r2, [r7, #0]
 8008fae:	609a      	str	r2, [r3, #8]
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	689a      	ldr	r2, [r3, #8]
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	60da      	str	r2, [r3, #12]
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	693a      	ldr	r2, [r7, #16]
 8008fbe:	3204      	adds	r2, #4
 8008fc0:	605a      	str	r2, [r3, #4]
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	1d1a      	adds	r2, r3, #4
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	609a      	str	r2, [r3, #8]
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fce:	4613      	mov	r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	4a26      	ldr	r2, [pc, #152]	@ (8009070 <xTaskIncrementTick+0x210>)
 8008fd8:	441a      	add	r2, r3
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	615a      	str	r2, [r3, #20]
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fe2:	4923      	ldr	r1, [pc, #140]	@ (8009070 <xTaskIncrementTick+0x210>)
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	4413      	add	r3, r2
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	440b      	add	r3, r1
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	1c59      	adds	r1, r3, #1
 8008ff2:	481f      	ldr	r0, [pc, #124]	@ (8009070 <xTaskIncrementTick+0x210>)
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4403      	add	r3, r0
 8008ffe:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009004:	4b1b      	ldr	r3, [pc, #108]	@ (8009074 <xTaskIncrementTick+0x214>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900a:	429a      	cmp	r2, r3
 800900c:	f67f af5c 	bls.w	8008ec8 <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8009010:	2301      	movs	r3, #1
 8009012:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009014:	e758      	b.n	8008ec8 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009016:	4b17      	ldr	r3, [pc, #92]	@ (8009074 <xTaskIncrementTick+0x214>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800901c:	4914      	ldr	r1, [pc, #80]	@ (8009070 <xTaskIncrementTick+0x210>)
 800901e:	4613      	mov	r3, r2
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	4413      	add	r3, r2
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	440b      	add	r3, r1
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2b01      	cmp	r3, #1
 800902c:	d901      	bls.n	8009032 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 800902e:	2301      	movs	r3, #1
 8009030:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8009032:	4b11      	ldr	r3, [pc, #68]	@ (8009078 <xTaskIncrementTick+0x218>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d007      	beq.n	800904a <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 800903a:	2301      	movs	r3, #1
 800903c:	61fb      	str	r3, [r7, #28]
 800903e:	e004      	b.n	800904a <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8009040:	4b0e      	ldr	r3, [pc, #56]	@ (800907c <xTaskIncrementTick+0x21c>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3301      	adds	r3, #1
 8009046:	4a0d      	ldr	r2, [pc, #52]	@ (800907c <xTaskIncrementTick+0x21c>)
 8009048:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800904a:	69fb      	ldr	r3, [r7, #28]
}
 800904c:	4618      	mov	r0, r3
 800904e:	3720      	adds	r7, #32
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	2000129c 	.word	0x2000129c
 8009058:	20001278 	.word	0x20001278
 800905c:	2000122c 	.word	0x2000122c
 8009060:	20001230 	.word	0x20001230
 8009064:	2000128c 	.word	0x2000128c
 8009068:	20001294 	.word	0x20001294
 800906c:	2000127c 	.word	0x2000127c
 8009070:	20000da4 	.word	0x20000da4
 8009074:	20000da0 	.word	0x20000da0
 8009078:	20001288 	.word	0x20001288
 800907c:	20001284 	.word	0x20001284

08009080 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b082      	sub	sp, #8
 8009084:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8009086:	4b23      	ldr	r3, [pc, #140]	@ (8009114 <vTaskSwitchContext+0x94>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d003      	beq.n	8009096 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800908e:	4b22      	ldr	r3, [pc, #136]	@ (8009118 <vTaskSwitchContext+0x98>)
 8009090:	2201      	movs	r2, #1
 8009092:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8009094:	e039      	b.n	800910a <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 8009096:	4b20      	ldr	r3, [pc, #128]	@ (8009118 <vTaskSwitchContext+0x98>)
 8009098:	2200      	movs	r2, #0
 800909a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800909c:	4b1f      	ldr	r3, [pc, #124]	@ (800911c <vTaskSwitchContext+0x9c>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	607b      	str	r3, [r7, #4]
 80090a2:	e009      	b.n	80090b8 <vTaskSwitchContext+0x38>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d103      	bne.n	80090b2 <vTaskSwitchContext+0x32>
 80090aa:	f000 ffed 	bl	800a088 <ulSetInterruptMask>
 80090ae:	bf00      	nop
 80090b0:	e7fd      	b.n	80090ae <vTaskSwitchContext+0x2e>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	3b01      	subs	r3, #1
 80090b6:	607b      	str	r3, [r7, #4]
 80090b8:	4919      	ldr	r1, [pc, #100]	@ (8009120 <vTaskSwitchContext+0xa0>)
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	4613      	mov	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	440b      	add	r3, r1
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d0eb      	beq.n	80090a4 <vTaskSwitchContext+0x24>
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	4613      	mov	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	4413      	add	r3, r2
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	4a12      	ldr	r2, [pc, #72]	@ (8009120 <vTaskSwitchContext+0xa0>)
 80090d8:	4413      	add	r3, r2
 80090da:	603b      	str	r3, [r7, #0]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	685a      	ldr	r2, [r3, #4]
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	605a      	str	r2, [r3, #4]
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	685a      	ldr	r2, [r3, #4]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	3308      	adds	r3, #8
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d103      	bne.n	80090fa <vTaskSwitchContext+0x7a>
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	68da      	ldr	r2, [r3, #12]
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	605a      	str	r2, [r3, #4]
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	68db      	ldr	r3, [r3, #12]
 8009100:	4a08      	ldr	r2, [pc, #32]	@ (8009124 <vTaskSwitchContext+0xa4>)
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	4a05      	ldr	r2, [pc, #20]	@ (800911c <vTaskSwitchContext+0x9c>)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6013      	str	r3, [r2, #0]
}
 800910a:	bf00      	nop
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop
 8009114:	2000129c 	.word	0x2000129c
 8009118:	20001288 	.word	0x20001288
 800911c:	2000127c 	.word	0x2000127c
 8009120:	20000da4 	.word	0x20000da4
 8009124:	20000da0 	.word	0x20000da0

08009128 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d103      	bne.n	8009140 <vTaskPlaceOnEventList+0x18>
 8009138:	f000 ffa6 	bl	800a088 <ulSetInterruptMask>
 800913c:	bf00      	nop
 800913e:	e7fd      	b.n	800913c <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009140:	4b07      	ldr	r3, [pc, #28]	@ (8009160 <vTaskPlaceOnEventList+0x38>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	3318      	adds	r3, #24
 8009146:	4619      	mov	r1, r3
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f7ff f832 	bl	80081b2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800914e:	2101      	movs	r1, #1
 8009150:	6838      	ldr	r0, [r7, #0]
 8009152:	f000 fa6d 	bl	8009630 <prvAddCurrentTaskToDelayedList>
}
 8009156:	bf00      	nop
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	20000da0 	.word	0x20000da0

08009164 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8009164:	b580      	push	{r7, lr}
 8009166:	b086      	sub	sp, #24
 8009168:	af00      	add	r7, sp, #0
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d103      	bne.n	800917e <vTaskPlaceOnEventListRestricted+0x1a>
 8009176:	f000 ff87 	bl	800a088 <ulSetInterruptMask>
 800917a:	bf00      	nop
 800917c:	e7fd      	b.n	800917a <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	617b      	str	r3, [r7, #20]
 8009184:	4b15      	ldr	r3, [pc, #84]	@ (80091dc <vTaskPlaceOnEventListRestricted+0x78>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	697a      	ldr	r2, [r7, #20]
 800918a:	61da      	str	r2, [r3, #28]
 800918c:	4b13      	ldr	r3, [pc, #76]	@ (80091dc <vTaskPlaceOnEventListRestricted+0x78>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	6892      	ldr	r2, [r2, #8]
 8009194:	621a      	str	r2, [r3, #32]
 8009196:	4b11      	ldr	r3, [pc, #68]	@ (80091dc <vTaskPlaceOnEventListRestricted+0x78>)
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	3218      	adds	r2, #24
 80091a0:	605a      	str	r2, [r3, #4]
 80091a2:	4b0e      	ldr	r3, [pc, #56]	@ (80091dc <vTaskPlaceOnEventListRestricted+0x78>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f103 0218 	add.w	r2, r3, #24
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	609a      	str	r2, [r3, #8]
 80091ae:	4b0b      	ldr	r3, [pc, #44]	@ (80091dc <vTaskPlaceOnEventListRestricted+0x78>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68fa      	ldr	r2, [r7, #12]
 80091b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	1c5a      	adds	r2, r3, #1
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d002      	beq.n	80091cc <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 80091c6:	f04f 33ff 	mov.w	r3, #4294967295
 80091ca:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	68b8      	ldr	r0, [r7, #8]
 80091d0:	f000 fa2e 	bl	8009630 <prvAddCurrentTaskToDelayedList>
    }
 80091d4:	bf00      	nop
 80091d6:	3718      	adds	r7, #24
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	20000da0 	.word	0x20000da0

080091e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b088      	sub	sp, #32
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d103      	bne.n	80091fe <xTaskRemoveFromEventList+0x1e>
 80091f6:	f000 ff47 	bl	800a088 <ulSetInterruptMask>
 80091fa:	bf00      	nop
 80091fc:	e7fd      	b.n	80091fa <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80091fe:	69bb      	ldr	r3, [r7, #24]
 8009200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009202:	617b      	str	r3, [r7, #20]
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	69db      	ldr	r3, [r3, #28]
 8009208:	69ba      	ldr	r2, [r7, #24]
 800920a:	6a12      	ldr	r2, [r2, #32]
 800920c:	609a      	str	r2, [r3, #8]
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	69ba      	ldr	r2, [r7, #24]
 8009214:	69d2      	ldr	r2, [r2, #28]
 8009216:	605a      	str	r2, [r3, #4]
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	3318      	adds	r3, #24
 8009220:	429a      	cmp	r2, r3
 8009222:	d103      	bne.n	800922c <xTaskRemoveFromEventList+0x4c>
 8009224:	69bb      	ldr	r3, [r7, #24]
 8009226:	6a1a      	ldr	r2, [r3, #32]
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	605a      	str	r2, [r3, #4]
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	2200      	movs	r2, #0
 8009230:	629a      	str	r2, [r3, #40]	@ 0x28
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	1e5a      	subs	r2, r3, #1
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800923c:	4b49      	ldr	r3, [pc, #292]	@ (8009364 <xTaskRemoveFromEventList+0x184>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d15f      	bne.n	8009304 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	695b      	ldr	r3, [r3, #20]
 8009248:	60fb      	str	r3, [r7, #12]
 800924a:	69bb      	ldr	r3, [r7, #24]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	69ba      	ldr	r2, [r7, #24]
 8009250:	68d2      	ldr	r2, [r2, #12]
 8009252:	609a      	str	r2, [r3, #8]
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	69ba      	ldr	r2, [r7, #24]
 800925a:	6892      	ldr	r2, [r2, #8]
 800925c:	605a      	str	r2, [r3, #4]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	69bb      	ldr	r3, [r7, #24]
 8009264:	3304      	adds	r3, #4
 8009266:	429a      	cmp	r2, r3
 8009268:	d103      	bne.n	8009272 <xTaskRemoveFromEventList+0x92>
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	68da      	ldr	r2, [r3, #12]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	605a      	str	r2, [r3, #4]
 8009272:	69bb      	ldr	r3, [r7, #24]
 8009274:	2200      	movs	r2, #0
 8009276:	615a      	str	r2, [r3, #20]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	1e5a      	subs	r2, r3, #1
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8009282:	69bb      	ldr	r3, [r7, #24]
 8009284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009286:	4b38      	ldr	r3, [pc, #224]	@ (8009368 <xTaskRemoveFromEventList+0x188>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	429a      	cmp	r2, r3
 800928c:	d903      	bls.n	8009296 <xTaskRemoveFromEventList+0xb6>
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009292:	4a35      	ldr	r2, [pc, #212]	@ (8009368 <xTaskRemoveFromEventList+0x188>)
 8009294:	6013      	str	r3, [r2, #0]
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800929a:	4934      	ldr	r1, [pc, #208]	@ (800936c <xTaskRemoveFromEventList+0x18c>)
 800929c:	4613      	mov	r3, r2
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	4413      	add	r3, r2
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	440b      	add	r3, r1
 80092a6:	3304      	adds	r3, #4
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	60bb      	str	r3, [r7, #8]
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	68ba      	ldr	r2, [r7, #8]
 80092b0:	609a      	str	r2, [r3, #8]
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	689a      	ldr	r2, [r3, #8]
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	60da      	str	r2, [r3, #12]
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	69ba      	ldr	r2, [r7, #24]
 80092c0:	3204      	adds	r2, #4
 80092c2:	605a      	str	r2, [r3, #4]
 80092c4:	69bb      	ldr	r3, [r7, #24]
 80092c6:	1d1a      	adds	r2, r3, #4
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	609a      	str	r2, [r3, #8]
 80092cc:	69bb      	ldr	r3, [r7, #24]
 80092ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092d0:	4613      	mov	r3, r2
 80092d2:	009b      	lsls	r3, r3, #2
 80092d4:	4413      	add	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	4a24      	ldr	r2, [pc, #144]	@ (800936c <xTaskRemoveFromEventList+0x18c>)
 80092da:	441a      	add	r2, r3
 80092dc:	69bb      	ldr	r3, [r7, #24]
 80092de:	615a      	str	r2, [r3, #20]
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e4:	4921      	ldr	r1, [pc, #132]	@ (800936c <xTaskRemoveFromEventList+0x18c>)
 80092e6:	4613      	mov	r3, r2
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	4413      	add	r3, r2
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	440b      	add	r3, r1
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	1c59      	adds	r1, r3, #1
 80092f4:	481d      	ldr	r0, [pc, #116]	@ (800936c <xTaskRemoveFromEventList+0x18c>)
 80092f6:	4613      	mov	r3, r2
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	4413      	add	r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	4403      	add	r3, r0
 8009300:	6019      	str	r1, [r3, #0]
 8009302:	e01b      	b.n	800933c <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009304:	4b1a      	ldr	r3, [pc, #104]	@ (8009370 <xTaskRemoveFromEventList+0x190>)
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	613b      	str	r3, [r7, #16]
 800930a:	69bb      	ldr	r3, [r7, #24]
 800930c:	693a      	ldr	r2, [r7, #16]
 800930e:	61da      	str	r2, [r3, #28]
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	689a      	ldr	r2, [r3, #8]
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	621a      	str	r2, [r3, #32]
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	69ba      	ldr	r2, [r7, #24]
 800931e:	3218      	adds	r2, #24
 8009320:	605a      	str	r2, [r3, #4]
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	f103 0218 	add.w	r2, r3, #24
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	609a      	str	r2, [r3, #8]
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	4a10      	ldr	r2, [pc, #64]	@ (8009370 <xTaskRemoveFromEventList+0x190>)
 8009330:	629a      	str	r2, [r3, #40]	@ 0x28
 8009332:	4b0f      	ldr	r3, [pc, #60]	@ (8009370 <xTaskRemoveFromEventList+0x190>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	3301      	adds	r3, #1
 8009338:	4a0d      	ldr	r2, [pc, #52]	@ (8009370 <xTaskRemoveFromEventList+0x190>)
 800933a:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009340:	4b0c      	ldr	r3, [pc, #48]	@ (8009374 <xTaskRemoveFromEventList+0x194>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009346:	429a      	cmp	r2, r3
 8009348:	d905      	bls.n	8009356 <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800934a:	2301      	movs	r3, #1
 800934c:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800934e:	4b0a      	ldr	r3, [pc, #40]	@ (8009378 <xTaskRemoveFromEventList+0x198>)
 8009350:	2201      	movs	r2, #1
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	e001      	b.n	800935a <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 8009356:	2300      	movs	r3, #0
 8009358:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 800935a:	69fb      	ldr	r3, [r7, #28]
}
 800935c:	4618      	mov	r0, r3
 800935e:	3720      	adds	r7, #32
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	2000129c 	.word	0x2000129c
 8009368:	2000127c 	.word	0x2000127c
 800936c:	20000da4 	.word	0x20000da4
 8009370:	20001234 	.word	0x20001234
 8009374:	20000da0 	.word	0x20000da0
 8009378:	20001288 	.word	0x20001288

0800937c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009384:	4b06      	ldr	r3, [pc, #24]	@ (80093a0 <vTaskInternalSetTimeOutState+0x24>)
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800938c:	4b05      	ldr	r3, [pc, #20]	@ (80093a4 <vTaskInternalSetTimeOutState+0x28>)
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	605a      	str	r2, [r3, #4]
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr
 80093a0:	2000128c 	.word	0x2000128c
 80093a4:	20001278 	.word	0x20001278

080093a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d103      	bne.n	80093c0 <xTaskCheckForTimeOut+0x18>
 80093b8:	f000 fe66 	bl	800a088 <ulSetInterruptMask>
 80093bc:	bf00      	nop
 80093be:	e7fd      	b.n	80093bc <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d103      	bne.n	80093ce <xTaskCheckForTimeOut+0x26>
 80093c6:	f000 fe5f 	bl	800a088 <ulSetInterruptMask>
 80093ca:	bf00      	nop
 80093cc:	e7fd      	b.n	80093ca <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 80093ce:	f000 fc95 	bl	8009cfc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80093d2:	4b1f      	ldr	r3, [pc, #124]	@ (8009450 <xTaskCheckForTimeOut+0xa8>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	693a      	ldr	r2, [r7, #16]
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ea:	d102      	bne.n	80093f2 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80093ec:	2300      	movs	r3, #0
 80093ee:	617b      	str	r3, [r7, #20]
 80093f0:	e026      	b.n	8009440 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	4b17      	ldr	r3, [pc, #92]	@ (8009454 <xTaskCheckForTimeOut+0xac>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d00a      	beq.n	8009414 <xTaskCheckForTimeOut+0x6c>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	693a      	ldr	r2, [r7, #16]
 8009404:	429a      	cmp	r2, r3
 8009406:	d305      	bcc.n	8009414 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8009408:	2301      	movs	r3, #1
 800940a:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	2200      	movs	r2, #0
 8009410:	601a      	str	r2, [r3, #0]
 8009412:	e015      	b.n	8009440 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	429a      	cmp	r2, r3
 800941c:	d20b      	bcs.n	8009436 <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	1ad2      	subs	r2, r2, r3
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f7ff ffa6 	bl	800937c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8009430:	2300      	movs	r3, #0
 8009432:	617b      	str	r3, [r7, #20]
 8009434:	e004      	b.n	8009440 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	2200      	movs	r2, #0
 800943a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800943c:	2301      	movs	r3, #1
 800943e:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8009440:	f000 fc6e 	bl	8009d20 <vPortExitCritical>

    return xReturn;
 8009444:	697b      	ldr	r3, [r7, #20]
}
 8009446:	4618      	mov	r0, r3
 8009448:	3718      	adds	r7, #24
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	20001278 	.word	0x20001278
 8009454:	2000128c 	.word	0x2000128c

08009458 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009458:	b480      	push	{r7}
 800945a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800945c:	4b03      	ldr	r3, [pc, #12]	@ (800946c <vTaskMissedYield+0x14>)
 800945e:	2201      	movs	r2, #1
 8009460:	601a      	str	r2, [r3, #0]
}
 8009462:	bf00      	nop
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr
 800946c:	20001288 	.word	0x20001288

08009470 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8009478:	f000 f84a 	bl	8009510 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800947c:	4b03      	ldr	r3, [pc, #12]	@ (800948c <prvIdleTask+0x1c>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b01      	cmp	r3, #1
 8009482:	d9f9      	bls.n	8009478 <prvIdleTask+0x8>
            {
                taskYIELD();
 8009484:	f000 fc28 	bl	8009cd8 <vPortYield>
        prvCheckTasksWaitingTermination();
 8009488:	e7f6      	b.n	8009478 <prvIdleTask+0x8>
 800948a:	bf00      	nop
 800948c:	20000da4 	.word	0x20000da4

08009490 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009496:	2300      	movs	r3, #0
 8009498:	607b      	str	r3, [r7, #4]
 800949a:	e00c      	b.n	80094b6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	4613      	mov	r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	4413      	add	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	4a12      	ldr	r2, [pc, #72]	@ (80094f0 <prvInitialiseTaskLists+0x60>)
 80094a8:	4413      	add	r3, r2
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fe fe54 	bl	8008158 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	3301      	adds	r3, #1
 80094b4:	607b      	str	r3, [r7, #4]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2b37      	cmp	r3, #55	@ 0x37
 80094ba:	d9ef      	bls.n	800949c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80094bc:	480d      	ldr	r0, [pc, #52]	@ (80094f4 <prvInitialiseTaskLists+0x64>)
 80094be:	f7fe fe4b 	bl	8008158 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80094c2:	480d      	ldr	r0, [pc, #52]	@ (80094f8 <prvInitialiseTaskLists+0x68>)
 80094c4:	f7fe fe48 	bl	8008158 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80094c8:	480c      	ldr	r0, [pc, #48]	@ (80094fc <prvInitialiseTaskLists+0x6c>)
 80094ca:	f7fe fe45 	bl	8008158 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80094ce:	480c      	ldr	r0, [pc, #48]	@ (8009500 <prvInitialiseTaskLists+0x70>)
 80094d0:	f7fe fe42 	bl	8008158 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80094d4:	480b      	ldr	r0, [pc, #44]	@ (8009504 <prvInitialiseTaskLists+0x74>)
 80094d6:	f7fe fe3f 	bl	8008158 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80094da:	4b0b      	ldr	r3, [pc, #44]	@ (8009508 <prvInitialiseTaskLists+0x78>)
 80094dc:	4a05      	ldr	r2, [pc, #20]	@ (80094f4 <prvInitialiseTaskLists+0x64>)
 80094de:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80094e0:	4b0a      	ldr	r3, [pc, #40]	@ (800950c <prvInitialiseTaskLists+0x7c>)
 80094e2:	4a05      	ldr	r2, [pc, #20]	@ (80094f8 <prvInitialiseTaskLists+0x68>)
 80094e4:	601a      	str	r2, [r3, #0]
}
 80094e6:	bf00      	nop
 80094e8:	3708      	adds	r7, #8
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	20000da4 	.word	0x20000da4
 80094f4:	20001204 	.word	0x20001204
 80094f8:	20001218 	.word	0x20001218
 80094fc:	20001234 	.word	0x20001234
 8009500:	20001248 	.word	0x20001248
 8009504:	20001260 	.word	0x20001260
 8009508:	2000122c 	.word	0x2000122c
 800950c:	20001230 	.word	0x20001230

08009510 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009516:	e019      	b.n	800954c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8009518:	f000 fbf0 	bl	8009cfc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800951c:	4b10      	ldr	r3, [pc, #64]	@ (8009560 <prvCheckTasksWaitingTermination+0x50>)
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	3304      	adds	r3, #4
 8009528:	4618      	mov	r0, r3
 800952a:	f7fe fe7b 	bl	8008224 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800952e:	4b0d      	ldr	r3, [pc, #52]	@ (8009564 <prvCheckTasksWaitingTermination+0x54>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3b01      	subs	r3, #1
 8009534:	4a0b      	ldr	r2, [pc, #44]	@ (8009564 <prvCheckTasksWaitingTermination+0x54>)
 8009536:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8009538:	4b0b      	ldr	r3, [pc, #44]	@ (8009568 <prvCheckTasksWaitingTermination+0x58>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	3b01      	subs	r3, #1
 800953e:	4a0a      	ldr	r2, [pc, #40]	@ (8009568 <prvCheckTasksWaitingTermination+0x58>)
 8009540:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8009542:	f000 fbed 	bl	8009d20 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f810 	bl	800956c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800954c:	4b06      	ldr	r3, [pc, #24]	@ (8009568 <prvCheckTasksWaitingTermination+0x58>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d1e1      	bne.n	8009518 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	3708      	adds	r7, #8
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	20001248 	.word	0x20001248
 8009564:	20001274 	.word	0x20001274
 8009568:	2000125c 	.word	0x2000125c

0800956c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800957a:	2b00      	cmp	r3, #0
 800957c:	d108      	bne.n	8009590 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009582:	4618      	mov	r0, r3
 8009584:	f000 fe32 	bl	800a1ec <vPortFree>
                vPortFree( pxTCB );
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f000 fe2f 	bl	800a1ec <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800958e:	e011      	b.n	80095b4 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009596:	2b01      	cmp	r3, #1
 8009598:	d103      	bne.n	80095a2 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 fe26 	bl	800a1ec <vPortFree>
    }
 80095a0:	e008      	b.n	80095b4 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80095a8:	2b02      	cmp	r3, #2
 80095aa:	d003      	beq.n	80095b4 <prvDeleteTCB+0x48>
 80095ac:	f000 fd6c 	bl	800a088 <ulSetInterruptMask>
 80095b0:	bf00      	nop
 80095b2:	e7fd      	b.n	80095b0 <prvDeleteTCB+0x44>
    }
 80095b4:	bf00      	nop
 80095b6:	3708      	adds	r7, #8
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80095bc:	b480      	push	{r7}
 80095be:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095c0:	4b0a      	ldr	r3, [pc, #40]	@ (80095ec <prvResetNextTaskUnblockTime+0x30>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d104      	bne.n	80095d4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80095ca:	4b09      	ldr	r3, [pc, #36]	@ (80095f0 <prvResetNextTaskUnblockTime+0x34>)
 80095cc:	f04f 32ff 	mov.w	r2, #4294967295
 80095d0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80095d2:	e005      	b.n	80095e0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80095d4:	4b05      	ldr	r3, [pc, #20]	@ (80095ec <prvResetNextTaskUnblockTime+0x30>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68db      	ldr	r3, [r3, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a04      	ldr	r2, [pc, #16]	@ (80095f0 <prvResetNextTaskUnblockTime+0x34>)
 80095de:	6013      	str	r3, [r2, #0]
}
 80095e0:	bf00      	nop
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop
 80095ec:	2000122c 	.word	0x2000122c
 80095f0:	20001294 	.word	0x20001294

080095f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80095fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009628 <xTaskGetSchedulerState+0x34>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d102      	bne.n	8009608 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8009602:	2301      	movs	r3, #1
 8009604:	607b      	str	r3, [r7, #4]
 8009606:	e008      	b.n	800961a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8009608:	4b08      	ldr	r3, [pc, #32]	@ (800962c <xTaskGetSchedulerState+0x38>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d102      	bne.n	8009616 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8009610:	2302      	movs	r3, #2
 8009612:	607b      	str	r3, [r7, #4]
 8009614:	e001      	b.n	800961a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8009616:	2300      	movs	r3, #0
 8009618:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800961a:	687b      	ldr	r3, [r7, #4]
    }
 800961c:	4618      	mov	r0, r3
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr
 8009628:	20001280 	.word	0x20001280
 800962c:	2000129c 	.word	0x2000129c

08009630 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b086      	sub	sp, #24
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800963a:	4b2e      	ldr	r3, [pc, #184]	@ (80096f4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009640:	4b2d      	ldr	r3, [pc, #180]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	3304      	adds	r3, #4
 8009646:	4618      	mov	r0, r3
 8009648:	f7fe fdec 	bl	8008224 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009652:	d124      	bne.n	800969e <prvAddCurrentTaskToDelayedList+0x6e>
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d021      	beq.n	800969e <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800965a:	4b28      	ldr	r3, [pc, #160]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xcc>)
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	613b      	str	r3, [r7, #16]
 8009660:	4b25      	ldr	r3, [pc, #148]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	693a      	ldr	r2, [r7, #16]
 8009666:	609a      	str	r2, [r3, #8]
 8009668:	4b23      	ldr	r3, [pc, #140]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	693a      	ldr	r2, [r7, #16]
 800966e:	6892      	ldr	r2, [r2, #8]
 8009670:	60da      	str	r2, [r3, #12]
 8009672:	4b21      	ldr	r3, [pc, #132]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	3204      	adds	r2, #4
 800967c:	605a      	str	r2, [r3, #4]
 800967e:	4b1e      	ldr	r3, [pc, #120]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	1d1a      	adds	r2, r3, #4
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	609a      	str	r2, [r3, #8]
 8009688:	4b1b      	ldr	r3, [pc, #108]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1b      	ldr	r2, [pc, #108]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xcc>)
 800968e:	615a      	str	r2, [r3, #20]
 8009690:	4b1a      	ldr	r3, [pc, #104]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xcc>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	3301      	adds	r3, #1
 8009696:	4a19      	ldr	r2, [pc, #100]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xcc>)
 8009698:	6013      	str	r3, [r2, #0]
 800969a:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800969c:	e026      	b.n	80096ec <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	4413      	add	r3, r2
 80096a4:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80096a6:	4b14      	ldr	r3, [pc, #80]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d209      	bcs.n	80096ca <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096b6:	4b12      	ldr	r3, [pc, #72]	@ (8009700 <prvAddCurrentTaskToDelayedList+0xd0>)
 80096b8:	681a      	ldr	r2, [r3, #0]
 80096ba:	4b0f      	ldr	r3, [pc, #60]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	3304      	adds	r3, #4
 80096c0:	4619      	mov	r1, r3
 80096c2:	4610      	mov	r0, r2
 80096c4:	f7fe fd75 	bl	80081b2 <vListInsert>
}
 80096c8:	e010      	b.n	80096ec <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009704 <prvAddCurrentTaskToDelayedList+0xd4>)
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	4b0a      	ldr	r3, [pc, #40]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	3304      	adds	r3, #4
 80096d4:	4619      	mov	r1, r3
 80096d6:	4610      	mov	r0, r2
 80096d8:	f7fe fd6b 	bl	80081b2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80096dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009708 <prvAddCurrentTaskToDelayedList+0xd8>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68fa      	ldr	r2, [r7, #12]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d202      	bcs.n	80096ec <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 80096e6:	4a08      	ldr	r2, [pc, #32]	@ (8009708 <prvAddCurrentTaskToDelayedList+0xd8>)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6013      	str	r3, [r2, #0]
}
 80096ec:	bf00      	nop
 80096ee:	3718      	adds	r7, #24
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	20001278 	.word	0x20001278
 80096f8:	20000da0 	.word	0x20000da0
 80096fc:	20001260 	.word	0x20001260
 8009700:	20001230 	.word	0x20001230
 8009704:	2000122c 	.word	0x2000122c
 8009708:	20001294 	.word	0x20001294

0800970c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8009712:	2300      	movs	r3, #0
 8009714:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8009716:	f000 fa5f 	bl	8009bd8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800971a:	4b18      	ldr	r3, [pc, #96]	@ (800977c <xTimerCreateTimerTask+0x70>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d020      	beq.n	8009764 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8009722:	2300      	movs	r3, #0
 8009724:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8009726:	2300      	movs	r3, #0
 8009728:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800972a:	463a      	mov	r2, r7
 800972c:	1d39      	adds	r1, r7, #4
 800972e:	f107 0308 	add.w	r3, r7, #8
 8009732:	4618      	mov	r0, r3
 8009734:	f7fe fcf6 	bl	8008124 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8009738:	6839      	ldr	r1, [r7, #0]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	68ba      	ldr	r2, [r7, #8]
 800973e:	9202      	str	r2, [sp, #8]
 8009740:	9301      	str	r3, [sp, #4]
 8009742:	2302      	movs	r3, #2
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	2300      	movs	r3, #0
 8009748:	460a      	mov	r2, r1
 800974a:	490d      	ldr	r1, [pc, #52]	@ (8009780 <xTimerCreateTimerTask+0x74>)
 800974c:	480d      	ldr	r0, [pc, #52]	@ (8009784 <xTimerCreateTimerTask+0x78>)
 800974e:	f7ff f83d 	bl	80087cc <xTaskCreateStatic>
 8009752:	4603      	mov	r3, r0
 8009754:	4a0c      	ldr	r2, [pc, #48]	@ (8009788 <xTimerCreateTimerTask+0x7c>)
 8009756:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8009758:	4b0b      	ldr	r3, [pc, #44]	@ (8009788 <xTimerCreateTimerTask+0x7c>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8009760:	2301      	movs	r3, #1
 8009762:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d103      	bne.n	8009772 <xTimerCreateTimerTask+0x66>
 800976a:	f000 fc8d 	bl	800a088 <ulSetInterruptMask>
 800976e:	bf00      	nop
 8009770:	e7fd      	b.n	800976e <xTimerCreateTimerTask+0x62>
        return xReturn;
 8009772:	68fb      	ldr	r3, [r7, #12]
    }
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	200012d0 	.word	0x200012d0
 8009780:	0800d260 	.word	0x0800d260
 8009784:	08009831 	.word	0x08009831
 8009788:	200012d4 	.word	0x200012d4

0800978c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8009798:	e008      	b.n	80097ac <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	68ba      	ldr	r2, [r7, #8]
 80097a0:	4413      	add	r3, r2
 80097a2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	6a1b      	ldr	r3, [r3, #32]
 80097a8:	68f8      	ldr	r0, [r7, #12]
 80097aa:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	699a      	ldr	r2, [r3, #24]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	18d1      	adds	r1, r2, r3
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f000 f8d7 	bl	800996c <prvInsertTimerInActiveList>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d1ea      	bne.n	800979a <prvReloadTimer+0xe>
        }
    }
 80097c4:	bf00      	nop
 80097c6:	bf00      	nop
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
	...

080097d0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b084      	sub	sp, #16
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097da:	4b14      	ldr	r3, [pc, #80]	@ (800982c <prvProcessExpiredTimer+0x5c>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	3304      	adds	r3, #4
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fe fd1b 	bl	8008224 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097f4:	f003 0304 	and.w	r3, r3, #4
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d005      	beq.n	8009808 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	6879      	ldr	r1, [r7, #4]
 8009800:	68f8      	ldr	r0, [r7, #12]
 8009802:	f7ff ffc3 	bl	800978c <prvReloadTimer>
 8009806:	e008      	b.n	800981a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800980e:	f023 0301 	bic.w	r3, r3, #1
 8009812:	b2da      	uxtb	r2, r3
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6a1b      	ldr	r3, [r3, #32]
 800981e:	68f8      	ldr	r0, [r7, #12]
 8009820:	4798      	blx	r3
    }
 8009822:	bf00      	nop
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	200012c8 	.word	0x200012c8

08009830 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009838:	f107 0308 	add.w	r3, r7, #8
 800983c:	4618      	mov	r0, r3
 800983e:	f000 f851 	bl	80098e4 <prvGetNextExpireTime>
 8009842:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	4619      	mov	r1, r3
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f000 f805 	bl	8009858 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800984e:	f000 f8cf 	bl	80099f0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009852:	bf00      	nop
 8009854:	e7f0      	b.n	8009838 <prvTimerTask+0x8>
	...

08009858 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8009862:	f7ff f9df 	bl	8008c24 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009866:	f107 0308 	add.w	r3, r7, #8
 800986a:	4618      	mov	r0, r3
 800986c:	f000 f85e 	bl	800992c <prvSampleTimeNow>
 8009870:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d12a      	bne.n	80098ce <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d10a      	bne.n	8009894 <prvProcessTimerOrBlockTask+0x3c>
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	429a      	cmp	r2, r3
 8009884:	d806      	bhi.n	8009894 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8009886:	f7ff f9db 	bl	8008c40 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800988a:	68f9      	ldr	r1, [r7, #12]
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f7ff ff9f 	bl	80097d0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8009892:	e01e      	b.n	80098d2 <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d008      	beq.n	80098ac <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800989a:	4b10      	ldr	r3, [pc, #64]	@ (80098dc <prvProcessTimerOrBlockTask+0x84>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d101      	bne.n	80098a8 <prvProcessTimerOrBlockTask+0x50>
 80098a4:	2301      	movs	r3, #1
 80098a6:	e000      	b.n	80098aa <prvProcessTimerOrBlockTask+0x52>
 80098a8:	2300      	movs	r3, #0
 80098aa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80098ac:	4b0c      	ldr	r3, [pc, #48]	@ (80098e0 <prvProcessTimerOrBlockTask+0x88>)
 80098ae:	6818      	ldr	r0, [r3, #0]
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	1ad3      	subs	r3, r2, r3
 80098b6:	683a      	ldr	r2, [r7, #0]
 80098b8:	4619      	mov	r1, r3
 80098ba:	f7fe ff53 	bl	8008764 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80098be:	f7ff f9bf 	bl	8008c40 <xTaskResumeAll>
 80098c2:	4603      	mov	r3, r0
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d104      	bne.n	80098d2 <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 80098c8:	f000 fa06 	bl	8009cd8 <vPortYield>
    }
 80098cc:	e001      	b.n	80098d2 <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 80098ce:	f7ff f9b7 	bl	8008c40 <xTaskResumeAll>
    }
 80098d2:	bf00      	nop
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
 80098da:	bf00      	nop
 80098dc:	200012cc 	.word	0x200012cc
 80098e0:	200012d0 	.word	0x200012d0

080098e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80098e4:	b480      	push	{r7}
 80098e6:	b085      	sub	sp, #20
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80098ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009928 <prvGetNextExpireTime+0x44>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d101      	bne.n	80098fa <prvGetNextExpireTime+0x16>
 80098f6:	2201      	movs	r2, #1
 80098f8:	e000      	b.n	80098fc <prvGetNextExpireTime+0x18>
 80098fa:	2200      	movs	r2, #0
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d105      	bne.n	8009914 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009908:	4b07      	ldr	r3, [pc, #28]	@ (8009928 <prvGetNextExpireTime+0x44>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68db      	ldr	r3, [r3, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	60fb      	str	r3, [r7, #12]
 8009912:	e001      	b.n	8009918 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8009914:	2300      	movs	r3, #0
 8009916:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8009918:	68fb      	ldr	r3, [r7, #12]
    }
 800991a:	4618      	mov	r0, r3
 800991c:	3714      	adds	r7, #20
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	200012c8 	.word	0x200012c8

0800992c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800992c:	b580      	push	{r7, lr}
 800992e:	b084      	sub	sp, #16
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8009934:	f7ff fa72 	bl	8008e1c <xTaskGetTickCount>
 8009938:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800993a:	4b0b      	ldr	r3, [pc, #44]	@ (8009968 <prvSampleTimeNow+0x3c>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	429a      	cmp	r2, r3
 8009942:	d205      	bcs.n	8009950 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8009944:	f000 f922 	bl	8009b8c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2201      	movs	r2, #1
 800994c:	601a      	str	r2, [r3, #0]
 800994e:	e002      	b.n	8009956 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8009956:	4a04      	ldr	r2, [pc, #16]	@ (8009968 <prvSampleTimeNow+0x3c>)
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800995c:	68fb      	ldr	r3, [r7, #12]
    }
 800995e:	4618      	mov	r0, r3
 8009960:	3710      	adds	r7, #16
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	200012d8 	.word	0x200012d8

0800996c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800996c:	b580      	push	{r7, lr}
 800996e:	b086      	sub	sp, #24
 8009970:	af00      	add	r7, sp, #0
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	607a      	str	r2, [r7, #4]
 8009978:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800997a:	2300      	movs	r3, #0
 800997c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	68ba      	ldr	r2, [r7, #8]
 8009982:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800998a:	68ba      	ldr	r2, [r7, #8]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	429a      	cmp	r2, r3
 8009990:	d812      	bhi.n	80099b8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	1ad2      	subs	r2, r2, r3
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	699b      	ldr	r3, [r3, #24]
 800999c:	429a      	cmp	r2, r3
 800999e:	d302      	bcc.n	80099a6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80099a0:	2301      	movs	r3, #1
 80099a2:	617b      	str	r3, [r7, #20]
 80099a4:	e01b      	b.n	80099de <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80099a6:	4b10      	ldr	r3, [pc, #64]	@ (80099e8 <prvInsertTimerInActiveList+0x7c>)
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	3304      	adds	r3, #4
 80099ae:	4619      	mov	r1, r3
 80099b0:	4610      	mov	r0, r2
 80099b2:	f7fe fbfe 	bl	80081b2 <vListInsert>
 80099b6:	e012      	b.n	80099de <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	429a      	cmp	r2, r3
 80099be:	d206      	bcs.n	80099ce <prvInsertTimerInActiveList+0x62>
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d302      	bcc.n	80099ce <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80099c8:	2301      	movs	r3, #1
 80099ca:	617b      	str	r3, [r7, #20]
 80099cc:	e007      	b.n	80099de <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099ce:	4b07      	ldr	r3, [pc, #28]	@ (80099ec <prvInsertTimerInActiveList+0x80>)
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3304      	adds	r3, #4
 80099d6:	4619      	mov	r1, r3
 80099d8:	4610      	mov	r0, r2
 80099da:	f7fe fbea 	bl	80081b2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80099de:	697b      	ldr	r3, [r7, #20]
    }
 80099e0:	4618      	mov	r0, r3
 80099e2:	3718      	adds	r7, #24
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}
 80099e8:	200012cc 	.word	0x200012cc
 80099ec:	200012c8 	.word	0x200012c8

080099f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b088      	sub	sp, #32
 80099f4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80099f6:	e0b7      	b.n	8009b68 <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	da11      	bge.n	8009a22 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80099fe:	1d3b      	adds	r3, r7, #4
 8009a00:	3304      	adds	r3, #4
 8009a02:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d103      	bne.n	8009a12 <prvProcessReceivedCommands+0x22>
 8009a0a:	f000 fb3d 	bl	800a088 <ulSetInterruptMask>
 8009a0e:	bf00      	nop
 8009a10:	e7fd      	b.n	8009a0e <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	69fa      	ldr	r2, [r7, #28]
 8009a18:	6850      	ldr	r0, [r2, #4]
 8009a1a:	69fa      	ldr	r2, [r7, #28]
 8009a1c:	6892      	ldr	r2, [r2, #8]
 8009a1e:	4611      	mov	r1, r2
 8009a20:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	f2c0 809f 	blt.w	8009b68 <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	695b      	ldr	r3, [r3, #20]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d004      	beq.n	8009a40 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	3304      	adds	r3, #4
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7fe fbf2 	bl	8008224 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a40:	463b      	mov	r3, r7
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7ff ff72 	bl	800992c <prvSampleTimeNow>
 8009a48:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	2b08      	cmp	r3, #8
 8009a50:	f200 8087 	bhi.w	8009b62 <prvProcessReceivedCommands+0x172>
 8009a54:	a201      	add	r2, pc, #4	@ (adr r2, 8009a5c <prvProcessReceivedCommands+0x6c>)
 8009a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a5a:	bf00      	nop
 8009a5c:	08009a81 	.word	0x08009a81
 8009a60:	08009a81 	.word	0x08009a81
 8009a64:	08009ae9 	.word	0x08009ae9
 8009a68:	08009afd 	.word	0x08009afd
 8009a6c:	08009b39 	.word	0x08009b39
 8009a70:	08009a81 	.word	0x08009a81
 8009a74:	08009a81 	.word	0x08009a81
 8009a78:	08009ae9 	.word	0x08009ae9
 8009a7c:	08009afd 	.word	0x08009afd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a80:	69bb      	ldr	r3, [r7, #24]
 8009a82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a86:	f043 0301 	orr.w	r3, r3, #1
 8009a8a:	b2da      	uxtb	r2, r3
 8009a8c:	69bb      	ldr	r3, [r7, #24]
 8009a8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	699b      	ldr	r3, [r3, #24]
 8009a98:	18d1      	adds	r1, r2, r3
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	697a      	ldr	r2, [r7, #20]
 8009a9e:	69b8      	ldr	r0, [r7, #24]
 8009aa0:	f7ff ff64 	bl	800996c <prvInsertTimerInActiveList>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d05d      	beq.n	8009b66 <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009aaa:	69bb      	ldr	r3, [r7, #24]
 8009aac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ab0:	f003 0304 	and.w	r3, r3, #4
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d009      	beq.n	8009acc <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8009ab8:	68ba      	ldr	r2, [r7, #8]
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	4413      	add	r3, r2
 8009ac0:	697a      	ldr	r2, [r7, #20]
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	69b8      	ldr	r0, [r7, #24]
 8009ac6:	f7ff fe61 	bl	800978c <prvReloadTimer>
 8009aca:	e008      	b.n	8009ade <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ad2:	f023 0301 	bic.w	r3, r3, #1
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	6a1b      	ldr	r3, [r3, #32]
 8009ae2:	69b8      	ldr	r0, [r7, #24]
 8009ae4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8009ae6:	e03e      	b.n	8009b66 <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009ae8:	69bb      	ldr	r3, [r7, #24]
 8009aea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009aee:	f023 0301 	bic.w	r3, r3, #1
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8009afa:	e035      	b.n	8009b68 <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b02:	f043 0301 	orr.w	r3, r3, #1
 8009b06:	b2da      	uxtb	r2, r3
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b0e:	68ba      	ldr	r2, [r7, #8]
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	699b      	ldr	r3, [r3, #24]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d103      	bne.n	8009b24 <prvProcessReceivedCommands+0x134>
 8009b1c:	f000 fab4 	bl	800a088 <ulSetInterruptMask>
 8009b20:	bf00      	nop
 8009b22:	e7fd      	b.n	8009b20 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	699a      	ldr	r2, [r3, #24]
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	18d1      	adds	r1, r2, r3
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	69b8      	ldr	r0, [r7, #24]
 8009b32:	f7ff ff1b 	bl	800996c <prvInsertTimerInActiveList>
                        break;
 8009b36:	e017      	b.n	8009b68 <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b3e:	f003 0302 	and.w	r3, r3, #2
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d103      	bne.n	8009b4e <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 8009b46:	69b8      	ldr	r0, [r7, #24]
 8009b48:	f000 fb50 	bl	800a1ec <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8009b4c:	e00c      	b.n	8009b68 <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009b4e:	69bb      	ldr	r3, [r7, #24]
 8009b50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b54:	f023 0301 	bic.w	r3, r3, #1
 8009b58:	b2da      	uxtb	r2, r3
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8009b60:	e002      	b.n	8009b68 <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 8009b62:	bf00      	nop
 8009b64:	e000      	b.n	8009b68 <prvProcessReceivedCommands+0x178>
                        break;
 8009b66:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b68:	4b07      	ldr	r3, [pc, #28]	@ (8009b88 <prvProcessReceivedCommands+0x198>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	1d39      	adds	r1, r7, #4
 8009b6e:	2200      	movs	r2, #0
 8009b70:	4618      	mov	r0, r3
 8009b72:	f7fe fc66 	bl	8008442 <xQueueReceive>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	f47f af3d 	bne.w	80099f8 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8009b7e:	bf00      	nop
 8009b80:	bf00      	nop
 8009b82:	3720      	adds	r7, #32
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}
 8009b88:	200012d0 	.word	0x200012d0

08009b8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b92:	e009      	b.n	8009ba8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b94:	4b0e      	ldr	r3, [pc, #56]	@ (8009bd0 <prvSwitchTimerLists+0x44>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68db      	ldr	r3, [r3, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8009b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8009ba2:	6838      	ldr	r0, [r7, #0]
 8009ba4:	f7ff fe14 	bl	80097d0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ba8:	4b09      	ldr	r3, [pc, #36]	@ (8009bd0 <prvSwitchTimerLists+0x44>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d1f0      	bne.n	8009b94 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8009bb2:	4b07      	ldr	r3, [pc, #28]	@ (8009bd0 <prvSwitchTimerLists+0x44>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8009bb8:	4b06      	ldr	r3, [pc, #24]	@ (8009bd4 <prvSwitchTimerLists+0x48>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a04      	ldr	r2, [pc, #16]	@ (8009bd0 <prvSwitchTimerLists+0x44>)
 8009bbe:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8009bc0:	4a04      	ldr	r2, [pc, #16]	@ (8009bd4 <prvSwitchTimerLists+0x48>)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6013      	str	r3, [r2, #0]
    }
 8009bc6:	bf00      	nop
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	200012c8 	.word	0x200012c8
 8009bd4:	200012cc 	.word	0x200012cc

08009bd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8009bde:	f000 f88d 	bl	8009cfc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8009be2:	4b15      	ldr	r3, [pc, #84]	@ (8009c38 <prvCheckForValidListAndQueue+0x60>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d120      	bne.n	8009c2c <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8009bea:	4814      	ldr	r0, [pc, #80]	@ (8009c3c <prvCheckForValidListAndQueue+0x64>)
 8009bec:	f7fe fab4 	bl	8008158 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8009bf0:	4813      	ldr	r0, [pc, #76]	@ (8009c40 <prvCheckForValidListAndQueue+0x68>)
 8009bf2:	f7fe fab1 	bl	8008158 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8009bf6:	4b13      	ldr	r3, [pc, #76]	@ (8009c44 <prvCheckForValidListAndQueue+0x6c>)
 8009bf8:	4a10      	ldr	r2, [pc, #64]	@ (8009c3c <prvCheckForValidListAndQueue+0x64>)
 8009bfa:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8009bfc:	4b12      	ldr	r3, [pc, #72]	@ (8009c48 <prvCheckForValidListAndQueue+0x70>)
 8009bfe:	4a10      	ldr	r2, [pc, #64]	@ (8009c40 <prvCheckForValidListAndQueue+0x68>)
 8009c00:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009c02:	2300      	movs	r3, #0
 8009c04:	9300      	str	r3, [sp, #0]
 8009c06:	4b11      	ldr	r3, [pc, #68]	@ (8009c4c <prvCheckForValidListAndQueue+0x74>)
 8009c08:	4a11      	ldr	r2, [pc, #68]	@ (8009c50 <prvCheckForValidListAndQueue+0x78>)
 8009c0a:	2110      	movs	r1, #16
 8009c0c:	200a      	movs	r0, #10
 8009c0e:	f7fe fbac 	bl	800836a <xQueueGenericCreateStatic>
 8009c12:	4603      	mov	r3, r0
 8009c14:	4a08      	ldr	r2, [pc, #32]	@ (8009c38 <prvCheckForValidListAndQueue+0x60>)
 8009c16:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8009c18:	4b07      	ldr	r3, [pc, #28]	@ (8009c38 <prvCheckForValidListAndQueue+0x60>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d005      	beq.n	8009c2c <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009c20:	4b05      	ldr	r3, [pc, #20]	@ (8009c38 <prvCheckForValidListAndQueue+0x60>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	490b      	ldr	r1, [pc, #44]	@ (8009c54 <prvCheckForValidListAndQueue+0x7c>)
 8009c26:	4618      	mov	r0, r3
 8009c28:	f7fe fd56 	bl	80086d8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8009c2c:	f000 f878 	bl	8009d20 <vPortExitCritical>
    }
 8009c30:	bf00      	nop
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}
 8009c36:	bf00      	nop
 8009c38:	200012d0 	.word	0x200012d0
 8009c3c:	200012a0 	.word	0x200012a0
 8009c40:	200012b4 	.word	0x200012b4
 8009c44:	200012c8 	.word	0x200012c8
 8009c48:	200012cc 	.word	0x200012cc
 8009c4c:	2000137c 	.word	0x2000137c
 8009c50:	200012dc 	.word	0x200012dc
 8009c54:	0800d268 	.word	0x0800d268

08009c58 <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8009c58:	b480      	push	{r7}
 8009c5a:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009c8c <vPortSetupTimerInterrupt+0x34>)
 8009c5e:	2200      	movs	r2, #0
 8009c60:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c62:	4b0b      	ldr	r3, [pc, #44]	@ (8009c90 <vPortSetupTimerInterrupt+0x38>)
 8009c64:	2200      	movs	r2, #0
 8009c66:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c68:	4b0a      	ldr	r3, [pc, #40]	@ (8009c94 <vPortSetupTimerInterrupt+0x3c>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8009c98 <vPortSetupTimerInterrupt+0x40>)
 8009c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c72:	099b      	lsrs	r3, r3, #6
 8009c74:	4a09      	ldr	r2, [pc, #36]	@ (8009c9c <vPortSetupTimerInterrupt+0x44>)
 8009c76:	3b01      	subs	r3, #1
 8009c78:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8009c7a:	4b04      	ldr	r3, [pc, #16]	@ (8009c8c <vPortSetupTimerInterrupt+0x34>)
 8009c7c:	2207      	movs	r2, #7
 8009c7e:	601a      	str	r2, [r3, #0]
}
 8009c80:	bf00      	nop
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	e000e010 	.word	0xe000e010
 8009c90:	e000e018 	.word	0xe000e018
 8009c94:	20000000 	.word	0x20000000
 8009c98:	10624dd3 	.word	0x10624dd3
 8009c9c:	e000e014 	.word	0xe000e014

08009ca0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8009caa:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd4 <prvTaskExitError+0x34>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cb2:	d003      	beq.n	8009cbc <prvTaskExitError+0x1c>
 8009cb4:	f000 f9e8 	bl	800a088 <ulSetInterruptMask>
 8009cb8:	bf00      	nop
 8009cba:	e7fd      	b.n	8009cb8 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8009cbc:	f000 f9e4 	bl	800a088 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8009cc0:	bf00      	nop
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d0fc      	beq.n	8009cc2 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	3708      	adds	r7, #8
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	2000000c 	.word	0x2000000c

08009cd8 <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8009cd8:	b480      	push	{r7}
 8009cda:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009cdc:	4b06      	ldr	r3, [pc, #24]	@ (8009cf8 <vPortYield+0x20>)
 8009cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ce2:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8009ce4:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8009ce8:	f3bf 8f6f 	isb	sy
}
 8009cec:	bf00      	nop
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf4:	4770      	bx	lr
 8009cf6:	bf00      	nop
 8009cf8:	e000ed04 	.word	0xe000ed04

08009cfc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8009d00:	f000 f9c2 	bl	800a088 <ulSetInterruptMask>
    ulCriticalNesting++;
 8009d04:	4b05      	ldr	r3, [pc, #20]	@ (8009d1c <vPortEnterCritical+0x20>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	4a04      	ldr	r2, [pc, #16]	@ (8009d1c <vPortEnterCritical+0x20>)
 8009d0c:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8009d0e:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8009d12:	f3bf 8f6f 	isb	sy
}
 8009d16:	bf00      	nop
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	2000000c 	.word	0x2000000c

08009d20 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8009d24:	4b0a      	ldr	r3, [pc, #40]	@ (8009d50 <vPortExitCritical+0x30>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d103      	bne.n	8009d34 <vPortExitCritical+0x14>
 8009d2c:	f000 f9ac 	bl	800a088 <ulSetInterruptMask>
 8009d30:	bf00      	nop
 8009d32:	e7fd      	b.n	8009d30 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8009d34:	4b06      	ldr	r3, [pc, #24]	@ (8009d50 <vPortExitCritical+0x30>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	4a05      	ldr	r2, [pc, #20]	@ (8009d50 <vPortExitCritical+0x30>)
 8009d3c:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8009d3e:	4b04      	ldr	r3, [pc, #16]	@ (8009d50 <vPortExitCritical+0x30>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d102      	bne.n	8009d4c <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8009d46:	2000      	movs	r0, #0
 8009d48:	f000 f9ab 	bl	800a0a2 <vClearInterruptMask>
    }
}
 8009d4c:	bf00      	nop
 8009d4e:	bd80      	pop	{r7, pc}
 8009d50:	2000000c 	.word	0x2000000c

08009d54 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8009d5a:	f000 f995 	bl	800a088 <ulSetInterruptMask>
 8009d5e:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8009d60:	f7ff f87e 	bl	8008e60 <xTaskIncrementTick>
 8009d64:	4603      	mov	r3, r0
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d003      	beq.n	8009d72 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d6a:	4b05      	ldr	r3, [pc, #20]	@ (8009d80 <xPortSysTickHandler+0x2c>)
 8009d6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d70:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f995 	bl	800a0a2 <vClearInterruptMask>
}
 8009d78:	bf00      	nop
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}
 8009d80:	e000ed04 	.word	0xe000ed04

08009d84 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b084      	sub	sp, #16
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	3b02      	subs	r3, #2
 8009d96:	781b      	ldrb	r3, [r3, #0]
 8009d98:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8009d9a:	7afb      	ldrb	r3, [r7, #11]
 8009d9c:	2b66      	cmp	r3, #102	@ 0x66
 8009d9e:	d102      	bne.n	8009da6 <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8009da0:	f000 f93e 	bl	800a020 <vRestoreContextOfFirstTask>
            break;
 8009da4:	e003      	b.n	8009dae <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8009da6:	f000 f96f 	bl	800a088 <ulSetInterruptMask>
 8009daa:	bf00      	nop
 8009dac:	e7fd      	b.n	8009daa <vPortSVCHandler_C+0x26>
    }
}
 8009dae:	bf00      	nop
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
	...

08009db8 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8009db8:	b480      	push	{r7}
 8009dba:	b085      	sub	sp, #20
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	60f8      	str	r0, [r7, #12]
 8009dc0:	60b9      	str	r1, [r7, #8]
 8009dc2:	607a      	str	r2, [r7, #4]
 8009dc4:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	3b04      	subs	r3, #4
 8009dca:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009dd2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	3b04      	subs	r3, #4
 8009dd8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	3b04      	subs	r3, #4
 8009de4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8009de6:	4a38      	ldr	r2, [pc, #224]	@ (8009ec8 <pxPortInitialiseStack+0x110>)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	3b04      	subs	r3, #4
 8009df0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8009df8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3b04      	subs	r3, #4
 8009dfe:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8009e06:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	3b04      	subs	r3, #4
 8009e0c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8009e14:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	3b04      	subs	r3, #4
 8009e1a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8009e22:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	3b04      	subs	r3, #4
 8009e28:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 8009e2a:	683a      	ldr	r2, [r7, #0]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	3b04      	subs	r3, #4
 8009e34:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8009e3c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	3b04      	subs	r3, #4
 8009e42:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8009e4a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	3b04      	subs	r3, #4
 8009e50:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8009e58:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	3b04      	subs	r3, #4
 8009e5e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8009e66:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	3b04      	subs	r3, #4
 8009e6c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8009e74:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	3b04      	subs	r3, #4
 8009e7a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8009e82:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	3b04      	subs	r3, #4
 8009e88:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8009e90:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	3b04      	subs	r3, #4
 8009e96:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8009e9e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	3b04      	subs	r3, #4
 8009ea4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8009eac:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3b04      	subs	r3, #4
 8009eb2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8009eb4:	68ba      	ldr	r2, [r7, #8]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 8009eba:	68fb      	ldr	r3, [r7, #12]
    }
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3714      	adds	r7, #20
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr
 8009ec8:	08009ca1 	.word	0x08009ca1

08009ecc <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b084      	sub	sp, #16
 8009ed0:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 8009ed6:	4b35      	ldr	r3, [pc, #212]	@ (8009fac <xPortStartScheduler+0xe0>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8009edc:	4b33      	ldr	r3, [pc, #204]	@ (8009fac <xPortStartScheduler+0xe0>)
 8009ede:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8009ee2:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8009ee4:	4b31      	ldr	r3, [pc, #196]	@ (8009fac <xPortStartScheduler+0xe0>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	0e1b      	lsrs	r3, r3, #24
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009eee:	79fb      	ldrb	r3, [r7, #7]
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009ef6:	b2da      	uxtb	r2, r3
 8009ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8009fb0 <xPortStartScheduler+0xe4>)
 8009efa:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8009efc:	4b2c      	ldr	r3, [pc, #176]	@ (8009fb0 <xPortStartScheduler+0xe4>)
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d103      	bne.n	8009f0c <xPortStartScheduler+0x40>
 8009f04:	f000 f8c0 	bl	800a088 <ulSetInterruptMask>
 8009f08:	bf00      	nop
 8009f0a:	e7fd      	b.n	8009f08 <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8009f0c:	79fb      	ldrb	r3, [r7, #7]
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	43db      	mvns	r3, r3
 8009f12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d00b      	beq.n	8009f32 <xPortStartScheduler+0x66>
 8009f1a:	f000 f8b5 	bl	800a088 <ulSetInterruptMask>
 8009f1e:	bf00      	nop
 8009f20:	e7fd      	b.n	8009f1e <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	3301      	adds	r3, #1
 8009f26:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009f28:	79fb      	ldrb	r3, [r7, #7]
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	005b      	lsls	r3, r3, #1
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f32:	79fb      	ldrb	r3, [r7, #7]
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f3a:	2b80      	cmp	r3, #128	@ 0x80
 8009f3c:	d0f1      	beq.n	8009f22 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	2b08      	cmp	r3, #8
 8009f42:	d103      	bne.n	8009f4c <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8009f44:	4b1b      	ldr	r3, [pc, #108]	@ (8009fb4 <xPortStartScheduler+0xe8>)
 8009f46:	2200      	movs	r2, #0
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	e004      	b.n	8009f56 <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	f1c3 0307 	rsb	r3, r3, #7
 8009f52:	4a18      	ldr	r2, [pc, #96]	@ (8009fb4 <xPortStartScheduler+0xe8>)
 8009f54:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f56:	4b17      	ldr	r3, [pc, #92]	@ (8009fb4 <xPortStartScheduler+0xe8>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	021b      	lsls	r3, r3, #8
 8009f5c:	4a15      	ldr	r2, [pc, #84]	@ (8009fb4 <xPortStartScheduler+0xe8>)
 8009f5e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f60:	4b14      	ldr	r3, [pc, #80]	@ (8009fb4 <xPortStartScheduler+0xe8>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009f68:	4a12      	ldr	r2, [pc, #72]	@ (8009fb4 <xPortStartScheduler+0xe8>)
 8009f6a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 8009f6c:	4a0f      	ldr	r2, [pc, #60]	@ (8009fac <xPortStartScheduler+0xe0>)
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8009f72:	4b11      	ldr	r3, [pc, #68]	@ (8009fb8 <xPortStartScheduler+0xec>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a10      	ldr	r2, [pc, #64]	@ (8009fb8 <xPortStartScheduler+0xec>)
 8009f78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f7c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8009f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8009fb8 <xPortStartScheduler+0xec>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a0d      	ldr	r2, [pc, #52]	@ (8009fb8 <xPortStartScheduler+0xec>)
 8009f84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f88:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8009f8a:	f7ff fe65 	bl	8009c58 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8009f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8009fbc <xPortStartScheduler+0xf0>)
 8009f90:	2200      	movs	r2, #0
 8009f92:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8009f94:	f000 f864 	bl	800a060 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8009f98:	f7ff f872 	bl	8009080 <vTaskSwitchContext>
    prvTaskExitError();
 8009f9c:	f7ff fe80 	bl	8009ca0 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8009fa0:	2300      	movs	r3, #0
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3710      	adds	r7, #16
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	e000ed1c 	.word	0xe000ed1c
 8009fb0:	200013cc 	.word	0x200013cc
 8009fb4:	200013d0 	.word	0x200013d0
 8009fb8:	e000ed20 	.word	0xe000ed20
 8009fbc:	2000000c 	.word	0x2000000c

08009fc0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8009fc6:	f3ef 8305 	mrs	r3, IPSR
 8009fca:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b0f      	cmp	r3, #15
 8009fd0:	d90d      	bls.n	8009fee <vPortValidateInterruptPriority+0x2e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009fd2:	4a0f      	ldr	r2, [pc, #60]	@ (800a010 <vPortValidateInterruptPriority+0x50>)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	781b      	ldrb	r3, [r3, #0]
 8009fda:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009fdc:	4b0d      	ldr	r3, [pc, #52]	@ (800a014 <vPortValidateInterruptPriority+0x54>)
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	78fa      	ldrb	r2, [r7, #3]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d203      	bcs.n	8009fee <vPortValidateInterruptPriority+0x2e>
 8009fe6:	f000 f84f 	bl	800a088 <ulSetInterruptMask>
 8009fea:	bf00      	nop
 8009fec:	e7fd      	b.n	8009fea <vPortValidateInterruptPriority+0x2a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009fee:	4b0a      	ldr	r3, [pc, #40]	@ (800a018 <vPortValidateInterruptPriority+0x58>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009ff6:	4b09      	ldr	r3, [pc, #36]	@ (800a01c <vPortValidateInterruptPriority+0x5c>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d903      	bls.n	800a006 <vPortValidateInterruptPriority+0x46>
 8009ffe:	f000 f843 	bl	800a088 <ulSetInterruptMask>
 800a002:	bf00      	nop
 800a004:	e7fd      	b.n	800a002 <vPortValidateInterruptPriority+0x42>
    }
 800a006:	bf00      	nop
 800a008:	3708      	adds	r7, #8
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	bf00      	nop
 800a010:	e000e3f0 	.word	0xe000e3f0
 800a014:	200013cc 	.word	0x200013cc
 800a018:	e000ed0c 	.word	0xe000ed0c
 800a01c:	200013d0 	.word	0x200013d0

0800a020 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 800a020:	4a0b      	ldr	r2, [pc, #44]	@ (800a050 <pxCurrentTCBConst2>)
 800a022:	6811      	ldr	r1, [r2, #0]
 800a024:	6808      	ldr	r0, [r1, #0]
 800a026:	c806      	ldmia	r0!, {r1, r2}
 800a028:	f381 880b 	msr	PSPLIM, r1
 800a02c:	2102      	movs	r1, #2
 800a02e:	f381 8814 	msr	CONTROL, r1
 800a032:	3020      	adds	r0, #32
 800a034:	f380 8809 	msr	PSP, r0
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f04f 0000 	mov.w	r0, #0
 800a040:	f380 8811 	msr	BASEPRI, r0
 800a044:	4710      	bx	r2
 800a046:	bf00      	nop
 800a048:	f3af 8000 	nop.w
 800a04c:	f3af 8000 	nop.w

0800a050 <pxCurrentTCBConst2>:
 800a050:	20000da0 	.word	0x20000da0
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 800a054:	bf00      	nop
 800a056:	bf00      	nop
	...

0800a060 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 800a060:	4807      	ldr	r0, [pc, #28]	@ (800a080 <xVTORConst>)
 800a062:	6800      	ldr	r0, [r0, #0]
 800a064:	6800      	ldr	r0, [r0, #0]
 800a066:	f380 8808 	msr	MSP, r0
 800a06a:	b662      	cpsie	i
 800a06c:	b661      	cpsie	f
 800a06e:	f3bf 8f4f 	dsb	sy
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	df66      	svc	102	@ 0x66
 800a078:	bf00      	nop
 800a07a:	bf00      	nop
 800a07c:	f3af 8000 	nop.w

0800a080 <xVTORConst>:
 800a080:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop

0800a088 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 800a088:	f3ef 8011 	mrs	r0, BASEPRI
 800a08c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 800a090:	f381 8811 	msr	BASEPRI, r1
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	f3bf 8f6f 	isb	sy
 800a09c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800a09e:	bf00      	nop
 800a0a0:	4618      	mov	r0, r3

0800a0a2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 800a0a2:	f380 8811 	msr	BASEPRI, r0
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	f3bf 8f6f 	isb	sy
 800a0ae:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 800a0b0:	bf00      	nop
	...

0800a0c0 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 800a0c0:	f3ef 8009 	mrs	r0, PSP
 800a0c4:	f3ef 820b 	mrs	r2, PSPLIM
 800a0c8:	4673      	mov	r3, lr
 800a0ca:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800a0ce:	4a10      	ldr	r2, [pc, #64]	@ (800a110 <pxCurrentTCBConst>)
 800a0d0:	6811      	ldr	r1, [r2, #0]
 800a0d2:	6008      	str	r0, [r1, #0]
 800a0d4:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a0d8:	f380 8811 	msr	BASEPRI, r0
 800a0dc:	f3bf 8f4f 	dsb	sy
 800a0e0:	f3bf 8f6f 	isb	sy
 800a0e4:	f7fe ffcc 	bl	8009080 <vTaskSwitchContext>
 800a0e8:	f04f 0000 	mov.w	r0, #0
 800a0ec:	f380 8811 	msr	BASEPRI, r0
 800a0f0:	4a07      	ldr	r2, [pc, #28]	@ (800a110 <pxCurrentTCBConst>)
 800a0f2:	6811      	ldr	r1, [r2, #0]
 800a0f4:	6808      	ldr	r0, [r1, #0]
 800a0f6:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800a0fa:	f382 880b 	msr	PSPLIM, r2
 800a0fe:	f380 8809 	msr	PSP, r0
 800a102:	4718      	bx	r3
 800a104:	f3af 8000 	nop.w
 800a108:	f3af 8000 	nop.w
 800a10c:	f3af 8000 	nop.w

0800a110 <pxCurrentTCBConst>:
 800a110:	20000da0 	.word	0x20000da0
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 800a114:	bf00      	nop
 800a116:	bf00      	nop
	...

0800a120 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 800a120:	f01e 0f04 	tst.w	lr, #4
 800a124:	bf0c      	ite	eq
 800a126:	f3ef 8008 	mrseq	r0, MSP
 800a12a:	f3ef 8009 	mrsne	r0, PSP
 800a12e:	4904      	ldr	r1, [pc, #16]	@ (800a140 <svchandler_address_const>)
 800a130:	4708      	bx	r1
 800a132:	bf00      	nop
 800a134:	f3af 8000 	nop.w
 800a138:	f3af 8000 	nop.w
 800a13c:	f3af 8000 	nop.w

0800a140 <svchandler_address_const>:
 800a140:	08009d85 	.word	0x08009d85
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 800a144:	bf00      	nop
 800a146:	bf00      	nop

0800a148 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f003 0307 	and.w	r3, r3, #7
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d00e      	beq.n	800a17c <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f023 0307 	bic.w	r3, r3, #7
 800a164:	3308      	adds	r3, #8
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	429a      	cmp	r2, r3
 800a16a:	d205      	bcs.n	800a178 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f023 0307 	bic.w	r3, r3, #7
 800a172:	3308      	adds	r3, #8
 800a174:	607b      	str	r3, [r7, #4]
 800a176:	e001      	b.n	800a17c <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 800a178:	2300      	movs	r3, #0
 800a17a:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 800a17c:	f7fe fd52 	bl	8008c24 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 800a180:	4b17      	ldr	r3, [pc, #92]	@ (800a1e0 <pvPortMalloc+0x98>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d105      	bne.n	800a194 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800a188:	4b16      	ldr	r3, [pc, #88]	@ (800a1e4 <pvPortMalloc+0x9c>)
 800a18a:	f023 0307 	bic.w	r3, r3, #7
 800a18e:	461a      	mov	r2, r3
 800a190:	4b13      	ldr	r3, [pc, #76]	@ (800a1e0 <pvPortMalloc+0x98>)
 800a192:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d01b      	beq.n	800a1d2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800a19a:	4b13      	ldr	r3, [pc, #76]	@ (800a1e8 <pvPortMalloc+0xa0>)
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 800a1a2:	f641 72f7 	movw	r2, #8183	@ 0x1ff7
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d813      	bhi.n	800a1d2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 800a1aa:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e8 <pvPortMalloc+0xa0>)
 800a1ac:	681a      	ldr	r2, [r3, #0]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	441a      	add	r2, r3
 800a1b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e8 <pvPortMalloc+0xa0>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d90b      	bls.n	800a1d2 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 800a1ba:	4b09      	ldr	r3, [pc, #36]	@ (800a1e0 <pvPortMalloc+0x98>)
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e8 <pvPortMalloc+0xa0>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4413      	add	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 800a1c6:	4b08      	ldr	r3, [pc, #32]	@ (800a1e8 <pvPortMalloc+0xa0>)
 800a1c8:	681a      	ldr	r2, [r3, #0]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	4a06      	ldr	r2, [pc, #24]	@ (800a1e8 <pvPortMalloc+0xa0>)
 800a1d0:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800a1d2:	f7fe fd35 	bl	8008c40 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3710      	adds	r7, #16
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}
 800a1e0:	200033d8 	.word	0x200033d8
 800a1e4:	200013db 	.word	0x200013db
 800a1e8:	200033d4 	.word	0x200033d4

0800a1ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d003      	beq.n	800a202 <vPortFree+0x16>
 800a1fa:	f7ff ff45 	bl	800a088 <ulSetInterruptMask>
 800a1fe:	bf00      	nop
 800a200:	e7fd      	b.n	800a1fe <vPortFree+0x12>
}
 800a202:	bf00      	nop
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}

0800a20a <__cvt>:
 800a20a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a20e:	ec57 6b10 	vmov	r6, r7, d0
 800a212:	2f00      	cmp	r7, #0
 800a214:	460c      	mov	r4, r1
 800a216:	4619      	mov	r1, r3
 800a218:	463b      	mov	r3, r7
 800a21a:	bfb4      	ite	lt
 800a21c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a220:	2300      	movge	r3, #0
 800a222:	4691      	mov	r9, r2
 800a224:	bfbf      	itttt	lt
 800a226:	4632      	movlt	r2, r6
 800a228:	461f      	movlt	r7, r3
 800a22a:	232d      	movlt	r3, #45	@ 0x2d
 800a22c:	4616      	movlt	r6, r2
 800a22e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a232:	700b      	strb	r3, [r1, #0]
 800a234:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a236:	f023 0820 	bic.w	r8, r3, #32
 800a23a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a23e:	d005      	beq.n	800a24c <__cvt+0x42>
 800a240:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a244:	d100      	bne.n	800a248 <__cvt+0x3e>
 800a246:	3401      	adds	r4, #1
 800a248:	2102      	movs	r1, #2
 800a24a:	e000      	b.n	800a24e <__cvt+0x44>
 800a24c:	2103      	movs	r1, #3
 800a24e:	ab03      	add	r3, sp, #12
 800a250:	4622      	mov	r2, r4
 800a252:	9301      	str	r3, [sp, #4]
 800a254:	ab02      	add	r3, sp, #8
 800a256:	ec47 6b10 	vmov	d0, r6, r7
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	4653      	mov	r3, sl
 800a25e:	f000 fe93 	bl	800af88 <_dtoa_r>
 800a262:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a266:	4605      	mov	r5, r0
 800a268:	d119      	bne.n	800a29e <__cvt+0x94>
 800a26a:	f019 0f01 	tst.w	r9, #1
 800a26e:	d00e      	beq.n	800a28e <__cvt+0x84>
 800a270:	eb00 0904 	add.w	r9, r0, r4
 800a274:	2200      	movs	r2, #0
 800a276:	2300      	movs	r3, #0
 800a278:	4630      	mov	r0, r6
 800a27a:	4639      	mov	r1, r7
 800a27c:	f7f6 fc3c 	bl	8000af8 <__aeabi_dcmpeq>
 800a280:	b108      	cbz	r0, 800a286 <__cvt+0x7c>
 800a282:	f8cd 900c 	str.w	r9, [sp, #12]
 800a286:	2230      	movs	r2, #48	@ 0x30
 800a288:	9b03      	ldr	r3, [sp, #12]
 800a28a:	454b      	cmp	r3, r9
 800a28c:	d31e      	bcc.n	800a2cc <__cvt+0xc2>
 800a28e:	9b03      	ldr	r3, [sp, #12]
 800a290:	4628      	mov	r0, r5
 800a292:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a294:	1b5b      	subs	r3, r3, r5
 800a296:	6013      	str	r3, [r2, #0]
 800a298:	b004      	add	sp, #16
 800a29a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a29e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a2a2:	eb00 0904 	add.w	r9, r0, r4
 800a2a6:	d1e5      	bne.n	800a274 <__cvt+0x6a>
 800a2a8:	7803      	ldrb	r3, [r0, #0]
 800a2aa:	2b30      	cmp	r3, #48	@ 0x30
 800a2ac:	d10a      	bne.n	800a2c4 <__cvt+0xba>
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	4639      	mov	r1, r7
 800a2b6:	f7f6 fc1f 	bl	8000af8 <__aeabi_dcmpeq>
 800a2ba:	b918      	cbnz	r0, 800a2c4 <__cvt+0xba>
 800a2bc:	f1c4 0401 	rsb	r4, r4, #1
 800a2c0:	f8ca 4000 	str.w	r4, [sl]
 800a2c4:	f8da 3000 	ldr.w	r3, [sl]
 800a2c8:	4499      	add	r9, r3
 800a2ca:	e7d3      	b.n	800a274 <__cvt+0x6a>
 800a2cc:	1c59      	adds	r1, r3, #1
 800a2ce:	9103      	str	r1, [sp, #12]
 800a2d0:	701a      	strb	r2, [r3, #0]
 800a2d2:	e7d9      	b.n	800a288 <__cvt+0x7e>

0800a2d4 <__exponent>:
 800a2d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2d6:	2900      	cmp	r1, #0
 800a2d8:	7002      	strb	r2, [r0, #0]
 800a2da:	bfba      	itte	lt
 800a2dc:	4249      	neglt	r1, r1
 800a2de:	232d      	movlt	r3, #45	@ 0x2d
 800a2e0:	232b      	movge	r3, #43	@ 0x2b
 800a2e2:	2909      	cmp	r1, #9
 800a2e4:	7043      	strb	r3, [r0, #1]
 800a2e6:	dd28      	ble.n	800a33a <__exponent+0x66>
 800a2e8:	f10d 0307 	add.w	r3, sp, #7
 800a2ec:	270a      	movs	r7, #10
 800a2ee:	461d      	mov	r5, r3
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	fbb1 f6f7 	udiv	r6, r1, r7
 800a2f8:	fb07 1416 	mls	r4, r7, r6, r1
 800a2fc:	3430      	adds	r4, #48	@ 0x30
 800a2fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a302:	460c      	mov	r4, r1
 800a304:	4631      	mov	r1, r6
 800a306:	2c63      	cmp	r4, #99	@ 0x63
 800a308:	dcf2      	bgt.n	800a2f0 <__exponent+0x1c>
 800a30a:	3130      	adds	r1, #48	@ 0x30
 800a30c:	1e94      	subs	r4, r2, #2
 800a30e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a312:	1c41      	adds	r1, r0, #1
 800a314:	4623      	mov	r3, r4
 800a316:	42ab      	cmp	r3, r5
 800a318:	d30a      	bcc.n	800a330 <__exponent+0x5c>
 800a31a:	f10d 0309 	add.w	r3, sp, #9
 800a31e:	1a9b      	subs	r3, r3, r2
 800a320:	42ac      	cmp	r4, r5
 800a322:	bf88      	it	hi
 800a324:	2300      	movhi	r3, #0
 800a326:	3302      	adds	r3, #2
 800a328:	4403      	add	r3, r0
 800a32a:	1a18      	subs	r0, r3, r0
 800a32c:	b003      	add	sp, #12
 800a32e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a330:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a334:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a338:	e7ed      	b.n	800a316 <__exponent+0x42>
 800a33a:	2330      	movs	r3, #48	@ 0x30
 800a33c:	3130      	adds	r1, #48	@ 0x30
 800a33e:	7083      	strb	r3, [r0, #2]
 800a340:	1d03      	adds	r3, r0, #4
 800a342:	70c1      	strb	r1, [r0, #3]
 800a344:	e7f1      	b.n	800a32a <__exponent+0x56>
	...

0800a348 <_printf_float>:
 800a348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a34c:	b08d      	sub	sp, #52	@ 0x34
 800a34e:	460c      	mov	r4, r1
 800a350:	4616      	mov	r6, r2
 800a352:	461f      	mov	r7, r3
 800a354:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a358:	4605      	mov	r5, r0
 800a35a:	f000 fcf3 	bl	800ad44 <_localeconv_r>
 800a35e:	6803      	ldr	r3, [r0, #0]
 800a360:	4618      	mov	r0, r3
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	f7f5 ff9c 	bl	80002a0 <strlen>
 800a368:	2300      	movs	r3, #0
 800a36a:	9005      	str	r0, [sp, #20]
 800a36c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a36e:	f8d8 3000 	ldr.w	r3, [r8]
 800a372:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a376:	3307      	adds	r3, #7
 800a378:	f8d4 b000 	ldr.w	fp, [r4]
 800a37c:	f023 0307 	bic.w	r3, r3, #7
 800a380:	f103 0208 	add.w	r2, r3, #8
 800a384:	f8c8 2000 	str.w	r2, [r8]
 800a388:	f04f 32ff 	mov.w	r2, #4294967295
 800a38c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a390:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a394:	f8cd 8018 	str.w	r8, [sp, #24]
 800a398:	9307      	str	r3, [sp, #28]
 800a39a:	4b9d      	ldr	r3, [pc, #628]	@ (800a610 <_printf_float+0x2c8>)
 800a39c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3a0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a3a4:	f7f6 fbda 	bl	8000b5c <__aeabi_dcmpun>
 800a3a8:	bb70      	cbnz	r0, 800a408 <_printf_float+0xc0>
 800a3aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ae:	4b98      	ldr	r3, [pc, #608]	@ (800a610 <_printf_float+0x2c8>)
 800a3b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3b4:	f7f6 fbb4 	bl	8000b20 <__aeabi_dcmple>
 800a3b8:	bb30      	cbnz	r0, 800a408 <_printf_float+0xc0>
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	2300      	movs	r3, #0
 800a3be:	4640      	mov	r0, r8
 800a3c0:	4649      	mov	r1, r9
 800a3c2:	f7f6 fba3 	bl	8000b0c <__aeabi_dcmplt>
 800a3c6:	b110      	cbz	r0, 800a3ce <_printf_float+0x86>
 800a3c8:	232d      	movs	r3, #45	@ 0x2d
 800a3ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3ce:	4a91      	ldr	r2, [pc, #580]	@ (800a614 <_printf_float+0x2cc>)
 800a3d0:	4b91      	ldr	r3, [pc, #580]	@ (800a618 <_printf_float+0x2d0>)
 800a3d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a3d6:	bf8c      	ite	hi
 800a3d8:	4690      	movhi	r8, r2
 800a3da:	4698      	movls	r8, r3
 800a3dc:	2303      	movs	r3, #3
 800a3de:	f04f 0900 	mov.w	r9, #0
 800a3e2:	6123      	str	r3, [r4, #16]
 800a3e4:	f02b 0304 	bic.w	r3, fp, #4
 800a3e8:	6023      	str	r3, [r4, #0]
 800a3ea:	4633      	mov	r3, r6
 800a3ec:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a3ee:	4621      	mov	r1, r4
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	9700      	str	r7, [sp, #0]
 800a3f4:	f000 f9d2 	bl	800a79c <_printf_common>
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	f040 808d 	bne.w	800a518 <_printf_float+0x1d0>
 800a3fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a402:	b00d      	add	sp, #52	@ 0x34
 800a404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a408:	4642      	mov	r2, r8
 800a40a:	464b      	mov	r3, r9
 800a40c:	4640      	mov	r0, r8
 800a40e:	4649      	mov	r1, r9
 800a410:	f7f6 fba4 	bl	8000b5c <__aeabi_dcmpun>
 800a414:	b140      	cbz	r0, 800a428 <_printf_float+0xe0>
 800a416:	464b      	mov	r3, r9
 800a418:	4a80      	ldr	r2, [pc, #512]	@ (800a61c <_printf_float+0x2d4>)
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	bfbc      	itt	lt
 800a41e:	232d      	movlt	r3, #45	@ 0x2d
 800a420:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a424:	4b7e      	ldr	r3, [pc, #504]	@ (800a620 <_printf_float+0x2d8>)
 800a426:	e7d4      	b.n	800a3d2 <_printf_float+0x8a>
 800a428:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a42c:	6863      	ldr	r3, [r4, #4]
 800a42e:	9206      	str	r2, [sp, #24]
 800a430:	1c5a      	adds	r2, r3, #1
 800a432:	d13b      	bne.n	800a4ac <_printf_float+0x164>
 800a434:	2306      	movs	r3, #6
 800a436:	6063      	str	r3, [r4, #4]
 800a438:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a43c:	2300      	movs	r3, #0
 800a43e:	4628      	mov	r0, r5
 800a440:	6022      	str	r2, [r4, #0]
 800a442:	9303      	str	r3, [sp, #12]
 800a444:	ab0a      	add	r3, sp, #40	@ 0x28
 800a446:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a44a:	ab09      	add	r3, sp, #36	@ 0x24
 800a44c:	ec49 8b10 	vmov	d0, r8, r9
 800a450:	9300      	str	r3, [sp, #0]
 800a452:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a456:	6861      	ldr	r1, [r4, #4]
 800a458:	f7ff fed7 	bl	800a20a <__cvt>
 800a45c:	9b06      	ldr	r3, [sp, #24]
 800a45e:	4680      	mov	r8, r0
 800a460:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a462:	2b47      	cmp	r3, #71	@ 0x47
 800a464:	d129      	bne.n	800a4ba <_printf_float+0x172>
 800a466:	1cc8      	adds	r0, r1, #3
 800a468:	db02      	blt.n	800a470 <_printf_float+0x128>
 800a46a:	6863      	ldr	r3, [r4, #4]
 800a46c:	4299      	cmp	r1, r3
 800a46e:	dd41      	ble.n	800a4f4 <_printf_float+0x1ac>
 800a470:	f1aa 0a02 	sub.w	sl, sl, #2
 800a474:	fa5f fa8a 	uxtb.w	sl, sl
 800a478:	3901      	subs	r1, #1
 800a47a:	4652      	mov	r2, sl
 800a47c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a480:	9109      	str	r1, [sp, #36]	@ 0x24
 800a482:	f7ff ff27 	bl	800a2d4 <__exponent>
 800a486:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a488:	4681      	mov	r9, r0
 800a48a:	1813      	adds	r3, r2, r0
 800a48c:	2a01      	cmp	r2, #1
 800a48e:	6123      	str	r3, [r4, #16]
 800a490:	dc02      	bgt.n	800a498 <_printf_float+0x150>
 800a492:	6822      	ldr	r2, [r4, #0]
 800a494:	07d2      	lsls	r2, r2, #31
 800a496:	d501      	bpl.n	800a49c <_printf_float+0x154>
 800a498:	3301      	adds	r3, #1
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d0a2      	beq.n	800a3ea <_printf_float+0xa2>
 800a4a4:	232d      	movs	r3, #45	@ 0x2d
 800a4a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4aa:	e79e      	b.n	800a3ea <_printf_float+0xa2>
 800a4ac:	9a06      	ldr	r2, [sp, #24]
 800a4ae:	2a47      	cmp	r2, #71	@ 0x47
 800a4b0:	d1c2      	bne.n	800a438 <_printf_float+0xf0>
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1c0      	bne.n	800a438 <_printf_float+0xf0>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	e7bd      	b.n	800a436 <_printf_float+0xee>
 800a4ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a4be:	d9db      	bls.n	800a478 <_printf_float+0x130>
 800a4c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a4c4:	d118      	bne.n	800a4f8 <_printf_float+0x1b0>
 800a4c6:	2900      	cmp	r1, #0
 800a4c8:	6863      	ldr	r3, [r4, #4]
 800a4ca:	dd0b      	ble.n	800a4e4 <_printf_float+0x19c>
 800a4cc:	6121      	str	r1, [r4, #16]
 800a4ce:	b913      	cbnz	r3, 800a4d6 <_printf_float+0x18e>
 800a4d0:	6822      	ldr	r2, [r4, #0]
 800a4d2:	07d0      	lsls	r0, r2, #31
 800a4d4:	d502      	bpl.n	800a4dc <_printf_float+0x194>
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	440b      	add	r3, r1
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	f04f 0900 	mov.w	r9, #0
 800a4e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a4e2:	e7db      	b.n	800a49c <_printf_float+0x154>
 800a4e4:	b913      	cbnz	r3, 800a4ec <_printf_float+0x1a4>
 800a4e6:	6822      	ldr	r2, [r4, #0]
 800a4e8:	07d2      	lsls	r2, r2, #31
 800a4ea:	d501      	bpl.n	800a4f0 <_printf_float+0x1a8>
 800a4ec:	3302      	adds	r3, #2
 800a4ee:	e7f4      	b.n	800a4da <_printf_float+0x192>
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e7f2      	b.n	800a4da <_printf_float+0x192>
 800a4f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a4f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4fa:	4299      	cmp	r1, r3
 800a4fc:	db05      	blt.n	800a50a <_printf_float+0x1c2>
 800a4fe:	6823      	ldr	r3, [r4, #0]
 800a500:	6121      	str	r1, [r4, #16]
 800a502:	07d8      	lsls	r0, r3, #31
 800a504:	d5ea      	bpl.n	800a4dc <_printf_float+0x194>
 800a506:	1c4b      	adds	r3, r1, #1
 800a508:	e7e7      	b.n	800a4da <_printf_float+0x192>
 800a50a:	2900      	cmp	r1, #0
 800a50c:	bfd4      	ite	le
 800a50e:	f1c1 0202 	rsble	r2, r1, #2
 800a512:	2201      	movgt	r2, #1
 800a514:	4413      	add	r3, r2
 800a516:	e7e0      	b.n	800a4da <_printf_float+0x192>
 800a518:	6823      	ldr	r3, [r4, #0]
 800a51a:	055a      	lsls	r2, r3, #21
 800a51c:	d407      	bmi.n	800a52e <_printf_float+0x1e6>
 800a51e:	6923      	ldr	r3, [r4, #16]
 800a520:	4642      	mov	r2, r8
 800a522:	4631      	mov	r1, r6
 800a524:	4628      	mov	r0, r5
 800a526:	47b8      	blx	r7
 800a528:	3001      	adds	r0, #1
 800a52a:	d12b      	bne.n	800a584 <_printf_float+0x23c>
 800a52c:	e767      	b.n	800a3fe <_printf_float+0xb6>
 800a52e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a532:	f240 80dd 	bls.w	800a6f0 <_printf_float+0x3a8>
 800a536:	2200      	movs	r2, #0
 800a538:	2300      	movs	r3, #0
 800a53a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a53e:	f7f6 fadb 	bl	8000af8 <__aeabi_dcmpeq>
 800a542:	2800      	cmp	r0, #0
 800a544:	d033      	beq.n	800a5ae <_printf_float+0x266>
 800a546:	2301      	movs	r3, #1
 800a548:	4a36      	ldr	r2, [pc, #216]	@ (800a624 <_printf_float+0x2dc>)
 800a54a:	4631      	mov	r1, r6
 800a54c:	4628      	mov	r0, r5
 800a54e:	47b8      	blx	r7
 800a550:	3001      	adds	r0, #1
 800a552:	f43f af54 	beq.w	800a3fe <_printf_float+0xb6>
 800a556:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a55a:	4543      	cmp	r3, r8
 800a55c:	db02      	blt.n	800a564 <_printf_float+0x21c>
 800a55e:	6823      	ldr	r3, [r4, #0]
 800a560:	07d8      	lsls	r0, r3, #31
 800a562:	d50f      	bpl.n	800a584 <_printf_float+0x23c>
 800a564:	4631      	mov	r1, r6
 800a566:	4628      	mov	r0, r5
 800a568:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a56c:	47b8      	blx	r7
 800a56e:	3001      	adds	r0, #1
 800a570:	f43f af45 	beq.w	800a3fe <_printf_float+0xb6>
 800a574:	f04f 0900 	mov.w	r9, #0
 800a578:	f108 38ff 	add.w	r8, r8, #4294967295
 800a57c:	f104 0a1a 	add.w	sl, r4, #26
 800a580:	45c8      	cmp	r8, r9
 800a582:	dc09      	bgt.n	800a598 <_printf_float+0x250>
 800a584:	6823      	ldr	r3, [r4, #0]
 800a586:	079b      	lsls	r3, r3, #30
 800a588:	f100 8103 	bmi.w	800a792 <_printf_float+0x44a>
 800a58c:	68e0      	ldr	r0, [r4, #12]
 800a58e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a590:	4298      	cmp	r0, r3
 800a592:	bfb8      	it	lt
 800a594:	4618      	movlt	r0, r3
 800a596:	e734      	b.n	800a402 <_printf_float+0xba>
 800a598:	2301      	movs	r3, #1
 800a59a:	4652      	mov	r2, sl
 800a59c:	4631      	mov	r1, r6
 800a59e:	4628      	mov	r0, r5
 800a5a0:	47b8      	blx	r7
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	f43f af2b 	beq.w	800a3fe <_printf_float+0xb6>
 800a5a8:	f109 0901 	add.w	r9, r9, #1
 800a5ac:	e7e8      	b.n	800a580 <_printf_float+0x238>
 800a5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	dc39      	bgt.n	800a628 <_printf_float+0x2e0>
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	4a1b      	ldr	r2, [pc, #108]	@ (800a624 <_printf_float+0x2dc>)
 800a5b8:	4631      	mov	r1, r6
 800a5ba:	4628      	mov	r0, r5
 800a5bc:	47b8      	blx	r7
 800a5be:	3001      	adds	r0, #1
 800a5c0:	f43f af1d 	beq.w	800a3fe <_printf_float+0xb6>
 800a5c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a5c8:	ea59 0303 	orrs.w	r3, r9, r3
 800a5cc:	d102      	bne.n	800a5d4 <_printf_float+0x28c>
 800a5ce:	6823      	ldr	r3, [r4, #0]
 800a5d0:	07d9      	lsls	r1, r3, #31
 800a5d2:	d5d7      	bpl.n	800a584 <_printf_float+0x23c>
 800a5d4:	4631      	mov	r1, r6
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5dc:	47b8      	blx	r7
 800a5de:	3001      	adds	r0, #1
 800a5e0:	f43f af0d 	beq.w	800a3fe <_printf_float+0xb6>
 800a5e4:	f04f 0a00 	mov.w	sl, #0
 800a5e8:	f104 0b1a 	add.w	fp, r4, #26
 800a5ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5ee:	425b      	negs	r3, r3
 800a5f0:	4553      	cmp	r3, sl
 800a5f2:	dc01      	bgt.n	800a5f8 <_printf_float+0x2b0>
 800a5f4:	464b      	mov	r3, r9
 800a5f6:	e793      	b.n	800a520 <_printf_float+0x1d8>
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	465a      	mov	r2, fp
 800a5fc:	4631      	mov	r1, r6
 800a5fe:	4628      	mov	r0, r5
 800a600:	47b8      	blx	r7
 800a602:	3001      	adds	r0, #1
 800a604:	f43f aefb 	beq.w	800a3fe <_printf_float+0xb6>
 800a608:	f10a 0a01 	add.w	sl, sl, #1
 800a60c:	e7ee      	b.n	800a5ec <_printf_float+0x2a4>
 800a60e:	bf00      	nop
 800a610:	7fefffff 	.word	0x7fefffff
 800a614:	0800d324 	.word	0x0800d324
 800a618:	0800d320 	.word	0x0800d320
 800a61c:	0800d32c 	.word	0x0800d32c
 800a620:	0800d328 	.word	0x0800d328
 800a624:	0800d330 	.word	0x0800d330
 800a628:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a62a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a62e:	4553      	cmp	r3, sl
 800a630:	bfa8      	it	ge
 800a632:	4653      	movge	r3, sl
 800a634:	2b00      	cmp	r3, #0
 800a636:	4699      	mov	r9, r3
 800a638:	dc36      	bgt.n	800a6a8 <_printf_float+0x360>
 800a63a:	f04f 0b00 	mov.w	fp, #0
 800a63e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a642:	f104 021a 	add.w	r2, r4, #26
 800a646:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a648:	9306      	str	r3, [sp, #24]
 800a64a:	eba3 0309 	sub.w	r3, r3, r9
 800a64e:	455b      	cmp	r3, fp
 800a650:	dc31      	bgt.n	800a6b6 <_printf_float+0x36e>
 800a652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a654:	459a      	cmp	sl, r3
 800a656:	dc3a      	bgt.n	800a6ce <_printf_float+0x386>
 800a658:	6823      	ldr	r3, [r4, #0]
 800a65a:	07da      	lsls	r2, r3, #31
 800a65c:	d437      	bmi.n	800a6ce <_printf_float+0x386>
 800a65e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a660:	ebaa 0903 	sub.w	r9, sl, r3
 800a664:	9b06      	ldr	r3, [sp, #24]
 800a666:	ebaa 0303 	sub.w	r3, sl, r3
 800a66a:	4599      	cmp	r9, r3
 800a66c:	bfa8      	it	ge
 800a66e:	4699      	movge	r9, r3
 800a670:	f1b9 0f00 	cmp.w	r9, #0
 800a674:	dc33      	bgt.n	800a6de <_printf_float+0x396>
 800a676:	f04f 0800 	mov.w	r8, #0
 800a67a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a67e:	f104 0b1a 	add.w	fp, r4, #26
 800a682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a684:	ebaa 0303 	sub.w	r3, sl, r3
 800a688:	eba3 0309 	sub.w	r3, r3, r9
 800a68c:	4543      	cmp	r3, r8
 800a68e:	f77f af79 	ble.w	800a584 <_printf_float+0x23c>
 800a692:	2301      	movs	r3, #1
 800a694:	465a      	mov	r2, fp
 800a696:	4631      	mov	r1, r6
 800a698:	4628      	mov	r0, r5
 800a69a:	47b8      	blx	r7
 800a69c:	3001      	adds	r0, #1
 800a69e:	f43f aeae 	beq.w	800a3fe <_printf_float+0xb6>
 800a6a2:	f108 0801 	add.w	r8, r8, #1
 800a6a6:	e7ec      	b.n	800a682 <_printf_float+0x33a>
 800a6a8:	4642      	mov	r2, r8
 800a6aa:	4631      	mov	r1, r6
 800a6ac:	4628      	mov	r0, r5
 800a6ae:	47b8      	blx	r7
 800a6b0:	3001      	adds	r0, #1
 800a6b2:	d1c2      	bne.n	800a63a <_printf_float+0x2f2>
 800a6b4:	e6a3      	b.n	800a3fe <_printf_float+0xb6>
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	4631      	mov	r1, r6
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	9206      	str	r2, [sp, #24]
 800a6be:	47b8      	blx	r7
 800a6c0:	3001      	adds	r0, #1
 800a6c2:	f43f ae9c 	beq.w	800a3fe <_printf_float+0xb6>
 800a6c6:	f10b 0b01 	add.w	fp, fp, #1
 800a6ca:	9a06      	ldr	r2, [sp, #24]
 800a6cc:	e7bb      	b.n	800a646 <_printf_float+0x2fe>
 800a6ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6d2:	4631      	mov	r1, r6
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	47b8      	blx	r7
 800a6d8:	3001      	adds	r0, #1
 800a6da:	d1c0      	bne.n	800a65e <_printf_float+0x316>
 800a6dc:	e68f      	b.n	800a3fe <_printf_float+0xb6>
 800a6de:	9a06      	ldr	r2, [sp, #24]
 800a6e0:	464b      	mov	r3, r9
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4628      	mov	r0, r5
 800a6e6:	4442      	add	r2, r8
 800a6e8:	47b8      	blx	r7
 800a6ea:	3001      	adds	r0, #1
 800a6ec:	d1c3      	bne.n	800a676 <_printf_float+0x32e>
 800a6ee:	e686      	b.n	800a3fe <_printf_float+0xb6>
 800a6f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a6f4:	f1ba 0f01 	cmp.w	sl, #1
 800a6f8:	dc01      	bgt.n	800a6fe <_printf_float+0x3b6>
 800a6fa:	07db      	lsls	r3, r3, #31
 800a6fc:	d536      	bpl.n	800a76c <_printf_float+0x424>
 800a6fe:	2301      	movs	r3, #1
 800a700:	4642      	mov	r2, r8
 800a702:	4631      	mov	r1, r6
 800a704:	4628      	mov	r0, r5
 800a706:	47b8      	blx	r7
 800a708:	3001      	adds	r0, #1
 800a70a:	f43f ae78 	beq.w	800a3fe <_printf_float+0xb6>
 800a70e:	4631      	mov	r1, r6
 800a710:	4628      	mov	r0, r5
 800a712:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a716:	47b8      	blx	r7
 800a718:	3001      	adds	r0, #1
 800a71a:	f43f ae70 	beq.w	800a3fe <_printf_float+0xb6>
 800a71e:	2200      	movs	r2, #0
 800a720:	2300      	movs	r3, #0
 800a722:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a726:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a72a:	f7f6 f9e5 	bl	8000af8 <__aeabi_dcmpeq>
 800a72e:	b9c0      	cbnz	r0, 800a762 <_printf_float+0x41a>
 800a730:	4653      	mov	r3, sl
 800a732:	f108 0201 	add.w	r2, r8, #1
 800a736:	4631      	mov	r1, r6
 800a738:	4628      	mov	r0, r5
 800a73a:	47b8      	blx	r7
 800a73c:	3001      	adds	r0, #1
 800a73e:	d10c      	bne.n	800a75a <_printf_float+0x412>
 800a740:	e65d      	b.n	800a3fe <_printf_float+0xb6>
 800a742:	2301      	movs	r3, #1
 800a744:	465a      	mov	r2, fp
 800a746:	4631      	mov	r1, r6
 800a748:	4628      	mov	r0, r5
 800a74a:	47b8      	blx	r7
 800a74c:	3001      	adds	r0, #1
 800a74e:	f43f ae56 	beq.w	800a3fe <_printf_float+0xb6>
 800a752:	f108 0801 	add.w	r8, r8, #1
 800a756:	45d0      	cmp	r8, sl
 800a758:	dbf3      	blt.n	800a742 <_printf_float+0x3fa>
 800a75a:	464b      	mov	r3, r9
 800a75c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a760:	e6df      	b.n	800a522 <_printf_float+0x1da>
 800a762:	f04f 0800 	mov.w	r8, #0
 800a766:	f104 0b1a 	add.w	fp, r4, #26
 800a76a:	e7f4      	b.n	800a756 <_printf_float+0x40e>
 800a76c:	2301      	movs	r3, #1
 800a76e:	4642      	mov	r2, r8
 800a770:	e7e1      	b.n	800a736 <_printf_float+0x3ee>
 800a772:	2301      	movs	r3, #1
 800a774:	464a      	mov	r2, r9
 800a776:	4631      	mov	r1, r6
 800a778:	4628      	mov	r0, r5
 800a77a:	47b8      	blx	r7
 800a77c:	3001      	adds	r0, #1
 800a77e:	f43f ae3e 	beq.w	800a3fe <_printf_float+0xb6>
 800a782:	f108 0801 	add.w	r8, r8, #1
 800a786:	68e3      	ldr	r3, [r4, #12]
 800a788:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a78a:	1a5b      	subs	r3, r3, r1
 800a78c:	4543      	cmp	r3, r8
 800a78e:	dcf0      	bgt.n	800a772 <_printf_float+0x42a>
 800a790:	e6fc      	b.n	800a58c <_printf_float+0x244>
 800a792:	f04f 0800 	mov.w	r8, #0
 800a796:	f104 0919 	add.w	r9, r4, #25
 800a79a:	e7f4      	b.n	800a786 <_printf_float+0x43e>

0800a79c <_printf_common>:
 800a79c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7a0:	4616      	mov	r6, r2
 800a7a2:	4698      	mov	r8, r3
 800a7a4:	688a      	ldr	r2, [r1, #8]
 800a7a6:	4607      	mov	r7, r0
 800a7a8:	690b      	ldr	r3, [r1, #16]
 800a7aa:	460c      	mov	r4, r1
 800a7ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	bfb8      	it	lt
 800a7b4:	4613      	movlt	r3, r2
 800a7b6:	6033      	str	r3, [r6, #0]
 800a7b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a7bc:	b10a      	cbz	r2, 800a7c2 <_printf_common+0x26>
 800a7be:	3301      	adds	r3, #1
 800a7c0:	6033      	str	r3, [r6, #0]
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	0699      	lsls	r1, r3, #26
 800a7c6:	bf42      	ittt	mi
 800a7c8:	6833      	ldrmi	r3, [r6, #0]
 800a7ca:	3302      	addmi	r3, #2
 800a7cc:	6033      	strmi	r3, [r6, #0]
 800a7ce:	6825      	ldr	r5, [r4, #0]
 800a7d0:	f015 0506 	ands.w	r5, r5, #6
 800a7d4:	d106      	bne.n	800a7e4 <_printf_common+0x48>
 800a7d6:	f104 0a19 	add.w	sl, r4, #25
 800a7da:	68e3      	ldr	r3, [r4, #12]
 800a7dc:	6832      	ldr	r2, [r6, #0]
 800a7de:	1a9b      	subs	r3, r3, r2
 800a7e0:	42ab      	cmp	r3, r5
 800a7e2:	dc2b      	bgt.n	800a83c <_printf_common+0xa0>
 800a7e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a7e8:	6822      	ldr	r2, [r4, #0]
 800a7ea:	3b00      	subs	r3, #0
 800a7ec:	bf18      	it	ne
 800a7ee:	2301      	movne	r3, #1
 800a7f0:	0692      	lsls	r2, r2, #26
 800a7f2:	d430      	bmi.n	800a856 <_printf_common+0xba>
 800a7f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a7f8:	4641      	mov	r1, r8
 800a7fa:	4638      	mov	r0, r7
 800a7fc:	47c8      	blx	r9
 800a7fe:	3001      	adds	r0, #1
 800a800:	d023      	beq.n	800a84a <_printf_common+0xae>
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	341a      	adds	r4, #26
 800a806:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800a80a:	f003 0306 	and.w	r3, r3, #6
 800a80e:	2b04      	cmp	r3, #4
 800a810:	bf0a      	itet	eq
 800a812:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800a816:	2500      	movne	r5, #0
 800a818:	6833      	ldreq	r3, [r6, #0]
 800a81a:	f04f 0600 	mov.w	r6, #0
 800a81e:	bf08      	it	eq
 800a820:	1aed      	subeq	r5, r5, r3
 800a822:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a826:	bf08      	it	eq
 800a828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a82c:	4293      	cmp	r3, r2
 800a82e:	bfc4      	itt	gt
 800a830:	1a9b      	subgt	r3, r3, r2
 800a832:	18ed      	addgt	r5, r5, r3
 800a834:	42b5      	cmp	r5, r6
 800a836:	d11a      	bne.n	800a86e <_printf_common+0xd2>
 800a838:	2000      	movs	r0, #0
 800a83a:	e008      	b.n	800a84e <_printf_common+0xb2>
 800a83c:	2301      	movs	r3, #1
 800a83e:	4652      	mov	r2, sl
 800a840:	4641      	mov	r1, r8
 800a842:	4638      	mov	r0, r7
 800a844:	47c8      	blx	r9
 800a846:	3001      	adds	r0, #1
 800a848:	d103      	bne.n	800a852 <_printf_common+0xb6>
 800a84a:	f04f 30ff 	mov.w	r0, #4294967295
 800a84e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a852:	3501      	adds	r5, #1
 800a854:	e7c1      	b.n	800a7da <_printf_common+0x3e>
 800a856:	18e1      	adds	r1, r4, r3
 800a858:	1c5a      	adds	r2, r3, #1
 800a85a:	2030      	movs	r0, #48	@ 0x30
 800a85c:	3302      	adds	r3, #2
 800a85e:	4422      	add	r2, r4
 800a860:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a864:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a868:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a86c:	e7c2      	b.n	800a7f4 <_printf_common+0x58>
 800a86e:	2301      	movs	r3, #1
 800a870:	4622      	mov	r2, r4
 800a872:	4641      	mov	r1, r8
 800a874:	4638      	mov	r0, r7
 800a876:	47c8      	blx	r9
 800a878:	3001      	adds	r0, #1
 800a87a:	d0e6      	beq.n	800a84a <_printf_common+0xae>
 800a87c:	3601      	adds	r6, #1
 800a87e:	e7d9      	b.n	800a834 <_printf_common+0x98>

0800a880 <_printf_i>:
 800a880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a884:	7e0f      	ldrb	r7, [r1, #24]
 800a886:	4691      	mov	r9, r2
 800a888:	4680      	mov	r8, r0
 800a88a:	460c      	mov	r4, r1
 800a88c:	2f78      	cmp	r7, #120	@ 0x78
 800a88e:	469a      	mov	sl, r3
 800a890:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a896:	d807      	bhi.n	800a8a8 <_printf_i+0x28>
 800a898:	2f62      	cmp	r7, #98	@ 0x62
 800a89a:	d80a      	bhi.n	800a8b2 <_printf_i+0x32>
 800a89c:	2f00      	cmp	r7, #0
 800a89e:	f000 80d1 	beq.w	800aa44 <_printf_i+0x1c4>
 800a8a2:	2f58      	cmp	r7, #88	@ 0x58
 800a8a4:	f000 80b8 	beq.w	800aa18 <_printf_i+0x198>
 800a8a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a8b0:	e03a      	b.n	800a928 <_printf_i+0xa8>
 800a8b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a8b6:	2b15      	cmp	r3, #21
 800a8b8:	d8f6      	bhi.n	800a8a8 <_printf_i+0x28>
 800a8ba:	a101      	add	r1, pc, #4	@ (adr r1, 800a8c0 <_printf_i+0x40>)
 800a8bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8c0:	0800a919 	.word	0x0800a919
 800a8c4:	0800a92d 	.word	0x0800a92d
 800a8c8:	0800a8a9 	.word	0x0800a8a9
 800a8cc:	0800a8a9 	.word	0x0800a8a9
 800a8d0:	0800a8a9 	.word	0x0800a8a9
 800a8d4:	0800a8a9 	.word	0x0800a8a9
 800a8d8:	0800a92d 	.word	0x0800a92d
 800a8dc:	0800a8a9 	.word	0x0800a8a9
 800a8e0:	0800a8a9 	.word	0x0800a8a9
 800a8e4:	0800a8a9 	.word	0x0800a8a9
 800a8e8:	0800a8a9 	.word	0x0800a8a9
 800a8ec:	0800aa2b 	.word	0x0800aa2b
 800a8f0:	0800a957 	.word	0x0800a957
 800a8f4:	0800a9e5 	.word	0x0800a9e5
 800a8f8:	0800a8a9 	.word	0x0800a8a9
 800a8fc:	0800a8a9 	.word	0x0800a8a9
 800a900:	0800aa4d 	.word	0x0800aa4d
 800a904:	0800a8a9 	.word	0x0800a8a9
 800a908:	0800a957 	.word	0x0800a957
 800a90c:	0800a8a9 	.word	0x0800a8a9
 800a910:	0800a8a9 	.word	0x0800a8a9
 800a914:	0800a9ed 	.word	0x0800a9ed
 800a918:	6833      	ldr	r3, [r6, #0]
 800a91a:	1d1a      	adds	r2, r3, #4
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	6032      	str	r2, [r6, #0]
 800a920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a928:	2301      	movs	r3, #1
 800a92a:	e09c      	b.n	800aa66 <_printf_i+0x1e6>
 800a92c:	6833      	ldr	r3, [r6, #0]
 800a92e:	6820      	ldr	r0, [r4, #0]
 800a930:	1d19      	adds	r1, r3, #4
 800a932:	6031      	str	r1, [r6, #0]
 800a934:	0606      	lsls	r6, r0, #24
 800a936:	d501      	bpl.n	800a93c <_printf_i+0xbc>
 800a938:	681d      	ldr	r5, [r3, #0]
 800a93a:	e003      	b.n	800a944 <_printf_i+0xc4>
 800a93c:	0645      	lsls	r5, r0, #25
 800a93e:	d5fb      	bpl.n	800a938 <_printf_i+0xb8>
 800a940:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a944:	2d00      	cmp	r5, #0
 800a946:	da03      	bge.n	800a950 <_printf_i+0xd0>
 800a948:	232d      	movs	r3, #45	@ 0x2d
 800a94a:	426d      	negs	r5, r5
 800a94c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a950:	4858      	ldr	r0, [pc, #352]	@ (800aab4 <_printf_i+0x234>)
 800a952:	230a      	movs	r3, #10
 800a954:	e011      	b.n	800a97a <_printf_i+0xfa>
 800a956:	6821      	ldr	r1, [r4, #0]
 800a958:	6833      	ldr	r3, [r6, #0]
 800a95a:	0608      	lsls	r0, r1, #24
 800a95c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a960:	d402      	bmi.n	800a968 <_printf_i+0xe8>
 800a962:	0649      	lsls	r1, r1, #25
 800a964:	bf48      	it	mi
 800a966:	b2ad      	uxthmi	r5, r5
 800a968:	2f6f      	cmp	r7, #111	@ 0x6f
 800a96a:	6033      	str	r3, [r6, #0]
 800a96c:	4851      	ldr	r0, [pc, #324]	@ (800aab4 <_printf_i+0x234>)
 800a96e:	bf14      	ite	ne
 800a970:	230a      	movne	r3, #10
 800a972:	2308      	moveq	r3, #8
 800a974:	2100      	movs	r1, #0
 800a976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a97a:	6866      	ldr	r6, [r4, #4]
 800a97c:	2e00      	cmp	r6, #0
 800a97e:	60a6      	str	r6, [r4, #8]
 800a980:	db05      	blt.n	800a98e <_printf_i+0x10e>
 800a982:	6821      	ldr	r1, [r4, #0]
 800a984:	432e      	orrs	r6, r5
 800a986:	f021 0104 	bic.w	r1, r1, #4
 800a98a:	6021      	str	r1, [r4, #0]
 800a98c:	d04b      	beq.n	800aa26 <_printf_i+0x1a6>
 800a98e:	4616      	mov	r6, r2
 800a990:	fbb5 f1f3 	udiv	r1, r5, r3
 800a994:	fb03 5711 	mls	r7, r3, r1, r5
 800a998:	5dc7      	ldrb	r7, [r0, r7]
 800a99a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a99e:	462f      	mov	r7, r5
 800a9a0:	460d      	mov	r5, r1
 800a9a2:	42bb      	cmp	r3, r7
 800a9a4:	d9f4      	bls.n	800a990 <_printf_i+0x110>
 800a9a6:	2b08      	cmp	r3, #8
 800a9a8:	d10b      	bne.n	800a9c2 <_printf_i+0x142>
 800a9aa:	6823      	ldr	r3, [r4, #0]
 800a9ac:	07df      	lsls	r7, r3, #31
 800a9ae:	d508      	bpl.n	800a9c2 <_printf_i+0x142>
 800a9b0:	6923      	ldr	r3, [r4, #16]
 800a9b2:	6861      	ldr	r1, [r4, #4]
 800a9b4:	4299      	cmp	r1, r3
 800a9b6:	bfde      	ittt	le
 800a9b8:	2330      	movle	r3, #48	@ 0x30
 800a9ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9be:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a9c2:	1b92      	subs	r2, r2, r6
 800a9c4:	6122      	str	r2, [r4, #16]
 800a9c6:	464b      	mov	r3, r9
 800a9c8:	aa03      	add	r2, sp, #12
 800a9ca:	4621      	mov	r1, r4
 800a9cc:	4640      	mov	r0, r8
 800a9ce:	f8cd a000 	str.w	sl, [sp]
 800a9d2:	f7ff fee3 	bl	800a79c <_printf_common>
 800a9d6:	3001      	adds	r0, #1
 800a9d8:	d14a      	bne.n	800aa70 <_printf_i+0x1f0>
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295
 800a9de:	b004      	add	sp, #16
 800a9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9e4:	6823      	ldr	r3, [r4, #0]
 800a9e6:	f043 0320 	orr.w	r3, r3, #32
 800a9ea:	6023      	str	r3, [r4, #0]
 800a9ec:	2778      	movs	r7, #120	@ 0x78
 800a9ee:	4832      	ldr	r0, [pc, #200]	@ (800aab8 <_printf_i+0x238>)
 800a9f0:	6823      	ldr	r3, [r4, #0]
 800a9f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a9f6:	061f      	lsls	r7, r3, #24
 800a9f8:	6831      	ldr	r1, [r6, #0]
 800a9fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800a9fe:	d402      	bmi.n	800aa06 <_printf_i+0x186>
 800aa00:	065f      	lsls	r7, r3, #25
 800aa02:	bf48      	it	mi
 800aa04:	b2ad      	uxthmi	r5, r5
 800aa06:	6031      	str	r1, [r6, #0]
 800aa08:	07d9      	lsls	r1, r3, #31
 800aa0a:	bf44      	itt	mi
 800aa0c:	f043 0320 	orrmi.w	r3, r3, #32
 800aa10:	6023      	strmi	r3, [r4, #0]
 800aa12:	b11d      	cbz	r5, 800aa1c <_printf_i+0x19c>
 800aa14:	2310      	movs	r3, #16
 800aa16:	e7ad      	b.n	800a974 <_printf_i+0xf4>
 800aa18:	4826      	ldr	r0, [pc, #152]	@ (800aab4 <_printf_i+0x234>)
 800aa1a:	e7e9      	b.n	800a9f0 <_printf_i+0x170>
 800aa1c:	6823      	ldr	r3, [r4, #0]
 800aa1e:	f023 0320 	bic.w	r3, r3, #32
 800aa22:	6023      	str	r3, [r4, #0]
 800aa24:	e7f6      	b.n	800aa14 <_printf_i+0x194>
 800aa26:	4616      	mov	r6, r2
 800aa28:	e7bd      	b.n	800a9a6 <_printf_i+0x126>
 800aa2a:	6833      	ldr	r3, [r6, #0]
 800aa2c:	6825      	ldr	r5, [r4, #0]
 800aa2e:	1d18      	adds	r0, r3, #4
 800aa30:	6961      	ldr	r1, [r4, #20]
 800aa32:	6030      	str	r0, [r6, #0]
 800aa34:	062e      	lsls	r6, r5, #24
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	d501      	bpl.n	800aa3e <_printf_i+0x1be>
 800aa3a:	6019      	str	r1, [r3, #0]
 800aa3c:	e002      	b.n	800aa44 <_printf_i+0x1c4>
 800aa3e:	0668      	lsls	r0, r5, #25
 800aa40:	d5fb      	bpl.n	800aa3a <_printf_i+0x1ba>
 800aa42:	8019      	strh	r1, [r3, #0]
 800aa44:	2300      	movs	r3, #0
 800aa46:	4616      	mov	r6, r2
 800aa48:	6123      	str	r3, [r4, #16]
 800aa4a:	e7bc      	b.n	800a9c6 <_printf_i+0x146>
 800aa4c:	6833      	ldr	r3, [r6, #0]
 800aa4e:	2100      	movs	r1, #0
 800aa50:	1d1a      	adds	r2, r3, #4
 800aa52:	6032      	str	r2, [r6, #0]
 800aa54:	681e      	ldr	r6, [r3, #0]
 800aa56:	6862      	ldr	r2, [r4, #4]
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f000 f9ea 	bl	800ae32 <memchr>
 800aa5e:	b108      	cbz	r0, 800aa64 <_printf_i+0x1e4>
 800aa60:	1b80      	subs	r0, r0, r6
 800aa62:	6060      	str	r0, [r4, #4]
 800aa64:	6863      	ldr	r3, [r4, #4]
 800aa66:	6123      	str	r3, [r4, #16]
 800aa68:	2300      	movs	r3, #0
 800aa6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa6e:	e7aa      	b.n	800a9c6 <_printf_i+0x146>
 800aa70:	6923      	ldr	r3, [r4, #16]
 800aa72:	4632      	mov	r2, r6
 800aa74:	4649      	mov	r1, r9
 800aa76:	4640      	mov	r0, r8
 800aa78:	47d0      	blx	sl
 800aa7a:	3001      	adds	r0, #1
 800aa7c:	d0ad      	beq.n	800a9da <_printf_i+0x15a>
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	079b      	lsls	r3, r3, #30
 800aa82:	d413      	bmi.n	800aaac <_printf_i+0x22c>
 800aa84:	68e0      	ldr	r0, [r4, #12]
 800aa86:	9b03      	ldr	r3, [sp, #12]
 800aa88:	4298      	cmp	r0, r3
 800aa8a:	bfb8      	it	lt
 800aa8c:	4618      	movlt	r0, r3
 800aa8e:	e7a6      	b.n	800a9de <_printf_i+0x15e>
 800aa90:	2301      	movs	r3, #1
 800aa92:	4632      	mov	r2, r6
 800aa94:	4649      	mov	r1, r9
 800aa96:	4640      	mov	r0, r8
 800aa98:	47d0      	blx	sl
 800aa9a:	3001      	adds	r0, #1
 800aa9c:	d09d      	beq.n	800a9da <_printf_i+0x15a>
 800aa9e:	3501      	adds	r5, #1
 800aaa0:	68e3      	ldr	r3, [r4, #12]
 800aaa2:	9903      	ldr	r1, [sp, #12]
 800aaa4:	1a5b      	subs	r3, r3, r1
 800aaa6:	42ab      	cmp	r3, r5
 800aaa8:	dcf2      	bgt.n	800aa90 <_printf_i+0x210>
 800aaaa:	e7eb      	b.n	800aa84 <_printf_i+0x204>
 800aaac:	2500      	movs	r5, #0
 800aaae:	f104 0619 	add.w	r6, r4, #25
 800aab2:	e7f5      	b.n	800aaa0 <_printf_i+0x220>
 800aab4:	0800d332 	.word	0x0800d332
 800aab8:	0800d343 	.word	0x0800d343

0800aabc <std>:
 800aabc:	2300      	movs	r3, #0
 800aabe:	b510      	push	{r4, lr}
 800aac0:	4604      	mov	r4, r0
 800aac2:	6083      	str	r3, [r0, #8]
 800aac4:	8181      	strh	r1, [r0, #12]
 800aac6:	4619      	mov	r1, r3
 800aac8:	6643      	str	r3, [r0, #100]	@ 0x64
 800aaca:	81c2      	strh	r2, [r0, #14]
 800aacc:	2208      	movs	r2, #8
 800aace:	6183      	str	r3, [r0, #24]
 800aad0:	e9c0 3300 	strd	r3, r3, [r0]
 800aad4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aad8:	305c      	adds	r0, #92	@ 0x5c
 800aada:	f000 f92a 	bl	800ad32 <memset>
 800aade:	4b0d      	ldr	r3, [pc, #52]	@ (800ab14 <std+0x58>)
 800aae0:	6224      	str	r4, [r4, #32]
 800aae2:	6263      	str	r3, [r4, #36]	@ 0x24
 800aae4:	4b0c      	ldr	r3, [pc, #48]	@ (800ab18 <std+0x5c>)
 800aae6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aae8:	4b0c      	ldr	r3, [pc, #48]	@ (800ab1c <std+0x60>)
 800aaea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aaec:	4b0c      	ldr	r3, [pc, #48]	@ (800ab20 <std+0x64>)
 800aaee:	6323      	str	r3, [r4, #48]	@ 0x30
 800aaf0:	4b0c      	ldr	r3, [pc, #48]	@ (800ab24 <std+0x68>)
 800aaf2:	429c      	cmp	r4, r3
 800aaf4:	d006      	beq.n	800ab04 <std+0x48>
 800aaf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aafa:	4294      	cmp	r4, r2
 800aafc:	d002      	beq.n	800ab04 <std+0x48>
 800aafe:	33d0      	adds	r3, #208	@ 0xd0
 800ab00:	429c      	cmp	r4, r3
 800ab02:	d105      	bne.n	800ab10 <std+0x54>
 800ab04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ab08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab0c:	f000 b98e 	b.w	800ae2c <__retarget_lock_init_recursive>
 800ab10:	bd10      	pop	{r4, pc}
 800ab12:	bf00      	nop
 800ab14:	0800acad 	.word	0x0800acad
 800ab18:	0800accf 	.word	0x0800accf
 800ab1c:	0800ad07 	.word	0x0800ad07
 800ab20:	0800ad2b 	.word	0x0800ad2b
 800ab24:	200033dc 	.word	0x200033dc

0800ab28 <stdio_exit_handler>:
 800ab28:	4a02      	ldr	r2, [pc, #8]	@ (800ab34 <stdio_exit_handler+0xc>)
 800ab2a:	4903      	ldr	r1, [pc, #12]	@ (800ab38 <stdio_exit_handler+0x10>)
 800ab2c:	4803      	ldr	r0, [pc, #12]	@ (800ab3c <stdio_exit_handler+0x14>)
 800ab2e:	f000 b869 	b.w	800ac04 <_fwalk_sglue>
 800ab32:	bf00      	nop
 800ab34:	20000010 	.word	0x20000010
 800ab38:	0800c7e9 	.word	0x0800c7e9
 800ab3c:	20000020 	.word	0x20000020

0800ab40 <cleanup_stdio>:
 800ab40:	6841      	ldr	r1, [r0, #4]
 800ab42:	4b0c      	ldr	r3, [pc, #48]	@ (800ab74 <cleanup_stdio+0x34>)
 800ab44:	4299      	cmp	r1, r3
 800ab46:	b510      	push	{r4, lr}
 800ab48:	4604      	mov	r4, r0
 800ab4a:	d001      	beq.n	800ab50 <cleanup_stdio+0x10>
 800ab4c:	f001 fe4c 	bl	800c7e8 <_fflush_r>
 800ab50:	68a1      	ldr	r1, [r4, #8]
 800ab52:	4b09      	ldr	r3, [pc, #36]	@ (800ab78 <cleanup_stdio+0x38>)
 800ab54:	4299      	cmp	r1, r3
 800ab56:	d002      	beq.n	800ab5e <cleanup_stdio+0x1e>
 800ab58:	4620      	mov	r0, r4
 800ab5a:	f001 fe45 	bl	800c7e8 <_fflush_r>
 800ab5e:	68e1      	ldr	r1, [r4, #12]
 800ab60:	4b06      	ldr	r3, [pc, #24]	@ (800ab7c <cleanup_stdio+0x3c>)
 800ab62:	4299      	cmp	r1, r3
 800ab64:	d004      	beq.n	800ab70 <cleanup_stdio+0x30>
 800ab66:	4620      	mov	r0, r4
 800ab68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab6c:	f001 be3c 	b.w	800c7e8 <_fflush_r>
 800ab70:	bd10      	pop	{r4, pc}
 800ab72:	bf00      	nop
 800ab74:	200033dc 	.word	0x200033dc
 800ab78:	20003444 	.word	0x20003444
 800ab7c:	200034ac 	.word	0x200034ac

0800ab80 <global_stdio_init.part.0>:
 800ab80:	b510      	push	{r4, lr}
 800ab82:	4b0b      	ldr	r3, [pc, #44]	@ (800abb0 <global_stdio_init.part.0+0x30>)
 800ab84:	2104      	movs	r1, #4
 800ab86:	4c0b      	ldr	r4, [pc, #44]	@ (800abb4 <global_stdio_init.part.0+0x34>)
 800ab88:	4a0b      	ldr	r2, [pc, #44]	@ (800abb8 <global_stdio_init.part.0+0x38>)
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	601a      	str	r2, [r3, #0]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f7ff ff94 	bl	800aabc <std>
 800ab94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ab98:	2201      	movs	r2, #1
 800ab9a:	2109      	movs	r1, #9
 800ab9c:	f7ff ff8e 	bl	800aabc <std>
 800aba0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aba4:	2202      	movs	r2, #2
 800aba6:	2112      	movs	r1, #18
 800aba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abac:	f7ff bf86 	b.w	800aabc <std>
 800abb0:	20003514 	.word	0x20003514
 800abb4:	200033dc 	.word	0x200033dc
 800abb8:	0800ab29 	.word	0x0800ab29

0800abbc <__sfp_lock_acquire>:
 800abbc:	4801      	ldr	r0, [pc, #4]	@ (800abc4 <__sfp_lock_acquire+0x8>)
 800abbe:	f000 b936 	b.w	800ae2e <__retarget_lock_acquire_recursive>
 800abc2:	bf00      	nop
 800abc4:	2000351d 	.word	0x2000351d

0800abc8 <__sfp_lock_release>:
 800abc8:	4801      	ldr	r0, [pc, #4]	@ (800abd0 <__sfp_lock_release+0x8>)
 800abca:	f000 b931 	b.w	800ae30 <__retarget_lock_release_recursive>
 800abce:	bf00      	nop
 800abd0:	2000351d 	.word	0x2000351d

0800abd4 <__sinit>:
 800abd4:	b510      	push	{r4, lr}
 800abd6:	4604      	mov	r4, r0
 800abd8:	f7ff fff0 	bl	800abbc <__sfp_lock_acquire>
 800abdc:	6a23      	ldr	r3, [r4, #32]
 800abde:	b11b      	cbz	r3, 800abe8 <__sinit+0x14>
 800abe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abe4:	f7ff bff0 	b.w	800abc8 <__sfp_lock_release>
 800abe8:	4b04      	ldr	r3, [pc, #16]	@ (800abfc <__sinit+0x28>)
 800abea:	6223      	str	r3, [r4, #32]
 800abec:	4b04      	ldr	r3, [pc, #16]	@ (800ac00 <__sinit+0x2c>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1f5      	bne.n	800abe0 <__sinit+0xc>
 800abf4:	f7ff ffc4 	bl	800ab80 <global_stdio_init.part.0>
 800abf8:	e7f2      	b.n	800abe0 <__sinit+0xc>
 800abfa:	bf00      	nop
 800abfc:	0800ab41 	.word	0x0800ab41
 800ac00:	20003514 	.word	0x20003514

0800ac04 <_fwalk_sglue>:
 800ac04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac08:	4607      	mov	r7, r0
 800ac0a:	4688      	mov	r8, r1
 800ac0c:	4614      	mov	r4, r2
 800ac0e:	2600      	movs	r6, #0
 800ac10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac14:	f1b9 0901 	subs.w	r9, r9, #1
 800ac18:	d505      	bpl.n	800ac26 <_fwalk_sglue+0x22>
 800ac1a:	6824      	ldr	r4, [r4, #0]
 800ac1c:	2c00      	cmp	r4, #0
 800ac1e:	d1f7      	bne.n	800ac10 <_fwalk_sglue+0xc>
 800ac20:	4630      	mov	r0, r6
 800ac22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac26:	89ab      	ldrh	r3, [r5, #12]
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d907      	bls.n	800ac3c <_fwalk_sglue+0x38>
 800ac2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac30:	3301      	adds	r3, #1
 800ac32:	d003      	beq.n	800ac3c <_fwalk_sglue+0x38>
 800ac34:	4629      	mov	r1, r5
 800ac36:	4638      	mov	r0, r7
 800ac38:	47c0      	blx	r8
 800ac3a:	4306      	orrs	r6, r0
 800ac3c:	3568      	adds	r5, #104	@ 0x68
 800ac3e:	e7e9      	b.n	800ac14 <_fwalk_sglue+0x10>

0800ac40 <sniprintf>:
 800ac40:	b40c      	push	{r2, r3}
 800ac42:	4b19      	ldr	r3, [pc, #100]	@ (800aca8 <sniprintf+0x68>)
 800ac44:	b530      	push	{r4, r5, lr}
 800ac46:	1e0c      	subs	r4, r1, #0
 800ac48:	b09d      	sub	sp, #116	@ 0x74
 800ac4a:	681d      	ldr	r5, [r3, #0]
 800ac4c:	da08      	bge.n	800ac60 <sniprintf+0x20>
 800ac4e:	238b      	movs	r3, #139	@ 0x8b
 800ac50:	f04f 30ff 	mov.w	r0, #4294967295
 800ac54:	602b      	str	r3, [r5, #0]
 800ac56:	b01d      	add	sp, #116	@ 0x74
 800ac58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac5c:	b002      	add	sp, #8
 800ac5e:	4770      	bx	lr
 800ac60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ac64:	9002      	str	r0, [sp, #8]
 800ac66:	9006      	str	r0, [sp, #24]
 800ac68:	a902      	add	r1, sp, #8
 800ac6a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ac6e:	f04f 0300 	mov.w	r3, #0
 800ac72:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ac74:	4628      	mov	r0, r5
 800ac76:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ac78:	bf14      	ite	ne
 800ac7a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ac7e:	4623      	moveq	r3, r4
 800ac80:	9304      	str	r3, [sp, #16]
 800ac82:	9307      	str	r3, [sp, #28]
 800ac84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ac88:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ac8c:	ab21      	add	r3, sp, #132	@ 0x84
 800ac8e:	9301      	str	r3, [sp, #4]
 800ac90:	f001 fc2a 	bl	800c4e8 <_svfiprintf_r>
 800ac94:	1c43      	adds	r3, r0, #1
 800ac96:	bfbc      	itt	lt
 800ac98:	238b      	movlt	r3, #139	@ 0x8b
 800ac9a:	602b      	strlt	r3, [r5, #0]
 800ac9c:	2c00      	cmp	r4, #0
 800ac9e:	d0da      	beq.n	800ac56 <sniprintf+0x16>
 800aca0:	9b02      	ldr	r3, [sp, #8]
 800aca2:	2200      	movs	r2, #0
 800aca4:	701a      	strb	r2, [r3, #0]
 800aca6:	e7d6      	b.n	800ac56 <sniprintf+0x16>
 800aca8:	2000001c 	.word	0x2000001c

0800acac <__sread>:
 800acac:	b510      	push	{r4, lr}
 800acae:	460c      	mov	r4, r1
 800acb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acb4:	f000 f86c 	bl	800ad90 <_read_r>
 800acb8:	2800      	cmp	r0, #0
 800acba:	bfab      	itete	ge
 800acbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800acbe:	89a3      	ldrhlt	r3, [r4, #12]
 800acc0:	181b      	addge	r3, r3, r0
 800acc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800acc6:	bfac      	ite	ge
 800acc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800acca:	81a3      	strhlt	r3, [r4, #12]
 800accc:	bd10      	pop	{r4, pc}

0800acce <__swrite>:
 800acce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd2:	461f      	mov	r7, r3
 800acd4:	898b      	ldrh	r3, [r1, #12]
 800acd6:	4605      	mov	r5, r0
 800acd8:	460c      	mov	r4, r1
 800acda:	05db      	lsls	r3, r3, #23
 800acdc:	4616      	mov	r6, r2
 800acde:	d505      	bpl.n	800acec <__swrite+0x1e>
 800ace0:	2302      	movs	r3, #2
 800ace2:	2200      	movs	r2, #0
 800ace4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ace8:	f000 f840 	bl	800ad6c <_lseek_r>
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	4632      	mov	r2, r6
 800acf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800acf4:	4628      	mov	r0, r5
 800acf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800acfa:	81a3      	strh	r3, [r4, #12]
 800acfc:	463b      	mov	r3, r7
 800acfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad02:	f000 b857 	b.w	800adb4 <_write_r>

0800ad06 <__sseek>:
 800ad06:	b510      	push	{r4, lr}
 800ad08:	460c      	mov	r4, r1
 800ad0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad0e:	f000 f82d 	bl	800ad6c <_lseek_r>
 800ad12:	1c43      	adds	r3, r0, #1
 800ad14:	89a3      	ldrh	r3, [r4, #12]
 800ad16:	bf15      	itete	ne
 800ad18:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ad1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ad1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ad22:	81a3      	strheq	r3, [r4, #12]
 800ad24:	bf18      	it	ne
 800ad26:	81a3      	strhne	r3, [r4, #12]
 800ad28:	bd10      	pop	{r4, pc}

0800ad2a <__sclose>:
 800ad2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad2e:	f000 b80d 	b.w	800ad4c <_close_r>

0800ad32 <memset>:
 800ad32:	4402      	add	r2, r0
 800ad34:	4603      	mov	r3, r0
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d100      	bne.n	800ad3c <memset+0xa>
 800ad3a:	4770      	bx	lr
 800ad3c:	f803 1b01 	strb.w	r1, [r3], #1
 800ad40:	e7f9      	b.n	800ad36 <memset+0x4>
	...

0800ad44 <_localeconv_r>:
 800ad44:	4800      	ldr	r0, [pc, #0]	@ (800ad48 <_localeconv_r+0x4>)
 800ad46:	4770      	bx	lr
 800ad48:	2000015c 	.word	0x2000015c

0800ad4c <_close_r>:
 800ad4c:	b538      	push	{r3, r4, r5, lr}
 800ad4e:	2300      	movs	r3, #0
 800ad50:	4d05      	ldr	r5, [pc, #20]	@ (800ad68 <_close_r+0x1c>)
 800ad52:	4604      	mov	r4, r0
 800ad54:	4608      	mov	r0, r1
 800ad56:	602b      	str	r3, [r5, #0]
 800ad58:	f7f7 fa90 	bl	800227c <_close>
 800ad5c:	1c43      	adds	r3, r0, #1
 800ad5e:	d102      	bne.n	800ad66 <_close_r+0x1a>
 800ad60:	682b      	ldr	r3, [r5, #0]
 800ad62:	b103      	cbz	r3, 800ad66 <_close_r+0x1a>
 800ad64:	6023      	str	r3, [r4, #0]
 800ad66:	bd38      	pop	{r3, r4, r5, pc}
 800ad68:	20003518 	.word	0x20003518

0800ad6c <_lseek_r>:
 800ad6c:	b538      	push	{r3, r4, r5, lr}
 800ad6e:	4604      	mov	r4, r0
 800ad70:	4d06      	ldr	r5, [pc, #24]	@ (800ad8c <_lseek_r+0x20>)
 800ad72:	4608      	mov	r0, r1
 800ad74:	4611      	mov	r1, r2
 800ad76:	2200      	movs	r2, #0
 800ad78:	602a      	str	r2, [r5, #0]
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	f7f7 faa5 	bl	80022ca <_lseek>
 800ad80:	1c43      	adds	r3, r0, #1
 800ad82:	d102      	bne.n	800ad8a <_lseek_r+0x1e>
 800ad84:	682b      	ldr	r3, [r5, #0]
 800ad86:	b103      	cbz	r3, 800ad8a <_lseek_r+0x1e>
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	bd38      	pop	{r3, r4, r5, pc}
 800ad8c:	20003518 	.word	0x20003518

0800ad90 <_read_r>:
 800ad90:	b538      	push	{r3, r4, r5, lr}
 800ad92:	4604      	mov	r4, r0
 800ad94:	4d06      	ldr	r5, [pc, #24]	@ (800adb0 <_read_r+0x20>)
 800ad96:	4608      	mov	r0, r1
 800ad98:	4611      	mov	r1, r2
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	602a      	str	r2, [r5, #0]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	f7f7 fa33 	bl	800220a <_read>
 800ada4:	1c43      	adds	r3, r0, #1
 800ada6:	d102      	bne.n	800adae <_read_r+0x1e>
 800ada8:	682b      	ldr	r3, [r5, #0]
 800adaa:	b103      	cbz	r3, 800adae <_read_r+0x1e>
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	bd38      	pop	{r3, r4, r5, pc}
 800adb0:	20003518 	.word	0x20003518

0800adb4 <_write_r>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	4604      	mov	r4, r0
 800adb8:	4d06      	ldr	r5, [pc, #24]	@ (800add4 <_write_r+0x20>)
 800adba:	4608      	mov	r0, r1
 800adbc:	4611      	mov	r1, r2
 800adbe:	2200      	movs	r2, #0
 800adc0:	602a      	str	r2, [r5, #0]
 800adc2:	461a      	mov	r2, r3
 800adc4:	f7f7 fa3e 	bl	8002244 <_write>
 800adc8:	1c43      	adds	r3, r0, #1
 800adca:	d102      	bne.n	800add2 <_write_r+0x1e>
 800adcc:	682b      	ldr	r3, [r5, #0]
 800adce:	b103      	cbz	r3, 800add2 <_write_r+0x1e>
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	bd38      	pop	{r3, r4, r5, pc}
 800add4:	20003518 	.word	0x20003518

0800add8 <__errno>:
 800add8:	4b01      	ldr	r3, [pc, #4]	@ (800ade0 <__errno+0x8>)
 800adda:	6818      	ldr	r0, [r3, #0]
 800addc:	4770      	bx	lr
 800adde:	bf00      	nop
 800ade0:	2000001c 	.word	0x2000001c

0800ade4 <__libc_init_array>:
 800ade4:	b570      	push	{r4, r5, r6, lr}
 800ade6:	4d0d      	ldr	r5, [pc, #52]	@ (800ae1c <__libc_init_array+0x38>)
 800ade8:	2600      	movs	r6, #0
 800adea:	4c0d      	ldr	r4, [pc, #52]	@ (800ae20 <__libc_init_array+0x3c>)
 800adec:	1b64      	subs	r4, r4, r5
 800adee:	10a4      	asrs	r4, r4, #2
 800adf0:	42a6      	cmp	r6, r4
 800adf2:	d109      	bne.n	800ae08 <__libc_init_array+0x24>
 800adf4:	4d0b      	ldr	r5, [pc, #44]	@ (800ae24 <__libc_init_array+0x40>)
 800adf6:	2600      	movs	r6, #0
 800adf8:	4c0b      	ldr	r4, [pc, #44]	@ (800ae28 <__libc_init_array+0x44>)
 800adfa:	f002 f98b 	bl	800d114 <_init>
 800adfe:	1b64      	subs	r4, r4, r5
 800ae00:	10a4      	asrs	r4, r4, #2
 800ae02:	42a6      	cmp	r6, r4
 800ae04:	d105      	bne.n	800ae12 <__libc_init_array+0x2e>
 800ae06:	bd70      	pop	{r4, r5, r6, pc}
 800ae08:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae0c:	3601      	adds	r6, #1
 800ae0e:	4798      	blx	r3
 800ae10:	e7ee      	b.n	800adf0 <__libc_init_array+0xc>
 800ae12:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae16:	3601      	adds	r6, #1
 800ae18:	4798      	blx	r3
 800ae1a:	e7f2      	b.n	800ae02 <__libc_init_array+0x1e>
 800ae1c:	0800d6b0 	.word	0x0800d6b0
 800ae20:	0800d6b0 	.word	0x0800d6b0
 800ae24:	0800d6b0 	.word	0x0800d6b0
 800ae28:	0800d6b4 	.word	0x0800d6b4

0800ae2c <__retarget_lock_init_recursive>:
 800ae2c:	4770      	bx	lr

0800ae2e <__retarget_lock_acquire_recursive>:
 800ae2e:	4770      	bx	lr

0800ae30 <__retarget_lock_release_recursive>:
 800ae30:	4770      	bx	lr

0800ae32 <memchr>:
 800ae32:	b2c9      	uxtb	r1, r1
 800ae34:	4603      	mov	r3, r0
 800ae36:	4402      	add	r2, r0
 800ae38:	b510      	push	{r4, lr}
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	d101      	bne.n	800ae44 <memchr+0x12>
 800ae40:	2000      	movs	r0, #0
 800ae42:	e003      	b.n	800ae4c <memchr+0x1a>
 800ae44:	7804      	ldrb	r4, [r0, #0]
 800ae46:	3301      	adds	r3, #1
 800ae48:	428c      	cmp	r4, r1
 800ae4a:	d1f6      	bne.n	800ae3a <memchr+0x8>
 800ae4c:	bd10      	pop	{r4, pc}

0800ae4e <memcpy>:
 800ae4e:	440a      	add	r2, r1
 800ae50:	1e43      	subs	r3, r0, #1
 800ae52:	4291      	cmp	r1, r2
 800ae54:	d100      	bne.n	800ae58 <memcpy+0xa>
 800ae56:	4770      	bx	lr
 800ae58:	b510      	push	{r4, lr}
 800ae5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae5e:	4291      	cmp	r1, r2
 800ae60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae64:	d1f9      	bne.n	800ae5a <memcpy+0xc>
 800ae66:	bd10      	pop	{r4, pc}

0800ae68 <quorem>:
 800ae68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	6903      	ldr	r3, [r0, #16]
 800ae6e:	4607      	mov	r7, r0
 800ae70:	690c      	ldr	r4, [r1, #16]
 800ae72:	42a3      	cmp	r3, r4
 800ae74:	f2c0 8083 	blt.w	800af7e <quorem+0x116>
 800ae78:	3c01      	subs	r4, #1
 800ae7a:	f100 0514 	add.w	r5, r0, #20
 800ae7e:	f101 0814 	add.w	r8, r1, #20
 800ae82:	00a3      	lsls	r3, r4, #2
 800ae84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae92:	9301      	str	r3, [sp, #4]
 800ae94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae98:	3301      	adds	r3, #1
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	fbb2 f6f3 	udiv	r6, r2, r3
 800aea0:	d331      	bcc.n	800af06 <quorem+0x9e>
 800aea2:	f04f 0a00 	mov.w	sl, #0
 800aea6:	46c4      	mov	ip, r8
 800aea8:	46ae      	mov	lr, r5
 800aeaa:	46d3      	mov	fp, sl
 800aeac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aeb0:	b298      	uxth	r0, r3
 800aeb2:	45e1      	cmp	r9, ip
 800aeb4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800aeb8:	fb06 a000 	mla	r0, r6, r0, sl
 800aebc:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800aec0:	b280      	uxth	r0, r0
 800aec2:	fb06 2303 	mla	r3, r6, r3, r2
 800aec6:	f8de 2000 	ldr.w	r2, [lr]
 800aeca:	b292      	uxth	r2, r2
 800aecc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aed0:	eba2 0200 	sub.w	r2, r2, r0
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	f8de 0000 	ldr.w	r0, [lr]
 800aeda:	445a      	add	r2, fp
 800aedc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aee0:	b292      	uxth	r2, r2
 800aee2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aee6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aeea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aeee:	f84e 2b04 	str.w	r2, [lr], #4
 800aef2:	d2db      	bcs.n	800aeac <quorem+0x44>
 800aef4:	9b00      	ldr	r3, [sp, #0]
 800aef6:	58eb      	ldr	r3, [r5, r3]
 800aef8:	b92b      	cbnz	r3, 800af06 <quorem+0x9e>
 800aefa:	9b01      	ldr	r3, [sp, #4]
 800aefc:	3b04      	subs	r3, #4
 800aefe:	429d      	cmp	r5, r3
 800af00:	461a      	mov	r2, r3
 800af02:	d330      	bcc.n	800af66 <quorem+0xfe>
 800af04:	613c      	str	r4, [r7, #16]
 800af06:	4638      	mov	r0, r7
 800af08:	f001 f986 	bl	800c218 <__mcmp>
 800af0c:	2800      	cmp	r0, #0
 800af0e:	db26      	blt.n	800af5e <quorem+0xf6>
 800af10:	4629      	mov	r1, r5
 800af12:	2000      	movs	r0, #0
 800af14:	f858 2b04 	ldr.w	r2, [r8], #4
 800af18:	f8d1 c000 	ldr.w	ip, [r1]
 800af1c:	fa1f fe82 	uxth.w	lr, r2
 800af20:	45c1      	cmp	r9, r8
 800af22:	fa1f f38c 	uxth.w	r3, ip
 800af26:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800af2a:	eba3 030e 	sub.w	r3, r3, lr
 800af2e:	4403      	add	r3, r0
 800af30:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800af34:	b29b      	uxth	r3, r3
 800af36:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800af3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af3e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800af42:	f841 3b04 	str.w	r3, [r1], #4
 800af46:	d2e5      	bcs.n	800af14 <quorem+0xac>
 800af48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af50:	b922      	cbnz	r2, 800af5c <quorem+0xf4>
 800af52:	3b04      	subs	r3, #4
 800af54:	429d      	cmp	r5, r3
 800af56:	461a      	mov	r2, r3
 800af58:	d30b      	bcc.n	800af72 <quorem+0x10a>
 800af5a:	613c      	str	r4, [r7, #16]
 800af5c:	3601      	adds	r6, #1
 800af5e:	4630      	mov	r0, r6
 800af60:	b003      	add	sp, #12
 800af62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af66:	6812      	ldr	r2, [r2, #0]
 800af68:	3b04      	subs	r3, #4
 800af6a:	2a00      	cmp	r2, #0
 800af6c:	d1ca      	bne.n	800af04 <quorem+0x9c>
 800af6e:	3c01      	subs	r4, #1
 800af70:	e7c5      	b.n	800aefe <quorem+0x96>
 800af72:	6812      	ldr	r2, [r2, #0]
 800af74:	3b04      	subs	r3, #4
 800af76:	2a00      	cmp	r2, #0
 800af78:	d1ef      	bne.n	800af5a <quorem+0xf2>
 800af7a:	3c01      	subs	r4, #1
 800af7c:	e7ea      	b.n	800af54 <quorem+0xec>
 800af7e:	2000      	movs	r0, #0
 800af80:	e7ee      	b.n	800af60 <quorem+0xf8>
 800af82:	0000      	movs	r0, r0
 800af84:	0000      	movs	r0, r0
	...

0800af88 <_dtoa_r>:
 800af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8c:	69c7      	ldr	r7, [r0, #28]
 800af8e:	b097      	sub	sp, #92	@ 0x5c
 800af90:	4681      	mov	r9, r0
 800af92:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800af94:	9107      	str	r1, [sp, #28]
 800af96:	920c      	str	r2, [sp, #48]	@ 0x30
 800af98:	9311      	str	r3, [sp, #68]	@ 0x44
 800af9a:	ec55 4b10 	vmov	r4, r5, d0
 800af9e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800afa2:	b97f      	cbnz	r7, 800afc4 <_dtoa_r+0x3c>
 800afa4:	2010      	movs	r0, #16
 800afa6:	f000 fe0b 	bl	800bbc0 <malloc>
 800afaa:	4602      	mov	r2, r0
 800afac:	f8c9 001c 	str.w	r0, [r9, #28]
 800afb0:	b920      	cbnz	r0, 800afbc <_dtoa_r+0x34>
 800afb2:	4ba9      	ldr	r3, [pc, #676]	@ (800b258 <_dtoa_r+0x2d0>)
 800afb4:	21ef      	movs	r1, #239	@ 0xef
 800afb6:	48a9      	ldr	r0, [pc, #676]	@ (800b25c <_dtoa_r+0x2d4>)
 800afb8:	f001 fc68 	bl	800c88c <__assert_func>
 800afbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800afc0:	6007      	str	r7, [r0, #0]
 800afc2:	60c7      	str	r7, [r0, #12]
 800afc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800afc8:	6819      	ldr	r1, [r3, #0]
 800afca:	b159      	cbz	r1, 800afe4 <_dtoa_r+0x5c>
 800afcc:	685a      	ldr	r2, [r3, #4]
 800afce:	2301      	movs	r3, #1
 800afd0:	4648      	mov	r0, r9
 800afd2:	4093      	lsls	r3, r2
 800afd4:	604a      	str	r2, [r1, #4]
 800afd6:	608b      	str	r3, [r1, #8]
 800afd8:	f000 fee8 	bl	800bdac <_Bfree>
 800afdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800afe0:	2200      	movs	r2, #0
 800afe2:	601a      	str	r2, [r3, #0]
 800afe4:	1e2b      	subs	r3, r5, #0
 800afe6:	bfb7      	itett	lt
 800afe8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800afec:	2300      	movge	r3, #0
 800afee:	2201      	movlt	r2, #1
 800aff0:	9305      	strlt	r3, [sp, #20]
 800aff2:	bfa8      	it	ge
 800aff4:	6033      	strge	r3, [r6, #0]
 800aff6:	9f05      	ldr	r7, [sp, #20]
 800aff8:	4b99      	ldr	r3, [pc, #612]	@ (800b260 <_dtoa_r+0x2d8>)
 800affa:	bfb8      	it	lt
 800affc:	6032      	strlt	r2, [r6, #0]
 800affe:	43bb      	bics	r3, r7
 800b000:	d112      	bne.n	800b028 <_dtoa_r+0xa0>
 800b002:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b006:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b008:	6013      	str	r3, [r2, #0]
 800b00a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b00e:	4323      	orrs	r3, r4
 800b010:	f000 855a 	beq.w	800bac8 <_dtoa_r+0xb40>
 800b014:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b016:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b274 <_dtoa_r+0x2ec>
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f000 855c 	beq.w	800bad8 <_dtoa_r+0xb50>
 800b020:	f10a 0303 	add.w	r3, sl, #3
 800b024:	f000 bd56 	b.w	800bad4 <_dtoa_r+0xb4c>
 800b028:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b02c:	2200      	movs	r2, #0
 800b02e:	2300      	movs	r3, #0
 800b030:	ec51 0b17 	vmov	r0, r1, d7
 800b034:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b038:	f7f5 fd5e 	bl	8000af8 <__aeabi_dcmpeq>
 800b03c:	4680      	mov	r8, r0
 800b03e:	b158      	cbz	r0, 800b058 <_dtoa_r+0xd0>
 800b040:	2301      	movs	r3, #1
 800b042:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b044:	6013      	str	r3, [r2, #0]
 800b046:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b048:	b113      	cbz	r3, 800b050 <_dtoa_r+0xc8>
 800b04a:	4b86      	ldr	r3, [pc, #536]	@ (800b264 <_dtoa_r+0x2dc>)
 800b04c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b04e:	6013      	str	r3, [r2, #0]
 800b050:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b278 <_dtoa_r+0x2f0>
 800b054:	f000 bd40 	b.w	800bad8 <_dtoa_r+0xb50>
 800b058:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b05c:	aa14      	add	r2, sp, #80	@ 0x50
 800b05e:	a915      	add	r1, sp, #84	@ 0x54
 800b060:	4648      	mov	r0, r9
 800b062:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b066:	f001 f98b 	bl	800c380 <__d2b>
 800b06a:	9002      	str	r0, [sp, #8]
 800b06c:	2e00      	cmp	r6, #0
 800b06e:	d076      	beq.n	800b15e <_dtoa_r+0x1d6>
 800b070:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b072:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b076:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b07a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b07e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b082:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b086:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b08a:	4619      	mov	r1, r3
 800b08c:	2200      	movs	r2, #0
 800b08e:	4b76      	ldr	r3, [pc, #472]	@ (800b268 <_dtoa_r+0x2e0>)
 800b090:	f7f5 f912 	bl	80002b8 <__aeabi_dsub>
 800b094:	a36a      	add	r3, pc, #424	@ (adr r3, 800b240 <_dtoa_r+0x2b8>)
 800b096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09a:	f7f5 fac5 	bl	8000628 <__aeabi_dmul>
 800b09e:	a36a      	add	r3, pc, #424	@ (adr r3, 800b248 <_dtoa_r+0x2c0>)
 800b0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a4:	f7f5 f90a 	bl	80002bc <__adddf3>
 800b0a8:	4604      	mov	r4, r0
 800b0aa:	460d      	mov	r5, r1
 800b0ac:	4630      	mov	r0, r6
 800b0ae:	f7f5 fa51 	bl	8000554 <__aeabi_i2d>
 800b0b2:	a367      	add	r3, pc, #412	@ (adr r3, 800b250 <_dtoa_r+0x2c8>)
 800b0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b8:	f7f5 fab6 	bl	8000628 <__aeabi_dmul>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	460b      	mov	r3, r1
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	4629      	mov	r1, r5
 800b0c4:	f7f5 f8fa 	bl	80002bc <__adddf3>
 800b0c8:	4604      	mov	r4, r0
 800b0ca:	460d      	mov	r5, r1
 800b0cc:	f7f5 fd5c 	bl	8000b88 <__aeabi_d2iz>
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	4607      	mov	r7, r0
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	4629      	mov	r1, r5
 800b0da:	f7f5 fd17 	bl	8000b0c <__aeabi_dcmplt>
 800b0de:	b140      	cbz	r0, 800b0f2 <_dtoa_r+0x16a>
 800b0e0:	4638      	mov	r0, r7
 800b0e2:	f7f5 fa37 	bl	8000554 <__aeabi_i2d>
 800b0e6:	4622      	mov	r2, r4
 800b0e8:	462b      	mov	r3, r5
 800b0ea:	f7f5 fd05 	bl	8000af8 <__aeabi_dcmpeq>
 800b0ee:	b900      	cbnz	r0, 800b0f2 <_dtoa_r+0x16a>
 800b0f0:	3f01      	subs	r7, #1
 800b0f2:	2f16      	cmp	r7, #22
 800b0f4:	d852      	bhi.n	800b19c <_dtoa_r+0x214>
 800b0f6:	4b5d      	ldr	r3, [pc, #372]	@ (800b26c <_dtoa_r+0x2e4>)
 800b0f8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b0fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b104:	f7f5 fd02 	bl	8000b0c <__aeabi_dcmplt>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d049      	beq.n	800b1a0 <_dtoa_r+0x218>
 800b10c:	3f01      	subs	r7, #1
 800b10e:	2300      	movs	r3, #0
 800b110:	9310      	str	r3, [sp, #64]	@ 0x40
 800b112:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b114:	1b9b      	subs	r3, r3, r6
 800b116:	1e5a      	subs	r2, r3, #1
 800b118:	bf4c      	ite	mi
 800b11a:	f1c3 0301 	rsbmi	r3, r3, #1
 800b11e:	2300      	movpl	r3, #0
 800b120:	9206      	str	r2, [sp, #24]
 800b122:	bf45      	ittet	mi
 800b124:	9300      	strmi	r3, [sp, #0]
 800b126:	2300      	movmi	r3, #0
 800b128:	9300      	strpl	r3, [sp, #0]
 800b12a:	9306      	strmi	r3, [sp, #24]
 800b12c:	2f00      	cmp	r7, #0
 800b12e:	db39      	blt.n	800b1a4 <_dtoa_r+0x21c>
 800b130:	9b06      	ldr	r3, [sp, #24]
 800b132:	970d      	str	r7, [sp, #52]	@ 0x34
 800b134:	443b      	add	r3, r7
 800b136:	9306      	str	r3, [sp, #24]
 800b138:	2300      	movs	r3, #0
 800b13a:	9308      	str	r3, [sp, #32]
 800b13c:	9b07      	ldr	r3, [sp, #28]
 800b13e:	2b09      	cmp	r3, #9
 800b140:	d863      	bhi.n	800b20a <_dtoa_r+0x282>
 800b142:	2b05      	cmp	r3, #5
 800b144:	bfc5      	ittet	gt
 800b146:	3b04      	subgt	r3, #4
 800b148:	2400      	movgt	r4, #0
 800b14a:	2401      	movle	r4, #1
 800b14c:	9307      	strgt	r3, [sp, #28]
 800b14e:	9b07      	ldr	r3, [sp, #28]
 800b150:	3b02      	subs	r3, #2
 800b152:	2b03      	cmp	r3, #3
 800b154:	d865      	bhi.n	800b222 <_dtoa_r+0x29a>
 800b156:	e8df f003 	tbb	[pc, r3]
 800b15a:	5654      	.short	0x5654
 800b15c:	2d39      	.short	0x2d39
 800b15e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b162:	441e      	add	r6, r3
 800b164:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b168:	2b20      	cmp	r3, #32
 800b16a:	bfc9      	itett	gt
 800b16c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b170:	f1c3 0320 	rsble	r3, r3, #32
 800b174:	409f      	lslgt	r7, r3
 800b176:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b17a:	bfd8      	it	le
 800b17c:	fa04 f003 	lslle.w	r0, r4, r3
 800b180:	f106 36ff 	add.w	r6, r6, #4294967295
 800b184:	bfc4      	itt	gt
 800b186:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b18a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b18e:	f7f5 f9d1 	bl	8000534 <__aeabi_ui2d>
 800b192:	2201      	movs	r2, #1
 800b194:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b198:	9212      	str	r2, [sp, #72]	@ 0x48
 800b19a:	e776      	b.n	800b08a <_dtoa_r+0x102>
 800b19c:	2301      	movs	r3, #1
 800b19e:	e7b7      	b.n	800b110 <_dtoa_r+0x188>
 800b1a0:	9010      	str	r0, [sp, #64]	@ 0x40
 800b1a2:	e7b6      	b.n	800b112 <_dtoa_r+0x18a>
 800b1a4:	9b00      	ldr	r3, [sp, #0]
 800b1a6:	1bdb      	subs	r3, r3, r7
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	427b      	negs	r3, r7
 800b1ac:	9308      	str	r3, [sp, #32]
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	930d      	str	r3, [sp, #52]	@ 0x34
 800b1b2:	e7c3      	b.n	800b13c <_dtoa_r+0x1b4>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1ba:	eb07 0b03 	add.w	fp, r7, r3
 800b1be:	f10b 0301 	add.w	r3, fp, #1
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	9303      	str	r3, [sp, #12]
 800b1c6:	bfb8      	it	lt
 800b1c8:	2301      	movlt	r3, #1
 800b1ca:	e006      	b.n	800b1da <_dtoa_r+0x252>
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	dd28      	ble.n	800b228 <_dtoa_r+0x2a0>
 800b1d6:	469b      	mov	fp, r3
 800b1d8:	9303      	str	r3, [sp, #12]
 800b1da:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b1de:	2100      	movs	r1, #0
 800b1e0:	2204      	movs	r2, #4
 800b1e2:	f102 0514 	add.w	r5, r2, #20
 800b1e6:	429d      	cmp	r5, r3
 800b1e8:	d926      	bls.n	800b238 <_dtoa_r+0x2b0>
 800b1ea:	6041      	str	r1, [r0, #4]
 800b1ec:	4648      	mov	r0, r9
 800b1ee:	f000 fd9d 	bl	800bd2c <_Balloc>
 800b1f2:	4682      	mov	sl, r0
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d141      	bne.n	800b27c <_dtoa_r+0x2f4>
 800b1f8:	4b1d      	ldr	r3, [pc, #116]	@ (800b270 <_dtoa_r+0x2e8>)
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	f240 11af 	movw	r1, #431	@ 0x1af
 800b200:	e6d9      	b.n	800afb6 <_dtoa_r+0x2e>
 800b202:	2300      	movs	r3, #0
 800b204:	e7e3      	b.n	800b1ce <_dtoa_r+0x246>
 800b206:	2300      	movs	r3, #0
 800b208:	e7d5      	b.n	800b1b6 <_dtoa_r+0x22e>
 800b20a:	2401      	movs	r4, #1
 800b20c:	2300      	movs	r3, #0
 800b20e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b210:	9307      	str	r3, [sp, #28]
 800b212:	f04f 3bff 	mov.w	fp, #4294967295
 800b216:	2200      	movs	r2, #0
 800b218:	2312      	movs	r3, #18
 800b21a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b21e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b220:	e7db      	b.n	800b1da <_dtoa_r+0x252>
 800b222:	2301      	movs	r3, #1
 800b224:	9309      	str	r3, [sp, #36]	@ 0x24
 800b226:	e7f4      	b.n	800b212 <_dtoa_r+0x28a>
 800b228:	f04f 0b01 	mov.w	fp, #1
 800b22c:	465b      	mov	r3, fp
 800b22e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b232:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b236:	e7d0      	b.n	800b1da <_dtoa_r+0x252>
 800b238:	3101      	adds	r1, #1
 800b23a:	0052      	lsls	r2, r2, #1
 800b23c:	e7d1      	b.n	800b1e2 <_dtoa_r+0x25a>
 800b23e:	bf00      	nop
 800b240:	636f4361 	.word	0x636f4361
 800b244:	3fd287a7 	.word	0x3fd287a7
 800b248:	8b60c8b3 	.word	0x8b60c8b3
 800b24c:	3fc68a28 	.word	0x3fc68a28
 800b250:	509f79fb 	.word	0x509f79fb
 800b254:	3fd34413 	.word	0x3fd34413
 800b258:	0800d361 	.word	0x0800d361
 800b25c:	0800d378 	.word	0x0800d378
 800b260:	7ff00000 	.word	0x7ff00000
 800b264:	0800d331 	.word	0x0800d331
 800b268:	3ff80000 	.word	0x3ff80000
 800b26c:	0800d4c8 	.word	0x0800d4c8
 800b270:	0800d3d0 	.word	0x0800d3d0
 800b274:	0800d35d 	.word	0x0800d35d
 800b278:	0800d330 	.word	0x0800d330
 800b27c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b280:	6018      	str	r0, [r3, #0]
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	2b0e      	cmp	r3, #14
 800b286:	f200 80a1 	bhi.w	800b3cc <_dtoa_r+0x444>
 800b28a:	2c00      	cmp	r4, #0
 800b28c:	f000 809e 	beq.w	800b3cc <_dtoa_r+0x444>
 800b290:	2f00      	cmp	r7, #0
 800b292:	dd33      	ble.n	800b2fc <_dtoa_r+0x374>
 800b294:	f007 020f 	and.w	r2, r7, #15
 800b298:	4b9b      	ldr	r3, [pc, #620]	@ (800b508 <_dtoa_r+0x580>)
 800b29a:	05f8      	lsls	r0, r7, #23
 800b29c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b2a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2a4:	ed93 7b00 	vldr	d7, [r3]
 800b2a8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b2ac:	d516      	bpl.n	800b2dc <_dtoa_r+0x354>
 800b2ae:	4b97      	ldr	r3, [pc, #604]	@ (800b50c <_dtoa_r+0x584>)
 800b2b0:	f004 040f 	and.w	r4, r4, #15
 800b2b4:	2603      	movs	r6, #3
 800b2b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b2ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b2be:	f7f5 fadd 	bl	800087c <__aeabi_ddiv>
 800b2c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2c6:	4d91      	ldr	r5, [pc, #580]	@ (800b50c <_dtoa_r+0x584>)
 800b2c8:	b954      	cbnz	r4, 800b2e0 <_dtoa_r+0x358>
 800b2ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b2ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2d2:	f7f5 fad3 	bl	800087c <__aeabi_ddiv>
 800b2d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2da:	e028      	b.n	800b32e <_dtoa_r+0x3a6>
 800b2dc:	2602      	movs	r6, #2
 800b2de:	e7f2      	b.n	800b2c6 <_dtoa_r+0x33e>
 800b2e0:	07e1      	lsls	r1, r4, #31
 800b2e2:	d508      	bpl.n	800b2f6 <_dtoa_r+0x36e>
 800b2e4:	3601      	adds	r6, #1
 800b2e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b2ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2ee:	f7f5 f99b 	bl	8000628 <__aeabi_dmul>
 800b2f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b2f6:	1064      	asrs	r4, r4, #1
 800b2f8:	3508      	adds	r5, #8
 800b2fa:	e7e5      	b.n	800b2c8 <_dtoa_r+0x340>
 800b2fc:	f000 80af 	beq.w	800b45e <_dtoa_r+0x4d6>
 800b300:	427c      	negs	r4, r7
 800b302:	4b81      	ldr	r3, [pc, #516]	@ (800b508 <_dtoa_r+0x580>)
 800b304:	4d81      	ldr	r5, [pc, #516]	@ (800b50c <_dtoa_r+0x584>)
 800b306:	2602      	movs	r6, #2
 800b308:	f004 020f 	and.w	r2, r4, #15
 800b30c:	1124      	asrs	r4, r4, #4
 800b30e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b312:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31a:	f7f5 f985 	bl	8000628 <__aeabi_dmul>
 800b31e:	2300      	movs	r3, #0
 800b320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b324:	2c00      	cmp	r4, #0
 800b326:	f040 808f 	bne.w	800b448 <_dtoa_r+0x4c0>
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1d3      	bne.n	800b2d6 <_dtoa_r+0x34e>
 800b32e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b330:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	f000 8094 	beq.w	800b462 <_dtoa_r+0x4da>
 800b33a:	2200      	movs	r2, #0
 800b33c:	4b74      	ldr	r3, [pc, #464]	@ (800b510 <_dtoa_r+0x588>)
 800b33e:	4620      	mov	r0, r4
 800b340:	4629      	mov	r1, r5
 800b342:	f7f5 fbe3 	bl	8000b0c <__aeabi_dcmplt>
 800b346:	2800      	cmp	r0, #0
 800b348:	f000 808b 	beq.w	800b462 <_dtoa_r+0x4da>
 800b34c:	9b03      	ldr	r3, [sp, #12]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	f000 8087 	beq.w	800b462 <_dtoa_r+0x4da>
 800b354:	f1bb 0f00 	cmp.w	fp, #0
 800b358:	dd34      	ble.n	800b3c4 <_dtoa_r+0x43c>
 800b35a:	4620      	mov	r0, r4
 800b35c:	f107 38ff 	add.w	r8, r7, #4294967295
 800b360:	3601      	adds	r6, #1
 800b362:	465c      	mov	r4, fp
 800b364:	2200      	movs	r2, #0
 800b366:	4b6b      	ldr	r3, [pc, #428]	@ (800b514 <_dtoa_r+0x58c>)
 800b368:	4629      	mov	r1, r5
 800b36a:	f7f5 f95d 	bl	8000628 <__aeabi_dmul>
 800b36e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b372:	4630      	mov	r0, r6
 800b374:	f7f5 f8ee 	bl	8000554 <__aeabi_i2d>
 800b378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b37c:	f7f5 f954 	bl	8000628 <__aeabi_dmul>
 800b380:	2200      	movs	r2, #0
 800b382:	4b65      	ldr	r3, [pc, #404]	@ (800b518 <_dtoa_r+0x590>)
 800b384:	f7f4 ff9a 	bl	80002bc <__adddf3>
 800b388:	4605      	mov	r5, r0
 800b38a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b38e:	2c00      	cmp	r4, #0
 800b390:	d16a      	bne.n	800b468 <_dtoa_r+0x4e0>
 800b392:	2200      	movs	r2, #0
 800b394:	4b61      	ldr	r3, [pc, #388]	@ (800b51c <_dtoa_r+0x594>)
 800b396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b39a:	f7f4 ff8d 	bl	80002b8 <__aeabi_dsub>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3a6:	462a      	mov	r2, r5
 800b3a8:	4633      	mov	r3, r6
 800b3aa:	f7f5 fbcd 	bl	8000b48 <__aeabi_dcmpgt>
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	f040 8298 	bne.w	800b8e4 <_dtoa_r+0x95c>
 800b3b4:	462a      	mov	r2, r5
 800b3b6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b3ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3be:	f7f5 fba5 	bl	8000b0c <__aeabi_dcmplt>
 800b3c2:	bb38      	cbnz	r0, 800b414 <_dtoa_r+0x48c>
 800b3c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b3c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b3cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	f2c0 8157 	blt.w	800b682 <_dtoa_r+0x6fa>
 800b3d4:	2f0e      	cmp	r7, #14
 800b3d6:	f300 8154 	bgt.w	800b682 <_dtoa_r+0x6fa>
 800b3da:	4b4b      	ldr	r3, [pc, #300]	@ (800b508 <_dtoa_r+0x580>)
 800b3dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b3e0:	ed93 7b00 	vldr	d7, [r3]
 800b3e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	ed8d 7b00 	vstr	d7, [sp]
 800b3ec:	f280 80e5 	bge.w	800b5ba <_dtoa_r+0x632>
 800b3f0:	9b03      	ldr	r3, [sp, #12]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f300 80e1 	bgt.w	800b5ba <_dtoa_r+0x632>
 800b3f8:	d10c      	bne.n	800b414 <_dtoa_r+0x48c>
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	4b47      	ldr	r3, [pc, #284]	@ (800b51c <_dtoa_r+0x594>)
 800b3fe:	ec51 0b17 	vmov	r0, r1, d7
 800b402:	f7f5 f911 	bl	8000628 <__aeabi_dmul>
 800b406:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b40a:	f7f5 fb93 	bl	8000b34 <__aeabi_dcmpge>
 800b40e:	2800      	cmp	r0, #0
 800b410:	f000 8266 	beq.w	800b8e0 <_dtoa_r+0x958>
 800b414:	2400      	movs	r4, #0
 800b416:	4625      	mov	r5, r4
 800b418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b41a:	4656      	mov	r6, sl
 800b41c:	ea6f 0803 	mvn.w	r8, r3
 800b420:	2700      	movs	r7, #0
 800b422:	4621      	mov	r1, r4
 800b424:	4648      	mov	r0, r9
 800b426:	f000 fcc1 	bl	800bdac <_Bfree>
 800b42a:	2d00      	cmp	r5, #0
 800b42c:	f000 80bd 	beq.w	800b5aa <_dtoa_r+0x622>
 800b430:	b12f      	cbz	r7, 800b43e <_dtoa_r+0x4b6>
 800b432:	42af      	cmp	r7, r5
 800b434:	d003      	beq.n	800b43e <_dtoa_r+0x4b6>
 800b436:	4639      	mov	r1, r7
 800b438:	4648      	mov	r0, r9
 800b43a:	f000 fcb7 	bl	800bdac <_Bfree>
 800b43e:	4629      	mov	r1, r5
 800b440:	4648      	mov	r0, r9
 800b442:	f000 fcb3 	bl	800bdac <_Bfree>
 800b446:	e0b0      	b.n	800b5aa <_dtoa_r+0x622>
 800b448:	07e2      	lsls	r2, r4, #31
 800b44a:	d505      	bpl.n	800b458 <_dtoa_r+0x4d0>
 800b44c:	3601      	adds	r6, #1
 800b44e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b452:	f7f5 f8e9 	bl	8000628 <__aeabi_dmul>
 800b456:	2301      	movs	r3, #1
 800b458:	1064      	asrs	r4, r4, #1
 800b45a:	3508      	adds	r5, #8
 800b45c:	e762      	b.n	800b324 <_dtoa_r+0x39c>
 800b45e:	2602      	movs	r6, #2
 800b460:	e765      	b.n	800b32e <_dtoa_r+0x3a6>
 800b462:	46b8      	mov	r8, r7
 800b464:	9c03      	ldr	r4, [sp, #12]
 800b466:	e784      	b.n	800b372 <_dtoa_r+0x3ea>
 800b468:	4b27      	ldr	r3, [pc, #156]	@ (800b508 <_dtoa_r+0x580>)
 800b46a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b46c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b470:	4454      	add	r4, sl
 800b472:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b476:	2900      	cmp	r1, #0
 800b478:	d054      	beq.n	800b524 <_dtoa_r+0x59c>
 800b47a:	2000      	movs	r0, #0
 800b47c:	4928      	ldr	r1, [pc, #160]	@ (800b520 <_dtoa_r+0x598>)
 800b47e:	f7f5 f9fd 	bl	800087c <__aeabi_ddiv>
 800b482:	4633      	mov	r3, r6
 800b484:	4656      	mov	r6, sl
 800b486:	462a      	mov	r2, r5
 800b488:	f7f4 ff16 	bl	80002b8 <__aeabi_dsub>
 800b48c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b494:	f7f5 fb78 	bl	8000b88 <__aeabi_d2iz>
 800b498:	4605      	mov	r5, r0
 800b49a:	f7f5 f85b 	bl	8000554 <__aeabi_i2d>
 800b49e:	4602      	mov	r2, r0
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	3530      	adds	r5, #48	@ 0x30
 800b4a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4a8:	f7f4 ff06 	bl	80002b8 <__aeabi_dsub>
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b4b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b4b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4bc:	f7f5 fb26 	bl	8000b0c <__aeabi_dcmplt>
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d172      	bne.n	800b5aa <_dtoa_r+0x622>
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	4912      	ldr	r1, [pc, #72]	@ (800b510 <_dtoa_r+0x588>)
 800b4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4cc:	f7f4 fef4 	bl	80002b8 <__aeabi_dsub>
 800b4d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4d4:	f7f5 fb1a 	bl	8000b0c <__aeabi_dcmplt>
 800b4d8:	2800      	cmp	r0, #0
 800b4da:	f040 80b4 	bne.w	800b646 <_dtoa_r+0x6be>
 800b4de:	42a6      	cmp	r6, r4
 800b4e0:	f43f af70 	beq.w	800b3c4 <_dtoa_r+0x43c>
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b514 <_dtoa_r+0x58c>)
 800b4e8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b4ec:	f7f5 f89c 	bl	8000628 <__aeabi_dmul>
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	4b08      	ldr	r3, [pc, #32]	@ (800b514 <_dtoa_r+0x58c>)
 800b4f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b4f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4fc:	f7f5 f894 	bl	8000628 <__aeabi_dmul>
 800b500:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b504:	e7c4      	b.n	800b490 <_dtoa_r+0x508>
 800b506:	bf00      	nop
 800b508:	0800d4c8 	.word	0x0800d4c8
 800b50c:	0800d4a0 	.word	0x0800d4a0
 800b510:	3ff00000 	.word	0x3ff00000
 800b514:	40240000 	.word	0x40240000
 800b518:	401c0000 	.word	0x401c0000
 800b51c:	40140000 	.word	0x40140000
 800b520:	3fe00000 	.word	0x3fe00000
 800b524:	4631      	mov	r1, r6
 800b526:	4656      	mov	r6, sl
 800b528:	4628      	mov	r0, r5
 800b52a:	f7f5 f87d 	bl	8000628 <__aeabi_dmul>
 800b52e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b530:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b538:	f7f5 fb26 	bl	8000b88 <__aeabi_d2iz>
 800b53c:	4605      	mov	r5, r0
 800b53e:	f7f5 f809 	bl	8000554 <__aeabi_i2d>
 800b542:	4602      	mov	r2, r0
 800b544:	3530      	adds	r5, #48	@ 0x30
 800b546:	460b      	mov	r3, r1
 800b548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b54c:	f7f4 feb4 	bl	80002b8 <__aeabi_dsub>
 800b550:	f806 5b01 	strb.w	r5, [r6], #1
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	42a6      	cmp	r6, r4
 800b55a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b55e:	f04f 0200 	mov.w	r2, #0
 800b562:	d124      	bne.n	800b5ae <_dtoa_r+0x626>
 800b564:	4baf      	ldr	r3, [pc, #700]	@ (800b824 <_dtoa_r+0x89c>)
 800b566:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b56a:	f7f4 fea7 	bl	80002bc <__adddf3>
 800b56e:	4602      	mov	r2, r0
 800b570:	460b      	mov	r3, r1
 800b572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b576:	f7f5 fae7 	bl	8000b48 <__aeabi_dcmpgt>
 800b57a:	2800      	cmp	r0, #0
 800b57c:	d163      	bne.n	800b646 <_dtoa_r+0x6be>
 800b57e:	2000      	movs	r0, #0
 800b580:	49a8      	ldr	r1, [pc, #672]	@ (800b824 <_dtoa_r+0x89c>)
 800b582:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b586:	f7f4 fe97 	bl	80002b8 <__aeabi_dsub>
 800b58a:	4602      	mov	r2, r0
 800b58c:	460b      	mov	r3, r1
 800b58e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b592:	f7f5 fabb 	bl	8000b0c <__aeabi_dcmplt>
 800b596:	2800      	cmp	r0, #0
 800b598:	f43f af14 	beq.w	800b3c4 <_dtoa_r+0x43c>
 800b59c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b59e:	1e73      	subs	r3, r6, #1
 800b5a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b5a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b5a6:	2b30      	cmp	r3, #48	@ 0x30
 800b5a8:	d0f8      	beq.n	800b59c <_dtoa_r+0x614>
 800b5aa:	4647      	mov	r7, r8
 800b5ac:	e03b      	b.n	800b626 <_dtoa_r+0x69e>
 800b5ae:	4b9e      	ldr	r3, [pc, #632]	@ (800b828 <_dtoa_r+0x8a0>)
 800b5b0:	f7f5 f83a 	bl	8000628 <__aeabi_dmul>
 800b5b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5b8:	e7bc      	b.n	800b534 <_dtoa_r+0x5ac>
 800b5ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b5be:	4656      	mov	r6, sl
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	4629      	mov	r1, r5
 800b5c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5c8:	f7f5 f958 	bl	800087c <__aeabi_ddiv>
 800b5cc:	f7f5 fadc 	bl	8000b88 <__aeabi_d2iz>
 800b5d0:	4680      	mov	r8, r0
 800b5d2:	f7f4 ffbf 	bl	8000554 <__aeabi_i2d>
 800b5d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5da:	f7f5 f825 	bl	8000628 <__aeabi_dmul>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	4620      	mov	r0, r4
 800b5e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b5e6:	460b      	mov	r3, r1
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	f7f4 fe65 	bl	80002b8 <__aeabi_dsub>
 800b5ee:	9d03      	ldr	r5, [sp, #12]
 800b5f0:	f806 4b01 	strb.w	r4, [r6], #1
 800b5f4:	eba6 040a 	sub.w	r4, r6, sl
 800b5f8:	4602      	mov	r2, r0
 800b5fa:	460b      	mov	r3, r1
 800b5fc:	42a5      	cmp	r5, r4
 800b5fe:	d133      	bne.n	800b668 <_dtoa_r+0x6e0>
 800b600:	f7f4 fe5c 	bl	80002bc <__adddf3>
 800b604:	4604      	mov	r4, r0
 800b606:	460d      	mov	r5, r1
 800b608:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b60c:	f7f5 fa9c 	bl	8000b48 <__aeabi_dcmpgt>
 800b610:	b9c0      	cbnz	r0, 800b644 <_dtoa_r+0x6bc>
 800b612:	4620      	mov	r0, r4
 800b614:	4629      	mov	r1, r5
 800b616:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b61a:	f7f5 fa6d 	bl	8000af8 <__aeabi_dcmpeq>
 800b61e:	b110      	cbz	r0, 800b626 <_dtoa_r+0x69e>
 800b620:	f018 0f01 	tst.w	r8, #1
 800b624:	d10e      	bne.n	800b644 <_dtoa_r+0x6bc>
 800b626:	9902      	ldr	r1, [sp, #8]
 800b628:	4648      	mov	r0, r9
 800b62a:	f000 fbbf 	bl	800bdac <_Bfree>
 800b62e:	2300      	movs	r3, #0
 800b630:	3701      	adds	r7, #1
 800b632:	7033      	strb	r3, [r6, #0]
 800b634:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b636:	601f      	str	r7, [r3, #0]
 800b638:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f000 824c 	beq.w	800bad8 <_dtoa_r+0xb50>
 800b640:	601e      	str	r6, [r3, #0]
 800b642:	e249      	b.n	800bad8 <_dtoa_r+0xb50>
 800b644:	46b8      	mov	r8, r7
 800b646:	4633      	mov	r3, r6
 800b648:	461e      	mov	r6, r3
 800b64a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b64e:	2a39      	cmp	r2, #57	@ 0x39
 800b650:	d106      	bne.n	800b660 <_dtoa_r+0x6d8>
 800b652:	459a      	cmp	sl, r3
 800b654:	d1f8      	bne.n	800b648 <_dtoa_r+0x6c0>
 800b656:	2230      	movs	r2, #48	@ 0x30
 800b658:	f108 0801 	add.w	r8, r8, #1
 800b65c:	f88a 2000 	strb.w	r2, [sl]
 800b660:	781a      	ldrb	r2, [r3, #0]
 800b662:	3201      	adds	r2, #1
 800b664:	701a      	strb	r2, [r3, #0]
 800b666:	e7a0      	b.n	800b5aa <_dtoa_r+0x622>
 800b668:	2200      	movs	r2, #0
 800b66a:	4b6f      	ldr	r3, [pc, #444]	@ (800b828 <_dtoa_r+0x8a0>)
 800b66c:	f7f4 ffdc 	bl	8000628 <__aeabi_dmul>
 800b670:	2200      	movs	r2, #0
 800b672:	2300      	movs	r3, #0
 800b674:	4604      	mov	r4, r0
 800b676:	460d      	mov	r5, r1
 800b678:	f7f5 fa3e 	bl	8000af8 <__aeabi_dcmpeq>
 800b67c:	2800      	cmp	r0, #0
 800b67e:	d09f      	beq.n	800b5c0 <_dtoa_r+0x638>
 800b680:	e7d1      	b.n	800b626 <_dtoa_r+0x69e>
 800b682:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b684:	2a00      	cmp	r2, #0
 800b686:	f000 80ea 	beq.w	800b85e <_dtoa_r+0x8d6>
 800b68a:	9a07      	ldr	r2, [sp, #28]
 800b68c:	2a01      	cmp	r2, #1
 800b68e:	f300 80cd 	bgt.w	800b82c <_dtoa_r+0x8a4>
 800b692:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b694:	2a00      	cmp	r2, #0
 800b696:	f000 80c1 	beq.w	800b81c <_dtoa_r+0x894>
 800b69a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b69e:	9c08      	ldr	r4, [sp, #32]
 800b6a0:	9e00      	ldr	r6, [sp, #0]
 800b6a2:	9a00      	ldr	r2, [sp, #0]
 800b6a4:	2101      	movs	r1, #1
 800b6a6:	4648      	mov	r0, r9
 800b6a8:	441a      	add	r2, r3
 800b6aa:	9200      	str	r2, [sp, #0]
 800b6ac:	9a06      	ldr	r2, [sp, #24]
 800b6ae:	441a      	add	r2, r3
 800b6b0:	9206      	str	r2, [sp, #24]
 800b6b2:	f000 fc31 	bl	800bf18 <__i2b>
 800b6b6:	4605      	mov	r5, r0
 800b6b8:	b166      	cbz	r6, 800b6d4 <_dtoa_r+0x74c>
 800b6ba:	9b06      	ldr	r3, [sp, #24]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	dd09      	ble.n	800b6d4 <_dtoa_r+0x74c>
 800b6c0:	42b3      	cmp	r3, r6
 800b6c2:	9a00      	ldr	r2, [sp, #0]
 800b6c4:	bfa8      	it	ge
 800b6c6:	4633      	movge	r3, r6
 800b6c8:	1ad2      	subs	r2, r2, r3
 800b6ca:	1af6      	subs	r6, r6, r3
 800b6cc:	9200      	str	r2, [sp, #0]
 800b6ce:	9a06      	ldr	r2, [sp, #24]
 800b6d0:	1ad3      	subs	r3, r2, r3
 800b6d2:	9306      	str	r3, [sp, #24]
 800b6d4:	9b08      	ldr	r3, [sp, #32]
 800b6d6:	b30b      	cbz	r3, 800b71c <_dtoa_r+0x794>
 800b6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	f000 80c6 	beq.w	800b86c <_dtoa_r+0x8e4>
 800b6e0:	2c00      	cmp	r4, #0
 800b6e2:	f000 80c0 	beq.w	800b866 <_dtoa_r+0x8de>
 800b6e6:	4629      	mov	r1, r5
 800b6e8:	4622      	mov	r2, r4
 800b6ea:	4648      	mov	r0, r9
 800b6ec:	f000 fcce 	bl	800c08c <__pow5mult>
 800b6f0:	9a02      	ldr	r2, [sp, #8]
 800b6f2:	4601      	mov	r1, r0
 800b6f4:	4605      	mov	r5, r0
 800b6f6:	4648      	mov	r0, r9
 800b6f8:	f000 fc24 	bl	800bf44 <__multiply>
 800b6fc:	9902      	ldr	r1, [sp, #8]
 800b6fe:	4680      	mov	r8, r0
 800b700:	4648      	mov	r0, r9
 800b702:	f000 fb53 	bl	800bdac <_Bfree>
 800b706:	9b08      	ldr	r3, [sp, #32]
 800b708:	1b1b      	subs	r3, r3, r4
 800b70a:	9308      	str	r3, [sp, #32]
 800b70c:	f000 80b1 	beq.w	800b872 <_dtoa_r+0x8ea>
 800b710:	9a08      	ldr	r2, [sp, #32]
 800b712:	4641      	mov	r1, r8
 800b714:	4648      	mov	r0, r9
 800b716:	f000 fcb9 	bl	800c08c <__pow5mult>
 800b71a:	9002      	str	r0, [sp, #8]
 800b71c:	2101      	movs	r1, #1
 800b71e:	4648      	mov	r0, r9
 800b720:	f000 fbfa 	bl	800bf18 <__i2b>
 800b724:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b726:	4604      	mov	r4, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	f000 81d9 	beq.w	800bae0 <_dtoa_r+0xb58>
 800b72e:	461a      	mov	r2, r3
 800b730:	4601      	mov	r1, r0
 800b732:	4648      	mov	r0, r9
 800b734:	f000 fcaa 	bl	800c08c <__pow5mult>
 800b738:	9b07      	ldr	r3, [sp, #28]
 800b73a:	4604      	mov	r4, r0
 800b73c:	2b01      	cmp	r3, #1
 800b73e:	f300 809f 	bgt.w	800b880 <_dtoa_r+0x8f8>
 800b742:	9b04      	ldr	r3, [sp, #16]
 800b744:	2b00      	cmp	r3, #0
 800b746:	f040 8097 	bne.w	800b878 <_dtoa_r+0x8f0>
 800b74a:	9b05      	ldr	r3, [sp, #20]
 800b74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b750:	2b00      	cmp	r3, #0
 800b752:	f040 8093 	bne.w	800b87c <_dtoa_r+0x8f4>
 800b756:	9b05      	ldr	r3, [sp, #20]
 800b758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b75c:	0d1b      	lsrs	r3, r3, #20
 800b75e:	051b      	lsls	r3, r3, #20
 800b760:	b133      	cbz	r3, 800b770 <_dtoa_r+0x7e8>
 800b762:	9b00      	ldr	r3, [sp, #0]
 800b764:	3301      	adds	r3, #1
 800b766:	9300      	str	r3, [sp, #0]
 800b768:	9b06      	ldr	r3, [sp, #24]
 800b76a:	3301      	adds	r3, #1
 800b76c:	9306      	str	r3, [sp, #24]
 800b76e:	2301      	movs	r3, #1
 800b770:	9308      	str	r3, [sp, #32]
 800b772:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b774:	2b00      	cmp	r3, #0
 800b776:	f000 81b9 	beq.w	800baec <_dtoa_r+0xb64>
 800b77a:	6923      	ldr	r3, [r4, #16]
 800b77c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b780:	6918      	ldr	r0, [r3, #16]
 800b782:	f000 fb7d 	bl	800be80 <__hi0bits>
 800b786:	f1c0 0020 	rsb	r0, r0, #32
 800b78a:	9b06      	ldr	r3, [sp, #24]
 800b78c:	4418      	add	r0, r3
 800b78e:	f010 001f 	ands.w	r0, r0, #31
 800b792:	f000 8082 	beq.w	800b89a <_dtoa_r+0x912>
 800b796:	f1c0 0320 	rsb	r3, r0, #32
 800b79a:	2b04      	cmp	r3, #4
 800b79c:	dd73      	ble.n	800b886 <_dtoa_r+0x8fe>
 800b79e:	f1c0 001c 	rsb	r0, r0, #28
 800b7a2:	9b00      	ldr	r3, [sp, #0]
 800b7a4:	4403      	add	r3, r0
 800b7a6:	4406      	add	r6, r0
 800b7a8:	9300      	str	r3, [sp, #0]
 800b7aa:	9b06      	ldr	r3, [sp, #24]
 800b7ac:	4403      	add	r3, r0
 800b7ae:	9306      	str	r3, [sp, #24]
 800b7b0:	9b00      	ldr	r3, [sp, #0]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	dd05      	ble.n	800b7c2 <_dtoa_r+0x83a>
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	9902      	ldr	r1, [sp, #8]
 800b7ba:	4648      	mov	r0, r9
 800b7bc:	f000 fcc0 	bl	800c140 <__lshift>
 800b7c0:	9002      	str	r0, [sp, #8]
 800b7c2:	9b06      	ldr	r3, [sp, #24]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	dd05      	ble.n	800b7d4 <_dtoa_r+0x84c>
 800b7c8:	4621      	mov	r1, r4
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	4648      	mov	r0, r9
 800b7ce:	f000 fcb7 	bl	800c140 <__lshift>
 800b7d2:	4604      	mov	r4, r0
 800b7d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d061      	beq.n	800b89e <_dtoa_r+0x916>
 800b7da:	4621      	mov	r1, r4
 800b7dc:	9802      	ldr	r0, [sp, #8]
 800b7de:	f000 fd1b 	bl	800c218 <__mcmp>
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	da5b      	bge.n	800b89e <_dtoa_r+0x916>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	220a      	movs	r2, #10
 800b7ea:	9902      	ldr	r1, [sp, #8]
 800b7ec:	4648      	mov	r0, r9
 800b7ee:	f000 faff 	bl	800bdf0 <__multadd>
 800b7f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7f4:	f107 38ff 	add.w	r8, r7, #4294967295
 800b7f8:	9002      	str	r0, [sp, #8]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	f000 8178 	beq.w	800baf0 <_dtoa_r+0xb68>
 800b800:	4629      	mov	r1, r5
 800b802:	2300      	movs	r3, #0
 800b804:	220a      	movs	r2, #10
 800b806:	4648      	mov	r0, r9
 800b808:	f000 faf2 	bl	800bdf0 <__multadd>
 800b80c:	f1bb 0f00 	cmp.w	fp, #0
 800b810:	4605      	mov	r5, r0
 800b812:	dc6f      	bgt.n	800b8f4 <_dtoa_r+0x96c>
 800b814:	9b07      	ldr	r3, [sp, #28]
 800b816:	2b02      	cmp	r3, #2
 800b818:	dc49      	bgt.n	800b8ae <_dtoa_r+0x926>
 800b81a:	e06b      	b.n	800b8f4 <_dtoa_r+0x96c>
 800b81c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b81e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b822:	e73c      	b.n	800b69e <_dtoa_r+0x716>
 800b824:	3fe00000 	.word	0x3fe00000
 800b828:	40240000 	.word	0x40240000
 800b82c:	9b03      	ldr	r3, [sp, #12]
 800b82e:	1e5c      	subs	r4, r3, #1
 800b830:	9b08      	ldr	r3, [sp, #32]
 800b832:	42a3      	cmp	r3, r4
 800b834:	db09      	blt.n	800b84a <_dtoa_r+0x8c2>
 800b836:	1b1c      	subs	r4, r3, r4
 800b838:	9b03      	ldr	r3, [sp, #12]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	f6bf af30 	bge.w	800b6a0 <_dtoa_r+0x718>
 800b840:	9b00      	ldr	r3, [sp, #0]
 800b842:	9a03      	ldr	r2, [sp, #12]
 800b844:	1a9e      	subs	r6, r3, r2
 800b846:	2300      	movs	r3, #0
 800b848:	e72b      	b.n	800b6a2 <_dtoa_r+0x71a>
 800b84a:	9b08      	ldr	r3, [sp, #32]
 800b84c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b84e:	1ae3      	subs	r3, r4, r3
 800b850:	9408      	str	r4, [sp, #32]
 800b852:	9e00      	ldr	r6, [sp, #0]
 800b854:	2400      	movs	r4, #0
 800b856:	441a      	add	r2, r3
 800b858:	9b03      	ldr	r3, [sp, #12]
 800b85a:	920d      	str	r2, [sp, #52]	@ 0x34
 800b85c:	e721      	b.n	800b6a2 <_dtoa_r+0x71a>
 800b85e:	9c08      	ldr	r4, [sp, #32]
 800b860:	9e00      	ldr	r6, [sp, #0]
 800b862:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b864:	e728      	b.n	800b6b8 <_dtoa_r+0x730>
 800b866:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b86a:	e751      	b.n	800b710 <_dtoa_r+0x788>
 800b86c:	9a08      	ldr	r2, [sp, #32]
 800b86e:	9902      	ldr	r1, [sp, #8]
 800b870:	e750      	b.n	800b714 <_dtoa_r+0x78c>
 800b872:	f8cd 8008 	str.w	r8, [sp, #8]
 800b876:	e751      	b.n	800b71c <_dtoa_r+0x794>
 800b878:	2300      	movs	r3, #0
 800b87a:	e779      	b.n	800b770 <_dtoa_r+0x7e8>
 800b87c:	9b04      	ldr	r3, [sp, #16]
 800b87e:	e777      	b.n	800b770 <_dtoa_r+0x7e8>
 800b880:	2300      	movs	r3, #0
 800b882:	9308      	str	r3, [sp, #32]
 800b884:	e779      	b.n	800b77a <_dtoa_r+0x7f2>
 800b886:	d093      	beq.n	800b7b0 <_dtoa_r+0x828>
 800b888:	331c      	adds	r3, #28
 800b88a:	9a00      	ldr	r2, [sp, #0]
 800b88c:	441a      	add	r2, r3
 800b88e:	441e      	add	r6, r3
 800b890:	9200      	str	r2, [sp, #0]
 800b892:	9a06      	ldr	r2, [sp, #24]
 800b894:	441a      	add	r2, r3
 800b896:	9206      	str	r2, [sp, #24]
 800b898:	e78a      	b.n	800b7b0 <_dtoa_r+0x828>
 800b89a:	4603      	mov	r3, r0
 800b89c:	e7f4      	b.n	800b888 <_dtoa_r+0x900>
 800b89e:	9b03      	ldr	r3, [sp, #12]
 800b8a0:	46b8      	mov	r8, r7
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	dc20      	bgt.n	800b8e8 <_dtoa_r+0x960>
 800b8a6:	469b      	mov	fp, r3
 800b8a8:	9b07      	ldr	r3, [sp, #28]
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	dd1e      	ble.n	800b8ec <_dtoa_r+0x964>
 800b8ae:	f1bb 0f00 	cmp.w	fp, #0
 800b8b2:	f47f adb1 	bne.w	800b418 <_dtoa_r+0x490>
 800b8b6:	4621      	mov	r1, r4
 800b8b8:	465b      	mov	r3, fp
 800b8ba:	2205      	movs	r2, #5
 800b8bc:	4648      	mov	r0, r9
 800b8be:	f000 fa97 	bl	800bdf0 <__multadd>
 800b8c2:	4601      	mov	r1, r0
 800b8c4:	4604      	mov	r4, r0
 800b8c6:	9802      	ldr	r0, [sp, #8]
 800b8c8:	f000 fca6 	bl	800c218 <__mcmp>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	f77f ada3 	ble.w	800b418 <_dtoa_r+0x490>
 800b8d2:	4656      	mov	r6, sl
 800b8d4:	2331      	movs	r3, #49	@ 0x31
 800b8d6:	f108 0801 	add.w	r8, r8, #1
 800b8da:	f806 3b01 	strb.w	r3, [r6], #1
 800b8de:	e59f      	b.n	800b420 <_dtoa_r+0x498>
 800b8e0:	46b8      	mov	r8, r7
 800b8e2:	9c03      	ldr	r4, [sp, #12]
 800b8e4:	4625      	mov	r5, r4
 800b8e6:	e7f4      	b.n	800b8d2 <_dtoa_r+0x94a>
 800b8e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b8ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	f000 8102 	beq.w	800baf8 <_dtoa_r+0xb70>
 800b8f4:	2e00      	cmp	r6, #0
 800b8f6:	dd05      	ble.n	800b904 <_dtoa_r+0x97c>
 800b8f8:	4629      	mov	r1, r5
 800b8fa:	4632      	mov	r2, r6
 800b8fc:	4648      	mov	r0, r9
 800b8fe:	f000 fc1f 	bl	800c140 <__lshift>
 800b902:	4605      	mov	r5, r0
 800b904:	9b08      	ldr	r3, [sp, #32]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d05c      	beq.n	800b9c4 <_dtoa_r+0xa3c>
 800b90a:	6869      	ldr	r1, [r5, #4]
 800b90c:	4648      	mov	r0, r9
 800b90e:	f000 fa0d 	bl	800bd2c <_Balloc>
 800b912:	4606      	mov	r6, r0
 800b914:	b928      	cbnz	r0, 800b922 <_dtoa_r+0x99a>
 800b916:	4b83      	ldr	r3, [pc, #524]	@ (800bb24 <_dtoa_r+0xb9c>)
 800b918:	4602      	mov	r2, r0
 800b91a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b91e:	f7ff bb4a 	b.w	800afb6 <_dtoa_r+0x2e>
 800b922:	692a      	ldr	r2, [r5, #16]
 800b924:	f105 010c 	add.w	r1, r5, #12
 800b928:	300c      	adds	r0, #12
 800b92a:	3202      	adds	r2, #2
 800b92c:	0092      	lsls	r2, r2, #2
 800b92e:	f7ff fa8e 	bl	800ae4e <memcpy>
 800b932:	2201      	movs	r2, #1
 800b934:	4631      	mov	r1, r6
 800b936:	4648      	mov	r0, r9
 800b938:	f000 fc02 	bl	800c140 <__lshift>
 800b93c:	f10a 0301 	add.w	r3, sl, #1
 800b940:	462f      	mov	r7, r5
 800b942:	4605      	mov	r5, r0
 800b944:	9300      	str	r3, [sp, #0]
 800b946:	eb0a 030b 	add.w	r3, sl, fp
 800b94a:	9308      	str	r3, [sp, #32]
 800b94c:	9b04      	ldr	r3, [sp, #16]
 800b94e:	f003 0301 	and.w	r3, r3, #1
 800b952:	9306      	str	r3, [sp, #24]
 800b954:	9b00      	ldr	r3, [sp, #0]
 800b956:	4621      	mov	r1, r4
 800b958:	9802      	ldr	r0, [sp, #8]
 800b95a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b95e:	f7ff fa83 	bl	800ae68 <quorem>
 800b962:	4603      	mov	r3, r0
 800b964:	4639      	mov	r1, r7
 800b966:	9003      	str	r0, [sp, #12]
 800b968:	3330      	adds	r3, #48	@ 0x30
 800b96a:	9802      	ldr	r0, [sp, #8]
 800b96c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b96e:	f000 fc53 	bl	800c218 <__mcmp>
 800b972:	462a      	mov	r2, r5
 800b974:	9004      	str	r0, [sp, #16]
 800b976:	4621      	mov	r1, r4
 800b978:	4648      	mov	r0, r9
 800b97a:	f000 fc69 	bl	800c250 <__mdiff>
 800b97e:	68c2      	ldr	r2, [r0, #12]
 800b980:	4606      	mov	r6, r0
 800b982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b984:	bb02      	cbnz	r2, 800b9c8 <_dtoa_r+0xa40>
 800b986:	4601      	mov	r1, r0
 800b988:	9802      	ldr	r0, [sp, #8]
 800b98a:	f000 fc45 	bl	800c218 <__mcmp>
 800b98e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b990:	4602      	mov	r2, r0
 800b992:	4631      	mov	r1, r6
 800b994:	4648      	mov	r0, r9
 800b996:	920c      	str	r2, [sp, #48]	@ 0x30
 800b998:	9309      	str	r3, [sp, #36]	@ 0x24
 800b99a:	f000 fa07 	bl	800bdac <_Bfree>
 800b99e:	9b07      	ldr	r3, [sp, #28]
 800b9a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b9a2:	9e00      	ldr	r6, [sp, #0]
 800b9a4:	ea42 0103 	orr.w	r1, r2, r3
 800b9a8:	9b06      	ldr	r3, [sp, #24]
 800b9aa:	4319      	orrs	r1, r3
 800b9ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9ae:	d10d      	bne.n	800b9cc <_dtoa_r+0xa44>
 800b9b0:	2b39      	cmp	r3, #57	@ 0x39
 800b9b2:	d027      	beq.n	800ba04 <_dtoa_r+0xa7c>
 800b9b4:	9a04      	ldr	r2, [sp, #16]
 800b9b6:	2a00      	cmp	r2, #0
 800b9b8:	dd01      	ble.n	800b9be <_dtoa_r+0xa36>
 800b9ba:	9b03      	ldr	r3, [sp, #12]
 800b9bc:	3331      	adds	r3, #49	@ 0x31
 800b9be:	f88b 3000 	strb.w	r3, [fp]
 800b9c2:	e52e      	b.n	800b422 <_dtoa_r+0x49a>
 800b9c4:	4628      	mov	r0, r5
 800b9c6:	e7b9      	b.n	800b93c <_dtoa_r+0x9b4>
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	e7e2      	b.n	800b992 <_dtoa_r+0xa0a>
 800b9cc:	9904      	ldr	r1, [sp, #16]
 800b9ce:	2900      	cmp	r1, #0
 800b9d0:	db04      	blt.n	800b9dc <_dtoa_r+0xa54>
 800b9d2:	9807      	ldr	r0, [sp, #28]
 800b9d4:	4301      	orrs	r1, r0
 800b9d6:	9806      	ldr	r0, [sp, #24]
 800b9d8:	4301      	orrs	r1, r0
 800b9da:	d120      	bne.n	800ba1e <_dtoa_r+0xa96>
 800b9dc:	2a00      	cmp	r2, #0
 800b9de:	ddee      	ble.n	800b9be <_dtoa_r+0xa36>
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	9902      	ldr	r1, [sp, #8]
 800b9e4:	4648      	mov	r0, r9
 800b9e6:	9300      	str	r3, [sp, #0]
 800b9e8:	f000 fbaa 	bl	800c140 <__lshift>
 800b9ec:	4621      	mov	r1, r4
 800b9ee:	9002      	str	r0, [sp, #8]
 800b9f0:	f000 fc12 	bl	800c218 <__mcmp>
 800b9f4:	2800      	cmp	r0, #0
 800b9f6:	9b00      	ldr	r3, [sp, #0]
 800b9f8:	dc02      	bgt.n	800ba00 <_dtoa_r+0xa78>
 800b9fa:	d1e0      	bne.n	800b9be <_dtoa_r+0xa36>
 800b9fc:	07da      	lsls	r2, r3, #31
 800b9fe:	d5de      	bpl.n	800b9be <_dtoa_r+0xa36>
 800ba00:	2b39      	cmp	r3, #57	@ 0x39
 800ba02:	d1da      	bne.n	800b9ba <_dtoa_r+0xa32>
 800ba04:	2339      	movs	r3, #57	@ 0x39
 800ba06:	f88b 3000 	strb.w	r3, [fp]
 800ba0a:	4633      	mov	r3, r6
 800ba0c:	461e      	mov	r6, r3
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba14:	2a39      	cmp	r2, #57	@ 0x39
 800ba16:	d04f      	beq.n	800bab8 <_dtoa_r+0xb30>
 800ba18:	3201      	adds	r2, #1
 800ba1a:	701a      	strb	r2, [r3, #0]
 800ba1c:	e501      	b.n	800b422 <_dtoa_r+0x49a>
 800ba1e:	2a00      	cmp	r2, #0
 800ba20:	dd03      	ble.n	800ba2a <_dtoa_r+0xaa2>
 800ba22:	2b39      	cmp	r3, #57	@ 0x39
 800ba24:	d0ee      	beq.n	800ba04 <_dtoa_r+0xa7c>
 800ba26:	3301      	adds	r3, #1
 800ba28:	e7c9      	b.n	800b9be <_dtoa_r+0xa36>
 800ba2a:	9a00      	ldr	r2, [sp, #0]
 800ba2c:	9908      	ldr	r1, [sp, #32]
 800ba2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ba32:	428a      	cmp	r2, r1
 800ba34:	d029      	beq.n	800ba8a <_dtoa_r+0xb02>
 800ba36:	2300      	movs	r3, #0
 800ba38:	220a      	movs	r2, #10
 800ba3a:	9902      	ldr	r1, [sp, #8]
 800ba3c:	4648      	mov	r0, r9
 800ba3e:	f000 f9d7 	bl	800bdf0 <__multadd>
 800ba42:	42af      	cmp	r7, r5
 800ba44:	9002      	str	r0, [sp, #8]
 800ba46:	f04f 0300 	mov.w	r3, #0
 800ba4a:	f04f 020a 	mov.w	r2, #10
 800ba4e:	4639      	mov	r1, r7
 800ba50:	4648      	mov	r0, r9
 800ba52:	d107      	bne.n	800ba64 <_dtoa_r+0xadc>
 800ba54:	f000 f9cc 	bl	800bdf0 <__multadd>
 800ba58:	4607      	mov	r7, r0
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	9b00      	ldr	r3, [sp, #0]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	9300      	str	r3, [sp, #0]
 800ba62:	e777      	b.n	800b954 <_dtoa_r+0x9cc>
 800ba64:	f000 f9c4 	bl	800bdf0 <__multadd>
 800ba68:	4629      	mov	r1, r5
 800ba6a:	4607      	mov	r7, r0
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	220a      	movs	r2, #10
 800ba70:	4648      	mov	r0, r9
 800ba72:	f000 f9bd 	bl	800bdf0 <__multadd>
 800ba76:	4605      	mov	r5, r0
 800ba78:	e7f0      	b.n	800ba5c <_dtoa_r+0xad4>
 800ba7a:	f1bb 0f00 	cmp.w	fp, #0
 800ba7e:	f04f 0700 	mov.w	r7, #0
 800ba82:	bfcc      	ite	gt
 800ba84:	465e      	movgt	r6, fp
 800ba86:	2601      	movle	r6, #1
 800ba88:	4456      	add	r6, sl
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	9902      	ldr	r1, [sp, #8]
 800ba8e:	4648      	mov	r0, r9
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	f000 fb55 	bl	800c140 <__lshift>
 800ba96:	4621      	mov	r1, r4
 800ba98:	9002      	str	r0, [sp, #8]
 800ba9a:	f000 fbbd 	bl	800c218 <__mcmp>
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	dcb3      	bgt.n	800ba0a <_dtoa_r+0xa82>
 800baa2:	d102      	bne.n	800baaa <_dtoa_r+0xb22>
 800baa4:	9b00      	ldr	r3, [sp, #0]
 800baa6:	07db      	lsls	r3, r3, #31
 800baa8:	d4af      	bmi.n	800ba0a <_dtoa_r+0xa82>
 800baaa:	4633      	mov	r3, r6
 800baac:	461e      	mov	r6, r3
 800baae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bab2:	2a30      	cmp	r2, #48	@ 0x30
 800bab4:	d0fa      	beq.n	800baac <_dtoa_r+0xb24>
 800bab6:	e4b4      	b.n	800b422 <_dtoa_r+0x49a>
 800bab8:	459a      	cmp	sl, r3
 800baba:	d1a7      	bne.n	800ba0c <_dtoa_r+0xa84>
 800babc:	2331      	movs	r3, #49	@ 0x31
 800babe:	f108 0801 	add.w	r8, r8, #1
 800bac2:	f88a 3000 	strb.w	r3, [sl]
 800bac6:	e4ac      	b.n	800b422 <_dtoa_r+0x49a>
 800bac8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800baca:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bb28 <_dtoa_r+0xba0>
 800bace:	b11b      	cbz	r3, 800bad8 <_dtoa_r+0xb50>
 800bad0:	f10a 0308 	add.w	r3, sl, #8
 800bad4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bad6:	6013      	str	r3, [r2, #0]
 800bad8:	4650      	mov	r0, sl
 800bada:	b017      	add	sp, #92	@ 0x5c
 800badc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bae0:	9b07      	ldr	r3, [sp, #28]
 800bae2:	2b01      	cmp	r3, #1
 800bae4:	f77f ae2d 	ble.w	800b742 <_dtoa_r+0x7ba>
 800bae8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800baea:	9308      	str	r3, [sp, #32]
 800baec:	2001      	movs	r0, #1
 800baee:	e64c      	b.n	800b78a <_dtoa_r+0x802>
 800baf0:	f1bb 0f00 	cmp.w	fp, #0
 800baf4:	f77f aed8 	ble.w	800b8a8 <_dtoa_r+0x920>
 800baf8:	4656      	mov	r6, sl
 800bafa:	4621      	mov	r1, r4
 800bafc:	9802      	ldr	r0, [sp, #8]
 800bafe:	f7ff f9b3 	bl	800ae68 <quorem>
 800bb02:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bb06:	f806 3b01 	strb.w	r3, [r6], #1
 800bb0a:	eba6 020a 	sub.w	r2, r6, sl
 800bb0e:	4593      	cmp	fp, r2
 800bb10:	ddb3      	ble.n	800ba7a <_dtoa_r+0xaf2>
 800bb12:	2300      	movs	r3, #0
 800bb14:	220a      	movs	r2, #10
 800bb16:	9902      	ldr	r1, [sp, #8]
 800bb18:	4648      	mov	r0, r9
 800bb1a:	f000 f969 	bl	800bdf0 <__multadd>
 800bb1e:	9002      	str	r0, [sp, #8]
 800bb20:	e7eb      	b.n	800bafa <_dtoa_r+0xb72>
 800bb22:	bf00      	nop
 800bb24:	0800d3d0 	.word	0x0800d3d0
 800bb28:	0800d354 	.word	0x0800d354

0800bb2c <_free_r>:
 800bb2c:	b538      	push	{r3, r4, r5, lr}
 800bb2e:	4605      	mov	r5, r0
 800bb30:	2900      	cmp	r1, #0
 800bb32:	d041      	beq.n	800bbb8 <_free_r+0x8c>
 800bb34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb38:	1f0c      	subs	r4, r1, #4
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	bfb8      	it	lt
 800bb3e:	18e4      	addlt	r4, r4, r3
 800bb40:	f000 f8e8 	bl	800bd14 <__malloc_lock>
 800bb44:	4a1d      	ldr	r2, [pc, #116]	@ (800bbbc <_free_r+0x90>)
 800bb46:	6813      	ldr	r3, [r2, #0]
 800bb48:	b933      	cbnz	r3, 800bb58 <_free_r+0x2c>
 800bb4a:	6063      	str	r3, [r4, #4]
 800bb4c:	6014      	str	r4, [r2, #0]
 800bb4e:	4628      	mov	r0, r5
 800bb50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb54:	f000 b8e4 	b.w	800bd20 <__malloc_unlock>
 800bb58:	42a3      	cmp	r3, r4
 800bb5a:	d908      	bls.n	800bb6e <_free_r+0x42>
 800bb5c:	6820      	ldr	r0, [r4, #0]
 800bb5e:	1821      	adds	r1, r4, r0
 800bb60:	428b      	cmp	r3, r1
 800bb62:	bf01      	itttt	eq
 800bb64:	6819      	ldreq	r1, [r3, #0]
 800bb66:	685b      	ldreq	r3, [r3, #4]
 800bb68:	1809      	addeq	r1, r1, r0
 800bb6a:	6021      	streq	r1, [r4, #0]
 800bb6c:	e7ed      	b.n	800bb4a <_free_r+0x1e>
 800bb6e:	461a      	mov	r2, r3
 800bb70:	685b      	ldr	r3, [r3, #4]
 800bb72:	b10b      	cbz	r3, 800bb78 <_free_r+0x4c>
 800bb74:	42a3      	cmp	r3, r4
 800bb76:	d9fa      	bls.n	800bb6e <_free_r+0x42>
 800bb78:	6811      	ldr	r1, [r2, #0]
 800bb7a:	1850      	adds	r0, r2, r1
 800bb7c:	42a0      	cmp	r0, r4
 800bb7e:	d10b      	bne.n	800bb98 <_free_r+0x6c>
 800bb80:	6820      	ldr	r0, [r4, #0]
 800bb82:	4401      	add	r1, r0
 800bb84:	1850      	adds	r0, r2, r1
 800bb86:	6011      	str	r1, [r2, #0]
 800bb88:	4283      	cmp	r3, r0
 800bb8a:	d1e0      	bne.n	800bb4e <_free_r+0x22>
 800bb8c:	6818      	ldr	r0, [r3, #0]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	4408      	add	r0, r1
 800bb92:	6053      	str	r3, [r2, #4]
 800bb94:	6010      	str	r0, [r2, #0]
 800bb96:	e7da      	b.n	800bb4e <_free_r+0x22>
 800bb98:	d902      	bls.n	800bba0 <_free_r+0x74>
 800bb9a:	230c      	movs	r3, #12
 800bb9c:	602b      	str	r3, [r5, #0]
 800bb9e:	e7d6      	b.n	800bb4e <_free_r+0x22>
 800bba0:	6820      	ldr	r0, [r4, #0]
 800bba2:	1821      	adds	r1, r4, r0
 800bba4:	428b      	cmp	r3, r1
 800bba6:	bf02      	ittt	eq
 800bba8:	6819      	ldreq	r1, [r3, #0]
 800bbaa:	685b      	ldreq	r3, [r3, #4]
 800bbac:	1809      	addeq	r1, r1, r0
 800bbae:	6063      	str	r3, [r4, #4]
 800bbb0:	bf08      	it	eq
 800bbb2:	6021      	streq	r1, [r4, #0]
 800bbb4:	6054      	str	r4, [r2, #4]
 800bbb6:	e7ca      	b.n	800bb4e <_free_r+0x22>
 800bbb8:	bd38      	pop	{r3, r4, r5, pc}
 800bbba:	bf00      	nop
 800bbbc:	20003524 	.word	0x20003524

0800bbc0 <malloc>:
 800bbc0:	4b02      	ldr	r3, [pc, #8]	@ (800bbcc <malloc+0xc>)
 800bbc2:	4601      	mov	r1, r0
 800bbc4:	6818      	ldr	r0, [r3, #0]
 800bbc6:	f000 b825 	b.w	800bc14 <_malloc_r>
 800bbca:	bf00      	nop
 800bbcc:	2000001c 	.word	0x2000001c

0800bbd0 <sbrk_aligned>:
 800bbd0:	b570      	push	{r4, r5, r6, lr}
 800bbd2:	4e0f      	ldr	r6, [pc, #60]	@ (800bc10 <sbrk_aligned+0x40>)
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	6831      	ldr	r1, [r6, #0]
 800bbda:	b911      	cbnz	r1, 800bbe2 <sbrk_aligned+0x12>
 800bbdc:	f000 fe46 	bl	800c86c <_sbrk_r>
 800bbe0:	6030      	str	r0, [r6, #0]
 800bbe2:	4621      	mov	r1, r4
 800bbe4:	4628      	mov	r0, r5
 800bbe6:	f000 fe41 	bl	800c86c <_sbrk_r>
 800bbea:	1c43      	adds	r3, r0, #1
 800bbec:	d103      	bne.n	800bbf6 <sbrk_aligned+0x26>
 800bbee:	f04f 34ff 	mov.w	r4, #4294967295
 800bbf2:	4620      	mov	r0, r4
 800bbf4:	bd70      	pop	{r4, r5, r6, pc}
 800bbf6:	1cc4      	adds	r4, r0, #3
 800bbf8:	f024 0403 	bic.w	r4, r4, #3
 800bbfc:	42a0      	cmp	r0, r4
 800bbfe:	d0f8      	beq.n	800bbf2 <sbrk_aligned+0x22>
 800bc00:	1a21      	subs	r1, r4, r0
 800bc02:	4628      	mov	r0, r5
 800bc04:	f000 fe32 	bl	800c86c <_sbrk_r>
 800bc08:	3001      	adds	r0, #1
 800bc0a:	d1f2      	bne.n	800bbf2 <sbrk_aligned+0x22>
 800bc0c:	e7ef      	b.n	800bbee <sbrk_aligned+0x1e>
 800bc0e:	bf00      	nop
 800bc10:	20003520 	.word	0x20003520

0800bc14 <_malloc_r>:
 800bc14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc18:	1ccd      	adds	r5, r1, #3
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	f025 0503 	bic.w	r5, r5, #3
 800bc20:	3508      	adds	r5, #8
 800bc22:	2d0c      	cmp	r5, #12
 800bc24:	bf38      	it	cc
 800bc26:	250c      	movcc	r5, #12
 800bc28:	2d00      	cmp	r5, #0
 800bc2a:	db01      	blt.n	800bc30 <_malloc_r+0x1c>
 800bc2c:	42a9      	cmp	r1, r5
 800bc2e:	d904      	bls.n	800bc3a <_malloc_r+0x26>
 800bc30:	230c      	movs	r3, #12
 800bc32:	6033      	str	r3, [r6, #0]
 800bc34:	2000      	movs	r0, #0
 800bc36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd10 <_malloc_r+0xfc>
 800bc3e:	f000 f869 	bl	800bd14 <__malloc_lock>
 800bc42:	f8d8 3000 	ldr.w	r3, [r8]
 800bc46:	461c      	mov	r4, r3
 800bc48:	bb44      	cbnz	r4, 800bc9c <_malloc_r+0x88>
 800bc4a:	4629      	mov	r1, r5
 800bc4c:	4630      	mov	r0, r6
 800bc4e:	f7ff ffbf 	bl	800bbd0 <sbrk_aligned>
 800bc52:	1c43      	adds	r3, r0, #1
 800bc54:	4604      	mov	r4, r0
 800bc56:	d158      	bne.n	800bd0a <_malloc_r+0xf6>
 800bc58:	f8d8 4000 	ldr.w	r4, [r8]
 800bc5c:	4627      	mov	r7, r4
 800bc5e:	2f00      	cmp	r7, #0
 800bc60:	d143      	bne.n	800bcea <_malloc_r+0xd6>
 800bc62:	2c00      	cmp	r4, #0
 800bc64:	d04b      	beq.n	800bcfe <_malloc_r+0xea>
 800bc66:	6823      	ldr	r3, [r4, #0]
 800bc68:	4639      	mov	r1, r7
 800bc6a:	4630      	mov	r0, r6
 800bc6c:	eb04 0903 	add.w	r9, r4, r3
 800bc70:	f000 fdfc 	bl	800c86c <_sbrk_r>
 800bc74:	4581      	cmp	r9, r0
 800bc76:	d142      	bne.n	800bcfe <_malloc_r+0xea>
 800bc78:	6821      	ldr	r1, [r4, #0]
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	1a6d      	subs	r5, r5, r1
 800bc7e:	4629      	mov	r1, r5
 800bc80:	f7ff ffa6 	bl	800bbd0 <sbrk_aligned>
 800bc84:	3001      	adds	r0, #1
 800bc86:	d03a      	beq.n	800bcfe <_malloc_r+0xea>
 800bc88:	6823      	ldr	r3, [r4, #0]
 800bc8a:	442b      	add	r3, r5
 800bc8c:	6023      	str	r3, [r4, #0]
 800bc8e:	f8d8 3000 	ldr.w	r3, [r8]
 800bc92:	685a      	ldr	r2, [r3, #4]
 800bc94:	bb62      	cbnz	r2, 800bcf0 <_malloc_r+0xdc>
 800bc96:	f8c8 7000 	str.w	r7, [r8]
 800bc9a:	e00f      	b.n	800bcbc <_malloc_r+0xa8>
 800bc9c:	6822      	ldr	r2, [r4, #0]
 800bc9e:	1b52      	subs	r2, r2, r5
 800bca0:	d420      	bmi.n	800bce4 <_malloc_r+0xd0>
 800bca2:	2a0b      	cmp	r2, #11
 800bca4:	d917      	bls.n	800bcd6 <_malloc_r+0xc2>
 800bca6:	1961      	adds	r1, r4, r5
 800bca8:	42a3      	cmp	r3, r4
 800bcaa:	6025      	str	r5, [r4, #0]
 800bcac:	bf18      	it	ne
 800bcae:	6059      	strne	r1, [r3, #4]
 800bcb0:	6863      	ldr	r3, [r4, #4]
 800bcb2:	bf08      	it	eq
 800bcb4:	f8c8 1000 	streq.w	r1, [r8]
 800bcb8:	5162      	str	r2, [r4, r5]
 800bcba:	604b      	str	r3, [r1, #4]
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	f000 f82f 	bl	800bd20 <__malloc_unlock>
 800bcc2:	f104 000b 	add.w	r0, r4, #11
 800bcc6:	1d23      	adds	r3, r4, #4
 800bcc8:	f020 0007 	bic.w	r0, r0, #7
 800bccc:	1ac2      	subs	r2, r0, r3
 800bcce:	bf1c      	itt	ne
 800bcd0:	1a1b      	subne	r3, r3, r0
 800bcd2:	50a3      	strne	r3, [r4, r2]
 800bcd4:	e7af      	b.n	800bc36 <_malloc_r+0x22>
 800bcd6:	6862      	ldr	r2, [r4, #4]
 800bcd8:	42a3      	cmp	r3, r4
 800bcda:	bf0c      	ite	eq
 800bcdc:	f8c8 2000 	streq.w	r2, [r8]
 800bce0:	605a      	strne	r2, [r3, #4]
 800bce2:	e7eb      	b.n	800bcbc <_malloc_r+0xa8>
 800bce4:	4623      	mov	r3, r4
 800bce6:	6864      	ldr	r4, [r4, #4]
 800bce8:	e7ae      	b.n	800bc48 <_malloc_r+0x34>
 800bcea:	463c      	mov	r4, r7
 800bcec:	687f      	ldr	r7, [r7, #4]
 800bcee:	e7b6      	b.n	800bc5e <_malloc_r+0x4a>
 800bcf0:	461a      	mov	r2, r3
 800bcf2:	685b      	ldr	r3, [r3, #4]
 800bcf4:	42a3      	cmp	r3, r4
 800bcf6:	d1fb      	bne.n	800bcf0 <_malloc_r+0xdc>
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	6053      	str	r3, [r2, #4]
 800bcfc:	e7de      	b.n	800bcbc <_malloc_r+0xa8>
 800bcfe:	230c      	movs	r3, #12
 800bd00:	4630      	mov	r0, r6
 800bd02:	6033      	str	r3, [r6, #0]
 800bd04:	f000 f80c 	bl	800bd20 <__malloc_unlock>
 800bd08:	e794      	b.n	800bc34 <_malloc_r+0x20>
 800bd0a:	6005      	str	r5, [r0, #0]
 800bd0c:	e7d6      	b.n	800bcbc <_malloc_r+0xa8>
 800bd0e:	bf00      	nop
 800bd10:	20003524 	.word	0x20003524

0800bd14 <__malloc_lock>:
 800bd14:	4801      	ldr	r0, [pc, #4]	@ (800bd1c <__malloc_lock+0x8>)
 800bd16:	f7ff b88a 	b.w	800ae2e <__retarget_lock_acquire_recursive>
 800bd1a:	bf00      	nop
 800bd1c:	2000351c 	.word	0x2000351c

0800bd20 <__malloc_unlock>:
 800bd20:	4801      	ldr	r0, [pc, #4]	@ (800bd28 <__malloc_unlock+0x8>)
 800bd22:	f7ff b885 	b.w	800ae30 <__retarget_lock_release_recursive>
 800bd26:	bf00      	nop
 800bd28:	2000351c 	.word	0x2000351c

0800bd2c <_Balloc>:
 800bd2c:	b570      	push	{r4, r5, r6, lr}
 800bd2e:	69c6      	ldr	r6, [r0, #28]
 800bd30:	4604      	mov	r4, r0
 800bd32:	460d      	mov	r5, r1
 800bd34:	b976      	cbnz	r6, 800bd54 <_Balloc+0x28>
 800bd36:	2010      	movs	r0, #16
 800bd38:	f7ff ff42 	bl	800bbc0 <malloc>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	61e0      	str	r0, [r4, #28]
 800bd40:	b920      	cbnz	r0, 800bd4c <_Balloc+0x20>
 800bd42:	4b18      	ldr	r3, [pc, #96]	@ (800bda4 <_Balloc+0x78>)
 800bd44:	216b      	movs	r1, #107	@ 0x6b
 800bd46:	4818      	ldr	r0, [pc, #96]	@ (800bda8 <_Balloc+0x7c>)
 800bd48:	f000 fda0 	bl	800c88c <__assert_func>
 800bd4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd50:	6006      	str	r6, [r0, #0]
 800bd52:	60c6      	str	r6, [r0, #12]
 800bd54:	69e6      	ldr	r6, [r4, #28]
 800bd56:	68f3      	ldr	r3, [r6, #12]
 800bd58:	b183      	cbz	r3, 800bd7c <_Balloc+0x50>
 800bd5a:	69e3      	ldr	r3, [r4, #28]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bd62:	b9b8      	cbnz	r0, 800bd94 <_Balloc+0x68>
 800bd64:	2101      	movs	r1, #1
 800bd66:	4620      	mov	r0, r4
 800bd68:	fa01 f605 	lsl.w	r6, r1, r5
 800bd6c:	1d72      	adds	r2, r6, #5
 800bd6e:	0092      	lsls	r2, r2, #2
 800bd70:	f000 fdaa 	bl	800c8c8 <_calloc_r>
 800bd74:	b160      	cbz	r0, 800bd90 <_Balloc+0x64>
 800bd76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bd7a:	e00e      	b.n	800bd9a <_Balloc+0x6e>
 800bd7c:	2221      	movs	r2, #33	@ 0x21
 800bd7e:	2104      	movs	r1, #4
 800bd80:	4620      	mov	r0, r4
 800bd82:	f000 fda1 	bl	800c8c8 <_calloc_r>
 800bd86:	69e3      	ldr	r3, [r4, #28]
 800bd88:	60f0      	str	r0, [r6, #12]
 800bd8a:	68db      	ldr	r3, [r3, #12]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d1e4      	bne.n	800bd5a <_Balloc+0x2e>
 800bd90:	2000      	movs	r0, #0
 800bd92:	bd70      	pop	{r4, r5, r6, pc}
 800bd94:	6802      	ldr	r2, [r0, #0]
 800bd96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bda0:	e7f7      	b.n	800bd92 <_Balloc+0x66>
 800bda2:	bf00      	nop
 800bda4:	0800d361 	.word	0x0800d361
 800bda8:	0800d3e1 	.word	0x0800d3e1

0800bdac <_Bfree>:
 800bdac:	b570      	push	{r4, r5, r6, lr}
 800bdae:	69c6      	ldr	r6, [r0, #28]
 800bdb0:	4605      	mov	r5, r0
 800bdb2:	460c      	mov	r4, r1
 800bdb4:	b976      	cbnz	r6, 800bdd4 <_Bfree+0x28>
 800bdb6:	2010      	movs	r0, #16
 800bdb8:	f7ff ff02 	bl	800bbc0 <malloc>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	61e8      	str	r0, [r5, #28]
 800bdc0:	b920      	cbnz	r0, 800bdcc <_Bfree+0x20>
 800bdc2:	4b09      	ldr	r3, [pc, #36]	@ (800bde8 <_Bfree+0x3c>)
 800bdc4:	218f      	movs	r1, #143	@ 0x8f
 800bdc6:	4809      	ldr	r0, [pc, #36]	@ (800bdec <_Bfree+0x40>)
 800bdc8:	f000 fd60 	bl	800c88c <__assert_func>
 800bdcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdd0:	6006      	str	r6, [r0, #0]
 800bdd2:	60c6      	str	r6, [r0, #12]
 800bdd4:	b13c      	cbz	r4, 800bde6 <_Bfree+0x3a>
 800bdd6:	69eb      	ldr	r3, [r5, #28]
 800bdd8:	6862      	ldr	r2, [r4, #4]
 800bdda:	68db      	ldr	r3, [r3, #12]
 800bddc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bde0:	6021      	str	r1, [r4, #0]
 800bde2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bde6:	bd70      	pop	{r4, r5, r6, pc}
 800bde8:	0800d361 	.word	0x0800d361
 800bdec:	0800d3e1 	.word	0x0800d3e1

0800bdf0 <__multadd>:
 800bdf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf4:	f101 0c14 	add.w	ip, r1, #20
 800bdf8:	4607      	mov	r7, r0
 800bdfa:	460c      	mov	r4, r1
 800bdfc:	461e      	mov	r6, r3
 800bdfe:	690d      	ldr	r5, [r1, #16]
 800be00:	2000      	movs	r0, #0
 800be02:	f8dc 3000 	ldr.w	r3, [ip]
 800be06:	3001      	adds	r0, #1
 800be08:	b299      	uxth	r1, r3
 800be0a:	4285      	cmp	r5, r0
 800be0c:	fb02 6101 	mla	r1, r2, r1, r6
 800be10:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be14:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800be18:	b289      	uxth	r1, r1
 800be1a:	fb02 3306 	mla	r3, r2, r6, r3
 800be1e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be26:	f84c 1b04 	str.w	r1, [ip], #4
 800be2a:	dcea      	bgt.n	800be02 <__multadd+0x12>
 800be2c:	b30e      	cbz	r6, 800be72 <__multadd+0x82>
 800be2e:	68a3      	ldr	r3, [r4, #8]
 800be30:	42ab      	cmp	r3, r5
 800be32:	dc19      	bgt.n	800be68 <__multadd+0x78>
 800be34:	6861      	ldr	r1, [r4, #4]
 800be36:	4638      	mov	r0, r7
 800be38:	3101      	adds	r1, #1
 800be3a:	f7ff ff77 	bl	800bd2c <_Balloc>
 800be3e:	4680      	mov	r8, r0
 800be40:	b928      	cbnz	r0, 800be4e <__multadd+0x5e>
 800be42:	4602      	mov	r2, r0
 800be44:	4b0c      	ldr	r3, [pc, #48]	@ (800be78 <__multadd+0x88>)
 800be46:	21ba      	movs	r1, #186	@ 0xba
 800be48:	480c      	ldr	r0, [pc, #48]	@ (800be7c <__multadd+0x8c>)
 800be4a:	f000 fd1f 	bl	800c88c <__assert_func>
 800be4e:	6922      	ldr	r2, [r4, #16]
 800be50:	f104 010c 	add.w	r1, r4, #12
 800be54:	300c      	adds	r0, #12
 800be56:	3202      	adds	r2, #2
 800be58:	0092      	lsls	r2, r2, #2
 800be5a:	f7fe fff8 	bl	800ae4e <memcpy>
 800be5e:	4621      	mov	r1, r4
 800be60:	4644      	mov	r4, r8
 800be62:	4638      	mov	r0, r7
 800be64:	f7ff ffa2 	bl	800bdac <_Bfree>
 800be68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800be6c:	3501      	adds	r5, #1
 800be6e:	615e      	str	r6, [r3, #20]
 800be70:	6125      	str	r5, [r4, #16]
 800be72:	4620      	mov	r0, r4
 800be74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be78:	0800d3d0 	.word	0x0800d3d0
 800be7c:	0800d3e1 	.word	0x0800d3e1

0800be80 <__hi0bits>:
 800be80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800be84:	4603      	mov	r3, r0
 800be86:	bf36      	itet	cc
 800be88:	0403      	lslcc	r3, r0, #16
 800be8a:	2000      	movcs	r0, #0
 800be8c:	2010      	movcc	r0, #16
 800be8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be92:	bf3c      	itt	cc
 800be94:	021b      	lslcc	r3, r3, #8
 800be96:	3008      	addcc	r0, #8
 800be98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be9c:	bf3c      	itt	cc
 800be9e:	011b      	lslcc	r3, r3, #4
 800bea0:	3004      	addcc	r0, #4
 800bea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bea6:	bf3c      	itt	cc
 800bea8:	009b      	lslcc	r3, r3, #2
 800beaa:	3002      	addcc	r0, #2
 800beac:	2b00      	cmp	r3, #0
 800beae:	db05      	blt.n	800bebc <__hi0bits+0x3c>
 800beb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800beb4:	f100 0001 	add.w	r0, r0, #1
 800beb8:	bf08      	it	eq
 800beba:	2020      	moveq	r0, #32
 800bebc:	4770      	bx	lr

0800bebe <__lo0bits>:
 800bebe:	6803      	ldr	r3, [r0, #0]
 800bec0:	4602      	mov	r2, r0
 800bec2:	f013 0007 	ands.w	r0, r3, #7
 800bec6:	d00b      	beq.n	800bee0 <__lo0bits+0x22>
 800bec8:	07d9      	lsls	r1, r3, #31
 800beca:	d421      	bmi.n	800bf10 <__lo0bits+0x52>
 800becc:	0798      	lsls	r0, r3, #30
 800bece:	bf47      	ittee	mi
 800bed0:	085b      	lsrmi	r3, r3, #1
 800bed2:	2001      	movmi	r0, #1
 800bed4:	089b      	lsrpl	r3, r3, #2
 800bed6:	2002      	movpl	r0, #2
 800bed8:	bf4c      	ite	mi
 800beda:	6013      	strmi	r3, [r2, #0]
 800bedc:	6013      	strpl	r3, [r2, #0]
 800bede:	4770      	bx	lr
 800bee0:	b299      	uxth	r1, r3
 800bee2:	b909      	cbnz	r1, 800bee8 <__lo0bits+0x2a>
 800bee4:	0c1b      	lsrs	r3, r3, #16
 800bee6:	2010      	movs	r0, #16
 800bee8:	b2d9      	uxtb	r1, r3
 800beea:	b909      	cbnz	r1, 800bef0 <__lo0bits+0x32>
 800beec:	3008      	adds	r0, #8
 800beee:	0a1b      	lsrs	r3, r3, #8
 800bef0:	0719      	lsls	r1, r3, #28
 800bef2:	bf04      	itt	eq
 800bef4:	091b      	lsreq	r3, r3, #4
 800bef6:	3004      	addeq	r0, #4
 800bef8:	0799      	lsls	r1, r3, #30
 800befa:	bf04      	itt	eq
 800befc:	089b      	lsreq	r3, r3, #2
 800befe:	3002      	addeq	r0, #2
 800bf00:	07d9      	lsls	r1, r3, #31
 800bf02:	d403      	bmi.n	800bf0c <__lo0bits+0x4e>
 800bf04:	085b      	lsrs	r3, r3, #1
 800bf06:	f100 0001 	add.w	r0, r0, #1
 800bf0a:	d003      	beq.n	800bf14 <__lo0bits+0x56>
 800bf0c:	6013      	str	r3, [r2, #0]
 800bf0e:	4770      	bx	lr
 800bf10:	2000      	movs	r0, #0
 800bf12:	4770      	bx	lr
 800bf14:	2020      	movs	r0, #32
 800bf16:	4770      	bx	lr

0800bf18 <__i2b>:
 800bf18:	b510      	push	{r4, lr}
 800bf1a:	460c      	mov	r4, r1
 800bf1c:	2101      	movs	r1, #1
 800bf1e:	f7ff ff05 	bl	800bd2c <_Balloc>
 800bf22:	4602      	mov	r2, r0
 800bf24:	b928      	cbnz	r0, 800bf32 <__i2b+0x1a>
 800bf26:	4b05      	ldr	r3, [pc, #20]	@ (800bf3c <__i2b+0x24>)
 800bf28:	f240 1145 	movw	r1, #325	@ 0x145
 800bf2c:	4804      	ldr	r0, [pc, #16]	@ (800bf40 <__i2b+0x28>)
 800bf2e:	f000 fcad 	bl	800c88c <__assert_func>
 800bf32:	2301      	movs	r3, #1
 800bf34:	6144      	str	r4, [r0, #20]
 800bf36:	6103      	str	r3, [r0, #16]
 800bf38:	bd10      	pop	{r4, pc}
 800bf3a:	bf00      	nop
 800bf3c:	0800d3d0 	.word	0x0800d3d0
 800bf40:	0800d3e1 	.word	0x0800d3e1

0800bf44 <__multiply>:
 800bf44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf48:	4617      	mov	r7, r2
 800bf4a:	690a      	ldr	r2, [r1, #16]
 800bf4c:	4689      	mov	r9, r1
 800bf4e:	b085      	sub	sp, #20
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	429a      	cmp	r2, r3
 800bf54:	bfa2      	ittt	ge
 800bf56:	463b      	movge	r3, r7
 800bf58:	460f      	movge	r7, r1
 800bf5a:	4699      	movge	r9, r3
 800bf5c:	693d      	ldr	r5, [r7, #16]
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bf64:	6879      	ldr	r1, [r7, #4]
 800bf66:	eb05 060a 	add.w	r6, r5, sl
 800bf6a:	42b3      	cmp	r3, r6
 800bf6c:	bfb8      	it	lt
 800bf6e:	3101      	addlt	r1, #1
 800bf70:	f7ff fedc 	bl	800bd2c <_Balloc>
 800bf74:	b930      	cbnz	r0, 800bf84 <__multiply+0x40>
 800bf76:	4602      	mov	r2, r0
 800bf78:	4b42      	ldr	r3, [pc, #264]	@ (800c084 <__multiply+0x140>)
 800bf7a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bf7e:	4842      	ldr	r0, [pc, #264]	@ (800c088 <__multiply+0x144>)
 800bf80:	f000 fc84 	bl	800c88c <__assert_func>
 800bf84:	f100 0414 	add.w	r4, r0, #20
 800bf88:	2200      	movs	r2, #0
 800bf8a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bf8e:	4623      	mov	r3, r4
 800bf90:	4573      	cmp	r3, lr
 800bf92:	d320      	bcc.n	800bfd6 <__multiply+0x92>
 800bf94:	f107 0814 	add.w	r8, r7, #20
 800bf98:	f109 0114 	add.w	r1, r9, #20
 800bf9c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bfa0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bfa4:	9302      	str	r3, [sp, #8]
 800bfa6:	1beb      	subs	r3, r5, r7
 800bfa8:	3715      	adds	r7, #21
 800bfaa:	3b15      	subs	r3, #21
 800bfac:	f023 0303 	bic.w	r3, r3, #3
 800bfb0:	3304      	adds	r3, #4
 800bfb2:	42bd      	cmp	r5, r7
 800bfb4:	bf38      	it	cc
 800bfb6:	2304      	movcc	r3, #4
 800bfb8:	9301      	str	r3, [sp, #4]
 800bfba:	9b02      	ldr	r3, [sp, #8]
 800bfbc:	9103      	str	r1, [sp, #12]
 800bfbe:	428b      	cmp	r3, r1
 800bfc0:	d80c      	bhi.n	800bfdc <__multiply+0x98>
 800bfc2:	2e00      	cmp	r6, #0
 800bfc4:	dd03      	ble.n	800bfce <__multiply+0x8a>
 800bfc6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d057      	beq.n	800c07e <__multiply+0x13a>
 800bfce:	6106      	str	r6, [r0, #16]
 800bfd0:	b005      	add	sp, #20
 800bfd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd6:	f843 2b04 	str.w	r2, [r3], #4
 800bfda:	e7d9      	b.n	800bf90 <__multiply+0x4c>
 800bfdc:	f8b1 a000 	ldrh.w	sl, [r1]
 800bfe0:	f1ba 0f00 	cmp.w	sl, #0
 800bfe4:	d021      	beq.n	800c02a <__multiply+0xe6>
 800bfe6:	46c4      	mov	ip, r8
 800bfe8:	46a1      	mov	r9, r4
 800bfea:	2700      	movs	r7, #0
 800bfec:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bff0:	f8d9 3000 	ldr.w	r3, [r9]
 800bff4:	fa1f fb82 	uxth.w	fp, r2
 800bff8:	4565      	cmp	r5, ip
 800bffa:	b29b      	uxth	r3, r3
 800bffc:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c000:	fb0a 330b 	mla	r3, sl, fp, r3
 800c004:	443b      	add	r3, r7
 800c006:	f8d9 7000 	ldr.w	r7, [r9]
 800c00a:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800c00e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c012:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c016:	b29b      	uxth	r3, r3
 800c018:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c01c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c020:	f849 3b04 	str.w	r3, [r9], #4
 800c024:	d8e2      	bhi.n	800bfec <__multiply+0xa8>
 800c026:	9b01      	ldr	r3, [sp, #4]
 800c028:	50e7      	str	r7, [r4, r3]
 800c02a:	9b03      	ldr	r3, [sp, #12]
 800c02c:	3104      	adds	r1, #4
 800c02e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c032:	f1b9 0f00 	cmp.w	r9, #0
 800c036:	d020      	beq.n	800c07a <__multiply+0x136>
 800c038:	6823      	ldr	r3, [r4, #0]
 800c03a:	4647      	mov	r7, r8
 800c03c:	46a4      	mov	ip, r4
 800c03e:	f04f 0a00 	mov.w	sl, #0
 800c042:	f8b7 b000 	ldrh.w	fp, [r7]
 800c046:	b29b      	uxth	r3, r3
 800c048:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c04c:	fb09 220b 	mla	r2, r9, fp, r2
 800c050:	4452      	add	r2, sl
 800c052:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c056:	f84c 3b04 	str.w	r3, [ip], #4
 800c05a:	f857 3b04 	ldr.w	r3, [r7], #4
 800c05e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c062:	f8bc 3000 	ldrh.w	r3, [ip]
 800c066:	42bd      	cmp	r5, r7
 800c068:	fb09 330a 	mla	r3, r9, sl, r3
 800c06c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c070:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c074:	d8e5      	bhi.n	800c042 <__multiply+0xfe>
 800c076:	9a01      	ldr	r2, [sp, #4]
 800c078:	50a3      	str	r3, [r4, r2]
 800c07a:	3404      	adds	r4, #4
 800c07c:	e79d      	b.n	800bfba <__multiply+0x76>
 800c07e:	3e01      	subs	r6, #1
 800c080:	e79f      	b.n	800bfc2 <__multiply+0x7e>
 800c082:	bf00      	nop
 800c084:	0800d3d0 	.word	0x0800d3d0
 800c088:	0800d3e1 	.word	0x0800d3e1

0800c08c <__pow5mult>:
 800c08c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c090:	4615      	mov	r5, r2
 800c092:	f012 0203 	ands.w	r2, r2, #3
 800c096:	4607      	mov	r7, r0
 800c098:	460e      	mov	r6, r1
 800c09a:	d007      	beq.n	800c0ac <__pow5mult+0x20>
 800c09c:	3a01      	subs	r2, #1
 800c09e:	4c25      	ldr	r4, [pc, #148]	@ (800c134 <__pow5mult+0xa8>)
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c0a6:	f7ff fea3 	bl	800bdf0 <__multadd>
 800c0aa:	4606      	mov	r6, r0
 800c0ac:	10ad      	asrs	r5, r5, #2
 800c0ae:	d03d      	beq.n	800c12c <__pow5mult+0xa0>
 800c0b0:	69fc      	ldr	r4, [r7, #28]
 800c0b2:	b97c      	cbnz	r4, 800c0d4 <__pow5mult+0x48>
 800c0b4:	2010      	movs	r0, #16
 800c0b6:	f7ff fd83 	bl	800bbc0 <malloc>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	61f8      	str	r0, [r7, #28]
 800c0be:	b928      	cbnz	r0, 800c0cc <__pow5mult+0x40>
 800c0c0:	4b1d      	ldr	r3, [pc, #116]	@ (800c138 <__pow5mult+0xac>)
 800c0c2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c0c6:	481d      	ldr	r0, [pc, #116]	@ (800c13c <__pow5mult+0xb0>)
 800c0c8:	f000 fbe0 	bl	800c88c <__assert_func>
 800c0cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c0d0:	6004      	str	r4, [r0, #0]
 800c0d2:	60c4      	str	r4, [r0, #12]
 800c0d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c0d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0dc:	b94c      	cbnz	r4, 800c0f2 <__pow5mult+0x66>
 800c0de:	f240 2171 	movw	r1, #625	@ 0x271
 800c0e2:	4638      	mov	r0, r7
 800c0e4:	f7ff ff18 	bl	800bf18 <__i2b>
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	4604      	mov	r4, r0
 800c0ec:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0f0:	6003      	str	r3, [r0, #0]
 800c0f2:	f04f 0900 	mov.w	r9, #0
 800c0f6:	07eb      	lsls	r3, r5, #31
 800c0f8:	d50a      	bpl.n	800c110 <__pow5mult+0x84>
 800c0fa:	4631      	mov	r1, r6
 800c0fc:	4622      	mov	r2, r4
 800c0fe:	4638      	mov	r0, r7
 800c100:	f7ff ff20 	bl	800bf44 <__multiply>
 800c104:	4680      	mov	r8, r0
 800c106:	4631      	mov	r1, r6
 800c108:	4638      	mov	r0, r7
 800c10a:	4646      	mov	r6, r8
 800c10c:	f7ff fe4e 	bl	800bdac <_Bfree>
 800c110:	106d      	asrs	r5, r5, #1
 800c112:	d00b      	beq.n	800c12c <__pow5mult+0xa0>
 800c114:	6820      	ldr	r0, [r4, #0]
 800c116:	b938      	cbnz	r0, 800c128 <__pow5mult+0x9c>
 800c118:	4622      	mov	r2, r4
 800c11a:	4621      	mov	r1, r4
 800c11c:	4638      	mov	r0, r7
 800c11e:	f7ff ff11 	bl	800bf44 <__multiply>
 800c122:	6020      	str	r0, [r4, #0]
 800c124:	f8c0 9000 	str.w	r9, [r0]
 800c128:	4604      	mov	r4, r0
 800c12a:	e7e4      	b.n	800c0f6 <__pow5mult+0x6a>
 800c12c:	4630      	mov	r0, r6
 800c12e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c132:	bf00      	nop
 800c134:	0800d494 	.word	0x0800d494
 800c138:	0800d361 	.word	0x0800d361
 800c13c:	0800d3e1 	.word	0x0800d3e1

0800c140 <__lshift>:
 800c140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c144:	460c      	mov	r4, r1
 800c146:	4607      	mov	r7, r0
 800c148:	4691      	mov	r9, r2
 800c14a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c14e:	6923      	ldr	r3, [r4, #16]
 800c150:	6849      	ldr	r1, [r1, #4]
 800c152:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c156:	68a3      	ldr	r3, [r4, #8]
 800c158:	f108 0601 	add.w	r6, r8, #1
 800c15c:	42b3      	cmp	r3, r6
 800c15e:	db0b      	blt.n	800c178 <__lshift+0x38>
 800c160:	4638      	mov	r0, r7
 800c162:	f7ff fde3 	bl	800bd2c <_Balloc>
 800c166:	4605      	mov	r5, r0
 800c168:	b948      	cbnz	r0, 800c17e <__lshift+0x3e>
 800c16a:	4602      	mov	r2, r0
 800c16c:	4b28      	ldr	r3, [pc, #160]	@ (800c210 <__lshift+0xd0>)
 800c16e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c172:	4828      	ldr	r0, [pc, #160]	@ (800c214 <__lshift+0xd4>)
 800c174:	f000 fb8a 	bl	800c88c <__assert_func>
 800c178:	3101      	adds	r1, #1
 800c17a:	005b      	lsls	r3, r3, #1
 800c17c:	e7ee      	b.n	800c15c <__lshift+0x1c>
 800c17e:	2300      	movs	r3, #0
 800c180:	f100 0114 	add.w	r1, r0, #20
 800c184:	f100 0210 	add.w	r2, r0, #16
 800c188:	4618      	mov	r0, r3
 800c18a:	4553      	cmp	r3, sl
 800c18c:	db33      	blt.n	800c1f6 <__lshift+0xb6>
 800c18e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c192:	f104 0314 	add.w	r3, r4, #20
 800c196:	6920      	ldr	r0, [r4, #16]
 800c198:	f019 091f 	ands.w	r9, r9, #31
 800c19c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c1a4:	d02b      	beq.n	800c1fe <__lshift+0xbe>
 800c1a6:	f1c9 0e20 	rsb	lr, r9, #32
 800c1aa:	468a      	mov	sl, r1
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	6818      	ldr	r0, [r3, #0]
 800c1b0:	fa00 f009 	lsl.w	r0, r0, r9
 800c1b4:	4310      	orrs	r0, r2
 800c1b6:	f84a 0b04 	str.w	r0, [sl], #4
 800c1ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1be:	459c      	cmp	ip, r3
 800c1c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c1c4:	d8f3      	bhi.n	800c1ae <__lshift+0x6e>
 800c1c6:	ebac 0304 	sub.w	r3, ip, r4
 800c1ca:	f104 0015 	add.w	r0, r4, #21
 800c1ce:	3b15      	subs	r3, #21
 800c1d0:	f023 0303 	bic.w	r3, r3, #3
 800c1d4:	3304      	adds	r3, #4
 800c1d6:	4560      	cmp	r0, ip
 800c1d8:	bf88      	it	hi
 800c1da:	2304      	movhi	r3, #4
 800c1dc:	50ca      	str	r2, [r1, r3]
 800c1de:	b10a      	cbz	r2, 800c1e4 <__lshift+0xa4>
 800c1e0:	f108 0602 	add.w	r6, r8, #2
 800c1e4:	3e01      	subs	r6, #1
 800c1e6:	4638      	mov	r0, r7
 800c1e8:	4621      	mov	r1, r4
 800c1ea:	612e      	str	r6, [r5, #16]
 800c1ec:	f7ff fdde 	bl	800bdac <_Bfree>
 800c1f0:	4628      	mov	r0, r5
 800c1f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1fc:	e7c5      	b.n	800c18a <__lshift+0x4a>
 800c1fe:	3904      	subs	r1, #4
 800c200:	f853 2b04 	ldr.w	r2, [r3], #4
 800c204:	459c      	cmp	ip, r3
 800c206:	f841 2f04 	str.w	r2, [r1, #4]!
 800c20a:	d8f9      	bhi.n	800c200 <__lshift+0xc0>
 800c20c:	e7ea      	b.n	800c1e4 <__lshift+0xa4>
 800c20e:	bf00      	nop
 800c210:	0800d3d0 	.word	0x0800d3d0
 800c214:	0800d3e1 	.word	0x0800d3e1

0800c218 <__mcmp>:
 800c218:	4603      	mov	r3, r0
 800c21a:	690a      	ldr	r2, [r1, #16]
 800c21c:	6900      	ldr	r0, [r0, #16]
 800c21e:	1a80      	subs	r0, r0, r2
 800c220:	b530      	push	{r4, r5, lr}
 800c222:	d10e      	bne.n	800c242 <__mcmp+0x2a>
 800c224:	3314      	adds	r3, #20
 800c226:	3114      	adds	r1, #20
 800c228:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c22c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c230:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c234:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c238:	4295      	cmp	r5, r2
 800c23a:	d003      	beq.n	800c244 <__mcmp+0x2c>
 800c23c:	d205      	bcs.n	800c24a <__mcmp+0x32>
 800c23e:	f04f 30ff 	mov.w	r0, #4294967295
 800c242:	bd30      	pop	{r4, r5, pc}
 800c244:	42a3      	cmp	r3, r4
 800c246:	d3f3      	bcc.n	800c230 <__mcmp+0x18>
 800c248:	e7fb      	b.n	800c242 <__mcmp+0x2a>
 800c24a:	2001      	movs	r0, #1
 800c24c:	e7f9      	b.n	800c242 <__mcmp+0x2a>
	...

0800c250 <__mdiff>:
 800c250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c254:	4689      	mov	r9, r1
 800c256:	4606      	mov	r6, r0
 800c258:	4611      	mov	r1, r2
 800c25a:	4614      	mov	r4, r2
 800c25c:	4648      	mov	r0, r9
 800c25e:	f7ff ffdb 	bl	800c218 <__mcmp>
 800c262:	1e05      	subs	r5, r0, #0
 800c264:	d112      	bne.n	800c28c <__mdiff+0x3c>
 800c266:	4629      	mov	r1, r5
 800c268:	4630      	mov	r0, r6
 800c26a:	f7ff fd5f 	bl	800bd2c <_Balloc>
 800c26e:	4602      	mov	r2, r0
 800c270:	b928      	cbnz	r0, 800c27e <__mdiff+0x2e>
 800c272:	4b41      	ldr	r3, [pc, #260]	@ (800c378 <__mdiff+0x128>)
 800c274:	f240 2137 	movw	r1, #567	@ 0x237
 800c278:	4840      	ldr	r0, [pc, #256]	@ (800c37c <__mdiff+0x12c>)
 800c27a:	f000 fb07 	bl	800c88c <__assert_func>
 800c27e:	2301      	movs	r3, #1
 800c280:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c284:	4610      	mov	r0, r2
 800c286:	b003      	add	sp, #12
 800c288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c28c:	bfbc      	itt	lt
 800c28e:	464b      	movlt	r3, r9
 800c290:	46a1      	movlt	r9, r4
 800c292:	4630      	mov	r0, r6
 800c294:	bfb8      	it	lt
 800c296:	2501      	movlt	r5, #1
 800c298:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c29c:	bfb4      	ite	lt
 800c29e:	461c      	movlt	r4, r3
 800c2a0:	2500      	movge	r5, #0
 800c2a2:	f7ff fd43 	bl	800bd2c <_Balloc>
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	b918      	cbnz	r0, 800c2b2 <__mdiff+0x62>
 800c2aa:	4b33      	ldr	r3, [pc, #204]	@ (800c378 <__mdiff+0x128>)
 800c2ac:	f240 2145 	movw	r1, #581	@ 0x245
 800c2b0:	e7e2      	b.n	800c278 <__mdiff+0x28>
 800c2b2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c2b6:	f104 0e14 	add.w	lr, r4, #20
 800c2ba:	6926      	ldr	r6, [r4, #16]
 800c2bc:	f100 0b14 	add.w	fp, r0, #20
 800c2c0:	60c5      	str	r5, [r0, #12]
 800c2c2:	f109 0514 	add.w	r5, r9, #20
 800c2c6:	f109 0310 	add.w	r3, r9, #16
 800c2ca:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c2ce:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c2d2:	46d9      	mov	r9, fp
 800c2d4:	f04f 0c00 	mov.w	ip, #0
 800c2d8:	9301      	str	r3, [sp, #4]
 800c2da:	9b01      	ldr	r3, [sp, #4]
 800c2dc:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c2e0:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c2e4:	4576      	cmp	r6, lr
 800c2e6:	9301      	str	r3, [sp, #4]
 800c2e8:	fa1f f38a 	uxth.w	r3, sl
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	b283      	uxth	r3, r0
 800c2f0:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800c2f4:	eba1 0303 	sub.w	r3, r1, r3
 800c2f8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c2fc:	4463      	add	r3, ip
 800c2fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c302:	b29b      	uxth	r3, r3
 800c304:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c308:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c30c:	f849 3b04 	str.w	r3, [r9], #4
 800c310:	d8e3      	bhi.n	800c2da <__mdiff+0x8a>
 800c312:	1b33      	subs	r3, r6, r4
 800c314:	3415      	adds	r4, #21
 800c316:	3b15      	subs	r3, #21
 800c318:	f023 0303 	bic.w	r3, r3, #3
 800c31c:	3304      	adds	r3, #4
 800c31e:	42a6      	cmp	r6, r4
 800c320:	bf38      	it	cc
 800c322:	2304      	movcc	r3, #4
 800c324:	441d      	add	r5, r3
 800c326:	445b      	add	r3, fp
 800c328:	462c      	mov	r4, r5
 800c32a:	461e      	mov	r6, r3
 800c32c:	4544      	cmp	r4, r8
 800c32e:	d30e      	bcc.n	800c34e <__mdiff+0xfe>
 800c330:	f108 0103 	add.w	r1, r8, #3
 800c334:	1b49      	subs	r1, r1, r5
 800c336:	3d03      	subs	r5, #3
 800c338:	f021 0103 	bic.w	r1, r1, #3
 800c33c:	45a8      	cmp	r8, r5
 800c33e:	bf38      	it	cc
 800c340:	2100      	movcc	r1, #0
 800c342:	440b      	add	r3, r1
 800c344:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c348:	b199      	cbz	r1, 800c372 <__mdiff+0x122>
 800c34a:	6117      	str	r7, [r2, #16]
 800c34c:	e79a      	b.n	800c284 <__mdiff+0x34>
 800c34e:	f854 1b04 	ldr.w	r1, [r4], #4
 800c352:	46e6      	mov	lr, ip
 800c354:	fa1f fc81 	uxth.w	ip, r1
 800c358:	0c08      	lsrs	r0, r1, #16
 800c35a:	4471      	add	r1, lr
 800c35c:	44f4      	add	ip, lr
 800c35e:	b289      	uxth	r1, r1
 800c360:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c364:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c368:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c36c:	f846 1b04 	str.w	r1, [r6], #4
 800c370:	e7dc      	b.n	800c32c <__mdiff+0xdc>
 800c372:	3f01      	subs	r7, #1
 800c374:	e7e6      	b.n	800c344 <__mdiff+0xf4>
 800c376:	bf00      	nop
 800c378:	0800d3d0 	.word	0x0800d3d0
 800c37c:	0800d3e1 	.word	0x0800d3e1

0800c380 <__d2b>:
 800c380:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c384:	460f      	mov	r7, r1
 800c386:	2101      	movs	r1, #1
 800c388:	4616      	mov	r6, r2
 800c38a:	ec59 8b10 	vmov	r8, r9, d0
 800c38e:	f7ff fccd 	bl	800bd2c <_Balloc>
 800c392:	4604      	mov	r4, r0
 800c394:	b930      	cbnz	r0, 800c3a4 <__d2b+0x24>
 800c396:	4602      	mov	r2, r0
 800c398:	4b23      	ldr	r3, [pc, #140]	@ (800c428 <__d2b+0xa8>)
 800c39a:	f240 310f 	movw	r1, #783	@ 0x30f
 800c39e:	4823      	ldr	r0, [pc, #140]	@ (800c42c <__d2b+0xac>)
 800c3a0:	f000 fa74 	bl	800c88c <__assert_func>
 800c3a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c3a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c3ac:	b10d      	cbz	r5, 800c3b2 <__d2b+0x32>
 800c3ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3b2:	9301      	str	r3, [sp, #4]
 800c3b4:	f1b8 0300 	subs.w	r3, r8, #0
 800c3b8:	d023      	beq.n	800c402 <__d2b+0x82>
 800c3ba:	4668      	mov	r0, sp
 800c3bc:	9300      	str	r3, [sp, #0]
 800c3be:	f7ff fd7e 	bl	800bebe <__lo0bits>
 800c3c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c3c6:	b1d0      	cbz	r0, 800c3fe <__d2b+0x7e>
 800c3c8:	f1c0 0320 	rsb	r3, r0, #32
 800c3cc:	fa02 f303 	lsl.w	r3, r2, r3
 800c3d0:	40c2      	lsrs	r2, r0
 800c3d2:	430b      	orrs	r3, r1
 800c3d4:	9201      	str	r2, [sp, #4]
 800c3d6:	6163      	str	r3, [r4, #20]
 800c3d8:	9b01      	ldr	r3, [sp, #4]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	61a3      	str	r3, [r4, #24]
 800c3de:	bf0c      	ite	eq
 800c3e0:	2201      	moveq	r2, #1
 800c3e2:	2202      	movne	r2, #2
 800c3e4:	6122      	str	r2, [r4, #16]
 800c3e6:	b1a5      	cbz	r5, 800c412 <__d2b+0x92>
 800c3e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c3ec:	4405      	add	r5, r0
 800c3ee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c3f2:	603d      	str	r5, [r7, #0]
 800c3f4:	6030      	str	r0, [r6, #0]
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	b003      	add	sp, #12
 800c3fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3fe:	6161      	str	r1, [r4, #20]
 800c400:	e7ea      	b.n	800c3d8 <__d2b+0x58>
 800c402:	a801      	add	r0, sp, #4
 800c404:	f7ff fd5b 	bl	800bebe <__lo0bits>
 800c408:	9b01      	ldr	r3, [sp, #4]
 800c40a:	3020      	adds	r0, #32
 800c40c:	2201      	movs	r2, #1
 800c40e:	6163      	str	r3, [r4, #20]
 800c410:	e7e8      	b.n	800c3e4 <__d2b+0x64>
 800c412:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c416:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c41a:	6038      	str	r0, [r7, #0]
 800c41c:	6918      	ldr	r0, [r3, #16]
 800c41e:	f7ff fd2f 	bl	800be80 <__hi0bits>
 800c422:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c426:	e7e5      	b.n	800c3f4 <__d2b+0x74>
 800c428:	0800d3d0 	.word	0x0800d3d0
 800c42c:	0800d3e1 	.word	0x0800d3e1

0800c430 <__ssputs_r>:
 800c430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c434:	461f      	mov	r7, r3
 800c436:	688e      	ldr	r6, [r1, #8]
 800c438:	4682      	mov	sl, r0
 800c43a:	460c      	mov	r4, r1
 800c43c:	42be      	cmp	r6, r7
 800c43e:	4690      	mov	r8, r2
 800c440:	680b      	ldr	r3, [r1, #0]
 800c442:	d82d      	bhi.n	800c4a0 <__ssputs_r+0x70>
 800c444:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c448:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c44c:	d026      	beq.n	800c49c <__ssputs_r+0x6c>
 800c44e:	6965      	ldr	r5, [r4, #20]
 800c450:	6909      	ldr	r1, [r1, #16]
 800c452:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c456:	eba3 0901 	sub.w	r9, r3, r1
 800c45a:	1c7b      	adds	r3, r7, #1
 800c45c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c460:	444b      	add	r3, r9
 800c462:	106d      	asrs	r5, r5, #1
 800c464:	429d      	cmp	r5, r3
 800c466:	bf38      	it	cc
 800c468:	461d      	movcc	r5, r3
 800c46a:	0553      	lsls	r3, r2, #21
 800c46c:	d527      	bpl.n	800c4be <__ssputs_r+0x8e>
 800c46e:	4629      	mov	r1, r5
 800c470:	f7ff fbd0 	bl	800bc14 <_malloc_r>
 800c474:	4606      	mov	r6, r0
 800c476:	b360      	cbz	r0, 800c4d2 <__ssputs_r+0xa2>
 800c478:	464a      	mov	r2, r9
 800c47a:	6921      	ldr	r1, [r4, #16]
 800c47c:	f7fe fce7 	bl	800ae4e <memcpy>
 800c480:	89a3      	ldrh	r3, [r4, #12]
 800c482:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c48a:	81a3      	strh	r3, [r4, #12]
 800c48c:	6126      	str	r6, [r4, #16]
 800c48e:	444e      	add	r6, r9
 800c490:	6165      	str	r5, [r4, #20]
 800c492:	eba5 0509 	sub.w	r5, r5, r9
 800c496:	6026      	str	r6, [r4, #0]
 800c498:	463e      	mov	r6, r7
 800c49a:	60a5      	str	r5, [r4, #8]
 800c49c:	42be      	cmp	r6, r7
 800c49e:	d900      	bls.n	800c4a2 <__ssputs_r+0x72>
 800c4a0:	463e      	mov	r6, r7
 800c4a2:	4632      	mov	r2, r6
 800c4a4:	4641      	mov	r1, r8
 800c4a6:	6820      	ldr	r0, [r4, #0]
 800c4a8:	f000 f9c6 	bl	800c838 <memmove>
 800c4ac:	68a3      	ldr	r3, [r4, #8]
 800c4ae:	2000      	movs	r0, #0
 800c4b0:	1b9b      	subs	r3, r3, r6
 800c4b2:	60a3      	str	r3, [r4, #8]
 800c4b4:	6823      	ldr	r3, [r4, #0]
 800c4b6:	4433      	add	r3, r6
 800c4b8:	6023      	str	r3, [r4, #0]
 800c4ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4be:	462a      	mov	r2, r5
 800c4c0:	f000 fa28 	bl	800c914 <_realloc_r>
 800c4c4:	4606      	mov	r6, r0
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	d1e0      	bne.n	800c48c <__ssputs_r+0x5c>
 800c4ca:	6921      	ldr	r1, [r4, #16]
 800c4cc:	4650      	mov	r0, sl
 800c4ce:	f7ff fb2d 	bl	800bb2c <_free_r>
 800c4d2:	230c      	movs	r3, #12
 800c4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d8:	f8ca 3000 	str.w	r3, [sl]
 800c4dc:	89a3      	ldrh	r3, [r4, #12]
 800c4de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4e2:	81a3      	strh	r3, [r4, #12]
 800c4e4:	e7e9      	b.n	800c4ba <__ssputs_r+0x8a>
	...

0800c4e8 <_svfiprintf_r>:
 800c4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ec:	4698      	mov	r8, r3
 800c4ee:	898b      	ldrh	r3, [r1, #12]
 800c4f0:	b09d      	sub	sp, #116	@ 0x74
 800c4f2:	4607      	mov	r7, r0
 800c4f4:	061b      	lsls	r3, r3, #24
 800c4f6:	460d      	mov	r5, r1
 800c4f8:	4614      	mov	r4, r2
 800c4fa:	d510      	bpl.n	800c51e <_svfiprintf_r+0x36>
 800c4fc:	690b      	ldr	r3, [r1, #16]
 800c4fe:	b973      	cbnz	r3, 800c51e <_svfiprintf_r+0x36>
 800c500:	2140      	movs	r1, #64	@ 0x40
 800c502:	f7ff fb87 	bl	800bc14 <_malloc_r>
 800c506:	6028      	str	r0, [r5, #0]
 800c508:	6128      	str	r0, [r5, #16]
 800c50a:	b930      	cbnz	r0, 800c51a <_svfiprintf_r+0x32>
 800c50c:	230c      	movs	r3, #12
 800c50e:	603b      	str	r3, [r7, #0]
 800c510:	f04f 30ff 	mov.w	r0, #4294967295
 800c514:	b01d      	add	sp, #116	@ 0x74
 800c516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c51a:	2340      	movs	r3, #64	@ 0x40
 800c51c:	616b      	str	r3, [r5, #20]
 800c51e:	2300      	movs	r3, #0
 800c520:	f8cd 800c 	str.w	r8, [sp, #12]
 800c524:	f04f 0901 	mov.w	r9, #1
 800c528:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800c6cc <_svfiprintf_r+0x1e4>
 800c52c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c52e:	2320      	movs	r3, #32
 800c530:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c534:	2330      	movs	r3, #48	@ 0x30
 800c536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c53a:	4623      	mov	r3, r4
 800c53c:	469a      	mov	sl, r3
 800c53e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c542:	b10a      	cbz	r2, 800c548 <_svfiprintf_r+0x60>
 800c544:	2a25      	cmp	r2, #37	@ 0x25
 800c546:	d1f9      	bne.n	800c53c <_svfiprintf_r+0x54>
 800c548:	ebba 0b04 	subs.w	fp, sl, r4
 800c54c:	d00b      	beq.n	800c566 <_svfiprintf_r+0x7e>
 800c54e:	465b      	mov	r3, fp
 800c550:	4622      	mov	r2, r4
 800c552:	4629      	mov	r1, r5
 800c554:	4638      	mov	r0, r7
 800c556:	f7ff ff6b 	bl	800c430 <__ssputs_r>
 800c55a:	3001      	adds	r0, #1
 800c55c:	f000 80a7 	beq.w	800c6ae <_svfiprintf_r+0x1c6>
 800c560:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c562:	445a      	add	r2, fp
 800c564:	9209      	str	r2, [sp, #36]	@ 0x24
 800c566:	f89a 3000 	ldrb.w	r3, [sl]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	f000 809f 	beq.w	800c6ae <_svfiprintf_r+0x1c6>
 800c570:	2300      	movs	r3, #0
 800c572:	f04f 32ff 	mov.w	r2, #4294967295
 800c576:	f10a 0a01 	add.w	sl, sl, #1
 800c57a:	9304      	str	r3, [sp, #16]
 800c57c:	9307      	str	r3, [sp, #28]
 800c57e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c582:	931a      	str	r3, [sp, #104]	@ 0x68
 800c584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c588:	4654      	mov	r4, sl
 800c58a:	2205      	movs	r2, #5
 800c58c:	484f      	ldr	r0, [pc, #316]	@ (800c6cc <_svfiprintf_r+0x1e4>)
 800c58e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c592:	f7fe fc4e 	bl	800ae32 <memchr>
 800c596:	9a04      	ldr	r2, [sp, #16]
 800c598:	b9d8      	cbnz	r0, 800c5d2 <_svfiprintf_r+0xea>
 800c59a:	06d0      	lsls	r0, r2, #27
 800c59c:	bf44      	itt	mi
 800c59e:	2320      	movmi	r3, #32
 800c5a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5a4:	0711      	lsls	r1, r2, #28
 800c5a6:	bf44      	itt	mi
 800c5a8:	232b      	movmi	r3, #43	@ 0x2b
 800c5aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5ae:	f89a 3000 	ldrb.w	r3, [sl]
 800c5b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5b4:	d015      	beq.n	800c5e2 <_svfiprintf_r+0xfa>
 800c5b6:	9a07      	ldr	r2, [sp, #28]
 800c5b8:	4654      	mov	r4, sl
 800c5ba:	2000      	movs	r0, #0
 800c5bc:	f04f 0c0a 	mov.w	ip, #10
 800c5c0:	4621      	mov	r1, r4
 800c5c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5c6:	3b30      	subs	r3, #48	@ 0x30
 800c5c8:	2b09      	cmp	r3, #9
 800c5ca:	d94b      	bls.n	800c664 <_svfiprintf_r+0x17c>
 800c5cc:	b1b0      	cbz	r0, 800c5fc <_svfiprintf_r+0x114>
 800c5ce:	9207      	str	r2, [sp, #28]
 800c5d0:	e014      	b.n	800c5fc <_svfiprintf_r+0x114>
 800c5d2:	eba0 0308 	sub.w	r3, r0, r8
 800c5d6:	46a2      	mov	sl, r4
 800c5d8:	fa09 f303 	lsl.w	r3, r9, r3
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	9304      	str	r3, [sp, #16]
 800c5e0:	e7d2      	b.n	800c588 <_svfiprintf_r+0xa0>
 800c5e2:	9b03      	ldr	r3, [sp, #12]
 800c5e4:	1d19      	adds	r1, r3, #4
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	9103      	str	r1, [sp, #12]
 800c5ec:	bfbb      	ittet	lt
 800c5ee:	425b      	neglt	r3, r3
 800c5f0:	f042 0202 	orrlt.w	r2, r2, #2
 800c5f4:	9307      	strge	r3, [sp, #28]
 800c5f6:	9307      	strlt	r3, [sp, #28]
 800c5f8:	bfb8      	it	lt
 800c5fa:	9204      	strlt	r2, [sp, #16]
 800c5fc:	7823      	ldrb	r3, [r4, #0]
 800c5fe:	2b2e      	cmp	r3, #46	@ 0x2e
 800c600:	d10a      	bne.n	800c618 <_svfiprintf_r+0x130>
 800c602:	7863      	ldrb	r3, [r4, #1]
 800c604:	2b2a      	cmp	r3, #42	@ 0x2a
 800c606:	d132      	bne.n	800c66e <_svfiprintf_r+0x186>
 800c608:	9b03      	ldr	r3, [sp, #12]
 800c60a:	3402      	adds	r4, #2
 800c60c:	1d1a      	adds	r2, r3, #4
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c614:	9203      	str	r2, [sp, #12]
 800c616:	9305      	str	r3, [sp, #20]
 800c618:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c6dc <_svfiprintf_r+0x1f4>
 800c61c:	2203      	movs	r2, #3
 800c61e:	7821      	ldrb	r1, [r4, #0]
 800c620:	4650      	mov	r0, sl
 800c622:	f7fe fc06 	bl	800ae32 <memchr>
 800c626:	b138      	cbz	r0, 800c638 <_svfiprintf_r+0x150>
 800c628:	eba0 000a 	sub.w	r0, r0, sl
 800c62c:	2240      	movs	r2, #64	@ 0x40
 800c62e:	9b04      	ldr	r3, [sp, #16]
 800c630:	3401      	adds	r4, #1
 800c632:	4082      	lsls	r2, r0
 800c634:	4313      	orrs	r3, r2
 800c636:	9304      	str	r3, [sp, #16]
 800c638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c63c:	2206      	movs	r2, #6
 800c63e:	4824      	ldr	r0, [pc, #144]	@ (800c6d0 <_svfiprintf_r+0x1e8>)
 800c640:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c644:	f7fe fbf5 	bl	800ae32 <memchr>
 800c648:	2800      	cmp	r0, #0
 800c64a:	d036      	beq.n	800c6ba <_svfiprintf_r+0x1d2>
 800c64c:	4b21      	ldr	r3, [pc, #132]	@ (800c6d4 <_svfiprintf_r+0x1ec>)
 800c64e:	bb1b      	cbnz	r3, 800c698 <_svfiprintf_r+0x1b0>
 800c650:	9b03      	ldr	r3, [sp, #12]
 800c652:	3307      	adds	r3, #7
 800c654:	f023 0307 	bic.w	r3, r3, #7
 800c658:	3308      	adds	r3, #8
 800c65a:	9303      	str	r3, [sp, #12]
 800c65c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c65e:	4433      	add	r3, r6
 800c660:	9309      	str	r3, [sp, #36]	@ 0x24
 800c662:	e76a      	b.n	800c53a <_svfiprintf_r+0x52>
 800c664:	fb0c 3202 	mla	r2, ip, r2, r3
 800c668:	460c      	mov	r4, r1
 800c66a:	2001      	movs	r0, #1
 800c66c:	e7a8      	b.n	800c5c0 <_svfiprintf_r+0xd8>
 800c66e:	2300      	movs	r3, #0
 800c670:	3401      	adds	r4, #1
 800c672:	f04f 0c0a 	mov.w	ip, #10
 800c676:	4619      	mov	r1, r3
 800c678:	9305      	str	r3, [sp, #20]
 800c67a:	4620      	mov	r0, r4
 800c67c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c680:	3a30      	subs	r2, #48	@ 0x30
 800c682:	2a09      	cmp	r2, #9
 800c684:	d903      	bls.n	800c68e <_svfiprintf_r+0x1a6>
 800c686:	2b00      	cmp	r3, #0
 800c688:	d0c6      	beq.n	800c618 <_svfiprintf_r+0x130>
 800c68a:	9105      	str	r1, [sp, #20]
 800c68c:	e7c4      	b.n	800c618 <_svfiprintf_r+0x130>
 800c68e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c692:	4604      	mov	r4, r0
 800c694:	2301      	movs	r3, #1
 800c696:	e7f0      	b.n	800c67a <_svfiprintf_r+0x192>
 800c698:	ab03      	add	r3, sp, #12
 800c69a:	462a      	mov	r2, r5
 800c69c:	a904      	add	r1, sp, #16
 800c69e:	4638      	mov	r0, r7
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c6d8 <_svfiprintf_r+0x1f0>)
 800c6a4:	f7fd fe50 	bl	800a348 <_printf_float>
 800c6a8:	1c42      	adds	r2, r0, #1
 800c6aa:	4606      	mov	r6, r0
 800c6ac:	d1d6      	bne.n	800c65c <_svfiprintf_r+0x174>
 800c6ae:	89ab      	ldrh	r3, [r5, #12]
 800c6b0:	065b      	lsls	r3, r3, #25
 800c6b2:	f53f af2d 	bmi.w	800c510 <_svfiprintf_r+0x28>
 800c6b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6b8:	e72c      	b.n	800c514 <_svfiprintf_r+0x2c>
 800c6ba:	ab03      	add	r3, sp, #12
 800c6bc:	462a      	mov	r2, r5
 800c6be:	a904      	add	r1, sp, #16
 800c6c0:	4638      	mov	r0, r7
 800c6c2:	9300      	str	r3, [sp, #0]
 800c6c4:	4b04      	ldr	r3, [pc, #16]	@ (800c6d8 <_svfiprintf_r+0x1f0>)
 800c6c6:	f7fe f8db 	bl	800a880 <_printf_i>
 800c6ca:	e7ed      	b.n	800c6a8 <_svfiprintf_r+0x1c0>
 800c6cc:	0800d43a 	.word	0x0800d43a
 800c6d0:	0800d444 	.word	0x0800d444
 800c6d4:	0800a349 	.word	0x0800a349
 800c6d8:	0800c431 	.word	0x0800c431
 800c6dc:	0800d440 	.word	0x0800d440

0800c6e0 <__sflush_r>:
 800c6e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6e8:	0716      	lsls	r6, r2, #28
 800c6ea:	4605      	mov	r5, r0
 800c6ec:	460c      	mov	r4, r1
 800c6ee:	d454      	bmi.n	800c79a <__sflush_r+0xba>
 800c6f0:	684b      	ldr	r3, [r1, #4]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	dc02      	bgt.n	800c6fc <__sflush_r+0x1c>
 800c6f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	dd48      	ble.n	800c78e <__sflush_r+0xae>
 800c6fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c6fe:	2e00      	cmp	r6, #0
 800c700:	d045      	beq.n	800c78e <__sflush_r+0xae>
 800c702:	2300      	movs	r3, #0
 800c704:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c708:	682f      	ldr	r7, [r5, #0]
 800c70a:	6a21      	ldr	r1, [r4, #32]
 800c70c:	602b      	str	r3, [r5, #0]
 800c70e:	d030      	beq.n	800c772 <__sflush_r+0x92>
 800c710:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c712:	89a3      	ldrh	r3, [r4, #12]
 800c714:	0759      	lsls	r1, r3, #29
 800c716:	d505      	bpl.n	800c724 <__sflush_r+0x44>
 800c718:	6863      	ldr	r3, [r4, #4]
 800c71a:	1ad2      	subs	r2, r2, r3
 800c71c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c71e:	b10b      	cbz	r3, 800c724 <__sflush_r+0x44>
 800c720:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c722:	1ad2      	subs	r2, r2, r3
 800c724:	2300      	movs	r3, #0
 800c726:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c728:	6a21      	ldr	r1, [r4, #32]
 800c72a:	4628      	mov	r0, r5
 800c72c:	47b0      	blx	r6
 800c72e:	1c43      	adds	r3, r0, #1
 800c730:	89a3      	ldrh	r3, [r4, #12]
 800c732:	d106      	bne.n	800c742 <__sflush_r+0x62>
 800c734:	6829      	ldr	r1, [r5, #0]
 800c736:	291d      	cmp	r1, #29
 800c738:	d82b      	bhi.n	800c792 <__sflush_r+0xb2>
 800c73a:	4a2a      	ldr	r2, [pc, #168]	@ (800c7e4 <__sflush_r+0x104>)
 800c73c:	40ca      	lsrs	r2, r1
 800c73e:	07d6      	lsls	r6, r2, #31
 800c740:	d527      	bpl.n	800c792 <__sflush_r+0xb2>
 800c742:	2200      	movs	r2, #0
 800c744:	04d9      	lsls	r1, r3, #19
 800c746:	6062      	str	r2, [r4, #4]
 800c748:	6922      	ldr	r2, [r4, #16]
 800c74a:	6022      	str	r2, [r4, #0]
 800c74c:	d504      	bpl.n	800c758 <__sflush_r+0x78>
 800c74e:	1c42      	adds	r2, r0, #1
 800c750:	d101      	bne.n	800c756 <__sflush_r+0x76>
 800c752:	682b      	ldr	r3, [r5, #0]
 800c754:	b903      	cbnz	r3, 800c758 <__sflush_r+0x78>
 800c756:	6560      	str	r0, [r4, #84]	@ 0x54
 800c758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c75a:	602f      	str	r7, [r5, #0]
 800c75c:	b1b9      	cbz	r1, 800c78e <__sflush_r+0xae>
 800c75e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c762:	4299      	cmp	r1, r3
 800c764:	d002      	beq.n	800c76c <__sflush_r+0x8c>
 800c766:	4628      	mov	r0, r5
 800c768:	f7ff f9e0 	bl	800bb2c <_free_r>
 800c76c:	2300      	movs	r3, #0
 800c76e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c770:	e00d      	b.n	800c78e <__sflush_r+0xae>
 800c772:	2301      	movs	r3, #1
 800c774:	4628      	mov	r0, r5
 800c776:	47b0      	blx	r6
 800c778:	4602      	mov	r2, r0
 800c77a:	1c50      	adds	r0, r2, #1
 800c77c:	d1c9      	bne.n	800c712 <__sflush_r+0x32>
 800c77e:	682b      	ldr	r3, [r5, #0]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d0c6      	beq.n	800c712 <__sflush_r+0x32>
 800c784:	2b1d      	cmp	r3, #29
 800c786:	d001      	beq.n	800c78c <__sflush_r+0xac>
 800c788:	2b16      	cmp	r3, #22
 800c78a:	d11d      	bne.n	800c7c8 <__sflush_r+0xe8>
 800c78c:	602f      	str	r7, [r5, #0]
 800c78e:	2000      	movs	r0, #0
 800c790:	e021      	b.n	800c7d6 <__sflush_r+0xf6>
 800c792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c796:	b21b      	sxth	r3, r3
 800c798:	e01a      	b.n	800c7d0 <__sflush_r+0xf0>
 800c79a:	690f      	ldr	r7, [r1, #16]
 800c79c:	2f00      	cmp	r7, #0
 800c79e:	d0f6      	beq.n	800c78e <__sflush_r+0xae>
 800c7a0:	0793      	lsls	r3, r2, #30
 800c7a2:	680e      	ldr	r6, [r1, #0]
 800c7a4:	600f      	str	r7, [r1, #0]
 800c7a6:	bf0c      	ite	eq
 800c7a8:	694b      	ldreq	r3, [r1, #20]
 800c7aa:	2300      	movne	r3, #0
 800c7ac:	eba6 0807 	sub.w	r8, r6, r7
 800c7b0:	608b      	str	r3, [r1, #8]
 800c7b2:	f1b8 0f00 	cmp.w	r8, #0
 800c7b6:	ddea      	ble.n	800c78e <__sflush_r+0xae>
 800c7b8:	4643      	mov	r3, r8
 800c7ba:	463a      	mov	r2, r7
 800c7bc:	6a21      	ldr	r1, [r4, #32]
 800c7be:	4628      	mov	r0, r5
 800c7c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c7c2:	47b0      	blx	r6
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	dc08      	bgt.n	800c7da <__sflush_r+0xfa>
 800c7c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c7d4:	81a3      	strh	r3, [r4, #12]
 800c7d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7da:	4407      	add	r7, r0
 800c7dc:	eba8 0800 	sub.w	r8, r8, r0
 800c7e0:	e7e7      	b.n	800c7b2 <__sflush_r+0xd2>
 800c7e2:	bf00      	nop
 800c7e4:	20400001 	.word	0x20400001

0800c7e8 <_fflush_r>:
 800c7e8:	b538      	push	{r3, r4, r5, lr}
 800c7ea:	690b      	ldr	r3, [r1, #16]
 800c7ec:	4605      	mov	r5, r0
 800c7ee:	460c      	mov	r4, r1
 800c7f0:	b913      	cbnz	r3, 800c7f8 <_fflush_r+0x10>
 800c7f2:	2500      	movs	r5, #0
 800c7f4:	4628      	mov	r0, r5
 800c7f6:	bd38      	pop	{r3, r4, r5, pc}
 800c7f8:	b118      	cbz	r0, 800c802 <_fflush_r+0x1a>
 800c7fa:	6a03      	ldr	r3, [r0, #32]
 800c7fc:	b90b      	cbnz	r3, 800c802 <_fflush_r+0x1a>
 800c7fe:	f7fe f9e9 	bl	800abd4 <__sinit>
 800c802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d0f3      	beq.n	800c7f2 <_fflush_r+0xa>
 800c80a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c80c:	07d0      	lsls	r0, r2, #31
 800c80e:	d404      	bmi.n	800c81a <_fflush_r+0x32>
 800c810:	0599      	lsls	r1, r3, #22
 800c812:	d402      	bmi.n	800c81a <_fflush_r+0x32>
 800c814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c816:	f7fe fb0a 	bl	800ae2e <__retarget_lock_acquire_recursive>
 800c81a:	4628      	mov	r0, r5
 800c81c:	4621      	mov	r1, r4
 800c81e:	f7ff ff5f 	bl	800c6e0 <__sflush_r>
 800c822:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c824:	4605      	mov	r5, r0
 800c826:	07da      	lsls	r2, r3, #31
 800c828:	d4e4      	bmi.n	800c7f4 <_fflush_r+0xc>
 800c82a:	89a3      	ldrh	r3, [r4, #12]
 800c82c:	059b      	lsls	r3, r3, #22
 800c82e:	d4e1      	bmi.n	800c7f4 <_fflush_r+0xc>
 800c830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c832:	f7fe fafd 	bl	800ae30 <__retarget_lock_release_recursive>
 800c836:	e7dd      	b.n	800c7f4 <_fflush_r+0xc>

0800c838 <memmove>:
 800c838:	4288      	cmp	r0, r1
 800c83a:	b510      	push	{r4, lr}
 800c83c:	eb01 0402 	add.w	r4, r1, r2
 800c840:	d902      	bls.n	800c848 <memmove+0x10>
 800c842:	4284      	cmp	r4, r0
 800c844:	4623      	mov	r3, r4
 800c846:	d807      	bhi.n	800c858 <memmove+0x20>
 800c848:	1e43      	subs	r3, r0, #1
 800c84a:	42a1      	cmp	r1, r4
 800c84c:	d008      	beq.n	800c860 <memmove+0x28>
 800c84e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c852:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c856:	e7f8      	b.n	800c84a <memmove+0x12>
 800c858:	4402      	add	r2, r0
 800c85a:	4601      	mov	r1, r0
 800c85c:	428a      	cmp	r2, r1
 800c85e:	d100      	bne.n	800c862 <memmove+0x2a>
 800c860:	bd10      	pop	{r4, pc}
 800c862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c86a:	e7f7      	b.n	800c85c <memmove+0x24>

0800c86c <_sbrk_r>:
 800c86c:	b538      	push	{r3, r4, r5, lr}
 800c86e:	2300      	movs	r3, #0
 800c870:	4d05      	ldr	r5, [pc, #20]	@ (800c888 <_sbrk_r+0x1c>)
 800c872:	4604      	mov	r4, r0
 800c874:	4608      	mov	r0, r1
 800c876:	602b      	str	r3, [r5, #0]
 800c878:	f7f5 fd34 	bl	80022e4 <_sbrk>
 800c87c:	1c43      	adds	r3, r0, #1
 800c87e:	d102      	bne.n	800c886 <_sbrk_r+0x1a>
 800c880:	682b      	ldr	r3, [r5, #0]
 800c882:	b103      	cbz	r3, 800c886 <_sbrk_r+0x1a>
 800c884:	6023      	str	r3, [r4, #0]
 800c886:	bd38      	pop	{r3, r4, r5, pc}
 800c888:	20003518 	.word	0x20003518

0800c88c <__assert_func>:
 800c88c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c88e:	4614      	mov	r4, r2
 800c890:	461a      	mov	r2, r3
 800c892:	4b09      	ldr	r3, [pc, #36]	@ (800c8b8 <__assert_func+0x2c>)
 800c894:	4605      	mov	r5, r0
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	68d8      	ldr	r0, [r3, #12]
 800c89a:	b14c      	cbz	r4, 800c8b0 <__assert_func+0x24>
 800c89c:	4b07      	ldr	r3, [pc, #28]	@ (800c8bc <__assert_func+0x30>)
 800c89e:	9100      	str	r1, [sp, #0]
 800c8a0:	4907      	ldr	r1, [pc, #28]	@ (800c8c0 <__assert_func+0x34>)
 800c8a2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c8a6:	462b      	mov	r3, r5
 800c8a8:	f000 f870 	bl	800c98c <fiprintf>
 800c8ac:	f000 f880 	bl	800c9b0 <abort>
 800c8b0:	4b04      	ldr	r3, [pc, #16]	@ (800c8c4 <__assert_func+0x38>)
 800c8b2:	461c      	mov	r4, r3
 800c8b4:	e7f3      	b.n	800c89e <__assert_func+0x12>
 800c8b6:	bf00      	nop
 800c8b8:	2000001c 	.word	0x2000001c
 800c8bc:	0800d455 	.word	0x0800d455
 800c8c0:	0800d462 	.word	0x0800d462
 800c8c4:	0800d490 	.word	0x0800d490

0800c8c8 <_calloc_r>:
 800c8c8:	b570      	push	{r4, r5, r6, lr}
 800c8ca:	fba1 5402 	umull	r5, r4, r1, r2
 800c8ce:	b934      	cbnz	r4, 800c8de <_calloc_r+0x16>
 800c8d0:	4629      	mov	r1, r5
 800c8d2:	f7ff f99f 	bl	800bc14 <_malloc_r>
 800c8d6:	4606      	mov	r6, r0
 800c8d8:	b928      	cbnz	r0, 800c8e6 <_calloc_r+0x1e>
 800c8da:	4630      	mov	r0, r6
 800c8dc:	bd70      	pop	{r4, r5, r6, pc}
 800c8de:	220c      	movs	r2, #12
 800c8e0:	2600      	movs	r6, #0
 800c8e2:	6002      	str	r2, [r0, #0]
 800c8e4:	e7f9      	b.n	800c8da <_calloc_r+0x12>
 800c8e6:	462a      	mov	r2, r5
 800c8e8:	4621      	mov	r1, r4
 800c8ea:	f7fe fa22 	bl	800ad32 <memset>
 800c8ee:	e7f4      	b.n	800c8da <_calloc_r+0x12>

0800c8f0 <__ascii_mbtowc>:
 800c8f0:	b082      	sub	sp, #8
 800c8f2:	b901      	cbnz	r1, 800c8f6 <__ascii_mbtowc+0x6>
 800c8f4:	a901      	add	r1, sp, #4
 800c8f6:	b142      	cbz	r2, 800c90a <__ascii_mbtowc+0x1a>
 800c8f8:	b14b      	cbz	r3, 800c90e <__ascii_mbtowc+0x1e>
 800c8fa:	7813      	ldrb	r3, [r2, #0]
 800c8fc:	600b      	str	r3, [r1, #0]
 800c8fe:	7812      	ldrb	r2, [r2, #0]
 800c900:	1e10      	subs	r0, r2, #0
 800c902:	bf18      	it	ne
 800c904:	2001      	movne	r0, #1
 800c906:	b002      	add	sp, #8
 800c908:	4770      	bx	lr
 800c90a:	4610      	mov	r0, r2
 800c90c:	e7fb      	b.n	800c906 <__ascii_mbtowc+0x16>
 800c90e:	f06f 0001 	mvn.w	r0, #1
 800c912:	e7f8      	b.n	800c906 <__ascii_mbtowc+0x16>

0800c914 <_realloc_r>:
 800c914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c918:	4607      	mov	r7, r0
 800c91a:	4614      	mov	r4, r2
 800c91c:	460d      	mov	r5, r1
 800c91e:	b921      	cbnz	r1, 800c92a <_realloc_r+0x16>
 800c920:	4611      	mov	r1, r2
 800c922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c926:	f7ff b975 	b.w	800bc14 <_malloc_r>
 800c92a:	b92a      	cbnz	r2, 800c938 <_realloc_r+0x24>
 800c92c:	4625      	mov	r5, r4
 800c92e:	f7ff f8fd 	bl	800bb2c <_free_r>
 800c932:	4628      	mov	r0, r5
 800c934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c938:	f000 f841 	bl	800c9be <_malloc_usable_size_r>
 800c93c:	4284      	cmp	r4, r0
 800c93e:	4606      	mov	r6, r0
 800c940:	d802      	bhi.n	800c948 <_realloc_r+0x34>
 800c942:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c946:	d8f4      	bhi.n	800c932 <_realloc_r+0x1e>
 800c948:	4621      	mov	r1, r4
 800c94a:	4638      	mov	r0, r7
 800c94c:	f7ff f962 	bl	800bc14 <_malloc_r>
 800c950:	4680      	mov	r8, r0
 800c952:	b908      	cbnz	r0, 800c958 <_realloc_r+0x44>
 800c954:	4645      	mov	r5, r8
 800c956:	e7ec      	b.n	800c932 <_realloc_r+0x1e>
 800c958:	42b4      	cmp	r4, r6
 800c95a:	4622      	mov	r2, r4
 800c95c:	4629      	mov	r1, r5
 800c95e:	bf28      	it	cs
 800c960:	4632      	movcs	r2, r6
 800c962:	f7fe fa74 	bl	800ae4e <memcpy>
 800c966:	4629      	mov	r1, r5
 800c968:	4638      	mov	r0, r7
 800c96a:	f7ff f8df 	bl	800bb2c <_free_r>
 800c96e:	e7f1      	b.n	800c954 <_realloc_r+0x40>

0800c970 <__ascii_wctomb>:
 800c970:	4603      	mov	r3, r0
 800c972:	4608      	mov	r0, r1
 800c974:	b141      	cbz	r1, 800c988 <__ascii_wctomb+0x18>
 800c976:	2aff      	cmp	r2, #255	@ 0xff
 800c978:	d904      	bls.n	800c984 <__ascii_wctomb+0x14>
 800c97a:	228a      	movs	r2, #138	@ 0x8a
 800c97c:	f04f 30ff 	mov.w	r0, #4294967295
 800c980:	601a      	str	r2, [r3, #0]
 800c982:	4770      	bx	lr
 800c984:	2001      	movs	r0, #1
 800c986:	700a      	strb	r2, [r1, #0]
 800c988:	4770      	bx	lr
	...

0800c98c <fiprintf>:
 800c98c:	b40e      	push	{r1, r2, r3}
 800c98e:	b503      	push	{r0, r1, lr}
 800c990:	ab03      	add	r3, sp, #12
 800c992:	4601      	mov	r1, r0
 800c994:	4805      	ldr	r0, [pc, #20]	@ (800c9ac <fiprintf+0x20>)
 800c996:	f853 2b04 	ldr.w	r2, [r3], #4
 800c99a:	6800      	ldr	r0, [r0, #0]
 800c99c:	9301      	str	r3, [sp, #4]
 800c99e:	f000 f83f 	bl	800ca20 <_vfiprintf_r>
 800c9a2:	b002      	add	sp, #8
 800c9a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9a8:	b003      	add	sp, #12
 800c9aa:	4770      	bx	lr
 800c9ac:	2000001c 	.word	0x2000001c

0800c9b0 <abort>:
 800c9b0:	2006      	movs	r0, #6
 800c9b2:	b508      	push	{r3, lr}
 800c9b4:	f000 fa08 	bl	800cdc8 <raise>
 800c9b8:	2001      	movs	r0, #1
 800c9ba:	f7f5 fc1b 	bl	80021f4 <_exit>

0800c9be <_malloc_usable_size_r>:
 800c9be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9c2:	1f18      	subs	r0, r3, #4
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	bfbc      	itt	lt
 800c9c8:	580b      	ldrlt	r3, [r1, r0]
 800c9ca:	18c0      	addlt	r0, r0, r3
 800c9cc:	4770      	bx	lr

0800c9ce <__sfputc_r>:
 800c9ce:	6893      	ldr	r3, [r2, #8]
 800c9d0:	3b01      	subs	r3, #1
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	b410      	push	{r4}
 800c9d6:	6093      	str	r3, [r2, #8]
 800c9d8:	da08      	bge.n	800c9ec <__sfputc_r+0x1e>
 800c9da:	6994      	ldr	r4, [r2, #24]
 800c9dc:	42a3      	cmp	r3, r4
 800c9de:	db01      	blt.n	800c9e4 <__sfputc_r+0x16>
 800c9e0:	290a      	cmp	r1, #10
 800c9e2:	d103      	bne.n	800c9ec <__sfputc_r+0x1e>
 800c9e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9e8:	f000 b932 	b.w	800cc50 <__swbuf_r>
 800c9ec:	6813      	ldr	r3, [r2, #0]
 800c9ee:	1c58      	adds	r0, r3, #1
 800c9f0:	6010      	str	r0, [r2, #0]
 800c9f2:	4608      	mov	r0, r1
 800c9f4:	7019      	strb	r1, [r3, #0]
 800c9f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9fa:	4770      	bx	lr

0800c9fc <__sfputs_r>:
 800c9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9fe:	4606      	mov	r6, r0
 800ca00:	460f      	mov	r7, r1
 800ca02:	4614      	mov	r4, r2
 800ca04:	18d5      	adds	r5, r2, r3
 800ca06:	42ac      	cmp	r4, r5
 800ca08:	d101      	bne.n	800ca0e <__sfputs_r+0x12>
 800ca0a:	2000      	movs	r0, #0
 800ca0c:	e007      	b.n	800ca1e <__sfputs_r+0x22>
 800ca0e:	463a      	mov	r2, r7
 800ca10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca14:	4630      	mov	r0, r6
 800ca16:	f7ff ffda 	bl	800c9ce <__sfputc_r>
 800ca1a:	1c43      	adds	r3, r0, #1
 800ca1c:	d1f3      	bne.n	800ca06 <__sfputs_r+0xa>
 800ca1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ca20 <_vfiprintf_r>:
 800ca20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca24:	460d      	mov	r5, r1
 800ca26:	b09d      	sub	sp, #116	@ 0x74
 800ca28:	4614      	mov	r4, r2
 800ca2a:	4698      	mov	r8, r3
 800ca2c:	4606      	mov	r6, r0
 800ca2e:	b118      	cbz	r0, 800ca38 <_vfiprintf_r+0x18>
 800ca30:	6a03      	ldr	r3, [r0, #32]
 800ca32:	b90b      	cbnz	r3, 800ca38 <_vfiprintf_r+0x18>
 800ca34:	f7fe f8ce 	bl	800abd4 <__sinit>
 800ca38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca3a:	07d9      	lsls	r1, r3, #31
 800ca3c:	d405      	bmi.n	800ca4a <_vfiprintf_r+0x2a>
 800ca3e:	89ab      	ldrh	r3, [r5, #12]
 800ca40:	059a      	lsls	r2, r3, #22
 800ca42:	d402      	bmi.n	800ca4a <_vfiprintf_r+0x2a>
 800ca44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca46:	f7fe f9f2 	bl	800ae2e <__retarget_lock_acquire_recursive>
 800ca4a:	89ab      	ldrh	r3, [r5, #12]
 800ca4c:	071b      	lsls	r3, r3, #28
 800ca4e:	d501      	bpl.n	800ca54 <_vfiprintf_r+0x34>
 800ca50:	692b      	ldr	r3, [r5, #16]
 800ca52:	b99b      	cbnz	r3, 800ca7c <_vfiprintf_r+0x5c>
 800ca54:	4629      	mov	r1, r5
 800ca56:	4630      	mov	r0, r6
 800ca58:	f000 f938 	bl	800cccc <__swsetup_r>
 800ca5c:	b170      	cbz	r0, 800ca7c <_vfiprintf_r+0x5c>
 800ca5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca60:	07dc      	lsls	r4, r3, #31
 800ca62:	d504      	bpl.n	800ca6e <_vfiprintf_r+0x4e>
 800ca64:	f04f 30ff 	mov.w	r0, #4294967295
 800ca68:	b01d      	add	sp, #116	@ 0x74
 800ca6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca6e:	89ab      	ldrh	r3, [r5, #12]
 800ca70:	0598      	lsls	r0, r3, #22
 800ca72:	d4f7      	bmi.n	800ca64 <_vfiprintf_r+0x44>
 800ca74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca76:	f7fe f9db 	bl	800ae30 <__retarget_lock_release_recursive>
 800ca7a:	e7f3      	b.n	800ca64 <_vfiprintf_r+0x44>
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca82:	f04f 0901 	mov.w	r9, #1
 800ca86:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800cc3c <_vfiprintf_r+0x21c>
 800ca8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca8c:	2320      	movs	r3, #32
 800ca8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ca92:	2330      	movs	r3, #48	@ 0x30
 800ca94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ca98:	4623      	mov	r3, r4
 800ca9a:	469a      	mov	sl, r3
 800ca9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800caa0:	b10a      	cbz	r2, 800caa6 <_vfiprintf_r+0x86>
 800caa2:	2a25      	cmp	r2, #37	@ 0x25
 800caa4:	d1f9      	bne.n	800ca9a <_vfiprintf_r+0x7a>
 800caa6:	ebba 0b04 	subs.w	fp, sl, r4
 800caaa:	d00b      	beq.n	800cac4 <_vfiprintf_r+0xa4>
 800caac:	465b      	mov	r3, fp
 800caae:	4622      	mov	r2, r4
 800cab0:	4629      	mov	r1, r5
 800cab2:	4630      	mov	r0, r6
 800cab4:	f7ff ffa2 	bl	800c9fc <__sfputs_r>
 800cab8:	3001      	adds	r0, #1
 800caba:	f000 80a7 	beq.w	800cc0c <_vfiprintf_r+0x1ec>
 800cabe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cac0:	445a      	add	r2, fp
 800cac2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cac4:	f89a 3000 	ldrb.w	r3, [sl]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	f000 809f 	beq.w	800cc0c <_vfiprintf_r+0x1ec>
 800cace:	2300      	movs	r3, #0
 800cad0:	f04f 32ff 	mov.w	r2, #4294967295
 800cad4:	f10a 0a01 	add.w	sl, sl, #1
 800cad8:	9304      	str	r3, [sp, #16]
 800cada:	9307      	str	r3, [sp, #28]
 800cadc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cae0:	931a      	str	r3, [sp, #104]	@ 0x68
 800cae2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cae6:	4654      	mov	r4, sl
 800cae8:	2205      	movs	r2, #5
 800caea:	4854      	ldr	r0, [pc, #336]	@ (800cc3c <_vfiprintf_r+0x21c>)
 800caec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caf0:	f7fe f99f 	bl	800ae32 <memchr>
 800caf4:	9a04      	ldr	r2, [sp, #16]
 800caf6:	b9d8      	cbnz	r0, 800cb30 <_vfiprintf_r+0x110>
 800caf8:	06d1      	lsls	r1, r2, #27
 800cafa:	bf44      	itt	mi
 800cafc:	2320      	movmi	r3, #32
 800cafe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb02:	0713      	lsls	r3, r2, #28
 800cb04:	bf44      	itt	mi
 800cb06:	232b      	movmi	r3, #43	@ 0x2b
 800cb08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb0c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb10:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb12:	d015      	beq.n	800cb40 <_vfiprintf_r+0x120>
 800cb14:	9a07      	ldr	r2, [sp, #28]
 800cb16:	4654      	mov	r4, sl
 800cb18:	2000      	movs	r0, #0
 800cb1a:	f04f 0c0a 	mov.w	ip, #10
 800cb1e:	4621      	mov	r1, r4
 800cb20:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb24:	3b30      	subs	r3, #48	@ 0x30
 800cb26:	2b09      	cmp	r3, #9
 800cb28:	d94b      	bls.n	800cbc2 <_vfiprintf_r+0x1a2>
 800cb2a:	b1b0      	cbz	r0, 800cb5a <_vfiprintf_r+0x13a>
 800cb2c:	9207      	str	r2, [sp, #28]
 800cb2e:	e014      	b.n	800cb5a <_vfiprintf_r+0x13a>
 800cb30:	eba0 0308 	sub.w	r3, r0, r8
 800cb34:	46a2      	mov	sl, r4
 800cb36:	fa09 f303 	lsl.w	r3, r9, r3
 800cb3a:	4313      	orrs	r3, r2
 800cb3c:	9304      	str	r3, [sp, #16]
 800cb3e:	e7d2      	b.n	800cae6 <_vfiprintf_r+0xc6>
 800cb40:	9b03      	ldr	r3, [sp, #12]
 800cb42:	1d19      	adds	r1, r3, #4
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	9103      	str	r1, [sp, #12]
 800cb4a:	bfbb      	ittet	lt
 800cb4c:	425b      	neglt	r3, r3
 800cb4e:	f042 0202 	orrlt.w	r2, r2, #2
 800cb52:	9307      	strge	r3, [sp, #28]
 800cb54:	9307      	strlt	r3, [sp, #28]
 800cb56:	bfb8      	it	lt
 800cb58:	9204      	strlt	r2, [sp, #16]
 800cb5a:	7823      	ldrb	r3, [r4, #0]
 800cb5c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb5e:	d10a      	bne.n	800cb76 <_vfiprintf_r+0x156>
 800cb60:	7863      	ldrb	r3, [r4, #1]
 800cb62:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb64:	d132      	bne.n	800cbcc <_vfiprintf_r+0x1ac>
 800cb66:	9b03      	ldr	r3, [sp, #12]
 800cb68:	3402      	adds	r4, #2
 800cb6a:	1d1a      	adds	r2, r3, #4
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cb72:	9203      	str	r2, [sp, #12]
 800cb74:	9305      	str	r3, [sp, #20]
 800cb76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cc4c <_vfiprintf_r+0x22c>
 800cb7a:	2203      	movs	r2, #3
 800cb7c:	7821      	ldrb	r1, [r4, #0]
 800cb7e:	4650      	mov	r0, sl
 800cb80:	f7fe f957 	bl	800ae32 <memchr>
 800cb84:	b138      	cbz	r0, 800cb96 <_vfiprintf_r+0x176>
 800cb86:	eba0 000a 	sub.w	r0, r0, sl
 800cb8a:	2240      	movs	r2, #64	@ 0x40
 800cb8c:	9b04      	ldr	r3, [sp, #16]
 800cb8e:	3401      	adds	r4, #1
 800cb90:	4082      	lsls	r2, r0
 800cb92:	4313      	orrs	r3, r2
 800cb94:	9304      	str	r3, [sp, #16]
 800cb96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb9a:	2206      	movs	r2, #6
 800cb9c:	4828      	ldr	r0, [pc, #160]	@ (800cc40 <_vfiprintf_r+0x220>)
 800cb9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cba2:	f7fe f946 	bl	800ae32 <memchr>
 800cba6:	2800      	cmp	r0, #0
 800cba8:	d03f      	beq.n	800cc2a <_vfiprintf_r+0x20a>
 800cbaa:	4b26      	ldr	r3, [pc, #152]	@ (800cc44 <_vfiprintf_r+0x224>)
 800cbac:	bb1b      	cbnz	r3, 800cbf6 <_vfiprintf_r+0x1d6>
 800cbae:	9b03      	ldr	r3, [sp, #12]
 800cbb0:	3307      	adds	r3, #7
 800cbb2:	f023 0307 	bic.w	r3, r3, #7
 800cbb6:	3308      	adds	r3, #8
 800cbb8:	9303      	str	r3, [sp, #12]
 800cbba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbbc:	443b      	add	r3, r7
 800cbbe:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbc0:	e76a      	b.n	800ca98 <_vfiprintf_r+0x78>
 800cbc2:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbc6:	460c      	mov	r4, r1
 800cbc8:	2001      	movs	r0, #1
 800cbca:	e7a8      	b.n	800cb1e <_vfiprintf_r+0xfe>
 800cbcc:	2300      	movs	r3, #0
 800cbce:	3401      	adds	r4, #1
 800cbd0:	f04f 0c0a 	mov.w	ip, #10
 800cbd4:	4619      	mov	r1, r3
 800cbd6:	9305      	str	r3, [sp, #20]
 800cbd8:	4620      	mov	r0, r4
 800cbda:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cbde:	3a30      	subs	r2, #48	@ 0x30
 800cbe0:	2a09      	cmp	r2, #9
 800cbe2:	d903      	bls.n	800cbec <_vfiprintf_r+0x1cc>
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d0c6      	beq.n	800cb76 <_vfiprintf_r+0x156>
 800cbe8:	9105      	str	r1, [sp, #20]
 800cbea:	e7c4      	b.n	800cb76 <_vfiprintf_r+0x156>
 800cbec:	fb0c 2101 	mla	r1, ip, r1, r2
 800cbf0:	4604      	mov	r4, r0
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	e7f0      	b.n	800cbd8 <_vfiprintf_r+0x1b8>
 800cbf6:	ab03      	add	r3, sp, #12
 800cbf8:	462a      	mov	r2, r5
 800cbfa:	a904      	add	r1, sp, #16
 800cbfc:	4630      	mov	r0, r6
 800cbfe:	9300      	str	r3, [sp, #0]
 800cc00:	4b11      	ldr	r3, [pc, #68]	@ (800cc48 <_vfiprintf_r+0x228>)
 800cc02:	f7fd fba1 	bl	800a348 <_printf_float>
 800cc06:	4607      	mov	r7, r0
 800cc08:	1c78      	adds	r0, r7, #1
 800cc0a:	d1d6      	bne.n	800cbba <_vfiprintf_r+0x19a>
 800cc0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc0e:	07d9      	lsls	r1, r3, #31
 800cc10:	d405      	bmi.n	800cc1e <_vfiprintf_r+0x1fe>
 800cc12:	89ab      	ldrh	r3, [r5, #12]
 800cc14:	059a      	lsls	r2, r3, #22
 800cc16:	d402      	bmi.n	800cc1e <_vfiprintf_r+0x1fe>
 800cc18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc1a:	f7fe f909 	bl	800ae30 <__retarget_lock_release_recursive>
 800cc1e:	89ab      	ldrh	r3, [r5, #12]
 800cc20:	065b      	lsls	r3, r3, #25
 800cc22:	f53f af1f 	bmi.w	800ca64 <_vfiprintf_r+0x44>
 800cc26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cc28:	e71e      	b.n	800ca68 <_vfiprintf_r+0x48>
 800cc2a:	ab03      	add	r3, sp, #12
 800cc2c:	462a      	mov	r2, r5
 800cc2e:	a904      	add	r1, sp, #16
 800cc30:	4630      	mov	r0, r6
 800cc32:	9300      	str	r3, [sp, #0]
 800cc34:	4b04      	ldr	r3, [pc, #16]	@ (800cc48 <_vfiprintf_r+0x228>)
 800cc36:	f7fd fe23 	bl	800a880 <_printf_i>
 800cc3a:	e7e4      	b.n	800cc06 <_vfiprintf_r+0x1e6>
 800cc3c:	0800d43a 	.word	0x0800d43a
 800cc40:	0800d444 	.word	0x0800d444
 800cc44:	0800a349 	.word	0x0800a349
 800cc48:	0800c9fd 	.word	0x0800c9fd
 800cc4c:	0800d440 	.word	0x0800d440

0800cc50 <__swbuf_r>:
 800cc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc52:	460e      	mov	r6, r1
 800cc54:	4614      	mov	r4, r2
 800cc56:	4605      	mov	r5, r0
 800cc58:	b118      	cbz	r0, 800cc62 <__swbuf_r+0x12>
 800cc5a:	6a03      	ldr	r3, [r0, #32]
 800cc5c:	b90b      	cbnz	r3, 800cc62 <__swbuf_r+0x12>
 800cc5e:	f7fd ffb9 	bl	800abd4 <__sinit>
 800cc62:	69a3      	ldr	r3, [r4, #24]
 800cc64:	60a3      	str	r3, [r4, #8]
 800cc66:	89a3      	ldrh	r3, [r4, #12]
 800cc68:	071a      	lsls	r2, r3, #28
 800cc6a:	d501      	bpl.n	800cc70 <__swbuf_r+0x20>
 800cc6c:	6923      	ldr	r3, [r4, #16]
 800cc6e:	b943      	cbnz	r3, 800cc82 <__swbuf_r+0x32>
 800cc70:	4621      	mov	r1, r4
 800cc72:	4628      	mov	r0, r5
 800cc74:	f000 f82a 	bl	800cccc <__swsetup_r>
 800cc78:	b118      	cbz	r0, 800cc82 <__swbuf_r+0x32>
 800cc7a:	f04f 37ff 	mov.w	r7, #4294967295
 800cc7e:	4638      	mov	r0, r7
 800cc80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc82:	6823      	ldr	r3, [r4, #0]
 800cc84:	b2f6      	uxtb	r6, r6
 800cc86:	6922      	ldr	r2, [r4, #16]
 800cc88:	4637      	mov	r7, r6
 800cc8a:	1a98      	subs	r0, r3, r2
 800cc8c:	6963      	ldr	r3, [r4, #20]
 800cc8e:	4283      	cmp	r3, r0
 800cc90:	dc05      	bgt.n	800cc9e <__swbuf_r+0x4e>
 800cc92:	4621      	mov	r1, r4
 800cc94:	4628      	mov	r0, r5
 800cc96:	f7ff fda7 	bl	800c7e8 <_fflush_r>
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	d1ed      	bne.n	800cc7a <__swbuf_r+0x2a>
 800cc9e:	68a3      	ldr	r3, [r4, #8]
 800cca0:	3b01      	subs	r3, #1
 800cca2:	60a3      	str	r3, [r4, #8]
 800cca4:	6823      	ldr	r3, [r4, #0]
 800cca6:	1c5a      	adds	r2, r3, #1
 800cca8:	6022      	str	r2, [r4, #0]
 800ccaa:	701e      	strb	r6, [r3, #0]
 800ccac:	1c43      	adds	r3, r0, #1
 800ccae:	6962      	ldr	r2, [r4, #20]
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d004      	beq.n	800ccbe <__swbuf_r+0x6e>
 800ccb4:	89a3      	ldrh	r3, [r4, #12]
 800ccb6:	07db      	lsls	r3, r3, #31
 800ccb8:	d5e1      	bpl.n	800cc7e <__swbuf_r+0x2e>
 800ccba:	2e0a      	cmp	r6, #10
 800ccbc:	d1df      	bne.n	800cc7e <__swbuf_r+0x2e>
 800ccbe:	4621      	mov	r1, r4
 800ccc0:	4628      	mov	r0, r5
 800ccc2:	f7ff fd91 	bl	800c7e8 <_fflush_r>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	d0d9      	beq.n	800cc7e <__swbuf_r+0x2e>
 800ccca:	e7d6      	b.n	800cc7a <__swbuf_r+0x2a>

0800cccc <__swsetup_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	4b29      	ldr	r3, [pc, #164]	@ (800cd74 <__swsetup_r+0xa8>)
 800ccd0:	4605      	mov	r5, r0
 800ccd2:	460c      	mov	r4, r1
 800ccd4:	6818      	ldr	r0, [r3, #0]
 800ccd6:	b118      	cbz	r0, 800cce0 <__swsetup_r+0x14>
 800ccd8:	6a03      	ldr	r3, [r0, #32]
 800ccda:	b90b      	cbnz	r3, 800cce0 <__swsetup_r+0x14>
 800ccdc:	f7fd ff7a 	bl	800abd4 <__sinit>
 800cce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cce4:	0719      	lsls	r1, r3, #28
 800cce6:	d422      	bmi.n	800cd2e <__swsetup_r+0x62>
 800cce8:	06da      	lsls	r2, r3, #27
 800ccea:	d407      	bmi.n	800ccfc <__swsetup_r+0x30>
 800ccec:	2209      	movs	r2, #9
 800ccee:	602a      	str	r2, [r5, #0]
 800ccf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ccf8:	81a3      	strh	r3, [r4, #12]
 800ccfa:	e033      	b.n	800cd64 <__swsetup_r+0x98>
 800ccfc:	0758      	lsls	r0, r3, #29
 800ccfe:	d512      	bpl.n	800cd26 <__swsetup_r+0x5a>
 800cd00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd02:	b141      	cbz	r1, 800cd16 <__swsetup_r+0x4a>
 800cd04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd08:	4299      	cmp	r1, r3
 800cd0a:	d002      	beq.n	800cd12 <__swsetup_r+0x46>
 800cd0c:	4628      	mov	r0, r5
 800cd0e:	f7fe ff0d 	bl	800bb2c <_free_r>
 800cd12:	2300      	movs	r3, #0
 800cd14:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd16:	89a3      	ldrh	r3, [r4, #12]
 800cd18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cd1c:	81a3      	strh	r3, [r4, #12]
 800cd1e:	2300      	movs	r3, #0
 800cd20:	6063      	str	r3, [r4, #4]
 800cd22:	6923      	ldr	r3, [r4, #16]
 800cd24:	6023      	str	r3, [r4, #0]
 800cd26:	89a3      	ldrh	r3, [r4, #12]
 800cd28:	f043 0308 	orr.w	r3, r3, #8
 800cd2c:	81a3      	strh	r3, [r4, #12]
 800cd2e:	6923      	ldr	r3, [r4, #16]
 800cd30:	b94b      	cbnz	r3, 800cd46 <__swsetup_r+0x7a>
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cd38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd3c:	d003      	beq.n	800cd46 <__swsetup_r+0x7a>
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4628      	mov	r0, r5
 800cd42:	f000 f882 	bl	800ce4a <__smakebuf_r>
 800cd46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd4a:	f013 0201 	ands.w	r2, r3, #1
 800cd4e:	d00a      	beq.n	800cd66 <__swsetup_r+0x9a>
 800cd50:	2200      	movs	r2, #0
 800cd52:	60a2      	str	r2, [r4, #8]
 800cd54:	6962      	ldr	r2, [r4, #20]
 800cd56:	4252      	negs	r2, r2
 800cd58:	61a2      	str	r2, [r4, #24]
 800cd5a:	6922      	ldr	r2, [r4, #16]
 800cd5c:	b942      	cbnz	r2, 800cd70 <__swsetup_r+0xa4>
 800cd5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cd62:	d1c5      	bne.n	800ccf0 <__swsetup_r+0x24>
 800cd64:	bd38      	pop	{r3, r4, r5, pc}
 800cd66:	0799      	lsls	r1, r3, #30
 800cd68:	bf58      	it	pl
 800cd6a:	6962      	ldrpl	r2, [r4, #20]
 800cd6c:	60a2      	str	r2, [r4, #8]
 800cd6e:	e7f4      	b.n	800cd5a <__swsetup_r+0x8e>
 800cd70:	2000      	movs	r0, #0
 800cd72:	e7f7      	b.n	800cd64 <__swsetup_r+0x98>
 800cd74:	2000001c 	.word	0x2000001c

0800cd78 <_raise_r>:
 800cd78:	291f      	cmp	r1, #31
 800cd7a:	b538      	push	{r3, r4, r5, lr}
 800cd7c:	4605      	mov	r5, r0
 800cd7e:	460c      	mov	r4, r1
 800cd80:	d904      	bls.n	800cd8c <_raise_r+0x14>
 800cd82:	2316      	movs	r3, #22
 800cd84:	6003      	str	r3, [r0, #0]
 800cd86:	f04f 30ff 	mov.w	r0, #4294967295
 800cd8a:	bd38      	pop	{r3, r4, r5, pc}
 800cd8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cd8e:	b112      	cbz	r2, 800cd96 <_raise_r+0x1e>
 800cd90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd94:	b94b      	cbnz	r3, 800cdaa <_raise_r+0x32>
 800cd96:	4628      	mov	r0, r5
 800cd98:	f000 f830 	bl	800cdfc <_getpid_r>
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	4601      	mov	r1, r0
 800cda0:	4628      	mov	r0, r5
 800cda2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cda6:	f000 b817 	b.w	800cdd8 <_kill_r>
 800cdaa:	2b01      	cmp	r3, #1
 800cdac:	d00a      	beq.n	800cdc4 <_raise_r+0x4c>
 800cdae:	1c59      	adds	r1, r3, #1
 800cdb0:	d103      	bne.n	800cdba <_raise_r+0x42>
 800cdb2:	2316      	movs	r3, #22
 800cdb4:	6003      	str	r3, [r0, #0]
 800cdb6:	2001      	movs	r0, #1
 800cdb8:	e7e7      	b.n	800cd8a <_raise_r+0x12>
 800cdba:	2100      	movs	r1, #0
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cdc2:	4798      	blx	r3
 800cdc4:	2000      	movs	r0, #0
 800cdc6:	e7e0      	b.n	800cd8a <_raise_r+0x12>

0800cdc8 <raise>:
 800cdc8:	4b02      	ldr	r3, [pc, #8]	@ (800cdd4 <raise+0xc>)
 800cdca:	4601      	mov	r1, r0
 800cdcc:	6818      	ldr	r0, [r3, #0]
 800cdce:	f7ff bfd3 	b.w	800cd78 <_raise_r>
 800cdd2:	bf00      	nop
 800cdd4:	2000001c 	.word	0x2000001c

0800cdd8 <_kill_r>:
 800cdd8:	b538      	push	{r3, r4, r5, lr}
 800cdda:	2300      	movs	r3, #0
 800cddc:	4d06      	ldr	r5, [pc, #24]	@ (800cdf8 <_kill_r+0x20>)
 800cdde:	4604      	mov	r4, r0
 800cde0:	4608      	mov	r0, r1
 800cde2:	4611      	mov	r1, r2
 800cde4:	602b      	str	r3, [r5, #0]
 800cde6:	f7f5 f9f5 	bl	80021d4 <_kill>
 800cdea:	1c43      	adds	r3, r0, #1
 800cdec:	d102      	bne.n	800cdf4 <_kill_r+0x1c>
 800cdee:	682b      	ldr	r3, [r5, #0]
 800cdf0:	b103      	cbz	r3, 800cdf4 <_kill_r+0x1c>
 800cdf2:	6023      	str	r3, [r4, #0]
 800cdf4:	bd38      	pop	{r3, r4, r5, pc}
 800cdf6:	bf00      	nop
 800cdf8:	20003518 	.word	0x20003518

0800cdfc <_getpid_r>:
 800cdfc:	f7f5 b9e2 	b.w	80021c4 <_getpid>

0800ce00 <__swhatbuf_r>:
 800ce00:	b570      	push	{r4, r5, r6, lr}
 800ce02:	460c      	mov	r4, r1
 800ce04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce08:	b096      	sub	sp, #88	@ 0x58
 800ce0a:	4615      	mov	r5, r2
 800ce0c:	2900      	cmp	r1, #0
 800ce0e:	461e      	mov	r6, r3
 800ce10:	da0c      	bge.n	800ce2c <__swhatbuf_r+0x2c>
 800ce12:	89a3      	ldrh	r3, [r4, #12]
 800ce14:	2100      	movs	r1, #0
 800ce16:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ce1a:	bf14      	ite	ne
 800ce1c:	2340      	movne	r3, #64	@ 0x40
 800ce1e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ce22:	2000      	movs	r0, #0
 800ce24:	6031      	str	r1, [r6, #0]
 800ce26:	602b      	str	r3, [r5, #0]
 800ce28:	b016      	add	sp, #88	@ 0x58
 800ce2a:	bd70      	pop	{r4, r5, r6, pc}
 800ce2c:	466a      	mov	r2, sp
 800ce2e:	f000 f849 	bl	800cec4 <_fstat_r>
 800ce32:	2800      	cmp	r0, #0
 800ce34:	dbed      	blt.n	800ce12 <__swhatbuf_r+0x12>
 800ce36:	9901      	ldr	r1, [sp, #4]
 800ce38:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ce3c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ce40:	4259      	negs	r1, r3
 800ce42:	4159      	adcs	r1, r3
 800ce44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce48:	e7eb      	b.n	800ce22 <__swhatbuf_r+0x22>

0800ce4a <__smakebuf_r>:
 800ce4a:	898b      	ldrh	r3, [r1, #12]
 800ce4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce4e:	079d      	lsls	r5, r3, #30
 800ce50:	4606      	mov	r6, r0
 800ce52:	460c      	mov	r4, r1
 800ce54:	d507      	bpl.n	800ce66 <__smakebuf_r+0x1c>
 800ce56:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ce5a:	6023      	str	r3, [r4, #0]
 800ce5c:	6123      	str	r3, [r4, #16]
 800ce5e:	2301      	movs	r3, #1
 800ce60:	6163      	str	r3, [r4, #20]
 800ce62:	b003      	add	sp, #12
 800ce64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce66:	ab01      	add	r3, sp, #4
 800ce68:	466a      	mov	r2, sp
 800ce6a:	f7ff ffc9 	bl	800ce00 <__swhatbuf_r>
 800ce6e:	9f00      	ldr	r7, [sp, #0]
 800ce70:	4605      	mov	r5, r0
 800ce72:	4630      	mov	r0, r6
 800ce74:	4639      	mov	r1, r7
 800ce76:	f7fe fecd 	bl	800bc14 <_malloc_r>
 800ce7a:	b948      	cbnz	r0, 800ce90 <__smakebuf_r+0x46>
 800ce7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce80:	059a      	lsls	r2, r3, #22
 800ce82:	d4ee      	bmi.n	800ce62 <__smakebuf_r+0x18>
 800ce84:	f023 0303 	bic.w	r3, r3, #3
 800ce88:	f043 0302 	orr.w	r3, r3, #2
 800ce8c:	81a3      	strh	r3, [r4, #12]
 800ce8e:	e7e2      	b.n	800ce56 <__smakebuf_r+0xc>
 800ce90:	89a3      	ldrh	r3, [r4, #12]
 800ce92:	6020      	str	r0, [r4, #0]
 800ce94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce98:	81a3      	strh	r3, [r4, #12]
 800ce9a:	9b01      	ldr	r3, [sp, #4]
 800ce9c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cea0:	b15b      	cbz	r3, 800ceba <__smakebuf_r+0x70>
 800cea2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cea6:	4630      	mov	r0, r6
 800cea8:	f000 f81e 	bl	800cee8 <_isatty_r>
 800ceac:	b128      	cbz	r0, 800ceba <__smakebuf_r+0x70>
 800ceae:	89a3      	ldrh	r3, [r4, #12]
 800ceb0:	f023 0303 	bic.w	r3, r3, #3
 800ceb4:	f043 0301 	orr.w	r3, r3, #1
 800ceb8:	81a3      	strh	r3, [r4, #12]
 800ceba:	89a3      	ldrh	r3, [r4, #12]
 800cebc:	431d      	orrs	r5, r3
 800cebe:	81a5      	strh	r5, [r4, #12]
 800cec0:	e7cf      	b.n	800ce62 <__smakebuf_r+0x18>
	...

0800cec4 <_fstat_r>:
 800cec4:	b538      	push	{r3, r4, r5, lr}
 800cec6:	2300      	movs	r3, #0
 800cec8:	4d06      	ldr	r5, [pc, #24]	@ (800cee4 <_fstat_r+0x20>)
 800ceca:	4604      	mov	r4, r0
 800cecc:	4608      	mov	r0, r1
 800cece:	4611      	mov	r1, r2
 800ced0:	602b      	str	r3, [r5, #0]
 800ced2:	f7f5 f9df 	bl	8002294 <_fstat>
 800ced6:	1c43      	adds	r3, r0, #1
 800ced8:	d102      	bne.n	800cee0 <_fstat_r+0x1c>
 800ceda:	682b      	ldr	r3, [r5, #0]
 800cedc:	b103      	cbz	r3, 800cee0 <_fstat_r+0x1c>
 800cede:	6023      	str	r3, [r4, #0]
 800cee0:	bd38      	pop	{r3, r4, r5, pc}
 800cee2:	bf00      	nop
 800cee4:	20003518 	.word	0x20003518

0800cee8 <_isatty_r>:
 800cee8:	b538      	push	{r3, r4, r5, lr}
 800ceea:	2300      	movs	r3, #0
 800ceec:	4d05      	ldr	r5, [pc, #20]	@ (800cf04 <_isatty_r+0x1c>)
 800ceee:	4604      	mov	r4, r0
 800cef0:	4608      	mov	r0, r1
 800cef2:	602b      	str	r3, [r5, #0]
 800cef4:	f7f5 f9de 	bl	80022b4 <_isatty>
 800cef8:	1c43      	adds	r3, r0, #1
 800cefa:	d102      	bne.n	800cf02 <_isatty_r+0x1a>
 800cefc:	682b      	ldr	r3, [r5, #0]
 800cefe:	b103      	cbz	r3, 800cf02 <_isatty_r+0x1a>
 800cf00:	6023      	str	r3, [r4, #0]
 800cf02:	bd38      	pop	{r3, r4, r5, pc}
 800cf04:	20003518 	.word	0x20003518

0800cf08 <sqrt>:
 800cf08:	b538      	push	{r3, r4, r5, lr}
 800cf0a:	ec55 4b10 	vmov	r4, r5, d0
 800cf0e:	ed2d 8b02 	vpush	{d8}
 800cf12:	f000 f825 	bl	800cf60 <__ieee754_sqrt>
 800cf16:	4622      	mov	r2, r4
 800cf18:	462b      	mov	r3, r5
 800cf1a:	4620      	mov	r0, r4
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	eeb0 8a40 	vmov.f32	s16, s0
 800cf22:	eef0 8a60 	vmov.f32	s17, s1
 800cf26:	f7f3 fe19 	bl	8000b5c <__aeabi_dcmpun>
 800cf2a:	b990      	cbnz	r0, 800cf52 <sqrt+0x4a>
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	2300      	movs	r3, #0
 800cf30:	4620      	mov	r0, r4
 800cf32:	4629      	mov	r1, r5
 800cf34:	f7f3 fdea 	bl	8000b0c <__aeabi_dcmplt>
 800cf38:	b158      	cbz	r0, 800cf52 <sqrt+0x4a>
 800cf3a:	f7fd ff4d 	bl	800add8 <__errno>
 800cf3e:	2321      	movs	r3, #33	@ 0x21
 800cf40:	2200      	movs	r2, #0
 800cf42:	6003      	str	r3, [r0, #0]
 800cf44:	2300      	movs	r3, #0
 800cf46:	4610      	mov	r0, r2
 800cf48:	4619      	mov	r1, r3
 800cf4a:	f7f3 fc97 	bl	800087c <__aeabi_ddiv>
 800cf4e:	ec41 0b18 	vmov	d8, r0, r1
 800cf52:	eeb0 0a48 	vmov.f32	s0, s16
 800cf56:	eef0 0a68 	vmov.f32	s1, s17
 800cf5a:	ecbd 8b02 	vpop	{d8}
 800cf5e:	bd38      	pop	{r3, r4, r5, pc}

0800cf60 <__ieee754_sqrt>:
 800cf60:	4a69      	ldr	r2, [pc, #420]	@ (800d108 <__ieee754_sqrt+0x1a8>)
 800cf62:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf66:	ec55 4b10 	vmov	r4, r5, d0
 800cf6a:	43aa      	bics	r2, r5
 800cf6c:	462b      	mov	r3, r5
 800cf6e:	4621      	mov	r1, r4
 800cf70:	d110      	bne.n	800cf94 <__ieee754_sqrt+0x34>
 800cf72:	4622      	mov	r2, r4
 800cf74:	4620      	mov	r0, r4
 800cf76:	4629      	mov	r1, r5
 800cf78:	f7f3 fb56 	bl	8000628 <__aeabi_dmul>
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	460b      	mov	r3, r1
 800cf80:	4620      	mov	r0, r4
 800cf82:	4629      	mov	r1, r5
 800cf84:	f7f3 f99a 	bl	80002bc <__adddf3>
 800cf88:	4604      	mov	r4, r0
 800cf8a:	460d      	mov	r5, r1
 800cf8c:	ec45 4b10 	vmov	d0, r4, r5
 800cf90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf94:	2d00      	cmp	r5, #0
 800cf96:	dc0e      	bgt.n	800cfb6 <__ieee754_sqrt+0x56>
 800cf98:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800cf9c:	4322      	orrs	r2, r4
 800cf9e:	d0f5      	beq.n	800cf8c <__ieee754_sqrt+0x2c>
 800cfa0:	b19d      	cbz	r5, 800cfca <__ieee754_sqrt+0x6a>
 800cfa2:	4622      	mov	r2, r4
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	4629      	mov	r1, r5
 800cfa8:	f7f3 f986 	bl	80002b8 <__aeabi_dsub>
 800cfac:	4602      	mov	r2, r0
 800cfae:	460b      	mov	r3, r1
 800cfb0:	f7f3 fc64 	bl	800087c <__aeabi_ddiv>
 800cfb4:	e7e8      	b.n	800cf88 <__ieee754_sqrt+0x28>
 800cfb6:	152a      	asrs	r2, r5, #20
 800cfb8:	d115      	bne.n	800cfe6 <__ieee754_sqrt+0x86>
 800cfba:	2000      	movs	r0, #0
 800cfbc:	e009      	b.n	800cfd2 <__ieee754_sqrt+0x72>
 800cfbe:	0acb      	lsrs	r3, r1, #11
 800cfc0:	3a15      	subs	r2, #21
 800cfc2:	0549      	lsls	r1, r1, #21
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d0fa      	beq.n	800cfbe <__ieee754_sqrt+0x5e>
 800cfc8:	e7f7      	b.n	800cfba <__ieee754_sqrt+0x5a>
 800cfca:	462a      	mov	r2, r5
 800cfcc:	e7fa      	b.n	800cfc4 <__ieee754_sqrt+0x64>
 800cfce:	005b      	lsls	r3, r3, #1
 800cfd0:	3001      	adds	r0, #1
 800cfd2:	02dc      	lsls	r4, r3, #11
 800cfd4:	d5fb      	bpl.n	800cfce <__ieee754_sqrt+0x6e>
 800cfd6:	1e44      	subs	r4, r0, #1
 800cfd8:	1b12      	subs	r2, r2, r4
 800cfda:	f1c0 0420 	rsb	r4, r0, #32
 800cfde:	fa21 f404 	lsr.w	r4, r1, r4
 800cfe2:	4081      	lsls	r1, r0
 800cfe4:	4323      	orrs	r3, r4
 800cfe6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfea:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800cfee:	07d2      	lsls	r2, r2, #31
 800cff0:	f04f 0600 	mov.w	r6, #0
 800cff4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cff8:	ea4f 0767 	mov.w	r7, r7, asr #1
 800cffc:	f04f 0016 	mov.w	r0, #22
 800d000:	4632      	mov	r2, r6
 800d002:	bf58      	it	pl
 800d004:	005b      	lslpl	r3, r3, #1
 800d006:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800d00a:	bf5c      	itt	pl
 800d00c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800d010:	0049      	lslpl	r1, r1, #1
 800d012:	005b      	lsls	r3, r3, #1
 800d014:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800d018:	0049      	lsls	r1, r1, #1
 800d01a:	1915      	adds	r5, r2, r4
 800d01c:	429d      	cmp	r5, r3
 800d01e:	bfde      	ittt	le
 800d020:	192a      	addle	r2, r5, r4
 800d022:	1b5b      	suble	r3, r3, r5
 800d024:	1936      	addle	r6, r6, r4
 800d026:	0fcd      	lsrs	r5, r1, #31
 800d028:	3801      	subs	r0, #1
 800d02a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d02e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800d032:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800d036:	d1f0      	bne.n	800d01a <__ieee754_sqrt+0xba>
 800d038:	4605      	mov	r5, r0
 800d03a:	2420      	movs	r4, #32
 800d03c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800d040:	4293      	cmp	r3, r2
 800d042:	eb0c 0e00 	add.w	lr, ip, r0
 800d046:	dc02      	bgt.n	800d04e <__ieee754_sqrt+0xee>
 800d048:	d113      	bne.n	800d072 <__ieee754_sqrt+0x112>
 800d04a:	458e      	cmp	lr, r1
 800d04c:	d811      	bhi.n	800d072 <__ieee754_sqrt+0x112>
 800d04e:	f1be 0f00 	cmp.w	lr, #0
 800d052:	eb0e 000c 	add.w	r0, lr, ip
 800d056:	da3f      	bge.n	800d0d8 <__ieee754_sqrt+0x178>
 800d058:	2800      	cmp	r0, #0
 800d05a:	db3d      	blt.n	800d0d8 <__ieee754_sqrt+0x178>
 800d05c:	f102 0801 	add.w	r8, r2, #1
 800d060:	1a9b      	subs	r3, r3, r2
 800d062:	458e      	cmp	lr, r1
 800d064:	4465      	add	r5, ip
 800d066:	eba1 010e 	sub.w	r1, r1, lr
 800d06a:	bf88      	it	hi
 800d06c:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d070:	4642      	mov	r2, r8
 800d072:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800d076:	3c01      	subs	r4, #1
 800d078:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d07c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800d080:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800d084:	d1dc      	bne.n	800d040 <__ieee754_sqrt+0xe0>
 800d086:	4319      	orrs	r1, r3
 800d088:	d01b      	beq.n	800d0c2 <__ieee754_sqrt+0x162>
 800d08a:	f8df a080 	ldr.w	sl, [pc, #128]	@ 800d10c <__ieee754_sqrt+0x1ac>
 800d08e:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800d110 <__ieee754_sqrt+0x1b0>
 800d092:	e9da 0100 	ldrd	r0, r1, [sl]
 800d096:	e9db 2300 	ldrd	r2, r3, [fp]
 800d09a:	e9da 8900 	ldrd	r8, r9, [sl]
 800d09e:	f7f3 f90b 	bl	80002b8 <__aeabi_dsub>
 800d0a2:	4602      	mov	r2, r0
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	4640      	mov	r0, r8
 800d0a8:	4649      	mov	r1, r9
 800d0aa:	f7f3 fd39 	bl	8000b20 <__aeabi_dcmple>
 800d0ae:	b140      	cbz	r0, 800d0c2 <__ieee754_sqrt+0x162>
 800d0b0:	f1b5 3fff 	cmp.w	r5, #4294967295
 800d0b4:	e9da 0100 	ldrd	r0, r1, [sl]
 800d0b8:	e9db 2300 	ldrd	r2, r3, [fp]
 800d0bc:	d10e      	bne.n	800d0dc <__ieee754_sqrt+0x17c>
 800d0be:	3601      	adds	r6, #1
 800d0c0:	4625      	mov	r5, r4
 800d0c2:	1073      	asrs	r3, r6, #1
 800d0c4:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800d0c8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800d0cc:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800d0d0:	086b      	lsrs	r3, r5, #1
 800d0d2:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800d0d6:	e757      	b.n	800cf88 <__ieee754_sqrt+0x28>
 800d0d8:	4690      	mov	r8, r2
 800d0da:	e7c1      	b.n	800d060 <__ieee754_sqrt+0x100>
 800d0dc:	e9da 8900 	ldrd	r8, r9, [sl]
 800d0e0:	f7f3 f8ec 	bl	80002bc <__adddf3>
 800d0e4:	4602      	mov	r2, r0
 800d0e6:	460b      	mov	r3, r1
 800d0e8:	4640      	mov	r0, r8
 800d0ea:	4649      	mov	r1, r9
 800d0ec:	f7f3 fd0e 	bl	8000b0c <__aeabi_dcmplt>
 800d0f0:	b128      	cbz	r0, 800d0fe <__ieee754_sqrt+0x19e>
 800d0f2:	1cab      	adds	r3, r5, #2
 800d0f4:	f105 0502 	add.w	r5, r5, #2
 800d0f8:	bf08      	it	eq
 800d0fa:	3601      	addeq	r6, #1
 800d0fc:	e7e1      	b.n	800d0c2 <__ieee754_sqrt+0x162>
 800d0fe:	1c6b      	adds	r3, r5, #1
 800d100:	f023 0501 	bic.w	r5, r3, #1
 800d104:	e7dd      	b.n	800d0c2 <__ieee754_sqrt+0x162>
 800d106:	bf00      	nop
 800d108:	7ff00000 	.word	0x7ff00000
 800d10c:	0800d6a0 	.word	0x0800d6a0
 800d110:	0800d698 	.word	0x0800d698

0800d114 <_init>:
 800d114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d116:	bf00      	nop
 800d118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d11a:	bc08      	pop	{r3}
 800d11c:	469e      	mov	lr, r3
 800d11e:	4770      	bx	lr

0800d120 <_fini>:
 800d120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d122:	bf00      	nop
 800d124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d126:	bc08      	pop	{r3}
 800d128:	469e      	mov	lr, r3
 800d12a:	4770      	bx	lr
