
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.70

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[26]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.47    0.20    0.15    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.00    2.29 ^ dp.pcreg.q[26]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.pcreg.q[26]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)


Startpoint: dp.rf.rf[0][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dp.rf.rf[0][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v dp.rf.rf[0][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][2] (net)
                  0.06    0.00    0.36 v dp.rf.rf[0][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.rf.rf[0][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.47    0.20    0.15    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.00    2.29 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: dp.rf.rf[10][31]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.08    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input26/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.10    0.13    0.16    2.16 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net26 (net)
                  0.13    0.00    2.16 v _05580_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    18    0.31    0.36    0.41    2.57 v _05580_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01125_ (net)
                  0.36    0.00    2.57 v _05581_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    28    0.52    0.60    0.68    3.25 v _05581_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01126_ (net)
                  0.60    0.00    3.25 v place529/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    15    0.28    0.32    0.44    3.69 v place529/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net529 (net)
                  0.32    0.00    3.69 v _07472_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.26    0.23    3.92 ^ _07472_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _02873_ (net)
                  0.26    0.00    3.92 ^ _07475_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.03    0.22    0.16    4.08 v _07475_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _02876_ (net)
                  0.22    0.00    4.08 v _07491_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    15    0.23    1.19    0.72    4.80 ^ _07491_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _02892_ (net)
                  1.19    0.00    4.80 ^ _08496_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.03    0.17    0.24    5.04 ^ _08496_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05099_[0] (net)
                  0.17    0.00    5.04 ^ _10928_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.02    0.09    0.30    5.34 v _10928_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _05361_[0] (net)
                  0.09    0.00    5.34 v _08804_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.18    5.53 ^ _08804_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04081_ (net)
                  0.29    0.00    5.53 ^ _08808_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     3    0.04    0.27    0.19    5.71 v _08808_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _04085_ (net)
                  0.27    0.00    5.71 v _08810_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.03    0.32    0.23    5.95 ^ _08810_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _04087_ (net)
                  0.32    0.00    5.95 ^ _08919_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     3    0.04    0.28    0.17    6.11 v _08919_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _04190_ (net)
                  0.28    0.00    6.11 v _08996_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.04    0.47    0.34    6.45 ^ _08996_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _04262_ (net)
                  0.47    0.00    6.45 ^ _09030_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.22    0.14    6.59 v _09030_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _04294_ (net)
                  0.22    0.00    6.59 v _09058_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    6.83 v _09058_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _04320_ (net)
                  0.08    0.00    6.83 v _09060_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.03    0.10    0.25    7.08 v _09060_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _04322_ (net)
                  0.10    0.00    7.08 v _09163_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.21    7.29 v _09163_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _04418_ (net)
                  0.08    0.00    7.29 v _09166_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.32    7.61 v _09166_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _04421_ (net)
                  0.14    0.00    7.61 v _09167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.26    0.18    7.79 ^ _09167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04422_ (net)
                  0.26    0.00    7.79 ^ _09168_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.02    0.11    0.33    8.12 v _09168_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _04423_ (net)
                  0.11    0.00    8.12 v _09169_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.03    0.13    0.35    8.48 v _09169_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _04424_ (net)
                  0.13    0.00    8.48 v _09170_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     1    0.03    0.37    0.15    8.63 ^ _09170_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _04425_ (net)
                  0.37    0.00    8.63 ^ place479/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    31    0.56    0.54    0.41    9.04 ^ place479/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net479 (net)
                  0.54    0.00    9.04 ^ _09176_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.23    0.12    9.16 v _09176_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _00059_ (net)
                  0.23    0.00    9.16 v dp.rf.rf[10][31]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  9.16   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.rf.rf[10][31]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -9.16   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.47    0.20    0.15    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.00    2.29 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: dp.rf.rf[10][31]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.08    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input26/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.10    0.13    0.16    2.16 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net26 (net)
                  0.13    0.00    2.16 v _05580_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    18    0.31    0.36    0.41    2.57 v _05580_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01125_ (net)
                  0.36    0.00    2.57 v _05581_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    28    0.52    0.60    0.68    3.25 v _05581_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01126_ (net)
                  0.60    0.00    3.25 v place529/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    15    0.28    0.32    0.44    3.69 v place529/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net529 (net)
                  0.32    0.00    3.69 v _07472_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.26    0.23    3.92 ^ _07472_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _02873_ (net)
                  0.26    0.00    3.92 ^ _07475_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.03    0.22    0.16    4.08 v _07475_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _02876_ (net)
                  0.22    0.00    4.08 v _07491_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    15    0.23    1.19    0.72    4.80 ^ _07491_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _02892_ (net)
                  1.19    0.00    4.80 ^ _08496_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.03    0.17    0.24    5.04 ^ _08496_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05099_[0] (net)
                  0.17    0.00    5.04 ^ _10928_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.02    0.09    0.30    5.34 v _10928_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _05361_[0] (net)
                  0.09    0.00    5.34 v _08804_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.18    5.53 ^ _08804_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04081_ (net)
                  0.29    0.00    5.53 ^ _08808_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     3    0.04    0.27    0.19    5.71 v _08808_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _04085_ (net)
                  0.27    0.00    5.71 v _08810_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.03    0.32    0.23    5.95 ^ _08810_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _04087_ (net)
                  0.32    0.00    5.95 ^ _08919_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     3    0.04    0.28    0.17    6.11 v _08919_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _04190_ (net)
                  0.28    0.00    6.11 v _08996_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.04    0.47    0.34    6.45 ^ _08996_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _04262_ (net)
                  0.47    0.00    6.45 ^ _09030_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.22    0.14    6.59 v _09030_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _04294_ (net)
                  0.22    0.00    6.59 v _09058_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    6.83 v _09058_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _04320_ (net)
                  0.08    0.00    6.83 v _09060_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.03    0.10    0.25    7.08 v _09060_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _04322_ (net)
                  0.10    0.00    7.08 v _09163_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.21    7.29 v _09163_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _04418_ (net)
                  0.08    0.00    7.29 v _09166_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.32    7.61 v _09166_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _04421_ (net)
                  0.14    0.00    7.61 v _09167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.26    0.18    7.79 ^ _09167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04422_ (net)
                  0.26    0.00    7.79 ^ _09168_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.02    0.11    0.33    8.12 v _09168_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _04423_ (net)
                  0.11    0.00    8.12 v _09169_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.03    0.13    0.35    8.48 v _09169_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _04424_ (net)
                  0.13    0.00    8.48 v _09170_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     1    0.03    0.37    0.15    8.63 ^ _09170_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _04425_ (net)
                  0.37    0.00    8.63 ^ place479/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    31    0.56    0.54    0.41    9.04 ^ place479/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net479 (net)
                  0.54    0.00    9.04 ^ _09176_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.23    0.12    9.16 v _09176_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _00059_ (net)
                  0.23    0.00    9.16 v dp.rf.rf[10][31]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  9.16   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.rf.rf[10][31]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -9.16   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-01   8.77e-03   6.25e-07   1.15e-01  40.5%
Combinational          1.02e-01   6.68e-02   1.45e-06   1.69e-01  59.5%
Clock                  0.00e+00   0.00e+00   6.00e-08   6.00e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.08e-01   7.56e-02   2.13e-06   2.84e-01 100.0%
                          73.4%      26.6%       0.0%
