{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"text":"?(","kind":"text"},{"text":"machine","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","text":"Machine","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":")","kind":"text"}]}],"kind":"declarations"},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The machine to convert into a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" file.","type":"text"}]}],"name":"machine"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The name of the machine."}]}],"name":"name"}],"kind":"parameters"}],"metadata":{"roleHeading":"Initializer","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"machine","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"externalID":"s:12VHDLMachines21MachineRepresentationV7machine4nameACSgAA0B0V_11VHDLParsing12VariableNameVtcfc","title":"init(machine:name:)","role":"symbol","modules":[{"name":"VHDLMachines"}],"symbolKind":"init"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/init(machine:name:)","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation"]]},"abstract":[{"type":"text","text":"Create the machine representation for the given machine."}],"variants":[{"paths":["\/documentation\/vhdlmachines\/machinerepresentation\/init(machine:name:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation":{"navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}],"type":"topic","abstract":[{"type":"text","text":"A struct defining the simplest type of "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"url":"\/documentation\/vhdlmachines\/machinerepresentation","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","title":"MachineRepresentation","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/init(machine:name:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"machine","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(machine:name:)","type":"topic","url":"\/documentation\/vhdlmachines\/machinerepresentation\/init(machine:name:)","abstract":[{"text":"Create the machine representation for the given machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/init(machine:name:)","kind":"symbol"}}}