#[doc = "Register `sec_enable_set_reg0` reader"]
pub type R = crate::R<SecEnableSetReg0Spec>;
#[doc = "Register `sec_enable_set_reg0` writer"]
pub type W = crate::W<SecEnableSetReg0Spec>;
#[doc = "Field `INTERRUPT_ENABLE_SET_31` reader - 0:0\\]
Interrupt Enable Set Register for cpu0_itag_ram0_pend"]
pub type InterruptEnableSet31R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_31` writer - 0:0\\]
Interrupt Enable Set Register for cpu0_itag_ram0_pend"]
pub type InterruptEnableSet31W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_30` reader - 1:1\\]
Interrupt Enable Set Register for cpu0_itag_ram1_pend"]
pub type InterruptEnableSet30R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_30` writer - 1:1\\]
Interrupt Enable Set Register for cpu0_itag_ram1_pend"]
pub type InterruptEnableSet30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_29` reader - 2:2\\]
Interrupt Enable Set Register for cpu0_itag_ram2_pend"]
pub type InterruptEnableSet29R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_29` writer - 2:2\\]
Interrupt Enable Set Register for cpu0_itag_ram2_pend"]
pub type InterruptEnableSet29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_28` reader - 3:3\\]
Interrupt Enable Set Register for cpu0_itag_ram3_pend"]
pub type InterruptEnableSet28R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_28` writer - 3:3\\]
Interrupt Enable Set Register for cpu0_itag_ram3_pend"]
pub type InterruptEnableSet28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_27` reader - 4:4\\]
Interrupt Enable Set Register for cpu0_idata_bank0_pend"]
pub type InterruptEnableSet27R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_27` writer - 4:4\\]
Interrupt Enable Set Register for cpu0_idata_bank0_pend"]
pub type InterruptEnableSet27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_26` reader - 5:5\\]
Interrupt Enable Set Register for cpu0_idata_bank1_pend"]
pub type InterruptEnableSet26R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_26` writer - 5:5\\]
Interrupt Enable Set Register for cpu0_idata_bank1_pend"]
pub type InterruptEnableSet26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_25` reader - 6:6\\]
Interrupt Enable Set Register for cpu0_idata_bank2_pend"]
pub type InterruptEnableSet25R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_25` writer - 6:6\\]
Interrupt Enable Set Register for cpu0_idata_bank2_pend"]
pub type InterruptEnableSet25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_24` reader - 7:7\\]
Interrupt Enable Set Register for cpu0_idata_bank3_pend"]
pub type InterruptEnableSet24R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_24` writer - 7:7\\]
Interrupt Enable Set Register for cpu0_idata_bank3_pend"]
pub type InterruptEnableSet24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_23` reader - 8:8\\]
Interrupt Enable Set Register for cpu0_dtag_ram0_pend"]
pub type InterruptEnableSet23R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_23` writer - 8:8\\]
Interrupt Enable Set Register for cpu0_dtag_ram0_pend"]
pub type InterruptEnableSet23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_22` reader - 9:9\\]
Interrupt Enable Set Register for cpu0_dtag_ram1_pend"]
pub type InterruptEnableSet22R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_22` writer - 9:9\\]
Interrupt Enable Set Register for cpu0_dtag_ram1_pend"]
pub type InterruptEnableSet22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_21` reader - 10:10\\]
Interrupt Enable Set Register for cpu0_dtag_ram2_pend"]
pub type InterruptEnableSet21R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_21` writer - 10:10\\]
Interrupt Enable Set Register for cpu0_dtag_ram2_pend"]
pub type InterruptEnableSet21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_20` reader - 11:11\\]
Interrupt Enable Set Register for cpu0_dtag_ram3_pend"]
pub type InterruptEnableSet20R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_20` writer - 11:11\\]
Interrupt Enable Set Register for cpu0_dtag_ram3_pend"]
pub type InterruptEnableSet20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_19` reader - 12:12\\]
Interrupt Enable Set Register for cpu0_ddirty_ram_pend"]
pub type InterruptEnableSet19R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_19` writer - 12:12\\]
Interrupt Enable Set Register for cpu0_ddirty_ram_pend"]
pub type InterruptEnableSet19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_18` reader - 13:13\\]
Interrupt Enable Set Register for cpu0_ddata_ram0_pend"]
pub type InterruptEnableSet18R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_18` writer - 13:13\\]
Interrupt Enable Set Register for cpu0_ddata_ram0_pend"]
pub type InterruptEnableSet18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_17` reader - 14:14\\]
Interrupt Enable Set Register for cpu0_ddata_ram1_pend"]
pub type InterruptEnableSet17R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_17` writer - 14:14\\]
Interrupt Enable Set Register for cpu0_ddata_ram1_pend"]
pub type InterruptEnableSet17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_16` reader - 15:15\\]
Interrupt Enable Set Register for cpu0_ddata_ram2_pend"]
pub type InterruptEnableSet16R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_16` writer - 15:15\\]
Interrupt Enable Set Register for cpu0_ddata_ram2_pend"]
pub type InterruptEnableSet16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_15` reader - 16:16\\]
Interrupt Enable Set Register for cpu0_ddata_ram3_pend"]
pub type InterruptEnableSet15R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_15` writer - 16:16\\]
Interrupt Enable Set Register for cpu0_ddata_ram3_pend"]
pub type InterruptEnableSet15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_14` reader - 17:17\\]
Interrupt Enable Set Register for cpu0_ddata_ram4_pend"]
pub type InterruptEnableSet14R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_14` writer - 17:17\\]
Interrupt Enable Set Register for cpu0_ddata_ram4_pend"]
pub type InterruptEnableSet14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_13` reader - 18:18\\]
Interrupt Enable Set Register for cpu0_ddata_ram5_pend"]
pub type InterruptEnableSet13R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_13` writer - 18:18\\]
Interrupt Enable Set Register for cpu0_ddata_ram5_pend"]
pub type InterruptEnableSet13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_12` reader - 19:19\\]
Interrupt Enable Set Register for cpu0_ddata_ram6_pend"]
pub type InterruptEnableSet12R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_12` writer - 19:19\\]
Interrupt Enable Set Register for cpu0_ddata_ram6_pend"]
pub type InterruptEnableSet12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_11` reader - 20:20\\]
Interrupt Enable Set Register for cpu0_ddata_ram7_pend"]
pub type InterruptEnableSet11R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_11` writer - 20:20\\]
Interrupt Enable Set Register for cpu0_ddata_ram7_pend"]
pub type InterruptEnableSet11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_10` reader - 21:21\\]
Interrupt Enable Set Register for atcm0_bank0_pend"]
pub type InterruptEnableSet10R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_10` writer - 21:21\\]
Interrupt Enable Set Register for atcm0_bank0_pend"]
pub type InterruptEnableSet10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_9` reader - 22:22\\]
Interrupt Enable Set Register for atcm0_bank1_pend"]
pub type InterruptEnableSet9R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_9` writer - 22:22\\]
Interrupt Enable Set Register for atcm0_bank1_pend"]
pub type InterruptEnableSet9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_8` reader - 23:23\\]
Interrupt Enable Set Register for b0tcm0_bank0_pend"]
pub type InterruptEnableSet8R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_8` writer - 23:23\\]
Interrupt Enable Set Register for b0tcm0_bank0_pend"]
pub type InterruptEnableSet8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_7` reader - 24:24\\]
Interrupt Enable Set Register for b0tcm0_bank1_pend"]
pub type InterruptEnableSet7R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_7` writer - 24:24\\]
Interrupt Enable Set Register for b0tcm0_bank1_pend"]
pub type InterruptEnableSet7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_6` reader - 25:25\\]
Interrupt Enable Set Register for b1tcm0_bank0_pend"]
pub type InterruptEnableSet6R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_6` writer - 25:25\\]
Interrupt Enable Set Register for b1tcm0_bank0_pend"]
pub type InterruptEnableSet6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_5` reader - 26:26\\]
Interrupt Enable Set Register for b1tcm0_bank1_pend"]
pub type InterruptEnableSet5R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_5` writer - 26:26\\]
Interrupt Enable Set Register for b1tcm0_bank1_pend"]
pub type InterruptEnableSet5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_4` reader - 27:27\\]
Interrupt Enable Set Register for cpu0_ks_vim_ramecc_pend"]
pub type InterruptEnableSet4R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_4` writer - 27:27\\]
Interrupt Enable Set Register for cpu0_ks_vim_ramecc_pend"]
pub type InterruptEnableSet4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_3` reader - 28:28\\]
Interrupt Enable Set Register for atcm1_bank0_pend"]
pub type InterruptEnableSet3R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_3` writer - 28:28\\]
Interrupt Enable Set Register for atcm1_bank0_pend"]
pub type InterruptEnableSet3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_2` reader - 29:29\\]
Interrupt Enable Set Register for atcm1_bank1_pend"]
pub type InterruptEnableSet2R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_2` writer - 29:29\\]
Interrupt Enable Set Register for atcm1_bank1_pend"]
pub type InterruptEnableSet2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET_1` reader - 30:30\\]
Interrupt Enable Set Register for b0tcm1_bank0_pend"]
pub type InterruptEnableSet1R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET_1` writer - 30:30\\]
Interrupt Enable Set Register for b0tcm1_bank0_pend"]
pub type InterruptEnableSet1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_SET` reader - 31:31\\]
Interrupt Enable Set Register for b0tcm1_bank1_pend"]
pub type InterruptEnableSetR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_SET` writer - 31:31\\]
Interrupt Enable Set Register for b0tcm1_bank1_pend"]
pub type InterruptEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for cpu0_itag_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_31(&self) -> InterruptEnableSet31R {
        InterruptEnableSet31R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for cpu0_itag_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_30(&self) -> InterruptEnableSet30R {
        InterruptEnableSet30R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for cpu0_itag_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_29(&self) -> InterruptEnableSet29R {
        InterruptEnableSet29R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for cpu0_itag_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_28(&self) -> InterruptEnableSet28R {
        InterruptEnableSet28R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for cpu0_idata_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_27(&self) -> InterruptEnableSet27R {
        InterruptEnableSet27R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for cpu0_idata_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_26(&self) -> InterruptEnableSet26R {
        InterruptEnableSet26R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for cpu0_idata_bank2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_25(&self) -> InterruptEnableSet25R {
        InterruptEnableSet25R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for cpu0_idata_bank3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_24(&self) -> InterruptEnableSet24R {
        InterruptEnableSet24R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for cpu0_dtag_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_23(&self) -> InterruptEnableSet23R {
        InterruptEnableSet23R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for cpu0_dtag_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_22(&self) -> InterruptEnableSet22R {
        InterruptEnableSet22R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for cpu0_dtag_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_21(&self) -> InterruptEnableSet21R {
        InterruptEnableSet21R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for cpu0_dtag_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_20(&self) -> InterruptEnableSet20R {
        InterruptEnableSet20R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for cpu0_ddirty_ram_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_19(&self) -> InterruptEnableSet19R {
        InterruptEnableSet19R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for cpu0_ddata_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_18(&self) -> InterruptEnableSet18R {
        InterruptEnableSet18R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for cpu0_ddata_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_17(&self) -> InterruptEnableSet17R {
        InterruptEnableSet17R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for cpu0_ddata_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_16(&self) -> InterruptEnableSet16R {
        InterruptEnableSet16R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for cpu0_ddata_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_15(&self) -> InterruptEnableSet15R {
        InterruptEnableSet15R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for cpu0_ddata_ram4_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_14(&self) -> InterruptEnableSet14R {
        InterruptEnableSet14R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for cpu0_ddata_ram5_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_13(&self) -> InterruptEnableSet13R {
        InterruptEnableSet13R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for cpu0_ddata_ram6_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_12(&self) -> InterruptEnableSet12R {
        InterruptEnableSet12R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for cpu0_ddata_ram7_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_11(&self) -> InterruptEnableSet11R {
        InterruptEnableSet11R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for atcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_10(&self) -> InterruptEnableSet10R {
        InterruptEnableSet10R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for atcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_9(&self) -> InterruptEnableSet9R {
        InterruptEnableSet9R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for b0tcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_8(&self) -> InterruptEnableSet8R {
        InterruptEnableSet8R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Set Register for b0tcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_7(&self) -> InterruptEnableSet7R {
        InterruptEnableSet7R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Set Register for b1tcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_6(&self) -> InterruptEnableSet6R {
        InterruptEnableSet6R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Set Register for b1tcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_5(&self) -> InterruptEnableSet5R {
        InterruptEnableSet5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Interrupt Enable Set Register for cpu0_ks_vim_ramecc_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_4(&self) -> InterruptEnableSet4R {
        InterruptEnableSet4R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Interrupt Enable Set Register for atcm1_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_3(&self) -> InterruptEnableSet3R {
        InterruptEnableSet3R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Interrupt Enable Set Register for atcm1_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_2(&self) -> InterruptEnableSet2R {
        InterruptEnableSet2R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Interrupt Enable Set Register for b0tcm1_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set_1(&self) -> InterruptEnableSet1R {
        InterruptEnableSet1R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Interrupt Enable Set Register for b0tcm1_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_set(&self) -> InterruptEnableSetR {
        InterruptEnableSetR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for cpu0_itag_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_31(&mut self) -> InterruptEnableSet31W<SecEnableSetReg0Spec> {
        InterruptEnableSet31W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for cpu0_itag_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_30(&mut self) -> InterruptEnableSet30W<SecEnableSetReg0Spec> {
        InterruptEnableSet30W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for cpu0_itag_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_29(&mut self) -> InterruptEnableSet29W<SecEnableSetReg0Spec> {
        InterruptEnableSet29W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for cpu0_itag_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_28(&mut self) -> InterruptEnableSet28W<SecEnableSetReg0Spec> {
        InterruptEnableSet28W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for cpu0_idata_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_27(&mut self) -> InterruptEnableSet27W<SecEnableSetReg0Spec> {
        InterruptEnableSet27W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for cpu0_idata_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_26(&mut self) -> InterruptEnableSet26W<SecEnableSetReg0Spec> {
        InterruptEnableSet26W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for cpu0_idata_bank2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_25(&mut self) -> InterruptEnableSet25W<SecEnableSetReg0Spec> {
        InterruptEnableSet25W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for cpu0_idata_bank3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_24(&mut self) -> InterruptEnableSet24W<SecEnableSetReg0Spec> {
        InterruptEnableSet24W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for cpu0_dtag_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_23(&mut self) -> InterruptEnableSet23W<SecEnableSetReg0Spec> {
        InterruptEnableSet23W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for cpu0_dtag_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_22(&mut self) -> InterruptEnableSet22W<SecEnableSetReg0Spec> {
        InterruptEnableSet22W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for cpu0_dtag_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_21(&mut self) -> InterruptEnableSet21W<SecEnableSetReg0Spec> {
        InterruptEnableSet21W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for cpu0_dtag_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_20(&mut self) -> InterruptEnableSet20W<SecEnableSetReg0Spec> {
        InterruptEnableSet20W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for cpu0_ddirty_ram_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_19(&mut self) -> InterruptEnableSet19W<SecEnableSetReg0Spec> {
        InterruptEnableSet19W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for cpu0_ddata_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_18(&mut self) -> InterruptEnableSet18W<SecEnableSetReg0Spec> {
        InterruptEnableSet18W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for cpu0_ddata_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_17(&mut self) -> InterruptEnableSet17W<SecEnableSetReg0Spec> {
        InterruptEnableSet17W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for cpu0_ddata_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_16(&mut self) -> InterruptEnableSet16W<SecEnableSetReg0Spec> {
        InterruptEnableSet16W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for cpu0_ddata_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_15(&mut self) -> InterruptEnableSet15W<SecEnableSetReg0Spec> {
        InterruptEnableSet15W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for cpu0_ddata_ram4_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_14(&mut self) -> InterruptEnableSet14W<SecEnableSetReg0Spec> {
        InterruptEnableSet14W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for cpu0_ddata_ram5_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_13(&mut self) -> InterruptEnableSet13W<SecEnableSetReg0Spec> {
        InterruptEnableSet13W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for cpu0_ddata_ram6_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_12(&mut self) -> InterruptEnableSet12W<SecEnableSetReg0Spec> {
        InterruptEnableSet12W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for cpu0_ddata_ram7_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_11(&mut self) -> InterruptEnableSet11W<SecEnableSetReg0Spec> {
        InterruptEnableSet11W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for atcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_10(&mut self) -> InterruptEnableSet10W<SecEnableSetReg0Spec> {
        InterruptEnableSet10W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for atcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_9(&mut self) -> InterruptEnableSet9W<SecEnableSetReg0Spec> {
        InterruptEnableSet9W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for b0tcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_8(&mut self) -> InterruptEnableSet8W<SecEnableSetReg0Spec> {
        InterruptEnableSet8W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Set Register for b0tcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_7(&mut self) -> InterruptEnableSet7W<SecEnableSetReg0Spec> {
        InterruptEnableSet7W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Set Register for b1tcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_6(&mut self) -> InterruptEnableSet6W<SecEnableSetReg0Spec> {
        InterruptEnableSet6W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Set Register for b1tcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_5(&mut self) -> InterruptEnableSet5W<SecEnableSetReg0Spec> {
        InterruptEnableSet5W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Interrupt Enable Set Register for cpu0_ks_vim_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_4(&mut self) -> InterruptEnableSet4W<SecEnableSetReg0Spec> {
        InterruptEnableSet4W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Interrupt Enable Set Register for atcm1_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_3(&mut self) -> InterruptEnableSet3W<SecEnableSetReg0Spec> {
        InterruptEnableSet3W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Interrupt Enable Set Register for atcm1_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_2(&mut self) -> InterruptEnableSet2W<SecEnableSetReg0Spec> {
        InterruptEnableSet2W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Interrupt Enable Set Register for b0tcm1_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set_1(&mut self) -> InterruptEnableSet1W<SecEnableSetReg0Spec> {
        InterruptEnableSet1W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Interrupt Enable Set Register for b0tcm1_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_set(&mut self) -> InterruptEnableSetW<SecEnableSetReg0Spec> {
        InterruptEnableSetW::new(self, 31)
    }
}
#[doc = "Interrupt Enable Set Register 0\n\nYou can [`read`](crate::Reg::read) this register and get [`sec_enable_set_reg0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sec_enable_set_reg0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SecEnableSetReg0Spec;
impl crate::RegisterSpec for SecEnableSetReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sec_enable_set_reg0::R`](R) reader structure"]
impl crate::Readable for SecEnableSetReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`sec_enable_set_reg0::W`](W) writer structure"]
impl crate::Writable for SecEnableSetReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets sec_enable_set_reg0 to value 0"]
impl crate::Resettable for SecEnableSetReg0Spec {
    const RESET_VALUE: u32 = 0;
}
