Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 29 00:44:08 2020
| Host         : Adam-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK50KHZ/desired_CLK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CLK762HZ/desired_CLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fast_animation_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: med_animation_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line87/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line90/sclk_reg/Q (HIGH)

 There are 284 register/latch pins with no clock driven by root clock pin: oled_clock/desired_CLK_reg/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: sample_clock/desired_CLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: slow_animation_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 986 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.587        0.000                      0                  183        0.180        0.000                      0                  183        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.587        0.000                      0                  183        0.180        0.000                      0                  183        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 nolabel_line90/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line90/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.200ns (27.385%)  route 3.182ns (72.615%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.810     5.331    nolabel_line90/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  nolabel_line90/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  nolabel_line90/count2_reg[5]/Q
                         net (fo=10, routed)          0.840     6.627    nolabel_line90/count2_reg[5]
    SLICE_X2Y148         LUT2 (Prop_lut2_I0_O)        0.124     6.751 r  nolabel_line90/sclk_i_24/O
                         net (fo=1, routed)           0.689     7.441    nolabel_line90/sclk_i_24_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  nolabel_line90/sclk_i_23/O
                         net (fo=1, routed)           0.409     7.974    nolabel_line90/sclk_i_23_n_0
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  nolabel_line90/sclk_i_17/O
                         net (fo=1, routed)           0.407     8.505    nolabel_line90/sclk_i_17_n_0
    SLICE_X1Y147         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  nolabel_line90/sclk_i_13/O
                         net (fo=1, routed)           0.291     8.920    nolabel_line90/sclk_i_13_n_0
    SLICE_X1Y148         LUT6 (Prop_lut6_I5_O)        0.124     9.044 r  nolabel_line90/sclk_i_5/O
                         net (fo=1, routed)           0.545     9.589    nolabel_line90/sclk_i_5_n_0
    SLICE_X3Y148         LUT6 (Prop_lut6_I4_O)        0.124     9.713 r  nolabel_line90/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.713    nolabel_line90/sclk_i_1_n_0
    SLICE_X3Y148         FDRE                                         r  nolabel_line90/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.684    15.025    nolabel_line90/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  nolabel_line90/sclk_reg/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y148         FDRE (Setup_fdre_C_D)        0.029    15.300    nolabel_line90/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 nolabel_line87/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line87/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.138ns (26.128%)  route 3.217ns (73.872%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.739     5.260    nolabel_line87/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y149        FDRE                                         r  nolabel_line87/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.518     5.778 r  nolabel_line87/count2_reg[8]/Q
                         net (fo=5, routed)           1.124     6.902    nolabel_line87/count2_reg[8]
    SLICE_X55Y149        LUT5 (Prop_lut5_I2_O)        0.124     7.026 r  nolabel_line87/sclk_i_19__0/O
                         net (fo=1, routed)           0.622     7.647    nolabel_line87/sclk_i_19__0_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  nolabel_line87/sclk_i_15__0/O
                         net (fo=1, routed)           0.407     8.178    nolabel_line87/sclk_i_15__0_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I5_O)        0.124     8.302 r  nolabel_line87/sclk_i_10__0/O
                         net (fo=1, routed)           0.443     8.746    nolabel_line87/sclk_i_10__0_n_0
    SLICE_X56Y148        LUT6 (Prop_lut6_I5_O)        0.124     8.870 r  nolabel_line87/sclk_i_4__0/O
                         net (fo=1, routed)           0.622     9.492    nolabel_line87/sclk_i_4__0_n_0
    SLICE_X57Y148        LUT6 (Prop_lut6_I3_O)        0.124     9.616 r  nolabel_line87/sclk_i_1__0/O
                         net (fo=1, routed)           0.000     9.616    nolabel_line87/sclk_i_1__0_n_0
    SLICE_X57Y148        FDRE                                         r  nolabel_line87/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.614    14.955    nolabel_line87/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y148        FDRE                                         r  nolabel_line87/sclk_reg/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X57Y148        FDRE (Setup_fdre_C_D)        0.029    15.216    nolabel_line87/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.111%)  route 3.183ns (81.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.236     9.026    CLK762HZ/clear
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[28]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    CLK762HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.111%)  route 3.183ns (81.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.236     9.026    CLK762HZ/clear
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[29]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    CLK762HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.111%)  route 3.183ns (81.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.236     9.026    CLK762HZ/clear
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[30]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    CLK762HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.111%)  route 3.183ns (81.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.236     9.026    CLK762HZ/clear
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CLK762HZ/counter_reg[31]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    CLK762HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.704ns (18.797%)  route 3.041ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.094     8.885    CLK762HZ/clear
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK762HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.704ns (18.797%)  route 3.041ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.094     8.885    CLK762HZ/clear
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK762HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.704ns (18.797%)  route 3.041ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.094     8.885    CLK762HZ/clear
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK762HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.704ns (18.797%)  route 3.041ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.139    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  CLK762HZ/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  CLK762HZ/counter_reg[7]/Q
                         net (fo=3, routed)           1.166     6.761    CLK762HZ/counter_reg[7]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.885 r  CLK762HZ/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.781     7.666    CLK762HZ/counter[0]_i_4__0_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  CLK762HZ/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.094     8.885    CLK762HZ/clear
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508    14.849    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK762HZ/counter_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK762HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 animation_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast_animation_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  animation_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  animation_count_reg[21]/Q
                         net (fo=2, routed)           0.122     1.700    animation_count_reg[21]
    SLICE_X48Y78         FDRE                                         r  fast_animation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  fast_animation_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.070     1.520    fast_animation_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 animation_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_animation_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.555     1.438    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  animation_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  animation_count_reg[25]/Q
                         net (fo=2, routed)           0.124     1.703    animation_count_reg[25]
    SLICE_X48Y78         FDRE                                         r  slow_animation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  slow_animation_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.070     1.521    slow_animation_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 animation_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            med_animation_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  animation_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  animation_count_reg[23]/Q
                         net (fo=2, routed)           0.121     1.699    animation_count_reg[23]
    SLICE_X48Y78         FDRE                                         r  med_animation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  med_animation_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.066     1.516    med_animation_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK50KHZ/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK50KHZ/desired_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.179%)  route 0.128ns (40.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.445    CLK50KHZ/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  CLK50KHZ/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CLK50KHZ/counter_reg[9]/Q
                         net (fo=6, routed)           0.128     1.714    CLK50KHZ/counter[9]
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  CLK50KHZ/desired_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.759    CLK50KHZ/desired_CLK_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  CLK50KHZ/desired_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.833     1.960    CLK50KHZ/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  CLK50KHZ/desired_CLK_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091     1.553    CLK50KHZ/desired_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 animation_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  animation_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  animation_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.684    animation_count_reg_n_0_[15]
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  animation_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    animation_count_reg[12]_i_1_n_4
    SLICE_X49Y76         FDRE                                         r  animation_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  animation_count_reg[15]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.105     1.540    animation_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 animation_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  animation_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  animation_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.686    animation_count_reg_n_0_[19]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  animation_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    animation_count_reg[16]_i_1_n_4
    SLICE_X49Y77         FDRE                                         r  animation_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.820     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  animation_count_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.105     1.542    animation_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 animation_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  animation_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  animation_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.684    animation_count_reg_n_0_[3]
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  animation_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    animation_count_reg[0]_i_1_n_4
    SLICE_X49Y73         FDRE                                         r  animation_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  animation_count_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.105     1.540    animation_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 animation_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  animation_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  animation_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.683    animation_count_reg_n_0_[11]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  animation_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    animation_count_reg[8]_i_1_n_4
    SLICE_X49Y75         FDRE                                         r  animation_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  animation_count_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.105     1.539    animation_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 animation_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  animation_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  animation_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.683    animation_count_reg_n_0_[7]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  animation_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    animation_count_reg[4]_i_1_n_4
    SLICE_X49Y74         FDRE                                         r  animation_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  animation_count_reg[7]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.105     1.539    animation_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 animation_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  animation_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  animation_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.681    animation_count_reg_n_0_[12]
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  animation_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    animation_count_reg[12]_i_1_n_7
    SLICE_X49Y76         FDRE                                         r  animation_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  animation_count_reg[12]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.105     1.540    animation_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y147  nolabel_line87/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y149  nolabel_line87/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y149  nolabel_line87/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y147  nolabel_line87/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y147  nolabel_line87/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y147  nolabel_line87/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y148  nolabel_line87/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y148  nolabel_line87/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y148  nolabel_line87/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   CLK50KHZ/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   CLK50KHZ/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   CLK50KHZ/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   CLK50KHZ/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   CLK50KHZ/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   CLK50KHZ/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   CLK50KHZ/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   CLK50KHZ/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   CLK50KHZ/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   CLK50KHZ/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK762HZ/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   CLK762HZ/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   CLK762HZ/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   CLK762HZ/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   CLK762HZ/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   CLK762HZ/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   CLK762HZ/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK762HZ/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK762HZ/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   CLK762HZ/counter_reg[3]/C



