// Seed: 2072706855
module module_0 (
    output uwire id_0,
    input wand id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11
);
  assign id_3 = id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3
    , id_18,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13
    , id_19,
    input supply1 id_14,
    input uwire id_15,
    input uwire id_16
);
  wire id_20;
  always if (id_19);
  wire id_21;
  module_0(
      id_0, id_15, id_7, id_6, id_3, id_3, id_14, id_12, id_14, id_16, id_14, id_15
  );
  assign id_18 = {1'b0, 1};
  assign id_6  = id_14;
  wire id_22;
endmodule
