// Seed: 2967552341
module module_0 ();
  wire id_1;
  assign id_2[-1] = -1'd0;
  wire id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0  id_0,
    input wire  id_1,
    inout tri1  id_2,
    input uwire id_3,
    input tri0  id_4
);
  wire id_6;
  or primCall (id_2, id_3, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2;
  bit id_2, id_3, id_4, id_5, id_6;
  wire id_7;
  assign id_6 = id_4;
  parameter id_8 = 1'b0;
  uwire id_9;
  uwire id_10, id_11;
  wire id_12;
  tri1 id_13, id_14, id_15;
  wire id_16, id_17;
  assign id_9 = -1;
  wire id_18;
  wor  id_19 = id_8, id_20;
  always id_9 = -1;
  assign id_10 = id_8 ^ id_2;
  id_21 :
  assert property (@(posedge "" + id_14) -1) begin : LABEL_0
    id_6 <= id_21;
  end
  parameter id_22 = -1;
  module_0 modCall_1 ();
  tri0 id_23;
  wire id_24, id_25;
  wire id_26;
  parameter id_27 = id_23;
  wire id_28;
  parameter id_29 = id_24;
endmodule
