{"vcs1":{"timestamp_begin":1677639978.963435831, "rt":0.21, "ut":0.06, "st":0.04}}
{"vcselab":{"timestamp_begin":1677639979.190614116, "rt":0.17, "ut":0.09, "st":0.02}}
{"link":{"timestamp_begin":1677639979.380352460, "rt":0.16, "ut":0.06, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677639978.859599913}
{"VCS_COMP_START_TIME": 1677639978.859599913}
{"VCS_COMP_END_TIME": 1677639979.572595914}
{"VCS_USER_OPTIONS": "-nc -sverilog tb.sv 02_abstract.sv"}
{"vcs1": {"peak_mem": 336172}}
{"stitch_vcselab": {"peak_mem": 222556}}
