/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [24:0] celloutsig_0_16z;
  reg [20:0] celloutsig_0_17z;
  wire [33:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  reg [26:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [18:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  reg [5:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_10z[7]);
  assign celloutsig_0_31z = ~celloutsig_0_29z;
  assign celloutsig_0_23z = ~celloutsig_0_20z;
  assign celloutsig_0_39z = ~((celloutsig_0_13z | celloutsig_0_15z) & (celloutsig_0_33z[2] | celloutsig_0_9z));
  assign celloutsig_1_18z = ~((celloutsig_1_2z[1] | in_data[110]) & (celloutsig_1_17z[10] | celloutsig_1_7z[5]));
  assign celloutsig_0_20z = ~((celloutsig_0_12z | celloutsig_0_12z) & (celloutsig_0_2z[3] | celloutsig_0_1z));
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_0z[2];
  assign celloutsig_0_82z = celloutsig_0_44z[10] ^ celloutsig_0_9z;
  assign celloutsig_0_25z = celloutsig_0_10z[6] ^ celloutsig_0_17z[9];
  assign celloutsig_0_32z = ~(celloutsig_0_1z ^ celloutsig_0_23z);
  assign celloutsig_1_11z = ~(celloutsig_1_2z[2] ^ celloutsig_1_3z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z[3] ^ celloutsig_0_10z[4]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z ^ celloutsig_0_0z[1]);
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } === { celloutsig_1_1z[4:0], celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_5z[4:1], celloutsig_0_5z } === { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_29z = celloutsig_0_0z === { celloutsig_0_19z[1], celloutsig_0_25z, celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_8z[6:4] >= celloutsig_0_8z[2:0];
  assign celloutsig_1_3z = ! in_data[185:175];
  assign celloutsig_0_1z = ! { in_data[39:37], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_41z = celloutsig_0_10z[6] & ~(celloutsig_0_15z);
  assign celloutsig_0_7z = celloutsig_0_2z[1] & ~(celloutsig_0_5z[0]);
  assign celloutsig_0_75z = celloutsig_0_33z[0] & ~(celloutsig_0_32z);
  assign celloutsig_1_0z = in_data[116] & ~(in_data[152]);
  assign celloutsig_1_5z = celloutsig_1_0z & ~(celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_5z & ~(celloutsig_1_3z);
  assign celloutsig_1_10z = celloutsig_1_2z[1] & ~(celloutsig_1_9z);
  assign celloutsig_0_8z = celloutsig_0_1z ? { celloutsig_0_0z[2:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } : { celloutsig_0_5z[6:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_1z[2] ? { 1'h1, celloutsig_1_1z[1:0] } : { celloutsig_1_1z[3], 1'h0, celloutsig_1_1z[1] };
  assign celloutsig_1_7z = celloutsig_1_6z ? { 2'h3, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } : { in_data[189:186], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_8z ? { celloutsig_1_7z[9:0], celloutsig_1_0z } : { in_data[113:106], celloutsig_1_4z, 1'h0, celloutsig_1_11z };
  assign celloutsig_1_19z = in_data[181] ? { celloutsig_1_17z[8:7], celloutsig_1_10z } : celloutsig_1_1z[3:1];
  assign { celloutsig_0_10z[8:3], celloutsig_0_10z[0] } = celloutsig_0_0z[2] ? { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_1z, 1'h1, celloutsig_0_7z } : { celloutsig_0_6z[2:0], celloutsig_0_7z, celloutsig_0_9z, 1'h0, celloutsig_0_9z };
  assign celloutsig_0_11z = celloutsig_0_8z[4] ? { in_data[48:37], celloutsig_0_2z } : { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z[8:3], celloutsig_0_0z[1:0], celloutsig_0_10z[0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_14z[3] ? celloutsig_0_11z[8:2] : { celloutsig_0_11z[1:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_26z = celloutsig_0_7z ? in_data[77:74] : { celloutsig_0_18z[8:6], celloutsig_0_23z };
  assign celloutsig_0_30z = in_data[69] ? { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_26z } : { celloutsig_0_16z[24:14], celloutsig_0_20z };
  assign celloutsig_0_22z = { celloutsig_0_18z[25:24], celloutsig_0_9z, celloutsig_0_9z } != celloutsig_0_8z[7:4];
  assign celloutsig_0_33z = - { celloutsig_0_30z[9:8], celloutsig_0_20z };
  assign celloutsig_0_81z = { celloutsig_0_35z[25:24], celloutsig_0_1z } | { celloutsig_0_31z, celloutsig_0_75z, celloutsig_0_12z };
  assign celloutsig_1_9z = ~^ in_data[184:164];
  assign celloutsig_1_6z = ^ { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[5:3] >> in_data[19:17];
  assign celloutsig_0_5z = { in_data[46:44], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } >> in_data[80:72];
  assign celloutsig_0_14z = celloutsig_0_8z[4:0] >> celloutsig_0_11z[10:6];
  assign celloutsig_0_2z = { in_data[92], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z[8:3], celloutsig_0_0z[1:0], celloutsig_0_10z[0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z } >> { celloutsig_0_17z[16:5], celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[138:134], celloutsig_1_0z } ~^ in_data[126:121];
  assign celloutsig_0_21z = { celloutsig_0_10z[3], celloutsig_0_0z[1:0], celloutsig_0_10z[0], celloutsig_0_20z } ~^ { celloutsig_0_8z[5:2], celloutsig_0_9z };
  assign celloutsig_0_24z = ~((celloutsig_0_22z & celloutsig_0_10z[8]) | celloutsig_0_16z[10]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_35z = 27'h0000000;
    else if (!clkin_data[0]) celloutsig_0_35z = { celloutsig_0_18z[28:8], celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_25z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_44z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_0_44z = { celloutsig_0_35z[10:9], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_39z, celloutsig_0_32z, celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_6z = in_data[12:7];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_16z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_0_16z = in_data[57:33];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_17z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_11z[15:6], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_10z[2:1] = celloutsig_0_0z[1:0];
  assign { out_data[128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
