{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647953816717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647953816725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 21:56:56 2022 " "Processing started: Tue Mar 22 21:56:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647953816725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953816725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_de1_nios -c top_de1_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_de1_nios -c top_de1_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953816725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647953817943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647953817943 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2e.qsys " "Elaborating Platform Designer system entity \"nios2e.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953834076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:21 Progress: Loading altera/nios2e.qsys " "2022.03.22.21:57:21 Progress: Loading altera/nios2e.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953841137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Reading input file " "2022.03.22.21:57:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE0 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE0 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE1 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE1 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE2 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE2 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE3 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE3 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE4 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE4 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE5 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE5 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE6 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE6 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE6 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding DECODE7 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding DECODE7 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module DECODE7 " "2022.03.22.21:57:22 Progress: Parameterizing module DECODE7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding HEX0 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module HEX0 " "2022.03.22.21:57:22 Progress: Parameterizing module HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding HEX1 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding HEX1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module HEX1 " "2022.03.22.21:57:22 Progress: Parameterizing module HEX1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding HEX2 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding HEX2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module HEX2 " "2022.03.22.21:57:22 Progress: Parameterizing module HEX2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding HEX3 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding HEX3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module HEX3 " "2022.03.22.21:57:22 Progress: Parameterizing module HEX3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding HEX4 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module HEX4 " "2022.03.22.21:57:22 Progress: Parameterizing module HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding HEX5 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding HEX5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module HEX5 " "2022.03.22.21:57:22 Progress: Parameterizing module HEX5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD0 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD0 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD1 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD1 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD2 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD2 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD3 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD3 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD4 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD4 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD5 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD5 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD6 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD6 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD6 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PERIOD7 \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PERIOD7 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD7 " "2022.03.22.21:57:22 Progress: Parameterizing module PERIOD7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding PUSH \[altera_avalon_pio 18.1\] " "2022.03.22.21:57:22 Progress: Adding PUSH \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Parameterizing module PUSH " "2022.03.22.21:57:22 Progress: Parameterizing module PUSH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:22 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.03.22.21:57:22 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953842923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Parameterizing module clk_0 " "2022.03.22.21:57:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.03.22.21:57:24 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Parameterizing module jtag_uart_0 " "2022.03.22.21:57:24 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2022.03.22.21:57:24 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Parameterizing module nios2_qsys_0 " "2022.03.22.21:57:24 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.03.22.21:57:24 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Parameterizing module onchip_memory2_0 " "2022.03.22.21:57:24 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:24 Progress: Building connections " "2022.03.22.21:57:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953844903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:25 Progress: Parameterizing connections " "2022.03.22.21:57:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953845009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:25 Progress: Validating " "2022.03.22.21:57:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953845019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.22.21:57:27 Progress: Done reading input file " "2022.03.22.21:57:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953847236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953848893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2e.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953848893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2e.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Nios2e.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953848893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: Generating nios2e \"nios2e\" for QUARTUS_SYNTH " "Nios2e: Generating nios2e \"nios2e\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953850583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE0: Starting RTL generation for module 'nios2e_DECODE0' " "DECODE0: Starting RTL generation for module 'nios2e_DECODE0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_DECODE0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0002_DECODE0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0002_DECODE0_gen//nios2e_DECODE0_component_configuration.pl  --do_build_sim=0  \] " "DECODE0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_DECODE0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0002_DECODE0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0002_DECODE0_gen//nios2e_DECODE0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE0: Done RTL generation for module 'nios2e_DECODE0' " "DECODE0: Done RTL generation for module 'nios2e_DECODE0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE0: \"nios2e\" instantiated altera_avalon_pio \"DECODE0\" " "DECODE0: \"nios2e\" instantiated altera_avalon_pio \"DECODE0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Starting RTL generation for module 'nios2e_HEX0' " "HEX0: Starting RTL generation for module 'nios2e_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_HEX0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0003_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0003_HEX0_gen//nios2e_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_HEX0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0003_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0003_HEX0_gen//nios2e_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Done RTL generation for module 'nios2e_HEX0' " "HEX0: Done RTL generation for module 'nios2e_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: \"nios2e\" instantiated altera_avalon_pio \"HEX0\" " "HEX0: \"nios2e\" instantiated altera_avalon_pio \"HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH: Starting RTL generation for module 'nios2e_PUSH' " "PUSH: Starting RTL generation for module 'nios2e_PUSH'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_PUSH --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0004_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0004_PUSH_gen//nios2e_PUSH_component_configuration.pl  --do_build_sim=0  \] " "PUSH:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_PUSH --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0004_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0004_PUSH_gen//nios2e_PUSH_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953866966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH: Done RTL generation for module 'nios2e_PUSH' " "PUSH: Done RTL generation for module 'nios2e_PUSH'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH: \"nios2e\" instantiated altera_avalon_pio \"PUSH\" " "PUSH: \"nios2e\" instantiated altera_avalon_pio \"PUSH\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios2e_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios2e_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_jtag_uart_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0005_jtag_uart_0_gen//nios2e_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_jtag_uart_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0005_jtag_uart_0_gen//nios2e_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios2e_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios2e_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios2e\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios2e\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'nios2e_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'nios2e_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2e_nios2_qsys_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0006_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0006_nios2_qsys_0_gen//nios2e_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2e_nios2_qsys_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0006_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0006_nios2_qsys_0_gen//nios2e_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953867768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:48 (*) Starting Nios II generation " "Nios2_qsys_0: # 2022.03.22 21:57:48 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:48 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2022.03.22 21:57:48 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2022.03.22 21:57:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:50 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2022.03.22 21:57:50 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:50 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2022.03.22 21:57:50 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2022.03.22 21:57:52 (*) Done Nios II generation " "Nios2_qsys_0: # 2022.03.22 21:57:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'nios2e_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'nios2e_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios2e\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios2e\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios2e_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios2e_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_onchip_memory2_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0007_onchip_memory2_0_gen//nios2e_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_onchip_memory2_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9073_6148075500977357117.dir/0007_onchip_memory2_0_gen//nios2e_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953872738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios2e_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios2e_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953873065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios2e\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios2e\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953873069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953889392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953889969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953890505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953891044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953891575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953892108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953892638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953893165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953893719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953894265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953894787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953895309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953895836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953896372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953896909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953897447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953897975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953898503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953899048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953899567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953900102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953900643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953901162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953901681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953902209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953902732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2e\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2e\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2e\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2e\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2e\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2e\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953917945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953918959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953918967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: Done \"nios2e\" with 28 modules, 41 files " "Nios2e: Done \"nios2e\" with 28 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953918968 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2e.qsys " "Finished elaborating Platform Designer system entity \"nios2e.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953920984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de1_nios/de1_nios/top_de1_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de1_nios/de1_nios/top_de1_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1_nios " "Found entity 1: top_de1_nios" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jbl/de1_nios/de1_nios/pwmctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /jbl/de1_nios/de1_nios/pwmctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmCtrl " "Found entity 1: PwmCtrl" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e " "Found entity 1: nios2e" {  } { { "db/ip/nios2e/nios2e.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921248 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios2e/submodules/altera_merlin_master_agent.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios2e/submodules/altera_merlin_master_translator.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2e/submodules/altera_reset_synchronizer.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_DECODE0 " "Found entity 1: nios2e_DECODE0" {  } { { "db/ip/nios2e/submodules/nios2e_decode0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_decode0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_HEX0 " "Found entity 1: nios2e_HEX0" {  } { { "db/ip/nios2e/submodules/nios2e_hex0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_PUSH " "Found entity 1: nios2e_PUSH" {  } { { "db/ip/nios2e/submodules/nios2e_push.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_push.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_irq_mapper " "Found entity 1: nios2e_irq_mapper" {  } { { "db/ip/nios2e/submodules/nios2e_irq_mapper.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2e_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921400 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_jtag_uart_0_scfifo_w " "Found entity 2: nios2e_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921400 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2e_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2e_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921400 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2e_jtag_uart_0_scfifo_r " "Found entity 4: nios2e_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921400 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2e_jtag_uart_0 " "Found entity 5: nios2e_jtag_uart_0" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0 " "Found entity 1: nios2e_mm_interconnect_0" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2e_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_demux " "Found entity 1: nios2e_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2e_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_mux " "Found entity 1: nios2e_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2e_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921559 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router " "Found entity 2: nios2e_mm_interconnect_0_router" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921568 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_001 " "Found entity 2: nios2e_mm_interconnect_0_router_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921577 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_002 " "Found entity 2: nios2e_mm_interconnect_0_router_002" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647953921582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921586 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_003 " "Found entity 2: nios2e_mm_interconnect_0_router_003" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_demux " "Found entity 1: nios2e_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_mux " "Found entity 1: nios2e_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2e_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios2e_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios2e_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2e_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios2e_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2e_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios2e_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2e_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios2e_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2e_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios2e_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2e_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios2e_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2e_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios2e_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2e_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios2e_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2e_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios2e_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2e_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios2e_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2e_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios2e_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2e_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios2e_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2e_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios2e_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2e_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios2e_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2e_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios2e_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2e_nios2_qsys_0_nios2_oci " "Found entity 20: nios2e_nios2_qsys_0_nios2_oci" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2e_nios2_qsys_0 " "Found entity 21: nios2e_nios2_qsys_0" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios2e_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios2e_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios2e_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_oci_test_bench " "Found entity 1: nios2e_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_test_bench " "Found entity 1: nios2e_nios2_qsys_0_test_bench" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_test_bench.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_onchip_memory2_0 " "Found entity 1: nios2e_onchip_memory2_0" {  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953921785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953921785 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2e_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at nios2e_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1647953921799 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2e_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at nios2e_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1647953921799 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2e_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at nios2e_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1647953921799 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2e_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at nios2e_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1647953921803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1_nios " "Elaborating entity \"top_de1_nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647953922074 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR top_de1_nios.v(30) " "Output port \"DRAM_ADDR\" at top_de1_nios.v(30) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922076 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA top_de1_nios.v(31) " "Output port \"DRAM_BA\" at top_de1_nios.v(31) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922076 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B top_de1_nios.v(155) " "Output port \"VGA_B\" at top_de1_nios.v(155) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G top_de1_nios.v(158) " "Output port \"VGA_G\" at top_de1_nios.v(158) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R top_de1_nios.v(160) " "Output port \"VGA_R\" at top_de1_nios.v(160) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST top_de1_nios.v(4) " "Output port \"ADC_CONVST\" at top_de1_nios.v(4) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN top_de1_nios.v(5) " "Output port \"ADC_DIN\" at top_de1_nios.v(5) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK top_de1_nios.v(7) " "Output port \"ADC_SCLK\" at top_de1_nios.v(7) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT top_de1_nios.v(13) " "Output port \"AUD_DACDAT\" at top_de1_nios.v(13) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK top_de1_nios.v(15) " "Output port \"AUD_XCK\" at top_de1_nios.v(15) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N top_de1_nios.v(32) " "Output port \"DRAM_CAS_N\" at top_de1_nios.v(32) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE top_de1_nios.v(33) " "Output port \"DRAM_CKE\" at top_de1_nios.v(33) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK top_de1_nios.v(34) " "Output port \"DRAM_CLK\" at top_de1_nios.v(34) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N top_de1_nios.v(35) " "Output port \"DRAM_CS_N\" at top_de1_nios.v(35) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922077 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM top_de1_nios.v(37) " "Output port \"DRAM_LDQM\" at top_de1_nios.v(37) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N top_de1_nios.v(38) " "Output port \"DRAM_RAS_N\" at top_de1_nios.v(38) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM top_de1_nios.v(39) " "Output port \"DRAM_UDQM\" at top_de1_nios.v(39) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N top_de1_nios.v(40) " "Output port \"DRAM_WE_N\" at top_de1_nios.v(40) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL top_de1_nios.v(43) " "Output port \"FAN_CTRL\" at top_de1_nios.v(43) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK top_de1_nios.v(46) " "Output port \"FPGA_I2C_SCLK\" at top_de1_nios.v(46) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD top_de1_nios.v(130) " "Output port \"IRDA_TXD\" at top_de1_nios.v(130) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N top_de1_nios.v(151) " "Output port \"TD_RESET_N\" at top_de1_nios.v(151) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N top_de1_nios.v(156) " "Output port \"VGA_BLANK_N\" at top_de1_nios.v(156) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK top_de1_nios.v(157) " "Output port \"VGA_CLK\" at top_de1_nios.v(157) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS top_de1_nios.v(159) " "Output port \"VGA_HS\" at top_de1_nios.v(159) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N top_de1_nios.v(161) " "Output port \"VGA_SYNC_N\" at top_de1_nios.v(161) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922078 "|top_de1_nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS top_de1_nios.v(163) " "Output port \"VGA_VS\" at top_de1_nios.v(163) has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922079 "|top_de1_nios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PwmCtrl PwmCtrl:PwmCtrl_U00 " "Elaborating entity \"PwmCtrl\" for hierarchy \"PwmCtrl:PwmCtrl_U00\"" {  } { { "../top_de1_nios.v" "PwmCtrl_U00" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(88) " "Verilog HDL assignment warning at PwmCtrl.v(88): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922096 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(106) " "Verilog HDL assignment warning at PwmCtrl.v(106): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922098 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(124) " "Verilog HDL assignment warning at PwmCtrl.v(124): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922099 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(142) " "Verilog HDL assignment warning at PwmCtrl.v(142): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922100 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(160) " "Verilog HDL assignment warning at PwmCtrl.v(160): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922101 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(178) " "Verilog HDL assignment warning at PwmCtrl.v(178): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922101 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(196) " "Verilog HDL assignment warning at PwmCtrl.v(196): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922102 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(214) " "Verilog HDL assignment warning at PwmCtrl.v(214): truncated value with size 32 to match size of target (28)" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647953922103 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 PwmCtrl.v(20) " "Output port \"HEX4\" at PwmCtrl.v(20) has no driver" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922106 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[6..4\] PwmCtrl.v(21) " "Output port \"HEX5\[6..4\]\" at PwmCtrl.v(21) has no driver" {  } { { "../PwmCtrl.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647953922106 "|top_de1_nios|PwmCtrl:PwmCtrl_U00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e PwmCtrl:PwmCtrl_U00\|nios2e:u0 " "Elaborating entity \"nios2e\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\"" {  } { { "../PwmCtrl.v" "u0" { Text "C:/JBL/DE1_Nios/DE1_Nios/PwmCtrl.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_DECODE0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_DECODE0:decode0 " "Elaborating entity \"nios2e_DECODE0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_DECODE0:decode0\"" {  } { { "db/ip/nios2e/nios2e.v" "decode0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_HEX0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_HEX0:hex0 " "Elaborating entity \"nios2e_HEX0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_HEX0:hex0\"" {  } { { "db/ip/nios2e/nios2e.v" "hex0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_PUSH PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_PUSH:push " "Elaborating entity \"nios2e_PUSH\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_PUSH:push\"" {  } { { "db/ip/nios2e/nios2e.v" "push" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_jtag_uart_0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2e_jtag_uart_0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios2e/nios2e.v" "jtag_uart_0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_jtag_uart_0_scfifo_w PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2e_jtag_uart_0_scfifo_w\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "the_nios2e_jtag_uart_0_scfifo_w" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "wfifo" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953922756 ""}  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953922756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953922844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953922844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953922888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953922888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953922944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953922944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953922953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953923036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953923036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953923047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953923139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953923139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953923147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953923235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953923235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953923248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_jtag_uart_0_scfifo_r PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2e_jtag_uart_0_scfifo_r\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "the_nios2e_jtag_uart_0_scfifo_r" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953923295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "nios2e_jtag_uart_0_alt_jtag_atlantic" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953923756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953923787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953923788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953923788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953923788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953923788 ""}  } { { "db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953923788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953924603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953924811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios2e_nios2_qsys_0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/nios2e/nios2e.v" "nios2_qsys_0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953924878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_test_bench PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_test_bench:the_nios2e_nios2_qsys_0_test_bench " "Elaborating entity \"nios2e_nios2_qsys_0_test_bench\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_test_bench:the_nios2e_nios2_qsys_0_test_bench\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_test_bench" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_register_bank_a_module PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios2e_nios2_qsys_0_register_bank_a_module\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "nios2e_nios2_qsys_0_register_bank_a" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_altsyncram" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2e_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2e_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925227 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953925227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22n1 " "Found entity 1: altsyncram_22n1" {  } { { "db/altsyncram_22n1.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/altsyncram_22n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953925354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953925354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22n1 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_22n1:auto_generated " "Elaborating entity \"altsyncram_22n1\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_a_module:nios2e_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_22n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_register_bank_b_module PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios2e_nios2_qsys_0_register_bank_b_module\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "nios2e_nios2_qsys_0_register_bank_b" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_altsyncram" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2e_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2e_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953925845 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953925845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32n1 " "Found entity 1: altsyncram_32n1" {  } { { "db/altsyncram_32n1.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/altsyncram_32n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953925951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953925951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32n1 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_32n1:auto_generated " "Elaborating entity \"altsyncram_32n1\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_register_bank_b_module:nios2e_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_32n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953925956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_debug PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_debug" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_debug:the_nios2e_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926516 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953926516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_ocimem PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_ocimem\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_ocimem" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_ociram_sp_ram_module PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios2e_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "nios2e_nios2_qsys_0_ociram_sp_ram" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_altsyncram" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2e_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2e_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953926639 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953926639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8f1 " "Found entity 1: altsyncram_l8f1" {  } { { "db/altsyncram_l8f1.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/altsyncram_l8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953926743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953926743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l8f1 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l8f1:auto_generated " "Elaborating entity \"altsyncram_l8f1\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_ocimem:the_nios2e_nios2_qsys_0_nios2_ocimem\|nios2e_nios2_qsys_0_ociram_sp_ram_module:nios2e_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953926750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_avalon_reg PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_avalon_reg:the_nios2e_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_avalon_reg:the_nios2e_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_avalon_reg" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_break PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_break:the_nios2e_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_break\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_break:the_nios2e_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_break" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_xbrk PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_xbrk:the_nios2e_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_xbrk:the_nios2e_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_dbrk PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_dbrk:the_nios2e_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_dbrk:the_nios2e_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_itrace PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_itrace:the_nios2e_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_itrace:the_nios2e_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_itrace" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_dtrace PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_td_mode PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_nios2_oci_dtrace\|nios2e_nios2_qsys_0_nios2_oci_td_mode:nios2e_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_nios2_oci_dtrace\|nios2e_nios2_qsys_0_nios2_oci_td_mode:nios2e_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "nios2e_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_fifo PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_fifo" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_oci_test_bench PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_oci_test_bench:the_nios2e_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios2e_nios2_qsys_0_oci_test_bench\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_fifo:the_nios2e_nios2_qsys_0_nios2_oci_fifo\|nios2e_nios2_qsys_0_oci_test_bench:the_nios2e_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_oci_test_bench" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927594 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios2e_nios2_qsys_0_oci_test_bench " "Entity \"nios2e_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_oci_test_bench" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1647953927596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_pib PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_pib:the_nios2e_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_pib:the_nios2e_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_pib" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_nios2_oci_im PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_im:the_nios2e_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios2e_nios2_qsys_0_nios2_oci_im\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_nios2_oci_im:the_nios2e_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_nios2_oci_im" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_jtag_debug_module_wrapper PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios2e_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_jtag_debug_module_tck PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|nios2e_nios2_qsys_0_jtag_debug_module_tck:the_nios2e_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios2e_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|nios2e_nios2_qsys_0_jtag_debug_module_tck:the_nios2e_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios2e_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_jtag_debug_module_sysclk PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|nios2e_nios2_qsys_0_jtag_debug_module_sysclk:the_nios2e_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios2e_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|nios2e_nios2_qsys_0_jtag_debug_module_sysclk:the_nios2e_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios2e_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios2e_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953927929 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953927929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953927974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_nios2_oci:the_nios2e_nios2_qsys_0_nios2_oci\|nios2e_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2e_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953928001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_onchip_memory2_0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2e_onchip_memory2_0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios2e/nios2e.v" "onchip_memory2_0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953928034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "the_altsyncram" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953928094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953928112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex " "Parameter \"init_file\" = \"C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647953928112 ""}  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647953928112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lps1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lps1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lps1 " "Found entity 1: altsyncram_lps1" {  } { { "db/altsyncram_lps1.tdf" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/altsyncram_lps1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953928223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953928223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lps1 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lps1:auto_generated " "Elaborating entity \"altsyncram_lps1\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lps1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953928230 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "nios2e_onchip_memory2_0.hex 512 10 " "Width of data items in \"nios2e_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 nios2e_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 nios2e_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 nios2e_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 nios2e_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 nios2e_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 nios2e_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 nios2e_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 nios2e_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 nios2e_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 nios2e_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"nios2e_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1647953928248 ""}  } { { "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/software/epcs_app03/mem_init/nios2e_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1647953928248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2e_mm_interconnect_0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios2e/nios2e.v" "mm_interconnect_0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953928604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:period0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:period0_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "period0_s1_translator" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953929885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router " "Elaborating entity \"nios2e_mm_interconnect_0_router\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 6933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_default_decode PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\|nios2e_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\|nios2e_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_001 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2e_mm_interconnect_0_router_001\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_001" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 6949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_001_default_decode PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\|nios2e_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_001_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\|nios2e_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_002 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2e_mm_interconnect_0_router_002\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_002" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 6965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_002_default_decode PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\|nios2e_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_002_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\|nios2e_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_003 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2e_mm_interconnect_0_router_003\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_003" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_003_default_decode PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_003:router_003\|nios2e_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_003_default_decode\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_003:router_003\|nios2e_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_demux PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_demux\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_demux" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 7532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_demux_001 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_demux_001\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 7555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_mux PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_mux\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_mux" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 7572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_mux_001 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_mux_001\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 7595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_demux PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_demux\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_demux" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 8026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953930968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_mux PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_mux\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_mux" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 8630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_mux_001 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_mux_001\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 8653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_avalon_st_adapter PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2e_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 8682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0 PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_irq_mapper PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_irq_mapper:irq_mapper " "Elaborating entity \"nios2e_irq_mapper\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|nios2e_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios2e/nios2e.v" "irq_mapper" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PwmCtrl:PwmCtrl_U00\|nios2e:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios2e/nios2e.v" "rst_controller" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/nios2e.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PwmCtrl:PwmCtrl_U00\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PwmCtrl:PwmCtrl_U00\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PwmCtrl:PwmCtrl_U00\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/nios2e/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953931752 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647953935682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.22.21:59:02 Progress: Loading sldc3c8639d/alt_sld_fab_wrapper_hw.tcl " "2022.03.22.21:59:02 Progress: Loading sldc3c8639d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953942713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953947100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953947344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953951505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953951658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953951815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953952003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953952010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953952011 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647953952762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3c8639d/alt_sld_fab.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953953088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953953233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953953258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953953376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953953506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/altera/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647953953614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953953614 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647953960470 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 141 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 142 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647953960710 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1647953960710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647953963270 "|top_de1_nios|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647953963270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953963643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "400 " "400 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647953967430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953967839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/JBL/DE1_Nios/DE1_Nios/altera/output_files/top_de1_nios.map.smsg " "Generated suppressed messages file C:/JBL/DE1_Nios/DE1_Nios/altera/output_files/top_de1_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953969376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647953971453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647953971453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647953972011 "|top_de1_nios|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647953972011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4280 " "Implemented 4280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647953972031 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647953972031 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647953972031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3890 " "Implemented 3890 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647953972031 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647953972031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647953972031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5054 " "Peak virtual memory: 5054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647953972169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 21:59:32 2022 " "Processing ended: Tue Mar 22 21:59:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647953972169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647953972169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647953972169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647953972169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647953973896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647953973904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 21:59:33 2022 " "Processing started: Tue Mar 22 21:59:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647953973904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647953973904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_de1_nios -c top_de1_nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_de1_nios -c top_de1_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647953973904 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647953974159 ""}
{ "Info" "0" "" "Project  = top_de1_nios" {  } {  } 0 0 "Project  = top_de1_nios" 0 0 "Fitter" 0 0 1647953974159 ""}
{ "Info" "0" "" "Revision = top_de1_nios" {  } {  } 0 0 "Revision = top_de1_nios" 0 0 "Fitter" 0 0 1647953974160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647953974516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647953974516 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1_nios 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_de1_nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647953974602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647953974688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647953974688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647953975409 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647953975445 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1647953976128 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647953976132 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647953976240 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1647953992066 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2260 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2260 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1647953992861 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[3\]~inputCLKENA0 224 global CLKCTRL_G7 " "KEY\[3\]~inputCLKENA0 with 224 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1647953992861 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1647953992861 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647953992862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647953992908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647953992917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647953992942 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647953992957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647953992957 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647953992966 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647953995052 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1647953995052 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647953995084 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.sdc " "Reading SDC File: 'c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647953995094 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] CLOCK_50 " "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647953995125 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647953995125 "|top_de1_nios|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1647953995196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1647953995197 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647953995206 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647953995207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647953995207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647953995207 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647953995207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647953995436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647953995444 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647953995444 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647953995872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647954006577 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1647954008312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647954031859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647954065925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647954071372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647954071372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647954075017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647954087790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647954087790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647954096001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647954096001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647954096006 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.71 " "Total time spent on timing analysis during the Fitter is 3.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647954104003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647954104109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647954109168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647954109171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647954113897 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1647954128873 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647954128874 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1647954129604 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "../top_de1_nios.v" "" { Text "C:/JBL/DE1_Nios/DE1_Nios/top_de1_nios.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/DE1_Nios/DE1_Nios/altera/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647954129708 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1647954129708 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1647954130023 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1647954130034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/JBL/DE1_Nios/DE1_Nios/altera/output_files/top_de1_nios.fit.smsg " "Generated suppressed messages file C:/JBL/DE1_Nios/DE1_Nios/altera/output_files/top_de1_nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647954130136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6310 " "Peak virtual memory: 6310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647954132339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 22:02:12 2022 " "Processing ended: Tue Mar 22 22:02:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647954132339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647954132339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:14 " "Total CPU time (on all processors): 00:05:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647954132339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647954132339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647954133802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647954133810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 22:02:13 2022 " "Processing started: Tue Mar 22 22:02:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647954133810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647954133810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_de1_nios -c top_de1_nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_de1_nios -c top_de1_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647954133810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647954135415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647954144971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647954149646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 22:02:29 2022 " "Processing ended: Tue Mar 22 22:02:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647954149646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647954149646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647954149646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647954149646 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647954150364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647954151237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647954151245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 22:02:30 2022 " "Processing started: Tue Mar 22 22:02:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647954151245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647954151245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_de1_nios -c top_de1_nios " "Command: quartus_sta top_de1_nios -c top_de1_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647954151245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647954151484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647954153127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647954153127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954153192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954153192 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647954154258 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1647954154258 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647954154290 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.sdc " "Reading SDC File: 'c:/jbl/de1_nios/de1_nios/altera/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647954154303 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] CLOCK_50 " "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647954154331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647954154331 "|top_de1_nios|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1647954154374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954154519 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647954154528 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647954154555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.317 " "Worst-case setup slack is 12.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.317               0.000 altera_reserved_tck  " "   12.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954154608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954154619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.267 " "Worst-case recovery slack is 15.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.267               0.000 altera_reserved_tck  " "   15.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954154634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 altera_reserved_tck  " "    0.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954154640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.530 " "Worst-case minimum pulse width slack is 15.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.530               0.000 altera_reserved_tck  " "   15.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954154646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954154646 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.723 ns " "Worst Case Available Settling Time: 62.723 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954154678 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954154678 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647954154688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647954154758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647954160698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] CLOCK_50 " "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647954161033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647954161033 "|top_de1_nios|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954161175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.438 " "Worst-case setup slack is 12.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.438               0.000 altera_reserved_tck  " "   12.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954161208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 altera_reserved_tck  " "    0.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954161218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.343 " "Worst-case recovery slack is 15.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.343               0.000 altera_reserved_tck  " "   15.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954161225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.732 " "Worst-case removal slack is 0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 altera_reserved_tck  " "    0.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954161233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.529 " "Worst-case minimum pulse width slack is 15.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.529               0.000 altera_reserved_tck  " "   15.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954161239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954161239 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.744 ns " "Worst Case Available Settling Time: 62.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954161273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954161273 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647954161281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647954161515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647954167344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] CLOCK_50 " "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647954167672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647954167672 "|top_de1_nios|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954167811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.380 " "Worst-case setup slack is 14.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.380               0.000 altera_reserved_tck  " "   14.380               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954167826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954167837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.238 " "Worst-case recovery slack is 16.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.238               0.000 altera_reserved_tck  " "   16.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954167845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954167852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.436 " "Worst-case minimum pulse width slack is 15.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.436               0.000 altera_reserved_tck  " "   15.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954167859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954167859 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.981 ns " "Worst Case Available Settling Time: 63.981 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954167889 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954167889 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647954167895 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] CLOCK_50 " "Register PwmCtrl:PwmCtrl_U00\|counter0\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647954168252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647954168252 "|top_de1_nios|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954168397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.720 " "Worst-case setup slack is 14.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.720               0.000 altera_reserved_tck  " "   14.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954168414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 altera_reserved_tck  " "    0.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954168424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.368 " "Worst-case recovery slack is 16.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.368               0.000 altera_reserved_tck  " "   16.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954168433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.295 " "Worst-case removal slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 altera_reserved_tck  " "    0.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954168439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.430 " "Worst-case minimum pulse width slack is 15.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.430               0.000 altera_reserved_tck  " "   15.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647954168445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647954168445 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.138 ns " "Worst Case Available Settling Time: 64.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647954168484 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647954168484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647954173054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647954173061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647954173254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 22:02:53 2022 " "Processing ended: Tue Mar 22 22:02:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647954173254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647954173254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647954173254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647954173254 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 266 s " "Quartus Prime Full Compilation was successful. 0 errors, 266 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647954174165 ""}
