-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:48:04 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_dlconstant_gpio_1_0 -prefix
--               design_1_dlconstant_gpio_1_0_ design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1072)
`protect data_block
2CE+U8fS2Y0QZoex2FHC6DCfNnYpHdebV8YwV7Lg56k6rbhtfC8pJo5I22FlMmtTvGMmPl1fUyXJ
GDzyhPurCFEeltlaaGjNIoBmCg5w9Sh+POG/5xLU1Ni1wy6WWR6mxVjQGKC6K3Ykf4NvCw5T1fl9
dB7TBYDb6zF8f9MUyUy1b3YKkSQIYjaSLQNJSwvZ/+ZesmILVmLH3lvblVskmYXLC0FMiqJeI691
jziAF5zVJ4I6BvaVKvDFtOk5Ik9ETiCrGxALWylyAuIbvE1y170M7JUU+ACjVyXFVc3vOEV/YjbO
dvqM2aiHjWf34gvInl+25OugblLtIXj6MbfizG8qA4s1O54tqWUOZc4vnfAzo/lqzNj5ormnFNVy
CXYl4Pp6lUOak4K08MphyGluvRhQL9/5G3SnaH2gQtuPh7I0idJ3fb225X7Uius0bleX3nS6zgxW
5TJ0TCJETel9y+50ccVYZAWPvZZT9kl6snMFsoOBaNaTfAMO6k4E0n71a+EXgUECOuBmQKQJsfyg
bCVblhfsxx72nXAgZCtfW2ZkjcixYwrIZNf1Dm3nFmL2SuKXdT/IpKq1MX4jDvZ9kxpHqZ7HRYdL
6wSlpGGGTZuOQuUHdtG6Swz/Kjqr8vMs5p7EplDVa3AYqPqJCUJ6x84of+UumPLD8y17SPb5j4iZ
kqUxnCPgL1gyXqKdfQ3cYo5F/IOMAK06o5q03TJGye6rFm5pJ+0kc6KaZVdeZ1td3vkvkSCHpW9Z
x2zt2ABUa+21NZdKG+x+zF1mKHgMW0EsEXyuwHDJTtajg+OqkXj+L0RX4CB32b8R8FLwANwkzuUO
Ykez2upgS9EoVQGTFXZZf5ETBNotlT4v+E4wKVGzPeVeh/BLkyhEAv2SnVVceVD//neJUAt+FgCS
5z6kn11JASiTYxz/mm22+OLan/dfc2Ef4JDNqtJA77k0FSpQH4+7MJK29hE1R7G3e7I7ourAYmVt
O9pIZVFb7f1cj6wg377F5GGwRxgZu1fs3k1/XiUV8+mMtFPg2jA+ubxeJqhvnHLagSquV0JLmO+V
waAPTI5XNJerxqga/fkD279sOpamhbYJW4HYr6gOF8Dh8h40l2EQseFkgvUKaOoq0yCxsF9UhOW+
wWiyZ9qfmeT/CqrvoR0ZNUjwHMKfcvEu44XeXSS8rE8URaAMlw9qXjUTmDTFlB5+YbL/CnpG6x7z
cblYWqdaNH9tZzi0ZDGy/FtCAEw3zM2FuEXF9rVzX7zxc+FIsfgje0gUIGMLHBMPXamKclG+aEY5
PQv17gWwgJQpVBQWy8zmPKCqK8vFCfJiLiyJgZhfjoFyLiD7tZI2pRM0TtjNcQ697xLmkravJZRJ
19iefCtik5j/zJdHqCE6meoMWa5wqQI4pOad4CBiaF5h6UCKYbAY3rmWqSJTGA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_1_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_1_0 : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_1_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_1_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_1_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_1_0;

architecture STRUCTURE of design_1_dlconstant_gpio_1_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_1_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
