

================================================================
== Vivado HLS Report for 'Loop_realfft_be_buff'
================================================================
* Date:           Sun Oct 17 19:11:17 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj_vivado
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.254 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      512| 2.044 us | 2.048 us |  511|  512|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_buffer  |      511|      511|         1|          1|          1|   512|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     42|    -|
|Register         |        -|      -|      12|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      12|     74|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_191_p2          |     +    |      0|  0|  15|           1|           9|
    |icmp_ln78_fu_209_p2  |   icmp   |      0|  0|  13|           9|           2|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  32|          12|          13|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  15|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |din_TDATA_blk_n       |   9|          2|    1|          2|
    |val_assign41_reg_141  |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  42|          9|   12|         25|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  2|   0|    2|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |val_assign41_reg_141  |  9|   0|    9|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 12|   0|   12|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|ap_done                             | out |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |    Loop_realfft_be_buff   | return value |
|descramble_buf_0_M_imag_V_address0  | out |    8|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_ce0       | out |    1|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_we0       | out |    1|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_d0        | out |   16|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_address0  | out |    8|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_ce0       | out |    1|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_we0       | out |    1|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_d0        | out |   16|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|din_TDATA                           |  in |   32|    axis    |         din_V_data        |    pointer   |
|din_TVALID                          |  in |    1|    axis    |        din_V_last_V       |    pointer   |
|din_TREADY                          | out |    1|    axis    |        din_V_last_V       |    pointer   |
|din_TLAST                           |  in |    1|    axis    |        din_V_last_V       |    pointer   |
|descramble_buf_0_M_real_V_address0  | out |    8|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_ce0       | out |    1|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_we0       | out |    1|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_d0        | out |   16|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_1_M_real_V_address0  | out |    8|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_ce0       | out |    1|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_we0       | out |    1|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_d0        | out |   16|  ap_memory | descramble_buf_1_M_real_V |     array    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %din_V_last_V, i32* %din_V_data, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %rewind_header" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %newFuncRoot ], [ false, %realfft_be_buffer_end ], [ true, %hls_xfft2real_.exit.exitStub ]"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%val_assign41 = phi i9 [ 0, %newFuncRoot ], [ %i, %realfft_be_buffer_end ], [ 0, %hls_xfft2real_.exit.exitStub ]"   --->   Operation 6 'phi' 'val_assign41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %realfft_be_buffer_begin"   --->   Operation 7 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "br label %realfft_be_buffer_begin" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 8 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str6) nounwind" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 9 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str6)" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 10 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./xfft2real.h:79->xfft2real.cpp:62]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_46 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %din_V_data, i1* %din_V_last_V)" [./xfft2real.h:80->xfft2real.cpp:62]   --->   Operation 12 'read' 'empty_46' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i32, i1 } %empty_46, 0" [./xfft2real.h:80->xfft2real.cpp:62]   --->   Operation 13 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %val_assign41, i32 8, i32 1)" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %trunc_ln to i64" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 15 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i32 %tmp_data to i16" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 16 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_2 = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln203" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 17 'getelementptr' 'descramble_buf_0_M_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_4 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln203" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 18 'getelementptr' 'descramble_buf_1_M_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %val_assign41, i32 0)" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 19 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%i = add i9 1, %val_assign41" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %branch3, label %branch2" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store i16 %trunc_ln203, i16* %descramble_buf_0_M_2, align 4" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 22 'store' <Predicate = (!tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %0" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 23 'br' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.25ns)   --->   "store i16 %trunc_ln203, i16* %descramble_buf_1_M_4, align 4" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 24 'store' <Predicate = (tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %0" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 25 'br' <Predicate = (tmp_9)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_M_imag_V_l = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data, i32 16, i32 31)" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 26 'partselect' 'tmp_data_M_imag_V_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%descramble_buf_0_M = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln203" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 27 'getelementptr' 'descramble_buf_0_M' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%descramble_buf_1_M = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln203" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 28 'getelementptr' 'descramble_buf_1_M' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %branch7, label %branch6" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.25ns)   --->   "store i16 %tmp_data_M_imag_V_l, i16* %descramble_buf_0_M, align 2" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 30 'store' <Predicate = (!tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %realfft_be_buffer_end" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 31 'br' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "store i16 %tmp_data_M_imag_V_l, i16* %descramble_buf_1_M, align 2" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 32 'store' <Predicate = (tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %realfft_be_buffer_end" [./xfft2real.h:84->xfft2real.cpp:62]   --->   Operation 33 'br' <Predicate = (tmp_9)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str6, i32 %tmp)" [./xfft2real.h:85->xfft2real.cpp:62]   --->   Operation 34 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "%icmp_ln78 = icmp eq i9 %val_assign41, -1" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 35 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 36 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %hls_xfft2real_.exit.exitStub, label %rewind_header" [./xfft2real.h:78->xfft2real.cpp:62]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()"   --->   Operation 38 'return' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 39 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ din_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000]
br_ln78              (br               ) [ 011]
do_init              (phi              ) [ 001]
val_assign41         (phi              ) [ 001]
br_ln0               (br               ) [ 000]
br_ln78              (br               ) [ 000]
specloopname_ln78    (specloopname     ) [ 000]
tmp                  (specregionbegin  ) [ 000]
specpipeline_ln79    (specpipeline     ) [ 000]
empty_46             (read             ) [ 000]
tmp_data             (extractvalue     ) [ 000]
trunc_ln             (partselect       ) [ 000]
zext_ln203           (zext             ) [ 000]
trunc_ln203          (trunc            ) [ 000]
descramble_buf_0_M_2 (getelementptr    ) [ 000]
descramble_buf_1_M_4 (getelementptr    ) [ 000]
tmp_9                (bitselect        ) [ 001]
i                    (add              ) [ 011]
br_ln84              (br               ) [ 000]
store_ln84           (store            ) [ 000]
br_ln84              (br               ) [ 000]
store_ln84           (store            ) [ 000]
br_ln84              (br               ) [ 000]
tmp_data_M_imag_V_l  (partselect       ) [ 000]
descramble_buf_0_M   (getelementptr    ) [ 000]
descramble_buf_1_M   (getelementptr    ) [ 000]
br_ln84              (br               ) [ 000]
store_ln84           (store            ) [ 000]
br_ln84              (br               ) [ 000]
store_ln84           (store            ) [ 000]
br_ln84              (br               ) [ 000]
empty                (specregionend    ) [ 000]
icmp_ln78            (icmp             ) [ 001]
empty_45             (speclooptripcount) [ 000]
br_ln78              (br               ) [ 011]
return_ln0           (return           ) [ 000]
br_ln0               (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="empty_46_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="33" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_46/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="descramble_buf_0_M_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_2/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="descramble_buf_1_M_4_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_4/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln84_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln84_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="descramble_buf_0_M_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="descramble_buf_1_M_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln84_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln84_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="do_init_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="do_init_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="val_assign41_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="1"/>
<pin id="143" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="val_assign41 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="val_assign41_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="4" bw="1" slack="0"/>
<pin id="151" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign41/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_data_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="33" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="9" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln203_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln203_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_9_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_data_M_imag_V_l_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_M_imag_V_l/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln78_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="return_ln0_fu_215">
<pin_list>
<pin id="216" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln0/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="74" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="81" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="107" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="145" pin=4"/></net>

<net id="158"><net_src comp="66" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="145" pin="6"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="145" pin="6"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="145" pin="6"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="155" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="207"><net_src comp="197" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="208"><net_src comp="197" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="213"><net_src comp="145" pin="6"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="223"><net_src comp="191" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="145" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: descramble_buf_0_M_imag_V | {2 }
	Port: descramble_buf_1_M_imag_V | {2 }
	Port: din_V_data | {}
	Port: din_V_last_V | {}
	Port: descramble_buf_0_M_real_V | {2 }
	Port: descramble_buf_1_M_real_V | {2 }
 - Input state : 
	Port: Loop_realfft_be_buff : din_V_data | {2 }
	Port: Loop_realfft_be_buff : din_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		trunc_ln : 1
		zext_ln203 : 2
		trunc_ln203 : 1
		descramble_buf_0_M_2 : 3
		descramble_buf_1_M_4 : 3
		tmp_9 : 1
		i : 1
		br_ln84 : 2
		store_ln84 : 4
		store_ln84 : 4
		tmp_data_M_imag_V_l : 1
		descramble_buf_0_M : 3
		descramble_buf_1_M : 3
		br_ln84 : 2
		store_ln84 : 4
		store_ln84 : 4
		empty : 1
		icmp_ln78 : 1
		br_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |          i_fu_191          |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln78_fu_209      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   |     empty_46_read_fu_66    |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|       tmp_data_fu_155      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_159      |    0    |    0    |
|          | tmp_data_M_imag_V_l_fu_197 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln203_fu_169     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln203_fu_177     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_9_fu_183        |    0    |    0    |
|----------|----------------------------|---------|---------|
|  return  |      return_ln0_fu_215     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    28   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   do_init_reg_126  |    1   |
|      i_reg_220     |    9   |
|val_assign41_reg_141|    9   |
+--------------------+--------+
|        Total       |   19   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   19   |    -   |
+-----------+--------+--------+
|   Total   |   19   |   28   |
+-----------+--------+--------+
