/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [28:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~(1'h0 & celloutsig_0_12z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_5z | celloutsig_0_3z);
  assign celloutsig_0_4z = ~celloutsig_0_1z[5];
  assign celloutsig_0_5z = ~in_data[90];
  assign celloutsig_1_9z = ~celloutsig_1_8z;
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_1z[4]);
  assign celloutsig_1_10z = celloutsig_1_6z[2] | ~(celloutsig_1_7z);
  assign celloutsig_0_35z = ~(celloutsig_0_7z[5] ^ in_data[73]);
  assign celloutsig_1_7z = ~(in_data[165] ^ celloutsig_1_5z[0]);
  assign celloutsig_1_12z = { in_data[184:160], celloutsig_1_8z, celloutsig_1_6z } + { in_data[123:110], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[82:81], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[68:64], celloutsig_0_0z } & in_data[50:45];
  assign celloutsig_1_6z = { celloutsig_1_5z[3:2], celloutsig_1_1z } / { 1'h1, celloutsig_1_5z[1:0] };
  assign celloutsig_0_0z = in_data[45:40] === in_data[16:11];
  assign celloutsig_1_13z = { in_data[158:156], celloutsig_1_1z, celloutsig_1_3z } === { celloutsig_1_12z[16:15], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_16z[3:1] > celloutsig_1_6z;
  assign celloutsig_0_2z = in_data[17:15] > in_data[51:49];
  assign celloutsig_1_8z = { in_data[178:172], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z } && { celloutsig_1_6z[1:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = ! { in_data[132:101], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_13z = ! { celloutsig_0_1z[2:0], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = - celloutsig_0_7z[2:0];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } | in_data[137:133];
  assign celloutsig_1_4z = | in_data[125:115];
  assign celloutsig_1_19z = | { celloutsig_1_16z[6:2], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_16z = in_data[114:108] ^ { celloutsig_1_12z[27:22], celloutsig_1_4z };
  assign celloutsig_0_6z = ~((celloutsig_0_1z[2] & celloutsig_0_0z) | celloutsig_0_4z);
  assign celloutsig_0_57z = ~((celloutsig_0_10z[0] & celloutsig_0_35z) | celloutsig_0_10z[1]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_1z[5:1];
  assign celloutsig_0_58z = ~((celloutsig_0_53z & celloutsig_0_13z) | (celloutsig_0_1z[3] & celloutsig_0_20z));
  assign celloutsig_1_0z = ~((in_data[104] & in_data[168]) | (in_data[119] & in_data[177]));
  assign celloutsig_1_1z = ~((in_data[107] & in_data[100]) | (celloutsig_1_0z & in_data[161]));
  assign celloutsig_1_2z = ~((in_data[146] & in_data[98]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
