<module name="VPAC_VISS_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_revision" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_revision" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ecc_vector" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ecc_vector" offset="0x8" width="32" description="">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_misc_status" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_misc_status" offset="0xC" width="32" description="">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x93" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_reserved_svbus" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_reserved_svbus" offset="0x10" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_eoi_reg" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_eoi_reg" offset="0x3C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_status_reg0" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_status_reg0" offset="0x40" width="32" description="">
		<bitfield id="FCC_LUT1_RAM1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT1_RAM0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM1_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM0_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM7_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for stat_mem7_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM6_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for stat_mem6_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM5_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for stat_mem5_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM4_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for stat_mem4_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM3_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for stat_mem3_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM2_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for stat_mem2_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for stat_mem1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for stat_mem0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="LSC_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for lsc_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DPC_LUT_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dpc_lut_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut2_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut2_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_status_reg1" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_status_reg1" offset="0x44" width="32" description="">
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut2_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut2_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM1_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut1_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM0_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut1_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_hist_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_hist_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_1_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_0_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B1_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for hist_data_b1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B0_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for hist_data_b0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for hist_lut_b1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for hist_lut_b0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for eelut_1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for eelut_0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut_1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut_0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_status_reg2" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_status_reg2" offset="0x48" width="32" description="">
		<bitfield id="MESHLUT_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for meshlut_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcp2_eelut_1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcp2_eelut_0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_1_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for fcp2_clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_0_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for fcp2_clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for fcp2_clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for fcp2_clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for fcp2_clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for fcp2_clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for fcp2_clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for fcp2_clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_1_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for fcp2_lut_1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_0_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for fcp2_lut_0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut2_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut2_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut0_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut0_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_set_reg0" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_set_reg0" offset="0x80" width="32" description="">
		<bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM7_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for stat_mem7_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM6_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for stat_mem6_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM5_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for stat_mem5_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM4_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for stat_mem4_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM3_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for stat_mem3_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM2_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for stat_mem2_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for stat_mem1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for stat_mem0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="LSC_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for lsc_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DPC_LUT_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dpc_lut_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_set_reg1" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_set_reg1" offset="0x84" width="32" description="">
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut2_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut2_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut1_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut1_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_hist_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_hist_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_1_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_0_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B1_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for hist_data_b1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B0_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for hist_data_b0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for hist_lut_b1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for hist_lut_b0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for eelut_1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for eelut_0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut_1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut_0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_set_reg2" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_set_reg2" offset="0x88" width="32" description="">
		<bitfield id="MESHLUT_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for meshlut_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcp2_eelut_1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcp2_eelut_0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_1_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_0_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_1_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for fcp2_lut_1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_0_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for fcp2_lut_0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut2_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut2_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut0_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut0_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_clr_reg0" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_clr_reg0" offset="0xC0" width="32" description="">
		<bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram1_ramecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram0_ramecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram1_ramecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram0_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram1_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram0_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram1_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram0_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM7_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem7_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM6_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem6_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM5_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem5_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM4_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem4_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM3_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem3_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM2_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem2_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem1_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem0_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram1_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram0_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="LSC_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for lsc_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DPC_LUT_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dpc_lut_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram1_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram0_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram1_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram0_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_clr_reg1" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_clr_reg1" offset="0xC4" width="32" description="">
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut2_ram1_ramecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut2_ram0_ramecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut1_ram1_ramecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut1_ram0_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_HIST_RAM1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_hist_ram1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_HIST_RAM0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_hist_ram0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for clut3_1_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for clut3_0_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for clut2_1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for clut2_0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for clut1_1_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for clut1_0_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for clut0_1_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for clut0_0_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_DATA_B1_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for hist_data_b1_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_DATA_B0_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for hist_data_b0_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_LUT_B1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for hist_lut_b1_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_LUT_B0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for hist_lut_b0_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="EELUT_1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for eelut_1_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="EELUT_0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for eelut_0_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="LUT_1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut_1_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="LUT_0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut_0_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram1_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram0_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_clr_reg2" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_sec_enable_clr_reg2" offset="0xC8" width="32" description="">
		<bitfield id="MESHLUT_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for meshlut_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_EELUT_1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_eelut_1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_EELUT_0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_eelut_0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut3_1_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut3_0_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut2_1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut2_0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut1_1_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut1_0_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut0_1_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut0_0_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_LUT_1_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_lut_1_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_LUT_0_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_lut_0_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut2_ram1_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut2_ram0_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut0_ram1_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut0_ram0_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_eoi_reg" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_eoi_reg" offset="0x13C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_status_reg0" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_status_reg0" offset="0x140" width="32" description="">
		<bitfield id="FCC_LUT1_RAM1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT1_RAM0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM1_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM0_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM7_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for stat_mem7_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM6_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for stat_mem6_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM5_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for stat_mem5_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM4_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for stat_mem4_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM3_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for stat_mem3_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM2_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for stat_mem2_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for stat_mem1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for stat_mem0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="LSC_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for lsc_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DPC_LUT_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dpc_lut_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut2_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut2_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_status_reg1" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_status_reg1" offset="0x144" width="32" description="">
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut2_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut2_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM1_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut1_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM0_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut1_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_hist_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_hist_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_1_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_0_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B1_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for hist_data_b1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B0_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for hist_data_b0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for hist_lut_b1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for hist_lut_b0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for eelut_1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for eelut_0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut_1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut_0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_status_reg2" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_status_reg2" offset="0x148" width="32" description="">
		<bitfield id="MESHLUT_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for meshlut_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcp2_eelut_1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcp2_eelut_0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for fcp2_dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_1_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for fcp2_clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_0_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for fcp2_clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for fcp2_clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for fcp2_clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for fcp2_clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for fcp2_clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for fcp2_clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for fcp2_clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_1_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for fcp2_lut_1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_0_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for fcp2_lut_0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut2_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut2_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut0_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_lut0_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for fcp2_fcc_cont_lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_set_reg0" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_set_reg0" offset="0x180" width="32" description="">
		<bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM7_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for stat_mem7_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM6_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for stat_mem6_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM5_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for stat_mem5_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM4_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for stat_mem4_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM3_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for stat_mem3_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM2_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for stat_mem2_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for stat_mem1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STAT_MEM0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for stat_mem0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="LSC_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for lsc_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DPC_LUT_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dpc_lut_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_set_reg1" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_set_reg1" offset="0x184" width="32" description="">
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut2_ram1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut2_ram0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut1_ram1_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut1_ram0_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_hist_ram1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_HIST_RAM0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_hist_ram0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT3_0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT2_0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT1_0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="DLUT0_0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_1_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT3_0_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT2_0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT1_0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="CLUT0_0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B1_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for hist_data_b1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_DATA_B0_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for hist_data_b0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for hist_lut_b1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="HIST_LUT_B0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for hist_lut_b0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for eelut_1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="EELUT_0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for eelut_0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut_1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="LUT_0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut_0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_set_reg2" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_set_reg2" offset="0x188" width="32" description="">
		<bitfield id="MESHLUT_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for meshlut_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcp2_eelut_1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_EELUT_0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcp2_eelut_0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT3_0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT2_0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT1_0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_DLUT0_0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for fcp2_dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_1_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut3_1_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT3_0_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut3_0_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut2_1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT2_0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut2_0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut1_1_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT1_0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut1_0_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut0_1_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_CLUT0_0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for fcp2_clut0_0_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_1_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for fcp2_lut_1_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_LUT_0_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for fcp2_lut_0_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut2_ram1_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut2_ram0_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut0_ram1_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_lut0_ram0_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for fcp2_fcc_cont_lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_clr_reg0" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_clr_reg0" offset="0x1C0" width="32" description="">
		<bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram1_ramecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram0_ramecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram1_ramecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram0_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram1_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram0_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram1_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram0_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM7_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem7_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM6_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem6_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM5_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem5_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM4_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem4_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM3_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem3_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM2_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem2_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem1_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STAT_MEM0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem0_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram1_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram0_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="LSC_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for lsc_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DPC_LUT_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dpc_lut_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram1_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram0_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram1_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram0_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_clr_reg1" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_clr_reg1" offset="0x1C4" width="32" description="">
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut2_ram1_ramecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut2_ram0_ramecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut1_ram1_ramecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut1_ram0_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_HIST_RAM1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_hist_ram1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_HIST_RAM0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_hist_ram0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="DLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for clut3_1_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for clut3_0_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for clut2_1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for clut2_0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for clut1_1_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for clut1_0_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for clut0_1_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="CLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for clut0_0_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_DATA_B1_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for hist_data_b1_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_DATA_B0_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for hist_data_b0_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_LUT_B1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for hist_lut_b1_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="HIST_LUT_B0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for hist_lut_b0_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="EELUT_1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for eelut_1_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="EELUT_0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for eelut_0_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="LUT_1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut_1_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="LUT_0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut_0_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram1_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram0_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_clr_reg2" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_ded_enable_clr_reg2" offset="0x1C8" width="32" description="">
		<bitfield id="MESHLUT_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for meshlut_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_EELUT_1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_eelut_1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_EELUT_0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_eelut_0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut3_1_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut3_0_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut2_1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut2_0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut1_1_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut1_0_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut0_1_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_DLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_dlut0_0_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT3_1_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut3_1_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT3_0_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut3_0_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT2_1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut2_1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT2_0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut2_0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT1_1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut1_1_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT1_0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut1_0_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT0_1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut0_1_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_CLUT0_0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_clut0_0_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_LUT_1_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_lut_1_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_LUT_0_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_lut_0_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut2_ram1_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut2_ram0_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut1_ram1_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut1_ram0_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut0_ram1_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_LUT0_RAM0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_lut0_ram0_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut3_ram1_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FCP2_FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for fcp2_fcc_cont_lut3_ram0_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_enable_set" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_enable_set" offset="0x200" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_enable_clr" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_enable_clr" offset="0x204" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_status_set" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_status_set" offset="0x208" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_status_clr" acronym="PAR_VPAC_VISS0__S_VBUSP__KSDW_ECC_AGGR__CFG__REGS_aggr_status_clr" offset="0x20C" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>