# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/circuit/Operation_Control_Unit.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/circuit/Control_Signals.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/memory/Rom.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/arithmetic/Shifter.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/memory/Register.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/memory/Regifile.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/memory/Ram.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/plexers/Multiplexer_8.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/plexers/Multiplexer_4.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/plexers/Multiplexer_2.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/arithmetic/Comparator.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/wiring/Bit_Extender_32_Sign.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/circuit/ALU.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/arithmetic/Adder.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/circuit/Hard_Wired_Controller.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sources_1/imports/verilog/circuit/Single_Cycle_RISCV.v"
verilog xil_defaultlib  "../../../single_cycle_cpu.srcs/sim_1/new/Single_Cycle_RISCV_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
