<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1553488567">
  <File Type="PA-TCL" Name="FIFO_fpga.tcl"/>
  <File Type="REPORTS-TCL" Name="FIFO_fpga_reports.tcl"/>
  <File Type="RDS-RDS" Name="FIFO_fpga.vds"/>
  <File Type="RDS-UTIL" Name="FIFO_fpga_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="FIFO_fpga_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="FIFO_fpga.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/FIFO.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v"/>
        <Attr Name="ImportTime" Val="1552366875"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v"/>
        <Attr Name="ImportTime" Val="1552714654"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/clk_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/clk_gen.v"/>
        <Attr Name="ImportTime" Val="1552712328"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v"/>
        <Attr Name="ImportTime" Val="1552368133"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v"/>
        <Attr Name="ImportTime" Val="1551336973"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FIFO_fpga.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="FIFO_fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/FIFO.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
