Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:37:12 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -hold -nworst 3 -max_paths 3 -file FB1_uB_post_place_timing_summary_Min.txt
| Design            : FB1_uB
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16517)
5. checking no_input_delay (2)
6. checking no_output_delay (197)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (228)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16517)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (197)
---------------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (228)
--------------------------------------
 There are 228 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.445     -156.926                   1496                95186        0.229        0.000                       0                 39326  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                ------------           ----------      --------------
System_FB1_uB                                        {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                                       {0.000 500.000}        1000.000        1.000           
clk                                                  {0.000 250.000}        500.000         2.000           
gt1_refclk                                           {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                               {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                     {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                            {0.000 5.000}          10.000          100.000         
hstdm_rxclk_1200_bank36_block3                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank36_block3_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank36_block3_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank37_block4                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank37_block4_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank37_block4_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank38_block5                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank38_block5_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank38_block5_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank60_block7                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank60_block7_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank60_block7_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank69_block1                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank69_block1_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank69_block1_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank71_block2                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank71_block2_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank71_block2_div4              {0.000 3.334}          6.668           149.970         
ref_clk_p                                            {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                 {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                                  {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                                 {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1200_bank36_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank37_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank38_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank60_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank69_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank71_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclkdiv2_local                            {0.000 1.667}          3.333           300.000         
  haps_infra_clk_160                                 {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                                 {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                           {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                                {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                                   {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                             0.133        0.000                      0                    4      499.427        0.000                       0                    34  
clk                                                       -0.081       -0.081                      1                  334      246.000        0.000                       0                   373  
gt1_refclk                                                 0.082        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                          -0.241       -3.261                     22                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                          -0.132       -0.932                     13                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                          -0.104       -0.807                     19                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                          -0.115       -0.708                     13                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                       -0.086       -1.090                     50                 5391        0.519        0.000                       0                  2830  
    txoutclk_out[2]                                       -0.286      -25.566                    340                11045        0.525        0.000                       0                  5128  
hstdm_rxclk_1200_bank36_block3                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank36_block3_div2                      0.007        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank36_block3_div4                    0.026        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank37_block4                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank37_block4_div2                      0.010        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank37_block4_div4                    0.020        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank38_block5                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank38_block5_div2                      0.005        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank38_block5_div4                    0.026        0.000                      0                  524        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank60_block7                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank60_block7_div2                     -0.004       -0.004                      1                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank60_block7_div4                    0.006        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank69_block1                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank69_block1_div2                      0.006        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank69_block1_div4                    0.009        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank71_block2                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank71_block2_div2                     -0.007       -0.007                      1                  325        0.890        0.000                       0                   255  
    hstdm_rxclk_1200_bank71_block2_div4                   -0.025       -0.048                      2                  526        1.896        0.000                       0                   347  
ref_clk_p                                                                                                                        2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                             8.501        0.000                       0                     3  
  haps_infra_clk_10                                       -0.043       -0.993                     58                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                      -0.445       -6.504                     73                12170        1.500        0.000                       0                  5912  
    hstdm_txclk_1200_bank36_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank37_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank38_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank60_clkoutphy_net                                                                                        0.229        0.000                       0                     9  
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                    43  
    hstdm_txclk_1200_bank69_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank71_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
    hstdm_txclkdiv2_local                                 -0.027       -0.259                     23                 2772        1.392        0.000                       0                  2858  
  haps_infra_clk_160                                                                                                             4.751        0.000                       0                     2  
  haps_infra_clk_200                                       0.014        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                                -0.012       -0.012                      1                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                     -0.129      -17.878                    505                38842        3.427        0.000                       0                 16075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------  
clk                                            System_FB1_uB                                        6.386        0.000                      0                    2  
hstdm_rxclk_1200_bank36_block3_div4            hstdm_rxclk_1200_bank36_block3_div2                 -0.036       -0.082                      7                   16  
hstdm_rxclk_1200_bank36_block3_div2            hstdm_rxclk_1200_bank36_block3_div4                 -0.332      -10.368                     36                   36  
hstdm_rxclk_1200_bank37_block4_div4            hstdm_rxclk_1200_bank37_block4_div2                 -0.019       -0.041                      7                   16  
hstdm_rxclk_1200_bank37_block4_div2            hstdm_rxclk_1200_bank37_block4_div4                 -0.329      -10.505                     36                   36  
hstdm_rxclk_1200_bank38_block5_div4            hstdm_rxclk_1200_bank38_block5_div2                 -0.042       -0.072                      4                   16  
hstdm_rxclk_1200_bank38_block5_div2            hstdm_rxclk_1200_bank38_block5_div4                 -0.350      -10.555                     36                   36  
hstdm_rxclk_1200_bank60_block7_div4            hstdm_rxclk_1200_bank60_block7_div2                 -0.025       -0.028                      2                    8  
hstdm_rxclk_1200_bank60_block7_div2            hstdm_rxclk_1200_bank60_block7_div4                 -0.342       -5.337                     18                   18  
hstdm_rxclk_1200_bank69_block1_div4            hstdm_rxclk_1200_bank69_block1_div2                 -0.027       -0.027                      1                    8  
hstdm_rxclk_1200_bank69_block1_div2            hstdm_rxclk_1200_bank69_block1_div4                 -0.324       -5.462                     18                   18  
hstdm_rxclk_1200_bank71_block2_div4            hstdm_rxclk_1200_bank71_block2_div2                 -0.015       -0.022                      3                   16  
hstdm_rxclk_1200_bank71_block2_div2            hstdm_rxclk_1200_bank71_block2_div4                 -0.343      -10.540                     36                   36  
haps_infra_clk_100                             ref_clk_p                                            0.891        0.000                      0                    1  
ref_clk_p                                      haps_infra_clk_100                                   1.799        0.000                      0                    1  
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV       -0.390      -45.062                    168                  168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------  
**async_default**                    clk                                  clk                                        1.401        0.000                      0                  204  
**async_default**                    haps_infra_clk_10                    haps_infra_clk_10                          0.114        0.000                      0                   69  
**async_default**                    haps_infra_clk_100                   haps_infra_clk_100                         0.075        0.000                      0                  738  
**async_default**                    haps_infra_clk_50_2_sync             haps_infra_clk_50_2_sync                  -0.338       -0.676                      2                  118  
**async_default**                    haps_infra_clk_umr3                  haps_infra_clk_umr3                        0.136        0.000                      0                11352  
**async_default**                    hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div4        0.260        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div4        0.264        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div4        0.296        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div4        0.262        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div4        0.340        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div4        0.287        0.000                      0                  255  
**async_default**                    rxoutclk_out[2]                      rxoutclk_out[2]                            0.135        0.000                      0                    8  
**async_default**                    txoutclk_out[2]                      txoutclk_out[2]                            0.105        0.000                      0                  603  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_54_RNI45MQ_95671_cfg24/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (afpga_lock_clk rise@0.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.122ns (50.622%)  route 0.119ns (49.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.251ns (routing 0.777ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.858ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.579     0.871    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.251     2.139    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y515       SRLC32E                                      r  dut_inst/registers1/Registers_I_54_RNI45MQ_95671_cfg24/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y515       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.122     2.261 r  dut_inst/registers1/Registers_I_54_RNI45MQ_95671_cfg24/Q31
                         net (fo=1, estimated)        0.119     2.380    dut_inst/registers1/CDO_23
    SLICE_X158Y516       SRLC32E                                      r  dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.813     1.291    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.310 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.408     2.718    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X158Y516       SRLC32E                                      r  dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25/CLK
                         clock pessimism             -0.533     2.185    
    SLICE_X158Y516       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.247    dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_54_RNI45MQ_95671_cfg24/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (afpga_lock_clk rise@0.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.122ns (50.622%)  route 0.119ns (49.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.251ns (routing 0.777ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.858ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.579     0.871    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.251     2.139    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y515       SRLC32E                                      r  dut_inst/registers1/Registers_I_54_RNI45MQ_95671_cfg24/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y515       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.122     2.261 f  dut_inst/registers1/Registers_I_54_RNI45MQ_95671_cfg24/Q31
                         net (fo=1, estimated)        0.119     2.380    dut_inst/registers1/CDO_23
    SLICE_X158Y516       SRLC32E                                      f  dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.813     1.291    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.310 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.408     2.718    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X158Y516       SRLC32E                                      r  dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25/CLK
                         clock pessimism             -0.533     2.185    
    SLICE_X158Y516       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.247    dut_inst/registers1/Registers_I_54_RNI56MQ_132697_cfg25
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (afpga_lock_clk rise@0.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.122ns (55.708%)  route 0.097ns (44.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Net Delay (Source):      1.249ns (routing 0.777ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.858ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.579     0.871    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.249     2.137    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y513       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.122     2.259 r  dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/Q31
                         net (fo=1, estimated)        0.097     2.356    dut_inst/registers1/CDO_7
    SLICE_X156Y510       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.813     1.291    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.310 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.404     2.714    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y510       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/CLK
                         clock pessimism             -0.558     2.157    
    SLICE_X156Y510       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.219    dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y157   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.081ns,  Total Violation       -0.081ns
PW    :            0  Failing Endpoints,  Worst Slack      246.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.070ns (29.412%)  route 0.168ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      3.706ns (routing 1.464ns, distribution 2.242ns)
  Clock Net Delay (Destination): 4.119ns (routing 1.607ns, distribution 2.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     1.037    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      3.706     4.767    dut_inst/clk
    SLICE_X349Y660       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y660       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.837 r  dut_inst/aptn_reset_sync_rst_n_4/Q
                         net (fo=2, estimated)        0.168     5.005    dut_inst/aptn_reset_sync_rst_n_3
    SLICE_X349Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.119     5.320    dut_inst/clk
    SLICE_X349Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_3/C
                         clock pessimism             -0.288     5.033    
    SLICE_X349Y655       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     5.086    dut_inst/aptn_reset_sync_rst_n_3
  -------------------------------------------------------------------
                         required time                         -5.086    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.070ns (29.412%)  route 0.168ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      3.706ns (routing 1.464ns, distribution 2.242ns)
  Clock Net Delay (Destination): 4.119ns (routing 1.607ns, distribution 2.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     1.037    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      3.706     4.767    dut_inst/clk
    SLICE_X349Y660       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y660       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.837 f  dut_inst/aptn_reset_sync_rst_n_4/Q
                         net (fo=2, estimated)        0.168     5.005    dut_inst/aptn_reset_sync_rst_n_3
    SLICE_X349Y655       FDRE                                         f  dut_inst/aptn_reset_sync_rst_n_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.119     5.320    dut_inst/clk
    SLICE_X349Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_3/C
                         clock pessimism             -0.288     5.033    
    SLICE_X349Y655       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     5.086    dut_inst/aptn_reset_sync_rst_n_3
  -------------------------------------------------------------------
                         required time                         -5.086    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      2.097ns (routing 0.815ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.312ns (routing 0.906ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.097     2.834    dut_inst/clk
    SLICE_X349Y660       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y660       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.873 r  dut_inst/aptn_reset_sync_rst_n_4/Q
                         net (fo=2, estimated)        0.126     2.999    dut_inst/aptn_reset_sync_rst_n_3
    SLICE_X349Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.863    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.312     3.194    dut_inst/clk
    SLICE_X349Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_3/C
                         clock pessimism             -0.239     2.956    
    SLICE_X349Y655       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.002    dut_inst/aptn_reset_sync_rst_n_3
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                 -0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     FDRE/C      n/a            8.000         500.000     492.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Min Period        n/a     BUFGCE/I    n/a            1.499         500.000     498.501    BUFGCE_X1Y249     clk_bufg/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         500.000     498.854    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
Low Pulse Width   Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
High Pulse Width  Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.073ns (54.074%)  route 0.062ns (45.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.316ns (routing 0.000ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.000ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.316     0.584    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.624 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, estimated)        0.055     0.679    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.712 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.007     0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.365     0.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism             -0.225     0.590    
    SLICE_X423Y532       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.637    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.073ns (54.074%)  route 0.062ns (45.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.316ns (routing 0.000ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.000ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.316     0.584    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.624 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, estimated)        0.055     0.679    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.712 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.007     0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.365     0.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism             -0.225     0.590    
    SLICE_X423Y532       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.637    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.073ns (54.074%)  route 0.062ns (45.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.316ns (routing 0.000ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.000ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.316     0.584    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.624 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, estimated)        0.055     0.679    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.712 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.007     0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.365     0.815    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism             -0.225     0.590    
    SLICE_X423Y532       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.637    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y208  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           22  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation       -3.261ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.072ns (41.379%)  route 0.102ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.532     0.532    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y504       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.604 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, estimated)        0.102     0.706    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.892     0.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     0.892    
    SLICE_X430Y505       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.072ns (41.379%)  route 0.102ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.532     0.532    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y504       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.604 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, estimated)        0.102     0.706    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X430Y505       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.892     0.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     0.892    
    SLICE_X430Y505       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.216ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.559     0.559    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y505       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.631 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=1, estimated)        0.100     0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.892     0.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.000     0.892    
    SLICE_X430Y505       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     0.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                 -0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           13  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.932ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.072ns (32.727%)  route 0.148ns (67.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.405     0.405    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.477 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.148     0.625    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.702     0.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism              0.000     0.702    
    SLICE_X430Y510       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.757    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.072ns (32.727%)  route 0.148ns (67.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.405     0.405    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.477 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.148     0.625    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y510       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.702     0.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism              0.000     0.702    
    SLICE_X430Y510       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.757    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.084ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.072ns (38.503%)  route 0.115ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.615ns
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.399     0.399    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y510       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     0.471 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, estimated)        0.115     0.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.615     0.615    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.000     0.615    
    SLICE_X431Y510       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     0.670    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                 -0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           19  Failing Endpoints,  Worst Slack       -0.104ns,  Total Violation       -0.807ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.071ns (37.766%)  route 0.117ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.339     0.339    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.410 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, estimated)        0.117     0.527    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.577     0.577    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     0.577    
    SLICE_X431Y514       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.631    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.071ns (37.766%)  route 0.117ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.339     0.339    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.410 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, estimated)        0.117     0.527    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y514       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.577     0.577    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     0.577    
    SLICE_X431Y514       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.631    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.101ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.072ns (38.710%)  route 0.114ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.340     0.340    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.412 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.114     0.526    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.572     0.572    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism              0.000     0.572    
    SLICE_X430Y513       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.627    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                 -0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           13  Failing Endpoints,  Worst Slack       -0.115ns,  Total Violation       -0.708ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.071ns (35.500%)  route 0.129ns (64.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.306     0.306    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y537       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y537       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.377 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.129     0.506    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.567     0.567    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism              0.000     0.567    
    SLICE_X431Y538       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.621    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.071ns (35.500%)  route 0.129ns (64.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.306     0.306    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y537       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y537       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.377 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.129     0.506    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y538       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.567     0.567    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism              0.000     0.567    
    SLICE_X431Y538       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.621    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.071ns (38.378%)  route 0.114ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.376     0.376    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y534       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.447 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, estimated)        0.114     0.561    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.581     0.581    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.000     0.581    
    SLICE_X431Y534       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     0.636    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                 -0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           50  Failing Endpoints,  Worst Slack       -0.086ns,  Total Violation       -1.090ns
PW    :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[4]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.069ns (51.493%)  route 0.065ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.999ns (routing 0.264ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.291ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.999     1.204    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y516       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.273 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[68]/Q
                         net (fo=2, estimated)        0.065     1.338    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[68]
    RAMB36_X7Y103        FIFO36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[4]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.330     1.559    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X7Y103        FIFO36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.106     1.453    
    RAMB36_X7Y103        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[4])
                                                     -0.029     1.424    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[4]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.069ns (51.493%)  route 0.065ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.999ns (routing 0.264ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.291ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.999     1.204    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y516       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.273 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[68]/Q
                         net (fo=2, estimated)        0.065     1.338    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[68]
    RAMB36_X7Y103        FIFO36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[4]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.330     1.559    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X7Y103        FIFO36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.106     1.453    
    RAMB36_X7Y103        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[4])
                                                     -0.029     1.424    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[35]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.071ns (48.630%)  route 0.075ns (51.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.990ns (routing 0.264ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.291ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.990     1.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X424Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.266 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[35]/Q
                         net (fo=1, estimated)        0.075     1.341    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[35]
    RAMB36_X8Y106        FIFO36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[35]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.324     1.553    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y106        FIFO36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.106     1.446    
    RAMB36_X8Y106        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[35])
                                                     -0.029     1.417    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                 -0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :          340  Failing Endpoints,  Worst Slack       -0.286ns,  Total Violation      -25.566ns
PW    :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.286ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[34]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.070ns (34.146%)  route 0.135ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.170ns (routing 0.256ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.283ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.170     1.374    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/user_clk
    SLICE_X430Y486       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y486       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.444 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[34]/Q
                         net (fo=1, estimated)        0.135     1.579    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[34]
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[34]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.369     1.598    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.119     1.479    
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[34])
                                                      0.386     1.865    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.286ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[34]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.070ns (34.146%)  route 0.135ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.170ns (routing 0.256ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.283ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.170     1.374    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/user_clk
    SLICE_X430Y486       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y486       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.444 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[34]/Q
                         net (fo=1, estimated)        0.135     1.579    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[34]
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                                f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[34]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.369     1.598    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.119     1.479    
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[34])
                                                      0.386     1.865    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.278ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane2_i/SCRAMBLED_DATA_OUT_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXDATA[33]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.071ns (37.173%)  route 0.120ns (62.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.256ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.283ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.146     1.350    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane2_i/user_clk
    SLICE_X430Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane2_i/SCRAMBLED_DATA_OUT_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y515       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.421 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane2_i/SCRAMBLED_DATA_OUT_reg[33]/Q
                         net (fo=1, estimated)        0.120     1.541    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[161]
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.347     1.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.120     1.456    
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[33])
                                                      0.363     1.819    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 -0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.104       0.525      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.104       0.525      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.104       0.525      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3
  To Clock:  hstdm_rxclk_1200_bank36_block3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_M48 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.070ns (44.025%)  route 0.089ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.726ns (routing 0.000ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.641    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.665 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.726     2.391    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X6Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1047        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     2.461 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/Q
                         net (fo=2, estimated)        0.089     2.550    cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[13]
    SLICE_X4Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.869     3.659    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X4Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/C
                         clock pessimism             -1.171     2.488    
    SLICE_X4Y1047        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.543    cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.070ns (44.025%)  route 0.089ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.726ns (routing 0.000ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.641    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.665 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.726     2.391    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X6Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1047        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     2.461 f  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/Q
                         net (fo=2, estimated)        0.089     2.550    cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[13]
    SLICE_X4Y1047        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.869     3.659    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X4Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/C
                         clock pessimism             -1.171     2.488    
    SLICE_X4Y1047        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.543    cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.train_done_out/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/flags_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.000ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.334     1.064    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.081 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.430     1.511    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X10Y1047       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.train_done_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1047       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.550 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.train_done_out/Q
                         net (fo=1, estimated)        0.034     1.584    cpm_rcv_HSTDM_4_FB1_A2_C_0/train_word_done
    SLICE_X10Y1047       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/flags_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.405     1.684    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.703 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.491     2.194    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X10Y1047       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/flags_out[0]/C
                         clock pessimism             -0.677     1.517    
    SLICE_X10Y1047       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.564    cpm_rcv_HSTDM_4_FB1_A2_C_0/flags_out[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/idelay_init[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.071ns (39.444%)  route 0.109ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.762ns (routing 0.000ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.000ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.643    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.774 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     2.536    hstdm_trainer_3/rxclkdiv4
    SLICE_X8Y1055        FDCE                                         r  hstdm_trainer_3/idelay_init[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1055        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     2.607 r  hstdm_trainer_3/idelay_init[7]/Q
                         net (fo=1, estimated)        0.109     2.716    hstdm_trainer_3/idelay_init[7]
    SLICE_X10Y1055       FDCE                                         r  hstdm_trainer_3/tdata[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.825    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1055       FDCE                                         r  hstdm_trainer_3/tdata[7]/C
                         clock pessimism             -1.190     2.635    
    SLICE_X10Y1055       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.690    hstdm_trainer_3/tdata[7]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/idelay_init[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.071ns (39.444%)  route 0.109ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.762ns (routing 0.000ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.000ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.643    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.774 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     2.536    hstdm_trainer_3/rxclkdiv4
    SLICE_X8Y1055        FDCE                                         r  hstdm_trainer_3/idelay_init[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1055        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     2.607 f  hstdm_trainer_3/idelay_init[7]/Q
                         net (fo=1, estimated)        0.109     2.716    hstdm_trainer_3/idelay_init[7]
    SLICE_X10Y1055       FDCE                                         f  hstdm_trainer_3/tdata[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.825    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1055       FDCE                                         r  hstdm_trainer_3/tdata[7]/C
                         clock pessimism             -1.190     2.635    
    SLICE_X10Y1055       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.690    hstdm_trainer_3/tdata[7]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[24]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.000ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.447     1.603    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1051       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.642 r  hstdm_trainer_3/bitslip_cnt[0]/Q
                         net (fo=5, estimated)        0.041     1.683    hstdm_trainer_3/bitslip_cnt[0]
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/tdata[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.509     2.295    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/tdata[24]/C
                         clock pessimism             -0.686     1.609    
    SLICE_X10Y1051       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.656    hstdm_trainer_3/tdata[24]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4
  To Clock:  hstdm_rxclk_1200_bank37_block4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_D45 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.072ns (38.503%)  route 0.115ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.734ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.711ns (routing 0.000ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.000ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.669    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.693 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.711     2.404    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1109        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     2.476 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/Q
                         net (fo=4, estimated)        0.115     2.591    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]
    SLICE_X6Y1108        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.916     3.734    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X6Y1108        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.171     2.563    
    SLICE_X6Y1108        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.581    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.072ns (38.503%)  route 0.115ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.734ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.711ns (routing 0.000ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.000ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.669    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.693 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.711     2.404    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1109        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     2.476 f  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/Q
                         net (fo=4, estimated)        0.115     2.591    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]
    SLICE_X6Y1108        SRL16E                                       f  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.916     3.734    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X6Y1108        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.171     2.563    
    SLICE_X6Y1108        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.581    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.000ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.334     1.092    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.429     1.538    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.577 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/Q
                         net (fo=1, estimated)        0.034     1.611    cpm_rcv_HSTDM_4_FB1_A3_C_1/train_word_done
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.405     1.712    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.731 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.489     2.220    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/C
                         clock pessimism             -0.676     1.544    
    SLICE_X4Y1125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.591    cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/idelay_first[4]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/tdata[20]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.070ns (40.230%)  route 0.104ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.762ns (routing 0.000ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.000ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.671    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.802 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     2.564    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1115        FDCE                                         r  hstdm_trainer_4/idelay_first[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1115        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.634 r  hstdm_trainer_4/idelay_first[4]/Q
                         net (fo=5, estimated)        0.104     2.738    hstdm_trainer_4/idelay_first[4]
    SLICE_X10Y1115       FDCE                                         r  hstdm_trainer_4/tdata[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.853    hstdm_trainer_4/rxclkdiv4
    SLICE_X10Y1115       FDCE                                         r  hstdm_trainer_4/tdata[20]/C
                         clock pessimism             -1.190     2.663    
    SLICE_X10Y1115       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.718    hstdm_trainer_4/tdata[20]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/idelay_first[4]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/tdata[20]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.070ns (40.230%)  route 0.104ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.762ns (routing 0.000ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.000ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.671    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.802 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     2.564    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1115        FDCE                                         r  hstdm_trainer_4/idelay_first[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1115        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.634 f  hstdm_trainer_4/idelay_first[4]/Q
                         net (fo=5, estimated)        0.104     2.738    hstdm_trainer_4/idelay_first[4]
    SLICE_X10Y1115       FDCE                                         f  hstdm_trainer_4/tdata[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.853    hstdm_trainer_4/rxclkdiv4
    SLICE_X10Y1115       FDCE                                         r  hstdm_trainer_4/tdata[20]/C
                         clock pessimism             -1.190     2.663    
    SLICE_X10Y1115       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.718    hstdm_trainer_4/tdata[20]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/idelay_init[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/tdata[0]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.000ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.455     1.639    hstdm_trainer_4/rxclkdiv4
    SLICE_X12Y1115       FDCE                                         r  hstdm_trainer_4/idelay_init[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1115       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.678 r  hstdm_trainer_4/idelay_init[0]/Q
                         net (fo=1, estimated)        0.041     1.719    hstdm_trainer_4/idelay_init[0]
    SLICE_X12Y1115       FDCE                                         r  hstdm_trainer_4/tdata[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.518     2.332    hstdm_trainer_4/rxclkdiv4
    SLICE_X12Y1115       FDCE                                         r  hstdm_trainer_4/tdata[0]/C
                         clock pessimism             -0.687     1.645    
    SLICE_X12Y1115       FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.692    hstdm_trainer_4/tdata[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5
  To Clock:  hstdm_rxclk_1200_bank38_block5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_N44 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.000ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.673    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.418    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1165        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.490 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]/Q
                         net (fo=4, estimated)        0.100     2.590    cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]
    SLICE_X6Y1165        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.920     3.742    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X6Y1165        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.171     2.571    
    SLICE_X6Y1165        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     2.585    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.000ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.673    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.418    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1165        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.490 f  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]/Q
                         net (fo=4, estimated)        0.100     2.590    cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[2]
    SLICE_X6Y1165        SRL16E                                       f  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.920     3.742    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X6Y1165        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.171     2.571    
    SLICE_X6Y1165        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     2.585    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.070ns (45.752%)  route 0.083ns (54.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.729ns (routing 0.000ns, distribution 0.729ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.000ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.673    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.729     2.426    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X6Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1165        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.496 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/Q
                         net (fo=2, estimated)        0.083     2.579    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[13]
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.867     3.689    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/C
                         clock pessimism             -1.171     2.518    
    SLICE_X4Y1165        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.573    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/idelay_first[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/tdata[23]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.746ns (routing 0.000ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.000ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.746     2.552    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1171        FDCE                                         r  hstdm_trainer_5/idelay_first[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1171        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.622 r  hstdm_trainer_5/idelay_first[7]/Q
                         net (fo=4, estimated)        0.119     2.741    hstdm_trainer_5/idelay_first[7]
    SLICE_X10Y1170       FDCE                                         r  hstdm_trainer_5/tdata[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.904     3.850    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1170       FDCE                                         r  hstdm_trainer_5/tdata[23]/C
                         clock pessimism             -1.190     2.660    
    SLICE_X10Y1170       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.715    hstdm_trainer_5/tdata[23]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/idelay_first[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/tdata[23]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.746ns (routing 0.000ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.000ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.746     2.552    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1171        FDCE                                         r  hstdm_trainer_5/idelay_first[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1171        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.622 f  hstdm_trainer_5/idelay_first[7]/Q
                         net (fo=4, estimated)        0.119     2.741    hstdm_trainer_5/idelay_first[7]
    SLICE_X10Y1170       FDCE                                         f  hstdm_trainer_5/tdata[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.904     3.850    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1170       FDCE                                         r  hstdm_trainer_5/tdata[23]/C
                         clock pessimism             -1.190     2.660    
    SLICE_X10Y1170       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.715    hstdm_trainer_5/tdata[23]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/train_error/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/flags_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.070ns (35.714%)  route 0.126ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Net Delay (Source):      0.753ns (routing 0.000ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.000ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     2.559    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1167        FDCE                                         r  hstdm_trainer_5/train_error/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1167        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.629 r  hstdm_trainer_5/train_error/Q
                         net (fo=3, estimated)        0.126     2.755    hstdm_trainer_5/train_error
    SLICE_X10Y1166       FDRE                                         r  hstdm_trainer_5/flags_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.919     3.865    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1166       FDRE                                         r  hstdm_trainer_5/flags_out[0]/C
                         clock pessimism             -1.190     2.675    
    SLICE_X10Y1166       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.728    hstdm_trainer_5/flags_out[0]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7
  To Clock:  hstdm_rxclk_1200_bank60_block7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_BN16 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.004ns,  Total Violation       -0.004ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    1.162ns
  Clock Net Delay (Source):      0.714ns (routing 0.000ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.000ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.709    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.733 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.714     2.447    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y93        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y93        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.519 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]/Q
                         net (fo=4, estimated)        0.100     2.619    cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]
    SLICE_X355Y93        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.912     3.771    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X355Y93        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.162     2.609    
    SLICE_X355Y93        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     2.623    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    1.162ns
  Clock Net Delay (Source):      0.714ns (routing 0.000ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.000ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.709    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.733 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.714     2.447    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y93        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y93        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.519 f  cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]/Q
                         net (fo=4, estimated)        0.100     2.619    cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[2]
    SLICE_X355Y93        SRL16E                                       f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.912     3.771    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X355Y93        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.162     2.609    
    SLICE_X355Y93        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     2.623    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.069ns (36.898%)  route 0.118ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    1.162ns
  Clock Net Delay (Source):      0.714ns (routing 0.000ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.000ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.709    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.733 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.714     2.447    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y93        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y93        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.516 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[3]/Q
                         net (fo=4, estimated)        0.118     2.634    cpm_rcv_HSTDM_4_FB1_B2_A_1/data_to_decoder[3]
    SLICE_X355Y93        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.912     3.771    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X355Y93        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.162     2.609    
    SLICE_X355Y93        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.013     2.622    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y24          hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/idelay_init[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[2]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.072ns (42.353%)  route 0.098ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Net Delay (Source):      0.767ns (routing 0.000ns, distribution 0.767ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.000ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.767     2.609    hstdm_trainer_7/rxclkdiv4
    SLICE_X361Y92        FDCE                                         r  hstdm_trainer_7/idelay_init[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X361Y92        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.681 r  hstdm_trainer_7/idelay_init[2]/Q
                         net (fo=1, estimated)        0.098     2.779    hstdm_trainer_7/idelay_init[2]
    SLICE_X363Y92        FDCE                                         r  hstdm_trainer_7/tdata[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.921     3.904    hstdm_trainer_7/rxclkdiv4
    SLICE_X363Y92        FDCE                                         r  hstdm_trainer_7/tdata[2]/C
                         clock pessimism             -1.183     2.721    
    SLICE_X363Y92        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.774    hstdm_trainer_7/tdata[2]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/idelay_init[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[2]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.072ns (42.353%)  route 0.098ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Net Delay (Source):      0.767ns (routing 0.000ns, distribution 0.767ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.000ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.767     2.609    hstdm_trainer_7/rxclkdiv4
    SLICE_X361Y92        FDCE                                         r  hstdm_trainer_7/idelay_init[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X361Y92        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.681 f  hstdm_trainer_7/idelay_init[2]/Q
                         net (fo=1, estimated)        0.098     2.779    hstdm_trainer_7/idelay_init[2]
    SLICE_X363Y92        FDCE                                         f  hstdm_trainer_7/tdata[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.921     3.904    hstdm_trainer_7/rxclkdiv4
    SLICE_X363Y92        FDCE                                         r  hstdm_trainer_7/tdata[2]/C
                         clock pessimism             -1.183     2.721    
    SLICE_X363Y92        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.774    hstdm_trainer_7/tdata[2]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/idelay_first[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[23]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.070ns (40.936%)  route 0.101ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Net Delay (Source):      0.770ns (routing 0.000ns, distribution 0.770ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.000ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.770     2.612    hstdm_trainer_7/rxclkdiv4
    SLICE_X361Y94        FDCE                                         r  hstdm_trainer_7/idelay_first[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X361Y94        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     2.682 r  hstdm_trainer_7/idelay_first[7]/Q
                         net (fo=4, estimated)        0.101     2.783    hstdm_trainer_7/idelay_first[7]
    SLICE_X363Y94        FDCE                                         r  hstdm_trainer_7/tdata[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.919     3.902    hstdm_trainer_7/rxclkdiv4
    SLICE_X363Y94        FDCE                                         r  hstdm_trainer_7/tdata[23]/C
                         clock pessimism             -1.183     2.719    
    SLICE_X363Y94        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.774    hstdm_trainer_7/tdata[23]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X354Y90         cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1
  To Clock:  hstdm_rxclk_1200_bank69_block1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_F34 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.069ns (41.071%)  route 0.099ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    1.208ns
  Clock Net Delay (Source):      0.726ns (routing 0.000ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.861    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.885 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.726     2.611    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X355Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y636       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.680 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift_DOUT[0]/Q
                         net (fo=2, estimated)        0.099     2.779    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[13]
    SLICE_X353Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.869     3.926    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X353Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]/C
                         clock pessimism             -1.208     2.718    
    SLICE_X353Y636       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.773    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.069ns (41.071%)  route 0.099ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    1.208ns
  Clock Net Delay (Source):      0.726ns (routing 0.000ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.861    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.885 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.726     2.611    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X355Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y636       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.680 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift_DOUT[0]/Q
                         net (fo=2, estimated)        0.099     2.779    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[13]
    SLICE_X353Y636       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.869     3.926    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X353Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]/C
                         clock pessimism             -1.208     2.718    
    SLICE_X353Y636       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.773    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[0].descrambler.shift[14]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.070ns (36.458%)  route 0.122ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.974ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    1.208ns
  Clock Net Delay (Source):      0.715ns (routing 0.000ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.000ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.861    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.885 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.715     2.600    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y636       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.670 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/Q
                         net (fo=4, estimated)        0.122     2.792    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]
    SLICE_X355Y636       SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.917     3.974    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X355Y636       SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.208     2.766    
    SLICE_X355Y636       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.784    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y240          hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/train_word_start/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/train_word/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Net Delay (Source):      0.758ns (routing 0.000ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.000ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.863    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.994 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.758     2.752    hstdm_trainer_1/rxclkdiv4
    SLICE_X354Y649       FDCE                                         r  hstdm_trainer_1/train_word_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y649       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.822 r  hstdm_trainer_1/train_word_start/Q
                         net (fo=2, estimated)        0.118     2.940    hstdm_trainer_1/train_word_start
    SLICE_X355Y649       FDCE                                         r  hstdm_trainer_1/train_word/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.926     4.107    hstdm_trainer_1/rxclkdiv4
    SLICE_X355Y649       FDCE                                         r  hstdm_trainer_1/train_word/C
                         clock pessimism             -1.229     2.878    
    SLICE_X355Y649       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     2.932    hstdm_trainer_1/train_word
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/train_word_start/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/train_word/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Net Delay (Source):      0.758ns (routing 0.000ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.000ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.863    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.994 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.758     2.752    hstdm_trainer_1/rxclkdiv4
    SLICE_X354Y649       FDCE                                         r  hstdm_trainer_1/train_word_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y649       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.822 f  hstdm_trainer_1/train_word_start/Q
                         net (fo=2, estimated)        0.118     2.940    hstdm_trainer_1/train_word_start
    SLICE_X355Y649       FDCE                                         f  hstdm_trainer_1/train_word/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.926     4.107    hstdm_trainer_1/rxclkdiv4
    SLICE_X355Y649       FDCE                                         r  hstdm_trainer_1/train_word/C
                         clock pessimism             -1.229     2.878    
    SLICE_X355Y649       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     2.932    hstdm_trainer_1/train_word
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/bitslip_cnt[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[25]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.070ns (35.354%)  route 0.128ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Net Delay (Source):      0.750ns (routing 0.000ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.000ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.863    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.994 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.750     2.744    hstdm_trainer_1/rxclkdiv4
    SLICE_X354Y643       FDCE                                         r  hstdm_trainer_1/bitslip_cnt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y643       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.814 r  hstdm_trainer_1/bitslip_cnt[1]/Q
                         net (fo=4, estimated)        0.128     2.942    hstdm_trainer_1/bitslip_cnt[1]
    SLICE_X358Y643       FDCE                                         r  hstdm_trainer_1/tdata[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.915     4.096    hstdm_trainer_1/rxclkdiv4
    SLICE_X358Y643       FDCE                                         r  hstdm_trainer_1/tdata[25]/C
                         clock pessimism             -1.229     2.867    
    SLICE_X358Y643       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.922    hstdm_trainer_1/tdata[25]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X353Y643         cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2
  To Clock:  hstdm_rxclk_1200_bank71_block2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_B33 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.007ns,  Total Violation       -0.007ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_7/self_test_start_rx_local[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.070ns (41.420%)  route 0.099ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    1.207ns
  Clock Net Delay (Source):      0.732ns (routing 0.000ns, distribution 0.732ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.000ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.771    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.795 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.732     2.527    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X358Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/self_test_start_rx_local[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y737       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.597 r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/self_test_start_rx_local[0]/Q
                         net (fo=4, estimated)        0.099     2.696    cpm_rcv_HSTDM_4_FB1_BI3_P_7/N_16_0
    SLICE_X359Y737       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.891     3.856    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X359Y737       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ/C
                         clock pessimism             -1.207     2.650    
    SLICE_X359Y737       FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.703    cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_7/self_test_start_rx_local[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.070ns (41.420%)  route 0.099ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    1.207ns
  Clock Net Delay (Source):      0.732ns (routing 0.000ns, distribution 0.732ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.000ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.771    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.795 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.732     2.527    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X358Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/self_test_start_rx_local[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y737       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.597 f  cpm_rcv_HSTDM_4_FB1_BI3_P_7/self_test_start_rx_local[0]/Q
                         net (fo=4, estimated)        0.099     2.696    cpm_rcv_HSTDM_4_FB1_BI3_P_7/N_16_0
    SLICE_X359Y737       FDSE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.891     3.856    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X359Y737       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ/C
                         clock pessimism             -1.207     2.650    
    SLICE_X359Y737       FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.703    cpm_rcv_HSTDM_4_FB1_BI3_P_7/reset_st_bit.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_word_inst.train_done_out/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/flags_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    1.207ns
  Clock Net Delay (Source):      0.735ns (routing 0.000ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.000ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.771    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.795 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.735     2.530    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X358Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_word_inst.train_done_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y738       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.600 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_word_inst.train_done_out/Q
                         net (fo=1, estimated)        0.105     2.705    cpm_rcv_HSTDM_4_FB1_BI3_N_8/train_word_done
    SLICE_X359Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/flags_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.890     3.855    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X359Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/flags_out[0]/C
                         clock pessimism             -1.207     2.649    
    SLICE_X359Y738       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.704    cpm_rcv_HSTDM_4_FB1_BI3_N_8/flags_out[0]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.048ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/idelay_init[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.071ns (47.333%)  route 0.079ns (52.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    1.228ns
  Clock Net Delay (Source):      0.760ns (routing 0.000ns, distribution 0.760ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.000ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.760     2.664    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y728       FDCE                                         r  hstdm_trainer_2/idelay_init[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y728       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.735 r  hstdm_trainer_2/idelay_init[7]/Q
                         net (fo=1, estimated)        0.079     2.814    hstdm_trainer_2/idelay_init[7]
    SLICE_X356Y728       FDCE                                         r  hstdm_trainer_2/tdata[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.925     4.014    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y728       FDCE                                         r  hstdm_trainer_2/tdata[7]/C
                         clock pessimism             -1.228     2.786    
    SLICE_X356Y728       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.839    hstdm_trainer_2/tdata[7]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/idelay_init[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.071ns (47.333%)  route 0.079ns (52.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    1.228ns
  Clock Net Delay (Source):      0.760ns (routing 0.000ns, distribution 0.760ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.000ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.760     2.664    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y728       FDCE                                         r  hstdm_trainer_2/idelay_init[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y728       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.735 f  hstdm_trainer_2/idelay_init[7]/Q
                         net (fo=1, estimated)        0.079     2.814    hstdm_trainer_2/idelay_init[7]
    SLICE_X356Y728       FDCE                                         f  hstdm_trainer_2/tdata[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.925     4.014    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y728       FDCE                                         r  hstdm_trainer_2/tdata[7]/C
                         clock pessimism             -1.228     2.786    
    SLICE_X356Y728       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.839    hstdm_trainer_2/tdata[7]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/idelay_init[5]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[5]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.069ns (45.695%)  route 0.082ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.013ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    1.228ns
  Clock Net Delay (Source):      0.763ns (routing 0.000ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.000ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.763     2.667    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y729       FDCE                                         r  hstdm_trainer_2/idelay_init[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y729       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.736 r  hstdm_trainer_2/idelay_init[5]/Q
                         net (fo=1, estimated)        0.082     2.818    hstdm_trainer_2/idelay_init[5]
    SLICE_X356Y729       FDCE                                         r  hstdm_trainer_2/tdata[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.924     4.013    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y729       FDCE                                         r  hstdm_trainer_2/tdata[5]/C
                         clock pessimism             -1.228     2.785    
    SLICE_X356Y729       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.840    hstdm_trainer_2/tdata[5]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                 -0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y161  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           58  Failing Endpoints,  Worst Slack       -0.043ns,  Total Violation       -0.993ns
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.069ns (45.695%)  route 0.082ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -1.100ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.741ns (routing 1.021ns, distribution 0.720ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.121ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    -2.865    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.841 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.741    -1.100    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X416Y506       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y506       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069    -1.031 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[139]/Q
                         net (fo=1, estimated)        0.082    -0.949    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[67]
    RAMB36_X7Y101        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.120    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y101        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.244    -0.876    
    RAMB36_X7Y101        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[28])
                                                     -0.029    -0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.069ns (45.695%)  route 0.082ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -1.100ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.741ns (routing 1.021ns, distribution 0.720ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.121ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    -2.865    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.841 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.741    -1.100    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X416Y506       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y506       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069    -1.031 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[139]/Q
                         net (fo=1, estimated)        0.082    -0.949    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[67]
    RAMB36_X7Y101        RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.120    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y101        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.244    -0.876    
    RAMB36_X7Y101        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[28])
                                                     -0.029    -0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.070ns (43.210%)  route 0.092ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -1.101ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.740ns (routing 1.021ns, distribution 0.719ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.121ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    -2.865    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.841 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.740    -1.101    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X416Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y504       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070    -1.031 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[156]/Q
                         net (fo=1, estimated)        0.092    -0.939    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[12]
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.128    -0.625    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.244    -0.868    
    RAMB36_X7Y100        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[11])
                                                     -0.029    -0.897    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 -0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y106  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           73  Failing Endpoints,  Worst Slack       -0.445ns,  Total Violation       -6.504ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.445ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPWE
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.070ns (31.111%)  route 0.155ns (68.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      3.053ns (routing 0.908ns, distribution 2.145ns)
  Clock Net Delay (Destination): 3.426ns (routing 0.997ns, distribution 2.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.053     0.201    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/init_clk
    SLICE_X430Y388       FDRE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y388       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.271 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_reg/Q
                         net (fo=2, estimated)        0.155     0.426    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpwe_in[0]
    GTYE4_CHANNEL_X0Y25  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.426     0.658    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y25  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                         clock pessimism             -0.347     0.311    
    GTYE4_CHANNEL_X0Y25  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_DRPCLK_DRPWE)
                                                      0.561     0.872    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPWE
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.070ns (31.111%)  route 0.155ns (68.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      3.053ns (routing 0.908ns, distribution 2.145ns)
  Clock Net Delay (Destination): 3.426ns (routing 0.997ns, distribution 2.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.053     0.201    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/init_clk
    SLICE_X430Y388       FDRE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y388       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.271 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_reg/Q
                         net (fo=2, estimated)        0.155     0.426    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpwe_in[0]
    GTYE4_CHANNEL_X0Y25  GTYE4_CHANNEL                                f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.426     0.658    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y25  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                         clock pessimism             -0.347     0.311    
    GTYE4_CHANNEL_X0Y25  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_DRPCLK_DRPWE)
                                                      0.561     0.872    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.411ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_lane1_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPWE
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.069ns (34.500%)  route 0.131ns (65.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      3.154ns (routing 0.908ns, distribution 2.246ns)
  Clock Net Delay (Destination): 3.529ns (routing 0.997ns, distribution 2.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.154     0.302    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X431Y662       FDRE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_lane1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y662       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     0.371 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/axi_to_drp_i/drpwe_in_lane1_reg/Q
                         net (fo=2, estimated)        0.131     0.502    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpwe_in[1]
    GTYE4_CHANNEL_X0Y44  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.529     0.760    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[1]
    SLR Crossing[1->2]   
    GTYE4_CHANNEL_X0Y44  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                         clock pessimism             -0.408     0.352    
    GTYE4_CHANNEL_X0Y44  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_DRPCLK_DRPWE)
                                                      0.561     0.913    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                 -0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y38            hstdm_clkgen_1200_bank38/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y34                hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank37_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank37_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank37_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y36                hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank38_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank38_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank38_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y38                hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y93   cpm_snd_HSTDM_4_FB1_B2_A_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y20               hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y24               hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclkdiv2_local

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           23  Failing Endpoints,  Worst Slack       -0.027ns,  Total Violation       -0.259ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_txclkdiv2_local rise@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.072ns (47.059%)  route 0.081ns (52.941%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.731ns (routing 0.000ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.000ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     0.093    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389    -0.296 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251    -0.045    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.021 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.731     0.710    cpm_snd_HSTDM_4_FB1_B2_D_6/txclkdiv2
    SLICE_X354Y66        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y66        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.782 r  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]/Q
                         net (fo=1, estimated)        0.081     0.863    cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]
    SLICE_X356Y66        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.892     0.937    cpm_snd_HSTDM_4_FB1_B2_D_6/txclkdiv2
    SLICE_X356Y66        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]/C
                         clock pessimism             -0.102     0.835    
    SLICE_X356Y66        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.890    cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_txclkdiv2_local rise@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.072ns (47.059%)  route 0.081ns (52.941%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.731ns (routing 0.000ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.000ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     0.093    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389    -0.296 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251    -0.045    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.021 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.731     0.710    cpm_snd_HSTDM_4_FB1_B2_D_6/txclkdiv2
    SLICE_X354Y66        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y66        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.782 f  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]/Q
                         net (fo=1, estimated)        0.081     0.863    cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[4]
    SLICE_X356Y66        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.892     0.937    cpm_snd_HSTDM_4_FB1_B2_D_6/txclkdiv2
    SLICE_X356Y66        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]/C
                         clock pessimism             -0.102     0.835    
    SLICE_X356Y66        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.890    cpm_snd_HSTDM_4_FB1_B2_D_6/training_bit_gen_inst.BIT[3].scrambler.shift[5]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[7]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[8]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_txclkdiv2_local rise@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.069ns (45.098%)  route 0.084ns (54.902%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.735ns (routing 0.000ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.000ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     0.093    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389    -0.296 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251    -0.045    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.021 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.735     0.714    cpm_snd_HSTDM_4_FB1_B2_C_4/txclkdiv2
    SLICE_X358Y80        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y80        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     0.783 r  cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[7]/Q
                         net (fo=1, estimated)        0.084     0.867    cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[7]
    SLICE_X359Y80        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.890     0.935    cpm_snd_HSTDM_4_FB1_B2_C_4/txclkdiv2
    SLICE_X359Y80        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[8]/C
                         clock pessimism             -0.102     0.833    
    SLICE_X359Y80        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.888    cpm_snd_HSTDM_4_FB1_B2_C_4/training_bit_gen_inst.BIT[3].scrambler.shift[8]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                 -0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y38    hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y2        hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y160  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.782ns (routing 1.010ns, distribution 0.772ns)
  Clock Net Delay (Destination): 2.053ns (routing 1.112ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237    -2.868    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.844 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.782    -1.062    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X428Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y535       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070    -0.992 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/Q
                         net (fo=4, estimated)        0.113    -0.879    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt[9]
    SLICE_X429Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.788    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.760 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.053    -0.707    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X429Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/C
                         clock pessimism             -0.239    -0.946    
    SLICE_X429Y535       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053    -0.893    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.782ns (routing 1.010ns, distribution 0.772ns)
  Clock Net Delay (Destination): 2.053ns (routing 1.112ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237    -2.868    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.844 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.782    -1.062    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X428Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y535       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070    -0.992 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/Q
                         net (fo=4, estimated)        0.113    -0.879    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt[9]
    SLICE_X429Y535       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.788    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.760 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.053    -0.707    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X429Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/C
                         clock pessimism             -0.239    -0.946    
    SLICE_X429Y535       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053    -0.893    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.072ns (47.059%)  route 0.081ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      1.772ns (routing 1.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.112ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237    -2.868    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.844 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.772    -1.072    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X427Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y536       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072    -1.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[14]/Q
                         net (fo=3, estimated)        0.081    -0.919    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt[14]
    SLICE_X427Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.788    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.760 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.045    -0.715    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X427Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[18]/C
                         clock pessimism             -0.290    -1.004    
    SLICE_X427Y535       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055    -0.949    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[18]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y154   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.012ns,  Total Violation       -0.012ns
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.071ns (41.040%)  route 0.102ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.873ns (routing 0.793ns, distribution 1.080ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.871ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.873    -0.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X430Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y537       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071    -0.899 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, estimated)        0.102    -0.797    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.160    -0.596    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.244    -0.839    
    SLICE_X431Y537       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.784    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.071ns (41.040%)  route 0.102ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.873ns (routing 0.793ns, distribution 1.080ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.871ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.873    -0.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X430Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y537       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071    -0.899 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, estimated)        0.102    -0.797    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3
    SLICE_X431Y537       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.160    -0.596    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.244    -0.839    
    SLICE_X431Y537       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.784    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.072ns (35.122%)  route 0.133ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.933ns (routing 0.793ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.871ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.933    -0.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y540       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y540       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072    -0.838 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, estimated)        0.133    -0.705    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.160    -0.596    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.165    -0.761    
    SLICE_X431Y537       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053    -0.708    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :          505  Failing Endpoints,  Worst Slack       -0.129ns,  Total Violation      -17.878ns
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.129ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.070ns (42.169%)  route 0.096ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -1.076ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.772ns (routing 0.709ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.778ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233    -2.872    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.848 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.772    -1.076    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X415Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X415Y540       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070    -1.006 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[54]/Q
                         net (fo=1, estimated)        0.096    -0.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/DIG0
    SLICE_X414Y538       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    2.059    -0.705    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/WCLK
    SLICE_X414Y538       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG/CLK
                         clock pessimism             -0.158    -0.863    
    SLICE_X414Y538       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082    -0.781    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.129ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.070ns (42.169%)  route 0.096ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -1.076ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.772ns (routing 0.709ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.778ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233    -2.872    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.848 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.772    -1.076    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X415Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X415Y540       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070    -1.006 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[54]/Q
                         net (fo=1, estimated)        0.096    -0.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/DIG0
    SLICE_X414Y538       RAMD32                                       f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    2.059    -0.705    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/WCLK
    SLICE_X414Y538       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG/CLK
                         clock pessimism             -0.158    -0.863    
    SLICE_X414Y538       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082    -0.781    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_42_55/RAMG
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.128ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_252_259/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.070ns (41.667%)  route 0.098ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -1.091ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.757ns (routing 0.709ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.045ns (routing 0.778ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233    -2.872    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.848 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.757    -1.091    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X409Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y541       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070    -1.021 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[254]/Q
                         net (fo=1, estimated)        0.098    -0.923    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_252_259/DIB0
    SLICE_X408Y539       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_252_259/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    2.045    -0.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_252_259/WCLK
    SLICE_X408Y539       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_252_259/RAMB/CLK
                         clock pessimism             -0.158    -0.877    
    SLICE_X408Y539       RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082    -0.795    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_252_259/RAMB
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 -0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y164   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  System_FB1_uB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_2/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (System_FB1_uB rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.627ns (16.681%)  route 3.131ns (83.319%))
  Logic Levels:           4  (CARRY8=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.815ns, distribution 1.101ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      1.916     2.653    dut_inst/registers1/Registers_I_2/WCLK
    SLR Crossing[2->1]   
    SLICE_X156Y514       RAMD32                                       r  dut_inst/registers1/Registers_I_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y514       RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.108     2.761 r  dut_inst/registers1/Registers_I_2/DP/O
                         net (fo=1, estimated)        0.065     2.826    dut_inst/registers1/Registersrx[63]
    SLICE_X156Y513       SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.050     2.876 r  dut_inst/registers1/Registers_I_2_RNIHVPR_173145_cfg5/Q
                         net (fo=3, estimated)        0.099     2.975    dut_inst/cp1/RD2ID[63]
    SLICE_X159Y512       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     3.015 r  dut_inst/cp1/out_0_N_3_i/O
                         net (fo=1, routed)           0.009     3.024    dut_inst/cp1/out_0_N_3_i
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[5])
                                                      0.026     3.050 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        2.958     6.008    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     6.411 r  equal_obuf/O
                         net (fo=0)                   0.000     6.411    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.411    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_2/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (System_FB1_uB rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.627ns (16.681%)  route 3.131ns (83.319%))
  Logic Levels:           4  (CARRY8=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.815ns, distribution 1.101ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      1.916     2.653    dut_inst/registers1/Registers_I_2/WCLK
    SLR Crossing[2->1]   
    SLICE_X156Y514       RAMD32                                       r  dut_inst/registers1/Registers_I_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y514       RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.108     2.761 r  dut_inst/registers1/Registers_I_2/DP/O
                         net (fo=1, estimated)        0.065     2.826    dut_inst/registers1/Registersrx[63]
    SLICE_X156Y513       SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.050     2.876 f  dut_inst/registers1/Registers_I_2_RNIHVPR_173145_cfg5/Q
                         net (fo=3, estimated)        0.099     2.975    dut_inst/cp1/RD2ID[63]
    SLICE_X159Y512       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     3.015 r  dut_inst/cp1/out_0_N_3_i/O
                         net (fo=1, routed)           0.009     3.024    dut_inst/cp1/out_0_N_3_i
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[5])
                                                      0.026     3.050 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        2.958     6.008    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     6.411 r  equal_obuf/O
                         net (fo=0)                   0.000     6.411    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.411    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_2/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (System_FB1_uB rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.627ns (16.681%)  route 3.131ns (83.319%))
  Logic Levels:           4  (CARRY8=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.815ns, distribution 1.101ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      1.916     2.653    dut_inst/registers1/Registers_I_2/WCLK
    SLR Crossing[2->1]   
    SLICE_X156Y514       RAMD32                                       r  dut_inst/registers1/Registers_I_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y514       RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.108     2.761 r  dut_inst/registers1/Registers_I_2/DP/O
                         net (fo=1, estimated)        0.065     2.826    dut_inst/registers1/Registersrx[63]
    SLICE_X156Y513       SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.050     2.876 r  dut_inst/registers1/Registers_I_2_RNIHVPR_173145_cfg5/Q
                         net (fo=3, estimated)        0.099     2.975    dut_inst/cp1/RD2ID[63]
    SLICE_X159Y512       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     3.015 f  dut_inst/cp1/out_0_N_3_i/O
                         net (fo=1, routed)           0.009     3.024    dut_inst/cp1/out_0_N_3_i
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[5])
                                                      0.026     3.050 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        2.958     6.008    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     6.411 r  equal_obuf/O
                         net (fo=0)                   0.000     6.411    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.411    
  -------------------------------------------------------------------
                         slack                                  6.386    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            7  Failing Endpoints,  Worst Slack       -0.036ns,  Total Violation       -0.082ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.073ns (46.203%)  route 0.085ns (53.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.740ns (routing 0.000ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.643    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.774 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.740     2.514    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1048        FDRE                                         r  hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1048        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.587 r  hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.085     2.672    cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_in
    SLICE_X5Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.869     3.659    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X5Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local/C
                         clock pessimism             -1.006     2.653    
    SLICE_X5Y1047        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.708    cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.036ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.073ns (46.203%)  route 0.085ns (53.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.740ns (routing 0.000ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.643    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.774 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.740     2.514    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1048        FDRE                                         r  hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1048        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.587 f  hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.085     2.672    cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_in
    SLICE_X5Y1047        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.869     3.659    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X5Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local/C
                         clock pessimism             -1.006     2.653    
    SLICE_X5Y1047        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.708    cpm_rcv_HSTDM_4_FB1_A2_C_0/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_pulse[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.070ns (41.916%)  route 0.097ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.735ns (routing 0.000ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.000ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.643    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.774 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.735     2.509    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1051        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1051        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.579 r  hstdm_trainer_3/bitslip_pulse[2]/Q
                         net (fo=2, estimated)        0.097     2.676    cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_pulse_in
    SLICE_X3Y1051        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.859     3.649    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X3Y1051        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.006     2.643    
    SLICE_X3Y1051        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.696    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                 -0.020    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           36  Failing Endpoints,  Worst Slack       -0.332ns,  Total Violation      -10.368ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.332ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.070ns (42.683%)  route 0.094ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.000ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.641    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.665 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.386    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X7Y1044        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1044        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.456 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, estimated)        0.094     2.550    cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.919     3.833    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv4
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.006     2.827    
    SLICE_X9Y1043        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.882    cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.070ns (42.683%)  route 0.094ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.000ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.641    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.665 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.386    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X7Y1044        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1044        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.456 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, estimated)        0.094     2.550    cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X9Y1043        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.919     3.833    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv4
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.006     2.827    
    SLICE_X9Y1043        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.882    cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.330ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.069ns (43.125%)  route 0.091ns (56.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.734ns (routing 0.000ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.000ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.641    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.665 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.734     2.399    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X8Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1043        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.468 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, estimated)        0.091     2.559    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X8Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.926     3.840    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv4
    SLICE_X8Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism             -1.006     2.834    
    SLICE_X8Y1042        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.889    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                 -0.330    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            7  Failing Endpoints,  Worst Slack       -0.019ns,  Total Violation       -0.041ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.073ns (42.442%)  route 0.099ns (57.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.742ns (routing 0.000ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.000ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.671    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.802 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.742     2.544    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1120        FDCE                                         r  hstdm_trainer_4/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1120        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.617 r  hstdm_trainer_4/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.099     2.716    cpm_rcv_HSTDM_4_FB1_A3_C_1/bitslip_pulse_in
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.868     3.686    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.006     2.680    
    SLICE_X3Y1121        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.735    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.073ns (42.442%)  route 0.099ns (57.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.742ns (routing 0.000ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.000ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.671    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.802 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.742     2.544    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1120        FDCE                                         r  hstdm_trainer_4/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1120        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.617 f  hstdm_trainer_4/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.099     2.716    cpm_rcv_HSTDM_4_FB1_A3_C_1/bitslip_pulse_in
    SLICE_X3Y1121        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.868     3.686    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.006     2.680    
    SLICE_X3Y1121        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.735    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.070ns (40.462%)  route 0.103ns (59.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.735ns (routing 0.000ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.000ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.671    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.802 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.735     2.537    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1114        FDCE                                         r  hstdm_trainer_4/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1114        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.607 r  hstdm_trainer_4/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.103     2.710    cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_pulse_in
    SLICE_X3Y1113        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.857     3.675    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv2
    SLICE_X3Y1113        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.006     2.669    
    SLICE_X3Y1113        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.724    cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                 -0.014    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           36  Failing Endpoints,  Worst Slack       -0.329ns,  Total Violation      -10.505ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.329ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.070ns (42.945%)  route 0.093ns (57.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.000ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.669    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.693 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.414    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X4Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.484 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, estimated)        0.093     2.577    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.915     3.857    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv4
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism             -1.006     2.851    
    SLICE_X6Y1105        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.906    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.070ns (42.945%)  route 0.093ns (57.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.000ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.669    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.693 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.414    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X4Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.484 f  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, estimated)        0.093     2.577    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X6Y1105        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.915     3.857    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv4
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism             -1.006     2.851    
    SLICE_X6Y1105        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.906    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.325ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.070ns (41.916%)  route 0.097ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.721ns (routing 0.000ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.000ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.669    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.693 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     2.414    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X4Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1105        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.484 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.097     2.581    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.915     3.857    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv4
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism             -1.006     2.851    
    SLICE_X6Y1105        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     2.906    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                 -0.325    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            4  Failing Endpoints,  Worst Slack       -0.042ns,  Total Violation       -0.072ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/bitslip_reset[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.069ns (46.000%)  route 0.081ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.744ns (routing 0.000ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.000ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.744     2.550    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1168        FDCE                                         r  hstdm_trainer_5/bitslip_reset[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1168        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.619 r  hstdm_trainer_5/bitslip_reset[2]/Q
                         net (fo=1, estimated)        0.081     2.700    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_in
    SLICE_X7Y1168        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.871     3.693    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X7Y1168        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/C
                         clock pessimism             -1.006     2.687    
    SLICE_X7Y1168        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.742    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/bitslip_reset[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.069ns (46.000%)  route 0.081ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.744ns (routing 0.000ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.000ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.744     2.550    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1168        FDCE                                         r  hstdm_trainer_5/bitslip_reset[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1168        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.619 f  hstdm_trainer_5/bitslip_reset[2]/Q
                         net (fo=1, estimated)        0.081     2.700    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_in
    SLICE_X7Y1168        FDSE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.871     3.693    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X7Y1168        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/C
                         clock pessimism             -1.006     2.687    
    SLICE_X7Y1168        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.742    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.073ns (43.713%)  route 0.094ns (56.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.694ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.745ns (routing 0.000ns, distribution 0.745ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.000ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.745     2.551    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1165        FDRE                                         r  hstdm_trainer_5/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1165        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.624 r  hstdm_trainer_5/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.094     2.718    cpm_rcv_HSTDM_4_FB1_A4_D_2/train_pulse_in
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.872     3.694    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/train_pulse_local/C
                         clock pessimism             -1.006     2.688    
    SLICE_X4Y1165        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.743    cpm_rcv_HSTDM_4_FB1_A4_D_2/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                 -0.025    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           36  Failing Endpoints,  Worst Slack       -0.350ns,  Total Violation      -10.555ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.350ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.070ns (52.632%)  route 0.063ns (47.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.722ns (routing 0.000ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.000ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.673    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.722     2.419    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X4Y1183        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.489 r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, estimated)        0.063     2.552    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X4Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.907     3.853    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv4
    SLICE_X4Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.006     2.847    
    SLICE_X4Y1182        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.902    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.070ns (52.632%)  route 0.063ns (47.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.722ns (routing 0.000ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.000ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.673    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.722     2.419    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X4Y1183        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.489 f  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, estimated)        0.063     2.552    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X4Y1182        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.907     3.853    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv4
    SLICE_X4Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.006     2.847    
    SLICE_X4Y1182        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.902    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.341ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.070ns (45.161%)  route 0.085ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.722ns (routing 0.000ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.000ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.673    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.722     2.419    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X4Y1183        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1183        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.489 r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, estimated)        0.085     2.574    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.920     3.866    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv4
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -1.006     2.860    
    SLICE_X6Y1182        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.915    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                 -0.341    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.028ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.070ns (44.304%)  route 0.088ns (55.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Net Delay (Source):      0.741ns (routing 0.000ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.000ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.741     2.583    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.653 r  hstdm_trainer_7/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.088     2.741    cpm_rcv_HSTDM_4_FB1_B2_A_0/bitslip_pulse_in
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.861     3.720    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.007     2.713    
    SLICE_X354Y91        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.766    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.070ns (44.304%)  route 0.088ns (55.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Net Delay (Source):      0.741ns (routing 0.000ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.000ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.741     2.583    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.653 f  hstdm_trainer_7/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.088     2.741    cpm_rcv_HSTDM_4_FB1_B2_A_0/bitslip_pulse_in
    SLICE_X354Y91        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.861     3.720    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.007     2.713    
    SLICE_X354Y91        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.766    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.070ns (39.326%)  route 0.108ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Net Delay (Source):      0.744ns (routing 0.000ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.000ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.744     2.586    hstdm_trainer_7/rxclkdiv4
    SLICE_X354Y88        FDRE                                         r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y88        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.656 r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=2, estimated)        0.108     2.764    cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_in
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.860     3.719    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local/C
                         clock pessimism             -1.007     2.712    
    SLICE_X353Y89        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.767    cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                 -0.003    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           18  Failing Endpoints,  Worst Slack       -0.342ns,  Total Violation       -5.337ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.342ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.070ns (45.161%)  route 0.085ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Net Delay (Source):      0.711ns (routing 0.000ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.000ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.709    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.733 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.711     2.444    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y89        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.514 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, estimated)        0.085     2.599    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.910     3.893    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.007     2.886    
    SLICE_X355Y88        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.941    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.342ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.070ns (45.161%)  route 0.085ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Net Delay (Source):      0.711ns (routing 0.000ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.000ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.709    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.733 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.711     2.444    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y89        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.514 f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, estimated)        0.085     2.599    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X355Y88        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.910     3.893    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.007     2.886    
    SLICE_X355Y88        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.941    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.337ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.070ns (48.951%)  route 0.073ns (51.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Net Delay (Source):      0.715ns (routing 0.000ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.000ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.709    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.733 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.715     2.448    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X354Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y89        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.518 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.rdatap[1]/Q
                         net (fo=2, estimated)        0.073     2.591    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.rdatap[1]
    SLICE_X354Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.897     3.880    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv4
    SLICE_X354Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/C
                         clock pessimism             -1.007     2.873    
    SLICE_X354Y88        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.928    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                 -0.337    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.027ns,  Total Violation       -0.027ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.071ns (46.104%)  route 0.083ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Net Delay (Source):      0.753ns (routing 0.000ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.863    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.994 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.753     2.747    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.818 r  hstdm_trainer_1/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.083     2.901    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_pulse_in
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.869     3.926    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.053     2.873    
    SLICE_X353Y640       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.928    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.071ns (46.104%)  route 0.083ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Net Delay (Source):      0.753ns (routing 0.000ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.000ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.863    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.994 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.753     2.747    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.818 f  hstdm_trainer_1/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.083     2.901    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_pulse_in
    SLICE_X353Y640       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.869     3.926    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -1.053     2.873    
    SLICE_X353Y640       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.928    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/bitslip_reset[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Net Delay (Source):      0.749ns (routing 0.000ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.000ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.863    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.994 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.749     2.743    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_reset[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.813 r  hstdm_trainer_1/bitslip_reset[0]/Q
                         net (fo=1, estimated)        0.119     2.932    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_in
    SLICE_X353Y641       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.875     3.932    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y641       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local/C
                         clock pessimism             -1.053     2.879    
    SLICE_X353Y641       FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.932    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.000    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           18  Failing Endpoints,  Worst Slack       -0.324ns,  Total Violation       -5.462ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.324ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.070ns (44.872%)  route 0.086ns (55.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.077ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Net Delay (Source):      0.712ns (routing 0.000ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.000ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.861    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.885 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.712     2.597    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y634       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.667 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, estimated)        0.086     2.753    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.896     4.077    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv4
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism             -1.053     3.024    
    SLICE_X354Y634       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.077    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.070ns (44.872%)  route 0.086ns (55.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.077ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Net Delay (Source):      0.712ns (routing 0.000ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.000ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.861    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.885 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.712     2.597    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y634       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.667 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, estimated)        0.086     2.753    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X354Y634       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.896     4.077    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv4
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism             -1.053     3.024    
    SLICE_X354Y634       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.077    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.070ns (44.872%)  route 0.086ns (55.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Net Delay (Source):      0.712ns (routing 0.000ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.000ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     0.667 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.707    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.707 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.707    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.730 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.733    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.975 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.981    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.383 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.861    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.885 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.712     2.597    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.667 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/Q
                         net (fo=1, estimated)        0.086     2.753    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]
    SLICE_X353Y633       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.894     4.075    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X353Y633       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/C
                         clock pessimism             -1.053     3.022    
    SLICE_X353Y633       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.077    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -0.324    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            3  Failing Endpoints,  Worst Slack       -0.015ns,  Total Violation       -0.022ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.073ns (44.785%)  route 0.090ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      0.767ns (routing 0.000ns, distribution 0.767ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.000ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.767     2.671    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y739       FDRE                                         r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y739       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.744 r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.090     2.834    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_in
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.880     3.845    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/C
                         clock pessimism             -1.052     2.794    
    SLICE_X354Y739       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.849    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.073ns (44.785%)  route 0.090ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      0.767ns (routing 0.000ns, distribution 0.767ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.000ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.767     2.671    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y739       FDRE                                         r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y739       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.744 f  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.090     2.834    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_in
    SLICE_X354Y739       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.880     3.845    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/C
                         clock pessimism             -1.052     2.794    
    SLICE_X354Y739       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.849    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_7/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.073ns (42.941%)  route 0.097ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      0.767ns (routing 0.000ns, distribution 0.767ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.000ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.767     2.671    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y739       FDRE                                         r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y739       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.744 r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.097     2.841    cpm_rcv_HSTDM_4_FB1_BI3_N_7/train_pulse_in
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.880     3.845    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rxclkdiv2
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/train_pulse_local/C
                         clock pessimism             -1.052     2.794    
    SLICE_X354Y739       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.847    cpm_rcv_HSTDM_4_FB1_BI3_N_7/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                 -0.006    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           36  Failing Endpoints,  Worst Slack       -0.343ns,  Total Violation      -10.540ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.343ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.070ns (48.276%)  route 0.075ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      0.729ns (routing 0.000ns, distribution 0.729ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.000ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.771    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.795 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.729     2.524    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X358Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y743       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.594 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]/Q
                         net (fo=2, estimated)        0.075     2.669    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]
    SLICE_X358Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.919     4.008    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv4
    SLICE_X358Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/C
                         clock pessimism             -1.052     2.957    
    SLICE_X358Y742       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.012    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.070ns (48.276%)  route 0.075ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      0.729ns (routing 0.000ns, distribution 0.729ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.000ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.771    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.795 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.729     2.524    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X358Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y743       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.594 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]/Q
                         net (fo=2, estimated)        0.075     2.669    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.rdatap[1]
    SLICE_X358Y742       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.919     4.008    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv4
    SLICE_X358Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/C
                         clock pessimism             -1.052     2.957    
    SLICE_X358Y742       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.012    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.069ns (48.592%)  route 0.073ns (51.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Net Delay (Source):      0.726ns (routing 0.000ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.000ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     1.771    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.795 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.726     2.521    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X356Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y743       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.590 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[2]/Q
                         net (fo=2, estimated)        0.073     2.663    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[2]
    SLICE_X356Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.913     4.002    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv4
    SLICE_X356Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/C
                         clock pessimism             -1.052     2.951    
    SLICE_X356Y742       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.006    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                 -0.343    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.685ns (86.275%)  route 0.109ns (13.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.719ns (routing 0.512ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.719    -1.192    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.178    -1.014 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.109    -0.905    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.507    -0.397 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000    -0.397    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.685ns (86.275%)  route 0.109ns (13.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.719ns (routing 0.512ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.719    -1.192    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.178    -1.014 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.109    -0.905    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.507    -0.397 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000    -0.397    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             2.711ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 1.110ns (84.670%)  route 0.201ns (15.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.963ns (routing 0.908ns, distribution 2.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     2.963     0.111    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     0.390 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.201     0.591    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.831     1.423 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     1.423    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.711    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        1.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.419ns (63.982%)  route 0.236ns (36.018%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 3.414ns (routing 0.997ns, distribution 2.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.419     2.419 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.419    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.419 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.236     2.655    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.414     0.645    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     0.645    
                         clock uncertainty            0.172     0.818    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.039     0.857    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.419ns (63.982%)  route 0.236ns (36.018%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 3.414ns (routing 0.997ns, distribution 2.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.419     2.419 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.419    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.419 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.236     2.655    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.414     0.645    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     0.645    
                         clock uncertainty            0.172     0.818    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.039     0.857    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             3.226ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.294ns (65.790%)  route 0.153ns (34.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.974ns (routing 0.573ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.294     2.294 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.294    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.294 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.153     2.447    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.974    -0.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    -0.974    
                         clock uncertainty            0.172    -0.801    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.023    -0.778    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  3.226    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :          168  Failing Endpoints,  Worst Slack       -0.390ns,  Total Violation      -45.062ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.390ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.103%)  route 0.155ns (79.897%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.415    -1.412    cpm_snd_HSTDM_4_FB1_B2_B_10/txclkdiv2
    SLICE_X349Y105       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y105       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.373 r  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]/Q
                         net (fo=1, estimated)        0.155    -1.218    cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y91 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      0.000     0.000 f  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247    -1.308 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.116    -1.192    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[25])
                                                      0.317    -0.875 f  hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25]
                         net (fo=1, estimated)        0.020    -0.855    cpm_snd_HSTDM_4_FB1_B2_B_10/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y91 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism             -0.163    -1.018    
                         clock uncertainty            0.178    -0.839    
    BITSLICE_RX_TX_X1Y91 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                      0.011    -0.828    cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.390ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.103%)  route 0.155ns (79.897%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.415    -1.412    cpm_snd_HSTDM_4_FB1_B2_B_10/txclkdiv2
    SLICE_X349Y105       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y105       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.373 f  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]/Q
                         net (fo=1, estimated)        0.155    -1.218    cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y91 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      0.000     0.000 f  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247    -1.308 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.116    -1.192    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[25])
                                                      0.317    -0.875 f  hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25]
                         net (fo=1, estimated)        0.020    -0.855    cpm_snd_HSTDM_4_FB1_B2_B_10/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y91 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism             -0.163    -1.018    
                         clock uncertainty            0.178    -0.839    
    BITSLICE_RX_TX_X1Y91 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                      0.011    -0.828    cpm_snd_HSTDM_4_FB1_B2_B_10/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.385ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.103%)  route 0.155ns (79.897%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -1.410ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.417    -1.410    cpm_snd_HSTDM_4_FB1_B2_C_8/txclkdiv2
    SLICE_X349Y75        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y75        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.371 r  cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.FF.data_in[0]/Q
                         net (fo=1, estimated)        0.155    -1.216    cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247    -1.308 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.113    -1.195    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[25])
                                                      0.317    -0.878 f  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25]
                         net (fo=1, estimated)        0.020    -0.858    cpm_snd_HSTDM_4_FB1_B2_C_8/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism             -0.163    -1.021    
                         clock uncertainty            0.178    -0.842    
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                      0.011    -0.831    cpm_snd_HSTDM_4_FB1_B2_C_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          0.831    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                 -0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_26/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.039ns (2.508%)  route 1.516ns (97.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.237ns
  Inter-SLR Compensation: 0.181ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.993ns
    Common Clock Delay      (CCD):    1.788ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.027ns (routing 0.815ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.906ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.027     2.764    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.803 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, estimated)      1.516     4.319    dut_inst/registers1/rst_n_0_i
    SLR Crossing[2->1]   
    SLICE_X159Y523       FDCE                                         f  dut_inst/registers1/Registers_1rff_26/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.863    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.111     2.993    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X159Y523       FDCE                                         r  dut_inst/registers1/Registers_1rff_26/C
                         clock pessimism             -0.237     2.757    
                         inter-SLR compensation       0.181     2.938    
    SLICE_X159Y523       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.918    dut_inst/registers1/Registers_1rff_26
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_11/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.039ns (2.486%)  route 1.530ns (97.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.237ns
  Inter-SLR Compensation: 0.181ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.995ns
    Common Clock Delay      (CCD):    1.788ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.027ns (routing 0.815ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.906ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.027     2.764    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.803 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, estimated)      1.530     4.333    dut_inst/registers1/rst_n_0_i
    SLR Crossing[2->1]   
    SLICE_X163Y523       FDCE                                         f  dut_inst/registers1/Registers_1rff_11/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.863    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.113     2.995    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X163Y523       FDCE                                         r  dut_inst/registers1/Registers_1rff_11/C
                         clock pessimism             -0.237     2.759    
                         inter-SLR compensation       0.181     2.940    
    SLICE_X163Y523       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.920    dut_inst/registers1/Registers_1rff_11
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.039ns (2.486%)  route 1.530ns (97.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.237ns
  Inter-SLR Compensation: 0.180ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.991ns
    Common Clock Delay      (CCD):    1.788ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.027ns (routing 0.815ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.906ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.720    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.737 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.027     2.764    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.803 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, estimated)      1.530     4.333    dut_inst/registers1/rst_n_0_i
    SLR Crossing[2->1]   
    SLICE_X163Y523       FDCE                                         f  dut_inst/registers1/Registers_1rff_0/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.863    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      2.109     2.991    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X163Y523       FDCE                                         r  dut_inst/registers1/Registers_1rff_0/C
                         clock pessimism             -0.237     2.755    
                         inter-SLR compensation       0.180     2.935    
    SLICE_X163Y523       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.915    dut_inst/registers1/Registers_1rff_0
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  1.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      1.042ns (routing 0.576ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.641ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.042    -1.859    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X403Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X403Y550       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -1.819 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, estimated)        0.093    -1.726    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X404Y550       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.178    -1.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X404Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.061    -1.820    
    SLICE_X404Y550       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -1.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.840    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      1.042ns (routing 0.576ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.641ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.042    -1.859    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X403Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X403Y550       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -1.819 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, estimated)        0.093    -1.726    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X404Y550       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.178    -1.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X404Y550       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.061    -1.820    
    SLICE_X404Y550       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.840    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.759ns
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      1.042ns (routing 0.576ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.641ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.042    -1.859    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X403Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X403Y550       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -1.819 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, estimated)        0.093    -1.726    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X404Y550       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.178    -1.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X404Y550       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.061    -1.820    
    SLICE_X404Y550       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -1.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.840    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.069ns (10.407%)  route 0.594ns (89.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      2.976ns (routing 0.908ns, distribution 2.068ns)
  Clock Net Delay (Destination): 3.354ns (routing 0.997ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     2.976     0.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     0.193 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     0.594     0.787    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.354     0.585    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                         clock pessimism             -0.335     0.251    
    BITSLICE_RX_TX_X1Y337
                         FDPE (Remov_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.462     0.713    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.038ns (8.463%)  route 0.411ns (91.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.991ns
    Source Clock Delay      (SCD):    -1.218ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.693ns (routing 0.512ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.573ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.693    -1.218    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    -1.180 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     0.411    -0.769    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.957    -0.991    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                         clock pessimism             -0.116    -1.107    
    BITSLICE_RX_TX_X1Y337
                         FDPE (Remov_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.192    -0.915    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.038ns (11.950%)  route 0.280ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.218ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.693ns (routing 0.512ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.573ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.693    -1.218    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    -1.180 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     0.280    -0.900    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.974    -0.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism             -0.117    -1.090    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Remov_IN_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.030    -1.060    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          1.060    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            2  Failing Endpoints,  Worst Slack       -0.338ns,  Total Violation       -0.676ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.338ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.070ns (7.315%)  route 0.887ns (92.685%))
  Logic Levels:           0  
  Clock Path Skew:        1.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -2.150ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.693ns (routing 0.000ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.871ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, estimated)        0.693    -2.150    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y390       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y390       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070    -2.080 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=3, estimated)        0.887    -1.193    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o
    SLICE_X378Y486       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.984    -0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                         clock pessimism             -0.050    -0.822    
    SLICE_X378Y486       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.033    -0.855    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.338ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.070ns (7.315%)  route 0.887ns (92.685%))
  Logic Levels:           0  
  Clock Path Skew:        1.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -2.150ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.693ns (routing 0.000ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.871ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, estimated)        0.693    -2.150    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y390       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y390       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070    -2.080 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=3, estimated)        0.887    -1.193    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o
    SLICE_X378Y486       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.984    -0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/C
                         clock pessimism             -0.050    -0.822    
    SLICE_X378Y486       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.033    -0.855    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.039ns (5.652%)  route 0.651ns (94.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Net Delay (Source):      0.409ns (routing 0.000ns, distribution 0.409ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.504ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.152    -2.922    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.905 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, estimated)        0.409    -2.496    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y390       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y390       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -2.457 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=3, estimated)        0.651    -1.806    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o
    SLICE_X378Y486       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.173    -2.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.941 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.124    -1.817    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                         clock pessimism              0.059    -1.758    
    SLICE_X378Y486       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020    -1.778    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg
  -------------------------------------------------------------------
                         required time                          1.778    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 -0.028    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.019ns (routing 0.397ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.443ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.149    -2.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.908 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.019    -1.889    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X422Y511       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.849 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, estimated)        0.093    -1.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X422Y510       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.170    -2.963    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.944 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.153    -1.791    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X422Y510       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.081    -1.871    
    SLICE_X422Y510       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -1.891    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.891    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.019ns (routing 0.397ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.443ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.149    -2.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.908 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.019    -1.889    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X422Y511       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.849 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, estimated)        0.093    -1.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X422Y510       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.170    -2.963    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.944 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.153    -1.791    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X422Y510       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.081    -1.871    
    SLICE_X422Y510       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.891    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.891    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.019ns (routing 0.397ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.443ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.149    -2.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.908 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.019    -1.889    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X422Y511       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.849 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, estimated)        0.093    -1.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X422Y510       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.170    -2.963    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.944 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.153    -1.791    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X422Y510       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.081    -1.871    
    SLICE_X422Y510       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -1.891    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.891    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/state[2]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.054ns (20.074%)  route 0.215ns (79.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.000ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.447     1.603    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.643 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.087     1.730    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.744 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.128     1.872    hstdm_trainer_3/train_latched_i
    SLICE_X7Y1055        FDCE                                         f  hstdm_trainer_3/state[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.505     2.291    hstdm_trainer_3/rxclkdiv4
    SLICE_X7Y1055        FDCE                                         r  hstdm_trainer_3/state[2]/C
                         clock pessimism             -0.659     1.632    
    SLICE_X7Y1055        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.612    hstdm_trainer_3/state[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[19]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.054ns (21.429%)  route 0.198ns (78.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.000ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.447     1.603    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.643 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.087     1.730    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.744 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.111     1.855    hstdm_trainer_3/train_latched_i
    SLICE_X11Y1055       FDCE                                         f  hstdm_trainer_3/tdata[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.512     2.298    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/tdata[19]/C
                         clock pessimism             -0.685     1.614    
    SLICE_X11Y1055       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.594    hstdm_trainer_3/tdata[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[20]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.054ns (21.429%)  route 0.198ns (78.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.000ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.447     1.603    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.643 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.087     1.730    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.744 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.111     1.855    hstdm_trainer_3/train_latched_i
    SLICE_X11Y1055       FDCE                                         f  hstdm_trainer_3/tdata[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.512     2.298    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/tdata[20]/C
                         clock pessimism             -0.685     1.614    
    SLICE_X11Y1055       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.594    hstdm_trainer_3/tdata[20]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/train_done/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.055ns (19.164%)  route 0.232ns (80.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.000ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.448     1.632    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.672 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.086     1.758    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.773 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.146     1.919    hstdm_trainer_4/train_latched_i
    SLICE_X8Y1126        FDCE                                         f  hstdm_trainer_4/train_done/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.520     2.334    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1126        FDCE                                         r  hstdm_trainer_4/train_done/C
                         clock pessimism             -0.659     1.675    
    SLICE_X8Y1126        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.655    hstdm_trainer_4/train_done
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/train_error/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.055ns (19.366%)  route 0.229ns (80.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.000ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.448     1.632    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.672 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.086     1.758    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.773 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.143     1.916    hstdm_trainer_4/train_latched_i
    SLICE_X6Y1124        FDCE                                         f  hstdm_trainer_4/train_error/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.515     2.329    hstdm_trainer_4/rxclkdiv4
    SLICE_X6Y1124        FDCE                                         r  hstdm_trainer_4/train_error/C
                         clock pessimism             -0.675     1.654    
    SLICE_X6Y1124        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.634    hstdm_trainer_4/train_error
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/data_are_stable/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.055ns (19.856%)  route 0.222ns (80.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.000ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.448     1.632    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.672 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.086     1.758    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.773 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.136     1.909    hstdm_trainer_4/train_latched_i
    SLICE_X7Y1124        FDCE                                         f  hstdm_trainer_4/data_are_stable/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.507     2.321    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1124        FDCE                                         r  hstdm_trainer_4/data_are_stable/C
                         clock pessimism             -0.675     1.646    
    SLICE_X7Y1124        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.626    hstdm_trainer_4/data_are_stable
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[3]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.055ns (17.974%)  route 0.251ns (82.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.000ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.449     1.637    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.677 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.112     1.789    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.804 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.139     1.943    hstdm_trainer_5/train_latched_i
    SLICE_X7Y1164        FDCE                                         f  hstdm_trainer_5/pause_cnt[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.508     2.326    hstdm_trainer_5/rxclkdiv4
    SLICE_X7Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[3]/C
                         clock pessimism             -0.659     1.667    
    SLICE_X7Y1164        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.647    hstdm_trainer_5/pause_cnt[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[4]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.055ns (17.974%)  route 0.251ns (82.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.000ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.449     1.637    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.677 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.112     1.789    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.804 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.139     1.943    hstdm_trainer_5/train_latched_i
    SLICE_X7Y1164        FDCE                                         f  hstdm_trainer_5/pause_cnt[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.508     2.326    hstdm_trainer_5/rxclkdiv4
    SLICE_X7Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[4]/C
                         clock pessimism             -0.659     1.667    
    SLICE_X7Y1164        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.647    hstdm_trainer_5/pause_cnt[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[5]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.055ns (17.974%)  route 0.251ns (82.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.000ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.449     1.637    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.677 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.112     1.789    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.804 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.139     1.943    hstdm_trainer_5/train_latched_i
    SLICE_X7Y1164        FDCE                                         f  hstdm_trainer_5/pause_cnt[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.508     2.326    hstdm_trainer_5/rxclkdiv4
    SLICE_X7Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[5]/C
                         clock pessimism             -0.659     1.667    
    SLICE_X7Y1164        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.647    hstdm_trainer_5/pause_cnt[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[13]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.054ns (19.424%)  route 0.224ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Net Delay (Source):      0.452ns (routing 0.000ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.000ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.452     1.676    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.716 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.113     1.829    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.843 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.111     1.954    hstdm_trainer_7/train_latched_i
    SLICE_X362Y90        FDCE                                         f  hstdm_trainer_7/tdata[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.511     2.366    hstdm_trainer_7/rxclkdiv4
    SLICE_X362Y90        FDCE                                         r  hstdm_trainer_7/tdata[13]/C
                         clock pessimism             -0.654     1.712    
    SLICE_X362Y90        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.692    hstdm_trainer_7/tdata[13]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[19]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.054ns (19.424%)  route 0.224ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Net Delay (Source):      0.452ns (routing 0.000ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.000ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.452     1.676    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.716 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.113     1.829    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.843 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.111     1.954    hstdm_trainer_7/train_latched_i
    SLICE_X362Y90        FDCE                                         f  hstdm_trainer_7/tdata[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.511     2.366    hstdm_trainer_7/rxclkdiv4
    SLICE_X362Y90        FDCE                                         r  hstdm_trainer_7/tdata[19]/C
                         clock pessimism             -0.654     1.712    
    SLICE_X362Y90        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.692    hstdm_trainer_7/tdata[19]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[29]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.054ns (19.014%)  route 0.230ns (80.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Net Delay (Source):      0.452ns (routing 0.000ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.000ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.452     1.676    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.716 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.113     1.829    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.843 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.117     1.960    hstdm_trainer_7/train_latched_i
    SLICE_X361Y90        FDCE                                         f  hstdm_trainer_7/tdata[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.514     2.369    hstdm_trainer_7/rxclkdiv4
    SLICE_X361Y90        FDCE                                         r  hstdm_trainer_7/tdata[29]/C
                         clock pessimism             -0.654     1.715    
    SLICE_X361Y90        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.695    hstdm_trainer_7/tdata[29]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[36]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.055ns (14.865%)  route 0.315ns (85.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.000ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.449     1.815    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.855 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.164     2.019    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.034 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.151     2.185    hstdm_trainer_1/train_latched_i
    SLICE_X363Y642       FDCE                                         f  hstdm_trainer_1/tdata[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.522     2.542    hstdm_trainer_1/rxclkdiv4
    SLICE_X363Y642       FDCE                                         r  hstdm_trainer_1/tdata[36]/C
                         clock pessimism             -0.677     1.865    
    SLICE_X363Y642       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.845    hstdm_trainer_1/tdata[36]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[40]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.055ns (14.865%)  route 0.315ns (85.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.000ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.449     1.815    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.855 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.164     2.019    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.034 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.151     2.185    hstdm_trainer_1/train_latched_i
    SLICE_X364Y642       FDCE                                         f  hstdm_trainer_1/tdata[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.522     2.542    hstdm_trainer_1/rxclkdiv4
    SLICE_X364Y642       FDCE                                         r  hstdm_trainer_1/tdata[40]/C
                         clock pessimism             -0.677     1.865    
    SLICE_X364Y642       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.845    hstdm_trainer_1/tdata[40]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[44]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.055ns (14.865%)  route 0.315ns (85.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.000ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.449     1.815    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.855 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.164     2.019    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.034 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.151     2.185    hstdm_trainer_1/train_latched_i
    SLICE_X364Y642       FDCE                                         f  hstdm_trainer_1/tdata[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.522     2.542    hstdm_trainer_1/rxclkdiv4
    SLICE_X364Y642       FDCE                                         r  hstdm_trainer_1/tdata[44]/C
                         clock pessimism             -0.677     1.865    
    SLICE_X364Y642       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.845    hstdm_trainer_1/tdata[44]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/data_stable_cnt[27]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.055ns (18.092%)  route 0.249ns (81.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      0.454ns (routing 0.000ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.000ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.454     1.730    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.770 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.110     1.880    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.895 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.139     2.034    hstdm_trainer_2/train_latched_i
    SLICE_X356Y733       FDCE                                         f  hstdm_trainer_2/data_stable_cnt[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.514     2.442    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y733       FDCE                                         r  hstdm_trainer_2/data_stable_cnt[27]/C
                         clock pessimism             -0.676     1.767    
    SLICE_X356Y733       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.747    hstdm_trainer_2/data_stable_cnt[27]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/data_stable_cnt[28]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.055ns (18.092%)  route 0.249ns (81.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      0.454ns (routing 0.000ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.000ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.454     1.730    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.770 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.110     1.880    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.895 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.139     2.034    hstdm_trainer_2/train_latched_i
    SLICE_X356Y733       FDCE                                         f  hstdm_trainer_2/data_stable_cnt[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.514     2.442    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y733       FDCE                                         r  hstdm_trainer_2/data_stable_cnt[28]/C
                         clock pessimism             -0.676     1.767    
    SLICE_X356Y733       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.747    hstdm_trainer_2/data_stable_cnt[28]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/data_stable_cnt[29]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.055ns (18.092%)  route 0.249ns (81.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      0.454ns (routing 0.000ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.000ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.454     1.730    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.770 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.110     1.880    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.895 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.139     2.034    hstdm_trainer_2/train_latched_i
    SLICE_X356Y733       FDCE                                         f  hstdm_trainer_2/data_stable_cnt[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.514     2.442    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y733       FDCE                                         r  hstdm_trainer_2/data_stable_cnt[29]/C
                         clock pessimism             -0.676     1.767    
    SLICE_X356Y733       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.747    hstdm_trainer_2/data_stable_cnt[29]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.615ns (routing 0.152ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.169ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.615     0.741    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.779 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.115     0.894    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.702     0.841    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.062     0.779    
    SLICE_X430Y548       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.615ns (routing 0.152ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.169ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.615     0.741    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.779 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.115     0.894    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.698     0.837    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.062     0.775    
    SLICE_X430Y548       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.615ns (routing 0.152ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.169ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.615     0.741    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.779 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.115     0.894    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     0.698     0.837    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.062     0.775    
    SLICE_X430Y548       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.679ns (routing 0.148ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.164ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     0.679     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk
    SLICE_X431Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y480       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/Q
                         net (fo=18, estimated)       0.144     0.986    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/mmcm_not_locked
    SLICE_X431Y479       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     0.792     0.931    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/user_clk
    SLICE_X431Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.030     0.901    
    SLICE_X431Y479       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.881    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.679ns (routing 0.148ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.164ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     0.679     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk
    SLICE_X431Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y480       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/Q
                         net (fo=18, estimated)       0.144     0.986    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/mmcm_not_locked
    SLICE_X431Y479       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     0.792     0.931    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/user_clk
    SLICE_X431Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.030     0.901    
    SLICE_X431Y479       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.881    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.038ns (20.879%)  route 0.144ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.679ns (routing 0.148ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.164ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     0.679     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk
    SLICE_X431Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y480       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/Q
                         net (fo=18, estimated)       0.144     0.986    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/mmcm_not_locked
    SLICE_X431Y479       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     0.792     0.931    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/user_clk
    SLICE_X431Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.030     0.901    
    SLICE_X431Y479       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.881    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.105    





