
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b04  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08009c14  08009c14  0000ac14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0d4  0800a0d4  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a0d4  0800a0d4  0000c068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a0d4  0800a0d4  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a0d4  0800a0d4  0000b0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0e0  0800a0e0  0000b0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800a0e4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000214c  20000068  0800a14c  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021b4  0800a14c  0000c1b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001af0c  00000000  00000000  0000c091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000471d  00000000  00000000  00026f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  0002b6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001301  00000000  00000000  0002cf70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d959  00000000  00000000  0002e271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020bbc  00000000  00000000  0004bbca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097cc9  00000000  00000000  0006c786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010444f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a38  00000000  00000000  00104494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010aecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08009bfc 	.word	0x08009bfc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08009bfc 	.word	0x08009bfc

08000150 <display_init>:
/**
 * @brief C-callable function to initialize the display subsystem.
 * @note Called once from main.c before the RTOS scheduler starts.
 */
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // Create the binary semaphore (it starts "empty")
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f006 fa46 	bl	80065ea <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	20000084 	.word	0x20000084

0800016c <display_task_entry>:
/**
 * @brief RTOS task entry function.
 * @note Called by freertos.c to start the display task.
 */
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Pass control to our C++ object's main task method
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f887 	bl	8000288 <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000088 	.word	0x20000088

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Constructor for MyDisplay class.
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b480      	push	{r7}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Initialize private member variables
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;      // '\0' means no key is active
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true;  // Force a screen update on the first run
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
}
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4618      	mov	r0, r3
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Private method to initialize the SSD1306 controller.
 */
bool MyDisplay::init(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    // Wait for the display to power on and stabilize
    vTaskDelay(pdMS_TO_TICKS(100));
 80001b8:	2064      	movs	r0, #100	@ 0x64
 80001ba:	f007 fa4d 	bl	8007658 <vTaskDelay>
    return ssd1306_Init();
 80001be:	f000 fd1f 	bl	8000c00 <ssd1306_Init>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	bf14      	ite	ne
 80001c8:	2301      	movne	r3, #1
 80001ca:	2300      	moveq	r3, #0
 80001cc:	b2db      	uxtb	r3, r3
}
 80001ce:	4618      	mov	r0, r3
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Public API called by the keypad task to report a key press.
 */
void MyDisplay::on_key_press(char key)
{
 80001d6:	b480      	push	{r7}
 80001d8:	b085      	sub	sp, #20
 80001da:	af00      	add	r7, sp, #0
 80001dc:	6078      	str	r0, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	70fb      	strb	r3, [r7, #3]
    // '*' key acts as a 'clear' command
    char new_key_state = (key == '*') ? 0 : key;
 80001e2:	78fb      	ldrb	r3, [r7, #3]
 80001e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001e6:	d001      	beq.n	80001ec <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001e8:	78fb      	ldrb	r3, [r7, #3]
 80001ea:	e000      	b.n	80001ee <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001ec:	2300      	movs	r3, #0
 80001ee:	73fb      	strb	r3, [r7, #15]

    if (this->current_key != new_key_state) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	791b      	ldrb	r3, [r3, #4]
 80001f4:	7bfa      	ldrb	r2, [r7, #15]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d005      	beq.n	8000206 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Only update if the state has actually changed
        this->current_key = new_key_state;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	7bfa      	ldrb	r2, [r7, #15]
 80001fe:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Set the flag to trigger a redraw
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2201      	movs	r2, #1
 8000204:	715a      	strb	r2, [r3, #5]
    }
}
 8000206:	bf00      	nop
 8000208:	3714      	adds	r7, #20
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <_ZN9MyDisplay13update_screenEv>:

/**
 * @brief Private method to render the buffer and send it to the display via DMA.
 */
void MyDisplay::update_screen(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
    // 1. Draw all content to the internal screen buffer
    ssd1306_Fill(Black);
 8000218:	2000      	movs	r0, #0
 800021a:	f000 fdd7 	bl	8000dcc <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 800021e:	2100      	movs	r1, #0
 8000220:	2000      	movs	r0, #0
 8000222:	f000 fe3f 	bl	8000ea4 <ssd1306_SetCursor>

    if (this->current_key != 0) {
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	791b      	ldrb	r3, [r3, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d00f      	beq.n	800024e <_ZN9MyDisplay13update_screenEv+0x3e>
        // A key is active
        char str[10];
        snprintf(str, 10, "Key: %c", this->current_key);
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	f107 000c 	add.w	r0, r7, #12
 8000236:	4a10      	ldr	r2, [pc, #64]	@ (8000278 <_ZN9MyDisplay13update_screenEv+0x68>)
 8000238:	210a      	movs	r1, #10
 800023a:	f008 ffbd 	bl	80091b8 <sniprintf>
        ssd1306_WriteString(str, &Font_6x8, White);
 800023e:	f107 030c 	add.w	r3, r7, #12
 8000242:	2201      	movs	r2, #1
 8000244:	490d      	ldr	r1, [pc, #52]	@ (800027c <_ZN9MyDisplay13update_screenEv+0x6c>)
 8000246:	4618      	mov	r0, r3
 8000248:	f000 fec4 	bl	8000fd4 <ssd1306_WriteString>
 800024c:	e004      	b.n	8000258 <_ZN9MyDisplay13update_screenEv+0x48>
    } else {
        // No key is active
        ssd1306_WriteString("Press a key", &Font_6x8, White);
 800024e:	2201      	movs	r2, #1
 8000250:	490a      	ldr	r1, [pc, #40]	@ (800027c <_ZN9MyDisplay13update_screenEv+0x6c>)
 8000252:	480b      	ldr	r0, [pc, #44]	@ (8000280 <_ZN9MyDisplay13update_screenEv+0x70>)
 8000254:	f000 febe 	bl	8000fd4 <ssd1306_WriteString>
    }

    // 2. Start the non-blocking DMA transfer
    ssd1306_UpdateScreenDMA();
 8000258:	f000 ff12 	bl	8001080 <ssd1306_UpdateScreenDMA>

    // 3. Wait for the transfer to complete.
    // The semaphore is given by the I2C/DMA interrupt callbacks.
    // This also acts as our (now functional) I2C peripheral lock protection.
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 800025c:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <_ZN9MyDisplay13update_screenEv+0x74>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	2164      	movs	r1, #100	@ 0x64
 8000262:	4618      	mov	r0, r3
 8000264:	f006 fd32 	bl	8006ccc <xQueueSemaphoreTake>

    // 4. Clear the flag
    this->needs_update = false;
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2200      	movs	r2, #0
 800026c:	715a      	strb	r2, [r3, #5]
}
 800026e:	bf00      	nop
 8000270:	3718      	adds	r7, #24
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	08009c14 	.word	0x08009c14
 800027c:	20000000 	.word	0x20000000
 8000280:	08009c1c 	.word	0x08009c1c
 8000284:	20000084 	.word	0x20000084

08000288 <_ZN9MyDisplay4taskEv>:

/**
 * @brief The main, infinite loop for the display RTOS task.
 */
void MyDisplay::task(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
    // 1. Turn off the onboard LED (PC13)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000290:	2201      	movs	r2, #1
 8000292:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000296:	480d      	ldr	r0, [pc, #52]	@ (80002cc <_ZN9MyDisplay4taskEv+0x44>)
 8000298:	f001 ffa8 	bl	80021ec <HAL_GPIO_WritePin>

    // Initialize the display
    if (!this->init()) {
 800029c:	6878      	ldr	r0, [r7, #4]
 800029e:	f7ff ff87 	bl	80001b0 <_ZN9MyDisplay4initEv>
 80002a2:	4603      	mov	r3, r0
 80002a4:	f083 0301 	eor.w	r3, r3, #1
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d002      	beq.n	80002b4 <_ZN9MyDisplay4taskEv+0x2c>
        vTaskDelete(NULL); // Initialization failed, kill the task
 80002ae:	2000      	movs	r0, #0
 80002b0:	f007 f95e 	bl	8007570 <vTaskDelete>
    // Main task loop
    while (1)
    {
        // We no longer read the keypad here.
        // We only check if the keypad task has "told" us to redraw.
        if (this->needs_update)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	795b      	ldrb	r3, [r3, #5]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d002      	beq.n	80002c2 <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002bc:	6878      	ldr	r0, [r7, #4]
 80002be:	f7ff ffa7 	bl	8000210 <_ZN9MyDisplay13update_screenEv>
        }

        // Sleep to yield CPU time.
        // The display will only update as fast as the keypad sends events.
        vTaskDelay(pdMS_TO_TICKS(50));
 80002c2:	2032      	movs	r0, #50	@ 0x32
 80002c4:	f007 f9c8 	bl	8007658 <vTaskDelay>
        if (this->needs_update)
 80002c8:	e7f4      	b.n	80002b4 <_ZN9MyDisplay4taskEv+0x2c>
 80002ca:	bf00      	nop
 80002cc:	40011000 	.word	0x40011000

080002d0 <_Z41__static_initialization_and_destruction_0v>:
    }
}
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 80002d4:	4902      	ldr	r1, [pc, #8]	@ (80002e0 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80002d6:	4803      	ldr	r0, [pc, #12]	@ (80002e4 <_Z41__static_initialization_and_destruction_0v+0x14>)
 80002d8:	f7ff ff56 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	20000094 	.word	0x20000094
 80002e4:	20000088 	.word	0x20000088

080002e8 <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
 80002ec:	f7ff fff0 	bl	80002d0 <_Z41__static_initialization_and_destruction_0v>
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002fa:	4b14      	ldr	r3, [pc, #80]	@ (800034c <MX_DMA_Init+0x58>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a13      	ldr	r2, [pc, #76]	@ (800034c <MX_DMA_Init+0x58>)
 8000300:	f043 0301 	orr.w	r3, r3, #1
 8000304:	6153      	str	r3, [r2, #20]
 8000306:	4b11      	ldr	r3, [pc, #68]	@ (800034c <MX_DMA_Init+0x58>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	f003 0301 	and.w	r3, r3, #1
 800030e:	607b      	str	r3, [r7, #4]
 8000310:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000312:	2200      	movs	r2, #0
 8000314:	2105      	movs	r1, #5
 8000316:	200c      	movs	r0, #12
 8000318:	f001 f970 	bl	80015fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800031c:	200c      	movs	r0, #12
 800031e:	f001 f999 	bl	8001654 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000322:	2200      	movs	r2, #0
 8000324:	2105      	movs	r1, #5
 8000326:	200d      	movs	r0, #13
 8000328:	f001 f968 	bl	80015fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800032c:	200d      	movs	r0, #13
 800032e:	f001 f991 	bl	8001654 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000332:	2200      	movs	r2, #0
 8000334:	2105      	movs	r1, #5
 8000336:	2010      	movs	r0, #16
 8000338:	f001 f960 	bl	80015fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800033c:	2010      	movs	r0, #16
 800033e:	f001 f989 	bl	8001654 <HAL_NVIC_EnableIRQ>

}
 8000342:	bf00      	nop
 8000344:	3708      	adds	r7, #8
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	40021000 	.word	0x40021000

08000350 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task_entry,        // Функція задачі
 8000356:	2300      	movs	r3, #0
 8000358:	9301      	str	r3, [sp, #4]
 800035a:	2318      	movs	r3, #24
 800035c:	9300      	str	r3, [sp, #0]
 800035e:	2300      	movs	r3, #0
 8000360:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000364:	490c      	ldr	r1, [pc, #48]	@ (8000398 <MX_FREERTOS_Init+0x48>)
 8000366:	480d      	ldr	r0, [pc, #52]	@ (800039c <MX_FREERTOS_Init+0x4c>)
 8000368:	f006 ffa4 	bl	80072b4 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 800036c:	2300      	movs	r3, #0
 800036e:	9301      	str	r3, [sp, #4]
 8000370:	2318      	movs	r3, #24
 8000372:	9300      	str	r3, [sp, #0]
 8000374:	2300      	movs	r3, #0
 8000376:	2280      	movs	r2, #128	@ 0x80
 8000378:	4909      	ldr	r1, [pc, #36]	@ (80003a0 <MX_FREERTOS_Init+0x50>)
 800037a:	480a      	ldr	r0, [pc, #40]	@ (80003a4 <MX_FREERTOS_Init+0x54>)
 800037c:	f006 ff9a 	bl	80072b4 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000380:	4a09      	ldr	r2, [pc, #36]	@ (80003a8 <MX_FREERTOS_Init+0x58>)
 8000382:	2100      	movs	r1, #0
 8000384:	4809      	ldr	r0, [pc, #36]	@ (80003ac <MX_FREERTOS_Init+0x5c>)
 8000386:	f005 feb9 	bl	80060fc <osThreadNew>
 800038a:	4603      	mov	r3, r0
 800038c:	4a08      	ldr	r2, [pc, #32]	@ (80003b0 <MX_FREERTOS_Init+0x60>)
 800038e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	08009c34 	.word	0x08009c34
 800039c:	0800016d 	.word	0x0800016d
 80003a0:	08009c40 	.word	0x08009c40
 80003a4:	080007cd 	.word	0x080007cd
 80003a8:	0800a050 	.word	0x0800a050
 80003ac:	080003b5 	.word	0x080003b5
 80003b0:	20000090 	.word	0x20000090

080003b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003bc:	2001      	movs	r0, #1
 80003be:	f005 ff2f 	bl	8006220 <osDelay>
 80003c2:	e7fb      	b.n	80003bc <StartDefaultTask+0x8>

080003c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b088      	sub	sp, #32
 80003c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ca:	f107 0310 	add.w	r3, r7, #16
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d8:	4b45      	ldr	r3, [pc, #276]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a44      	ldr	r2, [pc, #272]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 80003de:	f043 0310 	orr.w	r3, r3, #16
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b42      	ldr	r3, [pc, #264]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0310 	and.w	r3, r3, #16
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003f0:	4b3f      	ldr	r3, [pc, #252]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a3e      	ldr	r2, [pc, #248]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 80003f6:	f043 0320 	orr.w	r3, r3, #32
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b3c      	ldr	r3, [pc, #240]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0320 	and.w	r3, r3, #32
 8000404:	60bb      	str	r3, [r7, #8]
 8000406:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000408:	4b39      	ldr	r3, [pc, #228]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a38      	ldr	r2, [pc, #224]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 800040e:	f043 0304 	orr.w	r3, r3, #4
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b36      	ldr	r3, [pc, #216]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0304 	and.w	r3, r3, #4
 800041c:	607b      	str	r3, [r7, #4]
 800041e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000420:	4b33      	ldr	r3, [pc, #204]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a32      	ldr	r2, [pc, #200]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 8000426:	f043 0308 	orr.w	r3, r3, #8
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b30      	ldr	r3, [pc, #192]	@ (80004f0 <MX_GPIO_Init+0x12c>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0308 	and.w	r3, r3, #8
 8000434:	603b      	str	r3, [r7, #0]
 8000436:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800043e:	482d      	ldr	r0, [pc, #180]	@ (80004f4 <MX_GPIO_Init+0x130>)
 8000440:	f001 fed4 	bl	80021ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2110      	movs	r1, #16
 8000448:	482b      	ldr	r0, [pc, #172]	@ (80004f8 <MX_GPIO_Init+0x134>)
 800044a:	f001 fecf 	bl	80021ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000454:	4829      	ldr	r0, [pc, #164]	@ (80004fc <MX_GPIO_Init+0x138>)
 8000456:	f001 fec9 	bl	80021ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 800045a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800045e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	2301      	movs	r3, #1
 8000462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	2300      	movs	r3, #0
 8000466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000468:	2302      	movs	r3, #2
 800046a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800046c:	f107 0310 	add.w	r3, r7, #16
 8000470:	4619      	mov	r1, r3
 8000472:	4820      	ldr	r0, [pc, #128]	@ (80004f4 <MX_GPIO_Init+0x130>)
 8000474:	f001 fc2c 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000478:	2310      	movs	r3, #16
 800047a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047c:	2301      	movs	r3, #1
 800047e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000480:	2300      	movs	r3, #0
 8000482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000484:	2302      	movs	r3, #2
 8000486:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000488:	f107 0310 	add.w	r3, r7, #16
 800048c:	4619      	mov	r1, r3
 800048e:	481a      	ldr	r0, [pc, #104]	@ (80004f8 <MX_GPIO_Init+0x134>)
 8000490:	f001 fc1e 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 8000494:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000498:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049a:	2301      	movs	r3, #1
 800049c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	2300      	movs	r3, #0
 80004a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	2302      	movs	r3, #2
 80004a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a6:	f107 0310 	add.w	r3, r7, #16
 80004aa:	4619      	mov	r1, r3
 80004ac:	4813      	ldr	r0, [pc, #76]	@ (80004fc <MX_GPIO_Init+0x138>)
 80004ae:	f001 fc0f 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin;
 80004b2:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80004b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b8:	2300      	movs	r3, #0
 80004ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004bc:	2301      	movs	r3, #1
 80004be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c0:	f107 0310 	add.w	r3, r7, #16
 80004c4:	4619      	mov	r1, r3
 80004c6:	480c      	ldr	r0, [pc, #48]	@ (80004f8 <MX_GPIO_Init+0x134>)
 80004c8:	f001 fc02 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_3_Pin;
 80004cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d2:	2300      	movs	r3, #0
 80004d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	2300      	movs	r3, #0
 80004d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY_ROW_3_GPIO_Port, &GPIO_InitStruct);
 80004da:	f107 0310 	add.w	r3, r7, #16
 80004de:	4619      	mov	r1, r3
 80004e0:	4805      	ldr	r0, [pc, #20]	@ (80004f8 <MX_GPIO_Init+0x134>)
 80004e2:	f001 fbf5 	bl	8001cd0 <HAL_GPIO_Init>

}
 80004e6:	bf00      	nop
 80004e8:	3720      	adds	r7, #32
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40011000 	.word	0x40011000
 80004f8:	40010800 	.word	0x40010800
 80004fc:	40010c00 	.word	0x40010c00

08000500 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000504:	4b12      	ldr	r3, [pc, #72]	@ (8000550 <MX_I2C1_Init+0x50>)
 8000506:	4a13      	ldr	r2, [pc, #76]	@ (8000554 <MX_I2C1_Init+0x54>)
 8000508:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800050a:	4b11      	ldr	r3, [pc, #68]	@ (8000550 <MX_I2C1_Init+0x50>)
 800050c:	4a12      	ldr	r2, [pc, #72]	@ (8000558 <MX_I2C1_Init+0x58>)
 800050e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000510:	4b0f      	ldr	r3, [pc, #60]	@ (8000550 <MX_I2C1_Init+0x50>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000516:	4b0e      	ldr	r3, [pc, #56]	@ (8000550 <MX_I2C1_Init+0x50>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800051c:	4b0c      	ldr	r3, [pc, #48]	@ (8000550 <MX_I2C1_Init+0x50>)
 800051e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000522:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000524:	4b0a      	ldr	r3, [pc, #40]	@ (8000550 <MX_I2C1_Init+0x50>)
 8000526:	2200      	movs	r2, #0
 8000528:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800052a:	4b09      	ldr	r3, [pc, #36]	@ (8000550 <MX_I2C1_Init+0x50>)
 800052c:	2200      	movs	r2, #0
 800052e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000530:	4b07      	ldr	r3, [pc, #28]	@ (8000550 <MX_I2C1_Init+0x50>)
 8000532:	2200      	movs	r2, #0
 8000534:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000536:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <MX_I2C1_Init+0x50>)
 8000538:	2200      	movs	r2, #0
 800053a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800053c:	4804      	ldr	r0, [pc, #16]	@ (8000550 <MX_I2C1_Init+0x50>)
 800053e:	f001 fe81 	bl	8002244 <HAL_I2C_Init>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000548:	f000 fa5c 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800054c:	bf00      	nop
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000094 	.word	0x20000094
 8000554:	40005400 	.word	0x40005400
 8000558:	000186a0 	.word	0x000186a0

0800055c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b088      	sub	sp, #32
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	4a30      	ldr	r2, [pc, #192]	@ (8000638 <HAL_I2C_MspInit+0xdc>)
 8000578:	4293      	cmp	r3, r2
 800057a:	d159      	bne.n	8000630 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800057c:	4b2f      	ldr	r3, [pc, #188]	@ (800063c <HAL_I2C_MspInit+0xe0>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a2e      	ldr	r2, [pc, #184]	@ (800063c <HAL_I2C_MspInit+0xe0>)
 8000582:	f043 0308 	orr.w	r3, r3, #8
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b2c      	ldr	r3, [pc, #176]	@ (800063c <HAL_I2C_MspInit+0xe0>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0308 	and.w	r3, r3, #8
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000594:	23c0      	movs	r3, #192	@ 0xc0
 8000596:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000598:	2312      	movs	r3, #18
 800059a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800059c:	2303      	movs	r3, #3
 800059e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	4619      	mov	r1, r3
 80005a6:	4826      	ldr	r0, [pc, #152]	@ (8000640 <HAL_I2C_MspInit+0xe4>)
 80005a8:	f001 fb92 	bl	8001cd0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005ac:	4b23      	ldr	r3, [pc, #140]	@ (800063c <HAL_I2C_MspInit+0xe0>)
 80005ae:	69db      	ldr	r3, [r3, #28]
 80005b0:	4a22      	ldr	r2, [pc, #136]	@ (800063c <HAL_I2C_MspInit+0xe0>)
 80005b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005b6:	61d3      	str	r3, [r2, #28]
 80005b8:	4b20      	ldr	r3, [pc, #128]	@ (800063c <HAL_I2C_MspInit+0xe0>)
 80005ba:	69db      	ldr	r3, [r3, #28]
 80005bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005c6:	4a20      	ldr	r2, [pc, #128]	@ (8000648 <HAL_I2C_MspInit+0xec>)
 80005c8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005cc:	2210      	movs	r2, #16
 80005ce:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005d8:	2280      	movs	r2, #128	@ 0x80
 80005da:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005dc:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005e2:	4b18      	ldr	r3, [pc, #96]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80005e8:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80005ee:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80005f4:	4813      	ldr	r0, [pc, #76]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 80005f6:	f001 f845 	bl	8001684 <HAL_DMA_Init>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000600:	f000 fa00 	bl	8000a04 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4a0f      	ldr	r2, [pc, #60]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 8000608:	635a      	str	r2, [r3, #52]	@ 0x34
 800060a:	4a0e      	ldr	r2, [pc, #56]	@ (8000644 <HAL_I2C_MspInit+0xe8>)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000610:	2200      	movs	r2, #0
 8000612:	2105      	movs	r1, #5
 8000614:	201f      	movs	r0, #31
 8000616:	f000 fff1 	bl	80015fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800061a:	201f      	movs	r0, #31
 800061c:	f001 f81a 	bl	8001654 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000620:	2200      	movs	r2, #0
 8000622:	2105      	movs	r1, #5
 8000624:	2020      	movs	r0, #32
 8000626:	f000 ffe9 	bl	80015fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800062a:	2020      	movs	r0, #32
 800062c:	f001 f812 	bl	8001654 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000630:	bf00      	nop
 8000632:	3720      	adds	r7, #32
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40005400 	.word	0x40005400
 800063c:	40021000 	.word	0x40021000
 8000640:	40010c00 	.word	0x40010c00
 8000644:	200000e8 	.word	0x200000e8
 8000648:	4002006c 	.word	0x4002006c

0800064c <_ZN8MyKeypadC1Ev>:
 */
static MyKeypad g_keypad;

// --- C++ Class Implementation ---

MyKeypad::MyKeypad() {}
 800064c:	b4b0      	push	{r4, r5, r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a17      	ldr	r2, [pc, #92]	@ (80006b4 <_ZN8MyKeypadC1Ev+0x68>)
 8000658:	461c      	mov	r4, r3
 800065a:	4615      	mov	r5, r2
 800065c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800065e:	6020      	str	r0, [r4, #0]
 8000660:	6061      	str	r1, [r4, #4]
 8000662:	60a2      	str	r2, [r4, #8]
 8000664:	60e3      	str	r3, [r4, #12]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4913      	ldr	r1, [pc, #76]	@ (80006b8 <_ZN8MyKeypadC1Ev+0x6c>)
 800066a:	f103 0210 	add.w	r2, r3, #16
 800066e:	460b      	mov	r3, r1
 8000670:	cb03      	ldmia	r3!, {r0, r1}
 8000672:	6010      	str	r0, [r2, #0]
 8000674:	6051      	str	r1, [r2, #4]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4910      	ldr	r1, [pc, #64]	@ (80006bc <_ZN8MyKeypadC1Ev+0x70>)
 800067a:	f103 0218 	add.w	r2, r3, #24
 800067e:	460b      	mov	r3, r1
 8000680:	cb03      	ldmia	r3!, {r0, r1}
 8000682:	6010      	str	r0, [r2, #0]
 8000684:	6051      	str	r1, [r2, #4]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	8b1a      	ldrh	r2, [r3, #24]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	8b5b      	ldrh	r3, [r3, #26]
 800068e:	4313      	orrs	r3, r2
 8000690:	b29a      	uxth	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	8b9b      	ldrh	r3, [r3, #28]
 8000696:	4313      	orrs	r3, r2
 8000698:	b29a      	uxth	r2, r3
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	8bdb      	ldrh	r3, [r3, #30]
 800069e:	4313      	orrs	r3, r2
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	841a      	strh	r2, [r3, #32]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4618      	mov	r0, r3
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bcb0      	pop	{r4, r5, r7}
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	08009c4c 	.word	0x08009c4c
 80006b8:	08009c5c 	.word	0x08009c5c
 80006bc:	08009c64 	.word	0x08009c64

080006c0 <_ZN8MyKeypad4initEv>:

/**
 * @brief Initializes the keypad GPIOs to a default (idle) state.
 */
void MyKeypad::init(void) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    // Set all columns to LOW (idle state)
    // Using the 'all_col_pins' constant from keypad.h
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	8c1b      	ldrh	r3, [r3, #32]
 80006cc:	2200      	movs	r2, #0
 80006ce:	4619      	mov	r1, r3
 80006d0:	4803      	ldr	r0, [pc, #12]	@ (80006e0 <_ZN8MyKeypad4initEv+0x20>)
 80006d2:	f001 fd8b 	bl	80021ec <HAL_GPIO_WritePin>
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40010c00 	.word	0x40010c00

080006e4 <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Performs a single, non-blocking scan based on the proven C logic.
 * @return The character of the first key found, or '\0' if none.
 */
char MyKeypad::scan_no_delay(void) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b086      	sub	sp, #24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
    // 1. Set all columns to HIGH (inactive state for pull-up logic)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	8c1b      	ldrh	r3, [r3, #32]
 80006f0:	2201      	movs	r2, #1
 80006f2:	4619      	mov	r1, r3
 80006f4:	4833      	ldr	r0, [pc, #204]	@ (80007c4 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80006f6:	f001 fd79 	bl	80021ec <HAL_GPIO_WritePin>

    // Micro-delay for signal stabilization
    for(volatile int i=0; i<500; i++);
 80006fa:	2300      	movs	r3, #0
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	e002      	b.n	8000706 <_ZN8MyKeypad13scan_no_delayEv+0x22>
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	3301      	adds	r3, #1
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800070c:	4293      	cmp	r3, r2
 800070e:	bfd4      	ite	le
 8000710:	2301      	movle	r3, #1
 8000712:	2300      	movgt	r3, #0
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d1f2      	bne.n	8000700 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Iterate through columns
    for (int c = 0; c < 4; c++) {
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	e041      	b.n	80007a4 <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Activate the current column (set LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	697a      	ldr	r2, [r7, #20]
 8000724:	320c      	adds	r2, #12
 8000726:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800072a:	2200      	movs	r2, #0
 800072c:	4619      	mov	r1, r3
 800072e:	4825      	ldr	r0, [pc, #148]	@ (80007c4 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000730:	f001 fd5c 	bl	80021ec <HAL_GPIO_WritePin>

        // 3. Read all rows
        for (int r = 0; r < 4; r++) {
 8000734:	2300      	movs	r3, #0
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	e024      	b.n	8000784 <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Check if the pull-up input pin is pulled LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	693a      	ldr	r2, [r7, #16]
 800073e:	3208      	adds	r2, #8
 8000740:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000744:	4619      	mov	r1, r3
 8000746:	4820      	ldr	r0, [pc, #128]	@ (80007c8 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 8000748:	f001 fd30 	bl	80021ac <HAL_GPIO_ReadPin>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	bf0c      	ite	eq
 8000752:	2301      	moveq	r3, #1
 8000754:	2300      	movne	r3, #0
 8000756:	b2db      	uxtb	r3, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	d010      	beq.n	800077e <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	441a      	add	r2, r3
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	4413      	add	r3, r2
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	73fb      	strb	r3, [r7, #15]

                // 4. Return all columns to idle state (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	8c1b      	ldrh	r3, [r3, #32]
 8000770:	2200      	movs	r2, #0
 8000772:	4619      	mov	r1, r3
 8000774:	4813      	ldr	r0, [pc, #76]	@ (80007c4 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000776:	f001 fd39 	bl	80021ec <HAL_GPIO_WritePin>
                return key;
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	e01d      	b.n	80007ba <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 800077e:	693b      	ldr	r3, [r7, #16]
 8000780:	3301      	adds	r3, #1
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	2b03      	cmp	r3, #3
 8000788:	ddd7      	ble.n	800073a <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Deactivate the current column (set HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	697a      	ldr	r2, [r7, #20]
 800078e:	320c      	adds	r2, #12
 8000790:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000794:	2201      	movs	r2, #1
 8000796:	4619      	mov	r1, r3
 8000798:	480a      	ldr	r0, [pc, #40]	@ (80007c4 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800079a:	f001 fd27 	bl	80021ec <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	3301      	adds	r3, #1
 80007a2:	617b      	str	r3, [r7, #20]
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	2b03      	cmp	r3, #3
 80007a8:	ddba      	ble.n	8000720 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Return all columns to idle state (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	8c1b      	ldrh	r3, [r3, #32]
 80007ae:	2200      	movs	r2, #0
 80007b0:	4619      	mov	r1, r3
 80007b2:	4804      	ldr	r0, [pc, #16]	@ (80007c4 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007b4:	f001 fd1a 	bl	80021ec <HAL_GPIO_WritePin>
    return '\0';
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3718      	adds	r7, #24
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40010c00 	.word	0x40010c00
 80007c8:	40010800 	.word	0x40010800

080007cc <keypad_task>:
 * @brief RTOS task for handling the keypad.
 * @note This task performs the scan and all debounce logic,
 * then communicates the result to the display task.
 */
void keypad_task(void* argument)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 80007d4:	481e      	ldr	r0, [pc, #120]	@ (8000850 <keypad_task+0x84>)
 80007d6:	f7ff ff73 	bl	80006c0 <_ZN8MyKeypad4initEv>

    // State variables for the debounce logic
    char last_key_seen = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	77fb      	strb	r3, [r7, #31]
    uint32_t press_time = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	61bb      	str	r3, [r7, #24]
    bool key_reported = false; // Flag to prevent key spamming
 80007e2:	2300      	movs	r3, #0
 80007e4:	75fb      	strb	r3, [r7, #23]

    const uint32_t DEBOUNCE_TIME_MS = 50; // 50ms for a stable press
 80007e6:	2332      	movs	r3, #50	@ 0x32
 80007e8:	613b      	str	r3, [r7, #16]

    while (1)
    {
        char key = g_keypad.scan_no_delay(); // Poll the hardware
 80007ea:	4819      	ldr	r0, [pc, #100]	@ (8000850 <keypad_task+0x84>)
 80007ec:	f7ff ff7a 	bl	80006e4 <_ZN8MyKeypad13scan_no_delayEv>
 80007f0:	4603      	mov	r3, r0
 80007f2:	73fb      	strb	r3, [r7, #15]
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 80007f4:	f007 f882 	bl	80078fc <xTaskGetTickCount>
 80007f8:	60b8      	str	r0, [r7, #8]

        if (key != 0) {
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d01f      	beq.n	8000840 <keypad_task+0x74>
            // A key is physically pressed
            if (key != last_key_seen) {
 8000800:	7bfa      	ldrb	r2, [r7, #15]
 8000802:	7ffb      	ldrb	r3, [r7, #31]
 8000804:	429a      	cmp	r2, r3
 8000806:	d006      	beq.n	8000816 <keypad_task+0x4a>
                // This is a new key press
                last_key_seen = key;
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	77fb      	strb	r3, [r7, #31]
                press_time = now;
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	61bb      	str	r3, [r7, #24]
                key_reported = false; // Reset the "reported" flag
 8000810:	2300      	movs	r3, #0
 8000812:	75fb      	strb	r3, [r7, #23]
 8000814:	e018      	b.n	8000848 <keypad_task+0x7c>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	69bb      	ldr	r3, [r7, #24]
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	2b32      	cmp	r3, #50	@ 0x32
 800081e:	d913      	bls.n	8000848 <keypad_task+0x7c>
 8000820:	7dfb      	ldrb	r3, [r7, #23]
 8000822:	f083 0301 	eor.w	r3, r3, #1
 8000826:	b2db      	uxtb	r3, r3
 8000828:	2b00      	cmp	r3, #0
 800082a:	d00d      	beq.n	8000848 <keypad_task+0x7c>
                // The key has been held for > 50ms and we haven't reported it yet

                // --- Main Logic ---
                g_display.on_key_press(key); // Report to display
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	4619      	mov	r1, r3
 8000830:	4808      	ldr	r0, [pc, #32]	@ (8000854 <keypad_task+0x88>)
 8000832:	f7ff fcd0 	bl	80001d6 <_ZN9MyDisplay12on_key_pressEc>
                key_reported = true;         // Mark as reported
 8000836:	2301      	movs	r3, #1
 8000838:	75fb      	strb	r3, [r7, #23]
                UI_Blink_Once();             // Blink the LED
 800083a:	f000 fd8d 	bl	8001358 <UI_Blink_Once>
 800083e:	e003      	b.n	8000848 <keypad_task+0x7c>
            }
        } else {
            // No key is pressed
            last_key_seen = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	77fb      	strb	r3, [r7, #31]
            key_reported = false;
 8000844:	2300      	movs	r3, #0
 8000846:	75fb      	strb	r3, [r7, #23]
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Poll every 10ms
 8000848:	200a      	movs	r0, #10
 800084a:	f006 ff05 	bl	8007658 <vTaskDelay>
    }
 800084e:	e7cc      	b.n	80007ea <keypad_task+0x1e>
 8000850:	2000012c 	.word	0x2000012c
 8000854:	20000088 	.word	0x20000088

08000858 <_Z41__static_initialization_and_destruction_0v>:
}


} // extern "C"
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 800085c:	4802      	ldr	r0, [pc, #8]	@ (8000868 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800085e:	f7ff fef5 	bl	800064c <_ZN8MyKeypadC1Ev>
} // extern "C"
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	2000012c 	.word	0x2000012c

0800086c <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
 8000870:	f7ff fff2 	bl	8000858 <_Z41__static_initialization_and_destruction_0v>
 8000874:	bd80      	pop	{r7, pc}

08000876 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000876:	b580      	push	{r7, lr}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087a:	f000 fd9f 	bl	80013bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087e:	f000 f812 	bl	80008a6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000882:	f7ff fd9f 	bl	80003c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000886:	f7ff fd35 	bl	80002f4 <MX_DMA_Init>
  MX_I2C1_Init();
 800088a:	f7ff fe39 	bl	8000500 <MX_I2C1_Init>
  MX_SPI1_Init();
 800088e:	f000 f8c9 	bl	8000a24 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init(); // Initialize our display subsystem (creates semaphore)
 8000892:	f7ff fc5d 	bl	8000150 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000896:	f005 fbe9 	bl	800606c <osKernelInitialize>
  MX_FREERTOS_Init();
 800089a:	f7ff fd59 	bl	8000350 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800089e:	f005 fc07 	bl	80060b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008a2:	bf00      	nop
 80008a4:	e7fd      	b.n	80008a2 <main+0x2c>

080008a6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b090      	sub	sp, #64	@ 0x40
 80008aa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ac:	f107 0318 	add.w	r3, r7, #24
 80008b0:	2228      	movs	r2, #40	@ 0x28
 80008b2:	2100      	movs	r1, #0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f008 fcb5 	bl	8009224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c8:	2301      	movs	r3, #1
 80008ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008d0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008d2:	2300      	movs	r3, #0
 80008d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d6:	2301      	movs	r3, #1
 80008d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008da:	2302      	movs	r3, #2
 80008dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008e4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80008e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ea:	f107 0318 	add.w	r3, r7, #24
 80008ee:	4618      	mov	r0, r3
 80008f0:	f004 f954 	bl	8004b9c <HAL_RCC_OscConfig>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0x58>
  {
    Error_Handler();
 80008fa:	f000 f883 	bl	8000a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fe:	230f      	movs	r3, #15
 8000900:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000902:	2302      	movs	r3, #2
 8000904:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800090a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800090e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2102      	movs	r1, #2
 8000918:	4618      	mov	r0, r3
 800091a:	f004 fcad 	bl	8005278 <HAL_RCC_ClockConfig>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000924:	f000 f86e 	bl	8000a04 <Error_Handler>
  }
}
 8000928:	bf00      	nop
 800092a:	3740      	adds	r7, #64	@ 0x40
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681a      	ldr	r2, [r3, #0]
 800093c:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <HAL_I2C_MemTxCpltCallback+0x48>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	429a      	cmp	r2, r3
 8000942:	d114      	bne.n	800096e <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Give the semaphore to unblock the display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000944:	2300      	movs	r3, #0
 8000946:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <HAL_I2C_MemTxCpltCallback+0x4c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f107 020c 	add.w	r2, r7, #12
 8000950:	4611      	mov	r1, r2
 8000952:	4618      	mov	r0, r3
 8000954:	f006 f848 	bl	80069e8 <xQueueGiveFromISR>

    // If giving the semaphore woke up a higher-priority task,
    // force a context switch immediately.
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d007      	beq.n	800096e <HAL_I2C_MemTxCpltCallback+0x3e>
 800095e:	4b08      	ldr	r3, [pc, #32]	@ (8000980 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000960:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	f3bf 8f4f 	dsb	sy
 800096a:	f3bf 8f6f 	isb	sy
  }
}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000094 	.word	0x20000094
 800097c:	20000084 	.word	0x20000084
 8000980:	e000ed04 	.word	0xe000ed04

08000984 <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	4b10      	ldr	r3, [pc, #64]	@ (80009d4 <HAL_I2C_ErrorCallback+0x50>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	429a      	cmp	r2, r3
 8000996:	d118      	bne.n	80009ca <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2220      	movs	r2, #32
 800099c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 80009a4:	4b0c      	ldr	r3, [pc, #48]	@ (80009d8 <HAL_I2C_ErrorCallback+0x54>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f107 020c 	add.w	r2, r7, #12
 80009ac:	4611      	mov	r1, r2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f006 f81a 	bl	80069e8 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d007      	beq.n	80009ca <HAL_I2C_ErrorCallback+0x46>
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <HAL_I2C_ErrorCallback+0x58>)
 80009bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	f3bf 8f4f 	dsb	sy
 80009c6:	f3bf 8f6f 	isb	sy
  }
}
 80009ca:	bf00      	nop
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000094 	.word	0x20000094
 80009d8:	20000084 	.word	0x20000084
 80009dc:	e000ed04 	.word	0xe000ed04

080009e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a04      	ldr	r2, [pc, #16]	@ (8000a00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d101      	bne.n	80009f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009f2:	f000 fcf9 	bl	80013e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40012c00 	.word	0x40012c00

08000a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <Error_Handler+0x8>

08000a10 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr

08000a24 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000a28:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a2a:	4a18      	ldr	r2, [pc, #96]	@ (8000a8c <MX_SPI1_Init+0x68>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a2e:	4b16      	ldr	r3, [pc, #88]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a36:	4b14      	ldr	r3, [pc, #80]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a3c:	4b12      	ldr	r3, [pc, #72]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a42:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a48:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a56:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a58:	2210      	movs	r2, #16
 8000a5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a62:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a68:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a70:	220a      	movs	r2, #10
 8000a72:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a74:	4804      	ldr	r0, [pc, #16]	@ (8000a88 <MX_SPI1_Init+0x64>)
 8000a76:	f004 fe75 	bl	8005764 <HAL_SPI_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a80:	f7ff ffc0 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	20000150 	.word	0x20000150
 8000a8c:	40013000 	.word	0x40013000

08000a90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b088      	sub	sp, #32
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 0310 	add.w	r3, r7, #16
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a41      	ldr	r2, [pc, #260]	@ (8000bb0 <HAL_SPI_MspInit+0x120>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d17b      	bne.n	8000ba8 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ab0:	4b40      	ldr	r3, [pc, #256]	@ (8000bb4 <HAL_SPI_MspInit+0x124>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a3f      	ldr	r2, [pc, #252]	@ (8000bb4 <HAL_SPI_MspInit+0x124>)
 8000ab6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b3d      	ldr	r3, [pc, #244]	@ (8000bb4 <HAL_SPI_MspInit+0x124>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac8:	4b3a      	ldr	r3, [pc, #232]	@ (8000bb4 <HAL_SPI_MspInit+0x124>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a39      	ldr	r2, [pc, #228]	@ (8000bb4 <HAL_SPI_MspInit+0x124>)
 8000ace:	f043 0304 	orr.w	r3, r3, #4
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b37      	ldr	r3, [pc, #220]	@ (8000bb4 <HAL_SPI_MspInit+0x124>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f003 0304 	and.w	r3, r3, #4
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ae0:	23a0      	movs	r3, #160	@ 0xa0
 8000ae2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4619      	mov	r1, r3
 8000af2:	4831      	ldr	r0, [pc, #196]	@ (8000bb8 <HAL_SPI_MspInit+0x128>)
 8000af4:	f001 f8ec 	bl	8001cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000af8:	2340      	movs	r3, #64	@ 0x40
 8000afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	f107 0310 	add.w	r3, r7, #16
 8000b08:	4619      	mov	r1, r3
 8000b0a:	482b      	ldr	r0, [pc, #172]	@ (8000bb8 <HAL_SPI_MspInit+0x128>)
 8000b0c:	f001 f8e0 	bl	8001cd0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000b10:	4b2a      	ldr	r3, [pc, #168]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b12:	4a2b      	ldr	r2, [pc, #172]	@ (8000bc0 <HAL_SPI_MspInit+0x130>)
 8000b14:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b16:	4b29      	ldr	r3, [pc, #164]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b18:	2210      	movs	r2, #16
 8000b1a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b1c:	4b27      	ldr	r3, [pc, #156]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b22:	4b26      	ldr	r3, [pc, #152]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b24:	2280      	movs	r2, #128	@ 0x80
 8000b26:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b28:	4b24      	ldr	r3, [pc, #144]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b2e:	4b23      	ldr	r3, [pc, #140]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000b34:	4b21      	ldr	r3, [pc, #132]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b3a:	4b20      	ldr	r3, [pc, #128]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000b40:	481e      	ldr	r0, [pc, #120]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b42:	f000 fd9f 	bl	8001684 <HAL_DMA_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8000b4c:	f7ff ff5a 	bl	8000a04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a1a      	ldr	r2, [pc, #104]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b54:	649a      	str	r2, [r3, #72]	@ 0x48
 8000b56:	4a19      	ldr	r2, [pc, #100]	@ (8000bbc <HAL_SPI_MspInit+0x12c>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000b5c:	4b19      	ldr	r3, [pc, #100]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b5e:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc8 <HAL_SPI_MspInit+0x138>)
 8000b60:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b62:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b68:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b6e:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b70:	2280      	movs	r2, #128	@ 0x80
 8000b72:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b74:	4b13      	ldr	r3, [pc, #76]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b7a:	4b12      	ldr	r3, [pc, #72]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b86:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b8c:	480d      	ldr	r0, [pc, #52]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000b8e:	f000 fd79 	bl	8001684 <HAL_DMA_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000b98:	f7ff ff34 	bl	8000a04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a09      	ldr	r2, [pc, #36]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000ba0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ba2:	4a08      	ldr	r2, [pc, #32]	@ (8000bc4 <HAL_SPI_MspInit+0x134>)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000ba8:	bf00      	nop
 8000baa:	3720      	adds	r7, #32
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	40013000 	.word	0x40013000
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	40010800 	.word	0x40010800
 8000bbc:	200001a8 	.word	0x200001a8
 8000bc0:	40020030 	.word	0x40020030
 8000bc4:	200001ec 	.word	0x200001ec
 8000bc8:	4002001c 	.word	0x4002001c

08000bcc <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af04      	add	r7, sp, #16
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	9302      	str	r3, [sp, #8]
 8000bdc:	2301      	movs	r3, #1
 8000bde:	9301      	str	r3, [sp, #4]
 8000be0:	1dfb      	adds	r3, r7, #7
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	2301      	movs	r3, #1
 8000be6:	2200      	movs	r2, #0
 8000be8:	2178      	movs	r1, #120	@ 0x78
 8000bea:	4804      	ldr	r0, [pc, #16]	@ (8000bfc <ssd1306_WriteCommand+0x30>)
 8000bec:	f001 fd00 	bl	80025f0 <HAL_I2C_Mem_Write>
 8000bf0:	4603      	mov	r3, r0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000094 	.word	0x20000094

08000c00 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 8000c04:	2064      	movs	r0, #100	@ 0x64
 8000c06:	f000 fc0b 	bl	8001420 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8000c0a:	20ae      	movs	r0, #174	@ 0xae
 8000c0c:	f7ff ffde 	bl	8000bcc <ssd1306_WriteCommand>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <ssd1306_Init+0x1a>
 8000c16:	2300      	movs	r3, #0
 8000c18:	e0d5      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8000c1a:	2020      	movs	r0, #32
 8000c1c:	f7ff ffd6 	bl	8000bcc <ssd1306_WriteCommand>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <ssd1306_Init+0x2a>
 8000c26:	2300      	movs	r3, #0
 8000c28:	e0cd      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f7ff ffce 	bl	8000bcc <ssd1306_WriteCommand>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <ssd1306_Init+0x3a>
 8000c36:	2300      	movs	r3, #0
 8000c38:	e0c5      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 8000c3a:	20b0      	movs	r0, #176	@ 0xb0
 8000c3c:	f7ff ffc6 	bl	8000bcc <ssd1306_WriteCommand>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <ssd1306_Init+0x4a>
 8000c46:	2300      	movs	r3, #0
 8000c48:	e0bd      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8000c4a:	20c8      	movs	r0, #200	@ 0xc8
 8000c4c:	f7ff ffbe 	bl	8000bcc <ssd1306_WriteCommand>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <ssd1306_Init+0x5a>
 8000c56:	2300      	movs	r3, #0
 8000c58:	e0b5      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f7ff ffb6 	bl	8000bcc <ssd1306_WriteCommand>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <ssd1306_Init+0x6a>
 8000c66:	2300      	movs	r3, #0
 8000c68:	e0ad      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8000c6a:	2010      	movs	r0, #16
 8000c6c:	f7ff ffae 	bl	8000bcc <ssd1306_WriteCommand>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <ssd1306_Init+0x7a>
 8000c76:	2300      	movs	r3, #0
 8000c78:	e0a5      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8000c7a:	2040      	movs	r0, #64	@ 0x40
 8000c7c:	f7ff ffa6 	bl	8000bcc <ssd1306_WriteCommand>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <ssd1306_Init+0x8a>
 8000c86:	2300      	movs	r3, #0
 8000c88:	e09d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8000c8a:	2081      	movs	r0, #129	@ 0x81
 8000c8c:	f7ff ff9e 	bl	8000bcc <ssd1306_WriteCommand>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <ssd1306_Init+0x9a>
 8000c96:	2300      	movs	r3, #0
 8000c98:	e095      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 8000c9a:	20ff      	movs	r0, #255	@ 0xff
 8000c9c:	f7ff ff96 	bl	8000bcc <ssd1306_WriteCommand>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <ssd1306_Init+0xaa>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e08d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8000caa:	20a1      	movs	r0, #161	@ 0xa1
 8000cac:	f7ff ff8e 	bl	8000bcc <ssd1306_WriteCommand>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <ssd1306_Init+0xba>
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e085      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8000cba:	20a6      	movs	r0, #166	@ 0xa6
 8000cbc:	f7ff ff86 	bl	8000bcc <ssd1306_WriteCommand>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <ssd1306_Init+0xca>
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e07d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8000cca:	20a8      	movs	r0, #168	@ 0xa8
 8000ccc:	f7ff ff7e 	bl	8000bcc <ssd1306_WriteCommand>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <ssd1306_Init+0xda>
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e075      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 8000cda:	203f      	movs	r0, #63	@ 0x3f
 8000cdc:	f7ff ff76 	bl	8000bcc <ssd1306_WriteCommand>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <ssd1306_Init+0xea>
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e06d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8000cea:	20d3      	movs	r0, #211	@ 0xd3
 8000cec:	f7ff ff6e 	bl	8000bcc <ssd1306_WriteCommand>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <ssd1306_Init+0xfa>
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e065      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f7ff ff66 	bl	8000bcc <ssd1306_WriteCommand>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <ssd1306_Init+0x10a>
 8000d06:	2300      	movs	r3, #0
 8000d08:	e05d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8000d0a:	20d5      	movs	r0, #213	@ 0xd5
 8000d0c:	f7ff ff5e 	bl	8000bcc <ssd1306_WriteCommand>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <ssd1306_Init+0x11a>
 8000d16:	2300      	movs	r3, #0
 8000d18:	e055      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8000d1a:	2080      	movs	r0, #128	@ 0x80
 8000d1c:	f7ff ff56 	bl	8000bcc <ssd1306_WriteCommand>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <ssd1306_Init+0x12a>
 8000d26:	2300      	movs	r3, #0
 8000d28:	e04d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8000d2a:	20d9      	movs	r0, #217	@ 0xd9
 8000d2c:	f7ff ff4e 	bl	8000bcc <ssd1306_WriteCommand>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <ssd1306_Init+0x13a>
 8000d36:	2300      	movs	r3, #0
 8000d38:	e045      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8000d3a:	20f1      	movs	r0, #241	@ 0xf1
 8000d3c:	f7ff ff46 	bl	8000bcc <ssd1306_WriteCommand>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <ssd1306_Init+0x14a>
 8000d46:	2300      	movs	r3, #0
 8000d48:	e03d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8000d4a:	20da      	movs	r0, #218	@ 0xda
 8000d4c:	f7ff ff3e 	bl	8000bcc <ssd1306_WriteCommand>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <ssd1306_Init+0x15a>
 8000d56:	2300      	movs	r3, #0
 8000d58:	e035      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 8000d5a:	2012      	movs	r0, #18
 8000d5c:	f7ff ff36 	bl	8000bcc <ssd1306_WriteCommand>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <ssd1306_Init+0x16a>
 8000d66:	2300      	movs	r3, #0
 8000d68:	e02d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8000d6a:	20db      	movs	r0, #219	@ 0xdb
 8000d6c:	f7ff ff2e 	bl	8000bcc <ssd1306_WriteCommand>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <ssd1306_Init+0x17a>
 8000d76:	2300      	movs	r3, #0
 8000d78:	e025      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8000d7a:	2040      	movs	r0, #64	@ 0x40
 8000d7c:	f7ff ff26 	bl	8000bcc <ssd1306_WriteCommand>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <ssd1306_Init+0x18a>
 8000d86:	2300      	movs	r3, #0
 8000d88:	e01d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8000d8a:	208d      	movs	r0, #141	@ 0x8d
 8000d8c:	f7ff ff1e 	bl	8000bcc <ssd1306_WriteCommand>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <ssd1306_Init+0x19a>
 8000d96:	2300      	movs	r3, #0
 8000d98:	e015      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8000d9a:	2014      	movs	r0, #20
 8000d9c:	f7ff ff16 	bl	8000bcc <ssd1306_WriteCommand>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <ssd1306_Init+0x1aa>
 8000da6:	2300      	movs	r3, #0
 8000da8:	e00d      	b.n	8000dc6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8000daa:	20af      	movs	r0, #175	@ 0xaf
 8000dac:	f7ff ff0e 	bl	8000bcc <ssd1306_WriteCommand>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <ssd1306_Init+0x1ba>
 8000db6:	2300      	movs	r3, #0
 8000db8:	e005      	b.n	8000dc6 <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f000 f806 	bl	8000dcc <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 8000dc0:	f000 f944 	bl	800104c <ssd1306_UpdateScreen>

    return 1; // Success
 8000dc4:	2301      	movs	r3, #1
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d101      	bne.n	8000de0 <ssd1306_Fill+0x14>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	e000      	b.n	8000de2 <ssd1306_Fill+0x16>
 8000de0:	23ff      	movs	r3, #255	@ 0xff
 8000de2:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dea:	4619      	mov	r1, r3
 8000dec:	4803      	ldr	r0, [pc, #12]	@ (8000dfc <ssd1306_Fill+0x30>)
 8000dee:	f008 fa19 	bl	8009224 <memset>
}
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000230 	.word	0x20000230

08000e00 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	71bb      	strb	r3, [r7, #6]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	db3d      	blt.n	8000e96 <ssd1306_DrawPixel+0x96>
 8000e1a:	79bb      	ldrb	r3, [r7, #6]
 8000e1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e1e:	d83a      	bhi.n	8000e96 <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 8000e20:	797b      	ldrb	r3, [r7, #5]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d11a      	bne.n	8000e5c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000e26:	79fa      	ldrb	r2, [r7, #7]
 8000e28:	79bb      	ldrb	r3, [r7, #6]
 8000e2a:	08db      	lsrs	r3, r3, #3
 8000e2c:	b2d8      	uxtb	r0, r3
 8000e2e:	4603      	mov	r3, r0
 8000e30:	01db      	lsls	r3, r3, #7
 8000e32:	4413      	add	r3, r2
 8000e34:	4a1a      	ldr	r2, [pc, #104]	@ (8000ea0 <ssd1306_DrawPixel+0xa0>)
 8000e36:	5cd3      	ldrb	r3, [r2, r3]
 8000e38:	b25a      	sxtb	r2, r3
 8000e3a:	79bb      	ldrb	r3, [r7, #6]
 8000e3c:	f003 0307 	and.w	r3, r3, #7
 8000e40:	2101      	movs	r1, #1
 8000e42:	fa01 f303 	lsl.w	r3, r1, r3
 8000e46:	b25b      	sxtb	r3, r3
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	b259      	sxtb	r1, r3
 8000e4c:	79fa      	ldrb	r2, [r7, #7]
 8000e4e:	4603      	mov	r3, r0
 8000e50:	01db      	lsls	r3, r3, #7
 8000e52:	4413      	add	r3, r2
 8000e54:	b2c9      	uxtb	r1, r1
 8000e56:	4a12      	ldr	r2, [pc, #72]	@ (8000ea0 <ssd1306_DrawPixel+0xa0>)
 8000e58:	54d1      	strb	r1, [r2, r3]
 8000e5a:	e01d      	b.n	8000e98 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e5c:	79fa      	ldrb	r2, [r7, #7]
 8000e5e:	79bb      	ldrb	r3, [r7, #6]
 8000e60:	08db      	lsrs	r3, r3, #3
 8000e62:	b2d8      	uxtb	r0, r3
 8000e64:	4603      	mov	r3, r0
 8000e66:	01db      	lsls	r3, r3, #7
 8000e68:	4413      	add	r3, r2
 8000e6a:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <ssd1306_DrawPixel+0xa0>)
 8000e6c:	5cd3      	ldrb	r3, [r2, r3]
 8000e6e:	b25a      	sxtb	r2, r3
 8000e70:	79bb      	ldrb	r3, [r7, #6]
 8000e72:	f003 0307 	and.w	r3, r3, #7
 8000e76:	2101      	movs	r1, #1
 8000e78:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7c:	b25b      	sxtb	r3, r3
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	b25b      	sxtb	r3, r3
 8000e82:	4013      	ands	r3, r2
 8000e84:	b259      	sxtb	r1, r3
 8000e86:	79fa      	ldrb	r2, [r7, #7]
 8000e88:	4603      	mov	r3, r0
 8000e8a:	01db      	lsls	r3, r3, #7
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b2c9      	uxtb	r1, r1
 8000e90:	4a03      	ldr	r2, [pc, #12]	@ (8000ea0 <ssd1306_DrawPixel+0xa0>)
 8000e92:	54d1      	strb	r1, [r2, r3]
 8000e94:	e000      	b.n	8000e98 <ssd1306_DrawPixel+0x98>
        return;
 8000e96:	bf00      	nop
    }
}
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr
 8000ea0:	20000230 	.word	0x20000230

08000ea4 <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	460a      	mov	r2, r1
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000eb4:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <ssd1306_SetCursor+0x28>)
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <ssd1306_SetCursor+0x2c>)
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	7013      	strb	r3, [r2, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000630 	.word	0x20000630
 8000ed0:	20000631 	.word	0x20000631

08000ed4 <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	6039      	str	r1, [r7, #0]
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000ee4:	4b39      	ldr	r3, [pc, #228]	@ (8000fcc <ssd1306_WriteChar+0xf8>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ef2:	dc07      	bgt.n	8000f04 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000ef4:	4b36      	ldr	r3, [pc, #216]	@ (8000fd0 <ssd1306_WriteChar+0xfc>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	785b      	ldrb	r3, [r3, #1]
 8000efe:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000f00:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f02:	dd01      	ble.n	8000f08 <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	e05c      	b.n	8000fc2 <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
 8000f0c:	e04a      	b.n	8000fa4 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	3b20      	subs	r3, #32
 8000f16:	6839      	ldr	r1, [r7, #0]
 8000f18:	7809      	ldrb	r1, [r1, #0]
 8000f1a:	fb01 f303 	mul.w	r3, r1, r3
 8000f1e:	4619      	mov	r1, r3
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	440b      	add	r3, r1
 8000f24:	4413      	add	r3, r2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	e030      	b.n	8000f92 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000f30:	7bfa      	ldrb	r2, [r7, #15]
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	fa42 f303 	asr.w	r3, r2, r3
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d010      	beq.n	8000f62 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	4b21      	ldr	r3, [pc, #132]	@ (8000fcc <ssd1306_WriteChar+0xf8>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4413      	add	r3, r2
 8000f4a:	b2d8      	uxtb	r0, r3
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd0 <ssd1306_WriteChar+0xfc>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	4413      	add	r3, r2
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	79ba      	ldrb	r2, [r7, #6]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f7ff ff50 	bl	8000e00 <ssd1306_DrawPixel>
 8000f60:	e014      	b.n	8000f8c <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4b19      	ldr	r3, [pc, #100]	@ (8000fcc <ssd1306_WriteChar+0xf8>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	b2d8      	uxtb	r0, r3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <ssd1306_WriteChar+0xfc>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	b2d9      	uxtb	r1, r3
 8000f7a:	79bb      	ldrb	r3, [r7, #6]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf0c      	ite	eq
 8000f80:	2301      	moveq	r3, #1
 8000f82:	2300      	movne	r3, #0
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	461a      	mov	r2, r3
 8000f88:	f7ff ff3a 	bl	8000e00 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	785b      	ldrb	r3, [r3, #1]
 8000f96:	461a      	mov	r2, r3
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d3c8      	bcc.n	8000f30 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d3ae      	bcc.n	8000f0e <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	781a      	ldrb	r2, [r3, #0]
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <ssd1306_WriteChar+0xf8>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	4413      	add	r3, r2
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	4b03      	ldr	r3, [pc, #12]	@ (8000fcc <ssd1306_WriteChar+0xf8>)
 8000fbe:	701a      	strb	r2, [r3, #0]
    return ch;
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000630 	.word	0x20000630
 8000fd0:	20000631 	.word	0x20000631

08000fd4 <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000fe2:	e012      	b.n	800100a <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	79fa      	ldrb	r2, [r7, #7]
 8000fea:	68b9      	ldr	r1, [r7, #8]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff71 	bl	8000ed4 <ssd1306_WriteChar>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d002      	beq.n	8001004 <ssd1306_WriteString+0x30>
            return *str; // Error
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	e008      	b.n	8001016 <ssd1306_WriteString+0x42>
        }
        str++;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	3301      	adds	r3, #1
 8001008:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1e8      	bne.n	8000fe4 <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	781b      	ldrb	r3, [r3, #0]
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 8001022:	2021      	movs	r0, #33	@ 0x21
 8001024:	f7ff fdd2 	bl	8000bcc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff fdcf 	bl	8000bcc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 800102e:	207f      	movs	r0, #127	@ 0x7f
 8001030:	f7ff fdcc 	bl	8000bcc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 8001034:	2022      	movs	r0, #34	@ 0x22
 8001036:	f7ff fdc9 	bl	8000bcc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 800103a:	2000      	movs	r0, #0
 800103c:	f7ff fdc6 	bl	8000bcc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001040:	2007      	movs	r0, #7
 8001042:	f7ff fdc3 	bl	8000bcc <ssd1306_WriteCommand>
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 8001052:	f7ff ffe4 	bl	800101e <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8001056:	f04f 33ff 	mov.w	r3, #4294967295
 800105a:	9302      	str	r3, [sp, #8]
 800105c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	4b05      	ldr	r3, [pc, #20]	@ (8001078 <ssd1306_UpdateScreen+0x2c>)
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	2301      	movs	r3, #1
 8001068:	2240      	movs	r2, #64	@ 0x40
 800106a:	2178      	movs	r1, #120	@ 0x78
 800106c:	4803      	ldr	r0, [pc, #12]	@ (800107c <ssd1306_UpdateScreen+0x30>)
 800106e:	f001 fabf 	bl	80025f0 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000230 	.word	0x20000230
 800107c:	20000094 	.word	0x20000094

08001080 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 8001086:	f7ff ffca 	bl	800101e <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 800108a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <ssd1306_UpdateScreenDMA+0x28>)
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2301      	movs	r3, #1
 8001096:	2240      	movs	r2, #64	@ 0x40
 8001098:	2178      	movs	r1, #120	@ 0x78
 800109a:	4804      	ldr	r0, [pc, #16]	@ (80010ac <ssd1306_UpdateScreenDMA+0x2c>)
 800109c:	f001 fbae 	bl	80027fc <HAL_I2C_Mem_Write_DMA>
 80010a0:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000230 	.word	0x20000230
 80010ac:	20000094 	.word	0x20000094

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010b6:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <HAL_MspInit+0x68>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	4a17      	ldr	r2, [pc, #92]	@ (8001118 <HAL_MspInit+0x68>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6193      	str	r3, [r2, #24]
 80010c2:	4b15      	ldr	r3, [pc, #84]	@ (8001118 <HAL_MspInit+0x68>)
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <HAL_MspInit+0x68>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	4a11      	ldr	r2, [pc, #68]	@ (8001118 <HAL_MspInit+0x68>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d8:	61d3      	str	r3, [r2, #28]
 80010da:	4b0f      	ldr	r3, [pc, #60]	@ (8001118 <HAL_MspInit+0x68>)
 80010dc:	69db      	ldr	r3, [r3, #28]
 80010de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	210f      	movs	r1, #15
 80010ea:	f06f 0001 	mvn.w	r0, #1
 80010ee:	f000 fa85 	bl	80015fc <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010f2:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <HAL_MspInit+0x6c>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	4a04      	ldr	r2, [pc, #16]	@ (800111c <HAL_MspInit+0x6c>)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000
 800111c:	40010000 	.word	0x40010000

08001120 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08c      	sub	sp, #48	@ 0x30
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001128:	2300      	movs	r3, #0
 800112a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800112c:	2300      	movs	r3, #0
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001130:	2300      	movs	r3, #0
 8001132:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001136:	4b2e      	ldr	r3, [pc, #184]	@ (80011f0 <HAL_InitTick+0xd0>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	4a2d      	ldr	r2, [pc, #180]	@ (80011f0 <HAL_InitTick+0xd0>)
 800113c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001140:	6193      	str	r3, [r2, #24]
 8001142:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <HAL_InitTick+0xd0>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800114e:	f107 020c 	add.w	r2, r7, #12
 8001152:	f107 0310 	add.w	r3, r7, #16
 8001156:	4611      	mov	r1, r2
 8001158:	4618      	mov	r0, r3
 800115a:	f004 faa3 	bl	80056a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800115e:	f004 fa8d 	bl	800567c <HAL_RCC_GetPCLK2Freq>
 8001162:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001166:	4a23      	ldr	r2, [pc, #140]	@ (80011f4 <HAL_InitTick+0xd4>)
 8001168:	fba2 2303 	umull	r2, r3, r2, r3
 800116c:	0c9b      	lsrs	r3, r3, #18
 800116e:	3b01      	subs	r3, #1
 8001170:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001172:	4b21      	ldr	r3, [pc, #132]	@ (80011f8 <HAL_InitTick+0xd8>)
 8001174:	4a21      	ldr	r2, [pc, #132]	@ (80011fc <HAL_InitTick+0xdc>)
 8001176:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001178:	4b1f      	ldr	r3, [pc, #124]	@ (80011f8 <HAL_InitTick+0xd8>)
 800117a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800117e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001180:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <HAL_InitTick+0xd8>)
 8001182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001184:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001186:	4b1c      	ldr	r3, [pc, #112]	@ (80011f8 <HAL_InitTick+0xd8>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118c:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <HAL_InitTick+0xd8>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <HAL_InitTick+0xd8>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001198:	4817      	ldr	r0, [pc, #92]	@ (80011f8 <HAL_InitTick+0xd8>)
 800119a:	f004 fc61 	bl	8005a60 <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80011a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d11b      	bne.n	80011e4 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80011ac:	4812      	ldr	r0, [pc, #72]	@ (80011f8 <HAL_InitTick+0xd8>)
 80011ae:	f004 fd19 	bl	8005be4 <HAL_TIM_Base_Start_IT>
 80011b2:	4603      	mov	r3, r0
 80011b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80011b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d111      	bne.n	80011e4 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80011c0:	2019      	movs	r0, #25
 80011c2:	f000 fa47 	bl	8001654 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b0f      	cmp	r3, #15
 80011ca:	d808      	bhi.n	80011de <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80011cc:	2200      	movs	r2, #0
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	2019      	movs	r0, #25
 80011d2:	f000 fa13 	bl	80015fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001200 <HAL_InitTick+0xe0>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	e002      	b.n	80011e4 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80011e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3730      	adds	r7, #48	@ 0x30
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	20000634 	.word	0x20000634
 80011fc:	40012c00 	.word	0x40012c00
 8001200:	2000000c 	.word	0x2000000c

08001204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <NMI_Handler+0x4>

0800120c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <HardFault_Handler+0x4>

08001214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <MemManage_Handler+0x4>

0800121c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <BusFault_Handler+0x4>

08001224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <UsageFault_Handler+0x4>

0800122c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr

08001238 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <DMA1_Channel2_IRQHandler+0x10>)
 800123e:	f000 fc07 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200001ec 	.word	0x200001ec

0800124c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001250:	4802      	ldr	r0, [pc, #8]	@ (800125c <DMA1_Channel3_IRQHandler+0x10>)
 8001252:	f000 fbfd 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200001a8 	.word	0x200001a8

08001260 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <DMA1_Channel6_IRQHandler+0x10>)
 8001266:	f000 fbf3 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200000e8 	.word	0x200000e8

08001274 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001278:	4802      	ldr	r0, [pc, #8]	@ (8001284 <TIM1_UP_IRQHandler+0x10>)
 800127a:	f004 fd1f 	bl	8005cbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000634 	.word	0x20000634

08001288 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800128c:	4802      	ldr	r0, [pc, #8]	@ (8001298 <I2C1_EV_IRQHandler+0x10>)
 800128e:	f001 fc19 	bl	8002ac4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000094 	.word	0x20000094

0800129c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <I2C1_ER_IRQHandler+0x10>)
 80012a2:	f001 fd80 	bl	8002da6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000094 	.word	0x20000094

080012b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b8:	4a14      	ldr	r2, [pc, #80]	@ (800130c <_sbrk+0x5c>)
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <_sbrk+0x60>)
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012c4:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d102      	bne.n	80012d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <_sbrk+0x64>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	@ (8001318 <_sbrk+0x68>)
 80012d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <_sbrk+0x64>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d207      	bcs.n	80012f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e0:	f008 f806 	bl	80092f0 <__errno>
 80012e4:	4603      	mov	r3, r0
 80012e6:	220c      	movs	r2, #12
 80012e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	e009      	b.n	8001304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f0:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012f6:	4b07      	ldr	r3, [pc, #28]	@ (8001314 <_sbrk+0x64>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	4a05      	ldr	r2, [pc, #20]	@ (8001314 <_sbrk+0x64>)
 8001300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001302:	68fb      	ldr	r3, [r7, #12]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20005000 	.word	0x20005000
 8001310:	00000400 	.word	0x00000400
 8001314:	2000067c 	.word	0x2000067c
 8001318:	200021b8 	.word	0x200021b8

0800131c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <UI_Blink_Start>:

/**
 * @brief Turns on the LED for feedback (blink start).
 */
static void UI_Blink_Start(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  // Turn ON the LED (set pin to '0' for Blue Pill)
  // NOTE: This will fail to compile if 'LED_BUILTIN' is not a User Label for PC13
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001332:	4802      	ldr	r0, [pc, #8]	@ (800133c <UI_Blink_Start+0x14>)
 8001334:	f000 ff5a 	bl	80021ec <HAL_GPIO_WritePin>
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40011000 	.word	0x40011000

08001340 <UI_Blink_End>:

/**
 * @brief Turns off the LED for feedback (blink end).
 */
static void UI_Blink_End(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
    // Turn OFF the LED (set pin to '1' for Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001344:	2201      	movs	r2, #1
 8001346:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800134a:	4802      	ldr	r0, [pc, #8]	@ (8001354 <UI_Blink_End+0x14>)
 800134c:	f000 ff4e 	bl	80021ec <HAL_GPIO_WritePin>
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40011000 	.word	0x40011000

08001358 <UI_Blink_Once>:
/**
 * @brief Performs a single, non-blocking 50ms UI blink.
 * @note This function MUST be called from an RTOS task context.
 */
void UI_Blink_Once(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 800135c:	f7ff ffe4 	bl	8001328 <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001360:	2032      	movs	r0, #50	@ 0x32
 8001362:	f006 f979 	bl	8007658 <vTaskDelay>
	UI_Blink_End();
 8001366:	f7ff ffeb 	bl	8001340 <UI_Blink_End>
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001370:	f7ff ffd4 	bl	800131c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001374:	480b      	ldr	r0, [pc, #44]	@ (80013a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001376:	490c      	ldr	r1, [pc, #48]	@ (80013a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001378:	4a0c      	ldr	r2, [pc, #48]	@ (80013ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800137c:	e002      	b.n	8001384 <LoopCopyDataInit>

0800137e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001382:	3304      	adds	r3, #4

08001384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001388:	d3f9      	bcc.n	800137e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138a:	4a09      	ldr	r2, [pc, #36]	@ (80013b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800138c:	4c09      	ldr	r4, [pc, #36]	@ (80013b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001390:	e001      	b.n	8001396 <LoopFillZerobss>

08001392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001394:	3204      	adds	r2, #4

08001396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001398:	d3fb      	bcc.n	8001392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139a:	f007 ffaf 	bl	80092fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800139e:	f7ff fa6a 	bl	8000876 <main>
  bx lr
 80013a2:	4770      	bx	lr
  ldr r0, =_sdata
 80013a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013ac:	0800a0e4 	.word	0x0800a0e4
  ldr r2, =_sbss
 80013b0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013b4:	200021b4 	.word	0x200021b4

080013b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013b8:	e7fe      	b.n	80013b8 <ADC1_2_IRQHandler>
	...

080013bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <HAL_Init+0x28>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a07      	ldr	r2, [pc, #28]	@ (80013e4 <HAL_Init+0x28>)
 80013c6:	f043 0310 	orr.w	r3, r3, #16
 80013ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013cc:	2003      	movs	r0, #3
 80013ce:	f000 f8f5 	bl	80015bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013d2:	200f      	movs	r0, #15
 80013d4:	f7ff fea4 	bl	8001120 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d8:	f7ff fe6a 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40022000 	.word	0x40022000

080013e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013ec:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <HAL_IncTick+0x1c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <HAL_IncTick+0x20>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4413      	add	r3, r2
 80013f8:	4a03      	ldr	r2, [pc, #12]	@ (8001408 <HAL_IncTick+0x20>)
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	20000010 	.word	0x20000010
 8001408:	20000680 	.word	0x20000680

0800140c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  return uwTick;
 8001410:	4b02      	ldr	r3, [pc, #8]	@ (800141c <HAL_GetTick+0x10>)
 8001412:	681b      	ldr	r3, [r3, #0]
}
 8001414:	4618      	mov	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	20000680 	.word	0x20000680

08001420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001428:	f7ff fff0 	bl	800140c <HAL_GetTick>
 800142c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001438:	d005      	beq.n	8001446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800143a:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <HAL_Delay+0x44>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001446:	bf00      	nop
 8001448:	f7ff ffe0 	bl	800140c <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	429a      	cmp	r2, r3
 8001456:	d8f7      	bhi.n	8001448 <HAL_Delay+0x28>
  {
  }
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000010 	.word	0x20000010

08001468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001484:	4013      	ands	r3, r2
 8001486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149a:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	60d3      	str	r3, [r2, #12]
}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b4:	4b04      	ldr	r3, [pc, #16]	@ (80014c8 <__NVIC_GetPriorityGrouping+0x18>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	f003 0307 	and.w	r3, r3, #7
}
 80014be:	4618      	mov	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	e000ed00 	.word	0xe000ed00

080014cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	db0b      	blt.n	80014f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	f003 021f 	and.w	r2, r3, #31
 80014e4:	4906      	ldr	r1, [pc, #24]	@ (8001500 <__NVIC_EnableIRQ+0x34>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	095b      	lsrs	r3, r3, #5
 80014ec:	2001      	movs	r0, #1
 80014ee:	fa00 f202 	lsl.w	r2, r0, r2
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	e000e100 	.word	0xe000e100

08001504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	6039      	str	r1, [r7, #0]
 800150e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	2b00      	cmp	r3, #0
 8001516:	db0a      	blt.n	800152e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	b2da      	uxtb	r2, r3
 800151c:	490c      	ldr	r1, [pc, #48]	@ (8001550 <__NVIC_SetPriority+0x4c>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	440b      	add	r3, r1
 8001528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800152c:	e00a      	b.n	8001544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4908      	ldr	r1, [pc, #32]	@ (8001554 <__NVIC_SetPriority+0x50>)
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	3b04      	subs	r3, #4
 800153c:	0112      	lsls	r2, r2, #4
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	440b      	add	r3, r1
 8001542:	761a      	strb	r2, [r3, #24]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000e100 	.word	0xe000e100
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001558:	b480      	push	{r7}
 800155a:	b089      	sub	sp, #36	@ 0x24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f1c3 0307 	rsb	r3, r3, #7
 8001572:	2b04      	cmp	r3, #4
 8001574:	bf28      	it	cs
 8001576:	2304      	movcs	r3, #4
 8001578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3304      	adds	r3, #4
 800157e:	2b06      	cmp	r3, #6
 8001580:	d902      	bls.n	8001588 <NVIC_EncodePriority+0x30>
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3b03      	subs	r3, #3
 8001586:	e000      	b.n	800158a <NVIC_EncodePriority+0x32>
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	f04f 32ff 	mov.w	r2, #4294967295
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43da      	mvns	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	401a      	ands	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	fa01 f303 	lsl.w	r3, r1, r3
 80015aa:	43d9      	mvns	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b0:	4313      	orrs	r3, r2
         );
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3724      	adds	r7, #36	@ 0x24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b07      	cmp	r3, #7
 80015c8:	d00f      	beq.n	80015ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b06      	cmp	r3, #6
 80015ce:	d00c      	beq.n	80015ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b05      	cmp	r3, #5
 80015d4:	d009      	beq.n	80015ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d006      	beq.n	80015ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d003      	beq.n	80015ea <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015e2:	2191      	movs	r1, #145	@ 0x91
 80015e4:	4804      	ldr	r0, [pc, #16]	@ (80015f8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80015e6:	f7ff fa13 	bl	8000a10 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ff3c 	bl	8001468 <__NVIC_SetPriorityGrouping>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	08009c6c 	.word	0x08009c6c

080015fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b0f      	cmp	r3, #15
 8001612:	d903      	bls.n	800161c <HAL_NVIC_SetPriority+0x20>
 8001614:	21a9      	movs	r1, #169	@ 0xa9
 8001616:	480e      	ldr	r0, [pc, #56]	@ (8001650 <HAL_NVIC_SetPriority+0x54>)
 8001618:	f7ff f9fa 	bl	8000a10 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	2b0f      	cmp	r3, #15
 8001620:	d903      	bls.n	800162a <HAL_NVIC_SetPriority+0x2e>
 8001622:	21aa      	movs	r1, #170	@ 0xaa
 8001624:	480a      	ldr	r0, [pc, #40]	@ (8001650 <HAL_NVIC_SetPriority+0x54>)
 8001626:	f7ff f9f3 	bl	8000a10 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800162a:	f7ff ff41 	bl	80014b0 <__NVIC_GetPriorityGrouping>
 800162e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	68b9      	ldr	r1, [r7, #8]
 8001634:	6978      	ldr	r0, [r7, #20]
 8001636:	f7ff ff8f 	bl	8001558 <NVIC_EncodePriority>
 800163a:	4602      	mov	r2, r0
 800163c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001640:	4611      	mov	r1, r2
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff5e 	bl	8001504 <__NVIC_SetPriority>
}
 8001648:	bf00      	nop
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	08009c6c 	.word	0x08009c6c

08001654 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	2b00      	cmp	r3, #0
 8001664:	da03      	bge.n	800166e <HAL_NVIC_EnableIRQ+0x1a>
 8001666:	21bd      	movs	r1, #189	@ 0xbd
 8001668:	4805      	ldr	r0, [pc, #20]	@ (8001680 <HAL_NVIC_EnableIRQ+0x2c>)
 800166a:	f7ff f9d1 	bl	8000a10 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ff2a 	bl	80014cc <__NVIC_EnableIRQ>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	08009c6c 	.word	0x08009c6c

08001684 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e0da      	b.n	8001850 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6e      	ldr	r2, [pc, #440]	@ (8001858 <HAL_DMA_Init+0x1d4>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d021      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a6c      	ldr	r2, [pc, #432]	@ (800185c <HAL_DMA_Init+0x1d8>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d01c      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a6b      	ldr	r2, [pc, #428]	@ (8001860 <HAL_DMA_Init+0x1dc>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d017      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a69      	ldr	r2, [pc, #420]	@ (8001864 <HAL_DMA_Init+0x1e0>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d012      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a68      	ldr	r2, [pc, #416]	@ (8001868 <HAL_DMA_Init+0x1e4>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d00d      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a66      	ldr	r2, [pc, #408]	@ (800186c <HAL_DMA_Init+0x1e8>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d008      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a65      	ldr	r2, [pc, #404]	@ (8001870 <HAL_DMA_Init+0x1ec>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d003      	beq.n	80016e8 <HAL_DMA_Init+0x64>
 80016e0:	2199      	movs	r1, #153	@ 0x99
 80016e2:	4864      	ldr	r0, [pc, #400]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 80016e4:	f7ff f994 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d00c      	beq.n	800170a <HAL_DMA_Init+0x86>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b10      	cmp	r3, #16
 80016f6:	d008      	beq.n	800170a <HAL_DMA_Init+0x86>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001700:	d003      	beq.n	800170a <HAL_DMA_Init+0x86>
 8001702:	219a      	movs	r1, #154	@ 0x9a
 8001704:	485b      	ldr	r0, [pc, #364]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 8001706:	f7ff f983 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b40      	cmp	r3, #64	@ 0x40
 8001710:	d007      	beq.n	8001722 <HAL_DMA_Init+0x9e>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_DMA_Init+0x9e>
 800171a:	219b      	movs	r1, #155	@ 0x9b
 800171c:	4855      	ldr	r0, [pc, #340]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 800171e:	f7ff f977 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	2b80      	cmp	r3, #128	@ 0x80
 8001728:	d007      	beq.n	800173a <HAL_DMA_Init+0xb6>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_DMA_Init+0xb6>
 8001732:	219c      	movs	r1, #156	@ 0x9c
 8001734:	484f      	ldr	r0, [pc, #316]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 8001736:	f7ff f96b 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00d      	beq.n	800175e <HAL_DMA_Init+0xda>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800174a:	d008      	beq.n	800175e <HAL_DMA_Init+0xda>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001754:	d003      	beq.n	800175e <HAL_DMA_Init+0xda>
 8001756:	219d      	movs	r1, #157	@ 0x9d
 8001758:	4846      	ldr	r0, [pc, #280]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 800175a:	f7ff f959 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	695b      	ldr	r3, [r3, #20]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00d      	beq.n	8001782 <HAL_DMA_Init+0xfe>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800176e:	d008      	beq.n	8001782 <HAL_DMA_Init+0xfe>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	695b      	ldr	r3, [r3, #20]
 8001774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001778:	d003      	beq.n	8001782 <HAL_DMA_Init+0xfe>
 800177a:	219e      	movs	r1, #158	@ 0x9e
 800177c:	483d      	ldr	r0, [pc, #244]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 800177e:	f7ff f947 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <HAL_DMA_Init+0x116>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	2b20      	cmp	r3, #32
 8001790:	d003      	beq.n	800179a <HAL_DMA_Init+0x116>
 8001792:	219f      	movs	r1, #159	@ 0x9f
 8001794:	4837      	ldr	r0, [pc, #220]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 8001796:	f7ff f93b 	bl	8000a10 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d012      	beq.n	80017c8 <HAL_DMA_Init+0x144>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017aa:	d00d      	beq.n	80017c8 <HAL_DMA_Init+0x144>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017b4:	d008      	beq.n	80017c8 <HAL_DMA_Init+0x144>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69db      	ldr	r3, [r3, #28]
 80017ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80017be:	d003      	beq.n	80017c8 <HAL_DMA_Init+0x144>
 80017c0:	21a0      	movs	r1, #160	@ 0xa0
 80017c2:	482c      	ldr	r0, [pc, #176]	@ (8001874 <HAL_DMA_Init+0x1f0>)
 80017c4:	f7ff f924 	bl	8000a10 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001878 <HAL_DMA_Init+0x1f4>)
 80017d0:	4413      	add	r3, r2
 80017d2:	4a2a      	ldr	r2, [pc, #168]	@ (800187c <HAL_DMA_Init+0x1f8>)
 80017d4:	fba2 2303 	umull	r2, r3, r2, r3
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	009a      	lsls	r2, r3, #2
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a27      	ldr	r2, [pc, #156]	@ (8001880 <HAL_DMA_Init+0x1fc>)
 80017e4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2202      	movs	r2, #2
 80017ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017fc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001800:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800180a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001816:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001822:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69db      	ldr	r3, [r3, #28]
 8001828:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4313      	orrs	r3, r2
 800182e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40020008 	.word	0x40020008
 800185c:	4002001c 	.word	0x4002001c
 8001860:	40020030 	.word	0x40020030
 8001864:	40020044 	.word	0x40020044
 8001868:	40020058 	.word	0x40020058
 800186c:	4002006c 	.word	0x4002006c
 8001870:	40020080 	.word	0x40020080
 8001874:	08009ca8 	.word	0x08009ca8
 8001878:	bffdfff8 	.word	0xbffdfff8
 800187c:	cccccccd 	.word	0xcccccccd
 8001880:	40020000 	.word	0x40020000

08001884 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
 8001890:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d003      	beq.n	80018a4 <HAL_DMA_Start_IT+0x20>
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018a2:	d304      	bcc.n	80018ae <HAL_DMA_Start_IT+0x2a>
 80018a4:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80018a8:	482c      	ldr	r0, [pc, #176]	@ (800195c <HAL_DMA_Start_IT+0xd8>)
 80018aa:	f7ff f8b1 	bl	8000a10 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d101      	bne.n	80018bc <HAL_DMA_Start_IT+0x38>
 80018b8:	2302      	movs	r3, #2
 80018ba:	e04b      	b.n	8001954 <HAL_DMA_Start_IT+0xd0>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d13a      	bne.n	8001946 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2202      	movs	r2, #2
 80018d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2200      	movs	r2, #0
 80018dc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0201 	bic.w	r2, r2, #1
 80018ec:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	68b9      	ldr	r1, [r7, #8]
 80018f4:	68f8      	ldr	r0, [r7, #12]
 80018f6:	f000 f9be 	bl	8001c76 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d008      	beq.n	8001914 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f042 020e 	orr.w	r2, r2, #14
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	e00f      	b.n	8001934 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 0204 	bic.w	r2, r2, #4
 8001922:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f042 020a 	orr.w	r2, r2, #10
 8001932:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f042 0201 	orr.w	r2, r2, #1
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	e005      	b.n	8001952 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800194e:	2302      	movs	r3, #2
 8001950:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001952:	7dfb      	ldrb	r3, [r7, #23]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	08009ca8 	.word	0x08009ca8

08001960 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d005      	beq.n	8001984 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2204      	movs	r2, #4
 800197c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	73fb      	strb	r3, [r7, #15]
 8001982:	e051      	b.n	8001a28 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f022 020e 	bic.w	r2, r2, #14
 8001992:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 0201 	bic.w	r2, r2, #1
 80019a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a22      	ldr	r2, [pc, #136]	@ (8001a34 <HAL_DMA_Abort_IT+0xd4>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d029      	beq.n	8001a02 <HAL_DMA_Abort_IT+0xa2>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a21      	ldr	r2, [pc, #132]	@ (8001a38 <HAL_DMA_Abort_IT+0xd8>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d022      	beq.n	80019fe <HAL_DMA_Abort_IT+0x9e>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a1f      	ldr	r2, [pc, #124]	@ (8001a3c <HAL_DMA_Abort_IT+0xdc>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d01a      	beq.n	80019f8 <HAL_DMA_Abort_IT+0x98>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001a40 <HAL_DMA_Abort_IT+0xe0>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d012      	beq.n	80019f2 <HAL_DMA_Abort_IT+0x92>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001a44 <HAL_DMA_Abort_IT+0xe4>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d00a      	beq.n	80019ec <HAL_DMA_Abort_IT+0x8c>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a1b      	ldr	r2, [pc, #108]	@ (8001a48 <HAL_DMA_Abort_IT+0xe8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d102      	bne.n	80019e6 <HAL_DMA_Abort_IT+0x86>
 80019e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80019e4:	e00e      	b.n	8001a04 <HAL_DMA_Abort_IT+0xa4>
 80019e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019ea:	e00b      	b.n	8001a04 <HAL_DMA_Abort_IT+0xa4>
 80019ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019f0:	e008      	b.n	8001a04 <HAL_DMA_Abort_IT+0xa4>
 80019f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f6:	e005      	b.n	8001a04 <HAL_DMA_Abort_IT+0xa4>
 80019f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019fc:	e002      	b.n	8001a04 <HAL_DMA_Abort_IT+0xa4>
 80019fe:	2310      	movs	r3, #16
 8001a00:	e000      	b.n	8001a04 <HAL_DMA_Abort_IT+0xa4>
 8001a02:	2301      	movs	r3, #1
 8001a04:	4a11      	ldr	r2, [pc, #68]	@ (8001a4c <HAL_DMA_Abort_IT+0xec>)
 8001a06:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d003      	beq.n	8001a28 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	4798      	blx	r3
    } 
  }
  return status;
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40020008 	.word	0x40020008
 8001a38:	4002001c 	.word	0x4002001c
 8001a3c:	40020030 	.word	0x40020030
 8001a40:	40020044 	.word	0x40020044
 8001a44:	40020058 	.word	0x40020058
 8001a48:	4002006c 	.word	0x4002006c
 8001a4c:	40020000 	.word	0x40020000

08001a50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	2204      	movs	r2, #4
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d04f      	beq.n	8001b18 <HAL_DMA_IRQHandler+0xc8>
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d04a      	beq.n	8001b18 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0320 	and.w	r3, r3, #32
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d107      	bne.n	8001aa0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0204 	bic.w	r2, r2, #4
 8001a9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a66      	ldr	r2, [pc, #408]	@ (8001c40 <HAL_DMA_IRQHandler+0x1f0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d029      	beq.n	8001afe <HAL_DMA_IRQHandler+0xae>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a65      	ldr	r2, [pc, #404]	@ (8001c44 <HAL_DMA_IRQHandler+0x1f4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d022      	beq.n	8001afa <HAL_DMA_IRQHandler+0xaa>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a63      	ldr	r2, [pc, #396]	@ (8001c48 <HAL_DMA_IRQHandler+0x1f8>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d01a      	beq.n	8001af4 <HAL_DMA_IRQHandler+0xa4>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a62      	ldr	r2, [pc, #392]	@ (8001c4c <HAL_DMA_IRQHandler+0x1fc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d012      	beq.n	8001aee <HAL_DMA_IRQHandler+0x9e>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a60      	ldr	r2, [pc, #384]	@ (8001c50 <HAL_DMA_IRQHandler+0x200>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d00a      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x98>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a5f      	ldr	r2, [pc, #380]	@ (8001c54 <HAL_DMA_IRQHandler+0x204>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d102      	bne.n	8001ae2 <HAL_DMA_IRQHandler+0x92>
 8001adc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ae0:	e00e      	b.n	8001b00 <HAL_DMA_IRQHandler+0xb0>
 8001ae2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001ae6:	e00b      	b.n	8001b00 <HAL_DMA_IRQHandler+0xb0>
 8001ae8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001aec:	e008      	b.n	8001b00 <HAL_DMA_IRQHandler+0xb0>
 8001aee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001af2:	e005      	b.n	8001b00 <HAL_DMA_IRQHandler+0xb0>
 8001af4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001af8:	e002      	b.n	8001b00 <HAL_DMA_IRQHandler+0xb0>
 8001afa:	2340      	movs	r3, #64	@ 0x40
 8001afc:	e000      	b.n	8001b00 <HAL_DMA_IRQHandler+0xb0>
 8001afe:	2304      	movs	r3, #4
 8001b00:	4a55      	ldr	r2, [pc, #340]	@ (8001c58 <HAL_DMA_IRQHandler+0x208>)
 8001b02:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 8094 	beq.w	8001c36 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001b16:	e08e      	b.n	8001c36 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	409a      	lsls	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4013      	ands	r3, r2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d056      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0x186>
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d051      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0320 	and.w	r3, r3, #32
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d10b      	bne.n	8001b58 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 020a 	bic.w	r2, r2, #10
 8001b4e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a38      	ldr	r2, [pc, #224]	@ (8001c40 <HAL_DMA_IRQHandler+0x1f0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d029      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0x166>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a37      	ldr	r2, [pc, #220]	@ (8001c44 <HAL_DMA_IRQHandler+0x1f4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d022      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x162>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a35      	ldr	r2, [pc, #212]	@ (8001c48 <HAL_DMA_IRQHandler+0x1f8>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d01a      	beq.n	8001bac <HAL_DMA_IRQHandler+0x15c>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a34      	ldr	r2, [pc, #208]	@ (8001c4c <HAL_DMA_IRQHandler+0x1fc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d012      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0x156>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a32      	ldr	r2, [pc, #200]	@ (8001c50 <HAL_DMA_IRQHandler+0x200>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d00a      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x150>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a31      	ldr	r2, [pc, #196]	@ (8001c54 <HAL_DMA_IRQHandler+0x204>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d102      	bne.n	8001b9a <HAL_DMA_IRQHandler+0x14a>
 8001b94:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b98:	e00e      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x168>
 8001b9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b9e:	e00b      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x168>
 8001ba0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ba4:	e008      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x168>
 8001ba6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001baa:	e005      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x168>
 8001bac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bb0:	e002      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x168>
 8001bb2:	2320      	movs	r3, #32
 8001bb4:	e000      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x168>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	4a27      	ldr	r2, [pc, #156]	@ (8001c58 <HAL_DMA_IRQHandler+0x208>)
 8001bba:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d034      	beq.n	8001c36 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bd4:	e02f      	b.n	8001c36 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	2208      	movs	r2, #8
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4013      	ands	r3, r2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d028      	beq.n	8001c38 <HAL_DMA_IRQHandler+0x1e8>
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	f003 0308 	and.w	r3, r3, #8
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d023      	beq.n	8001c38 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 020e 	bic.w	r2, r2, #14
 8001bfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c08:	2101      	movs	r1, #1
 8001c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d004      	beq.n	8001c38 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	4798      	blx	r3
    }
  }
  return;
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
}
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40020008 	.word	0x40020008
 8001c44:	4002001c 	.word	0x4002001c
 8001c48:	40020030 	.word	0x40020030
 8001c4c:	40020044 	.word	0x40020044
 8001c50:	40020058 	.word	0x40020058
 8001c54:	4002006c 	.word	0x4002006c
 8001c58:	40020000 	.word	0x40020000

08001c5c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c6a:	b2db      	uxtb	r3, r3
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b085      	sub	sp, #20
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c92:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	2b10      	cmp	r3, #16
 8001ca2:	d108      	bne.n	8001cb6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	68ba      	ldr	r2, [r7, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cb4:	e007      	b.n	8001cc6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	60da      	str	r2, [r3, #12]
}
 8001cc6:	bf00      	nop
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	@ 0x28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a96      	ldr	r2, [pc, #600]	@ (8001f40 <HAL_GPIO_Init+0x270>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d013      	beq.n	8001d12 <HAL_GPIO_Init+0x42>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a95      	ldr	r2, [pc, #596]	@ (8001f44 <HAL_GPIO_Init+0x274>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d00f      	beq.n	8001d12 <HAL_GPIO_Init+0x42>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a94      	ldr	r2, [pc, #592]	@ (8001f48 <HAL_GPIO_Init+0x278>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d00b      	beq.n	8001d12 <HAL_GPIO_Init+0x42>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a93      	ldr	r2, [pc, #588]	@ (8001f4c <HAL_GPIO_Init+0x27c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d007      	beq.n	8001d12 <HAL_GPIO_Init+0x42>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a92      	ldr	r2, [pc, #584]	@ (8001f50 <HAL_GPIO_Init+0x280>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d003      	beq.n	8001d12 <HAL_GPIO_Init+0x42>
 8001d0a:	21bd      	movs	r1, #189	@ 0xbd
 8001d0c:	4891      	ldr	r0, [pc, #580]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001d0e:	f7fe fe7f 	bl	8000a10 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d004      	beq.n	8001d26 <HAL_GPIO_Init+0x56>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d24:	d303      	bcc.n	8001d2e <HAL_GPIO_Init+0x5e>
 8001d26:	21be      	movs	r1, #190	@ 0xbe
 8001d28:	488a      	ldr	r0, [pc, #552]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001d2a:	f7fe fe71 	bl	8000a10 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 821d 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	f000 8218 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b11      	cmp	r3, #17
 8001d48:	f000 8213 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	f000 820e 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b12      	cmp	r3, #18
 8001d5c:	f000 8209 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4a7c      	ldr	r2, [pc, #496]	@ (8001f58 <HAL_GPIO_Init+0x288>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	f000 8203 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	4a7a      	ldr	r2, [pc, #488]	@ (8001f5c <HAL_GPIO_Init+0x28c>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	f000 81fd 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4a78      	ldr	r2, [pc, #480]	@ (8001f60 <HAL_GPIO_Init+0x290>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	f000 81f7 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	4a76      	ldr	r2, [pc, #472]	@ (8001f64 <HAL_GPIO_Init+0x294>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	f000 81f1 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	4a74      	ldr	r2, [pc, #464]	@ (8001f68 <HAL_GPIO_Init+0x298>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	f000 81eb 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	4a72      	ldr	r2, [pc, #456]	@ (8001f6c <HAL_GPIO_Init+0x29c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	f000 81e5 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	f000 81e0 	beq.w	8002172 <HAL_GPIO_Init+0x4a2>
 8001db2:	21bf      	movs	r1, #191	@ 0xbf
 8001db4:	4867      	ldr	r0, [pc, #412]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001db6:	f7fe fe2b 	bl	8000a10 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dba:	e1da      	b.n	8002172 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	69fa      	ldr	r2, [r7, #28]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	f040 81c9 	bne.w	800216c <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a58      	ldr	r2, [pc, #352]	@ (8001f40 <HAL_GPIO_Init+0x270>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d013      	beq.n	8001e0a <HAL_GPIO_Init+0x13a>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a57      	ldr	r2, [pc, #348]	@ (8001f44 <HAL_GPIO_Init+0x274>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d00f      	beq.n	8001e0a <HAL_GPIO_Init+0x13a>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a56      	ldr	r2, [pc, #344]	@ (8001f48 <HAL_GPIO_Init+0x278>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d00b      	beq.n	8001e0a <HAL_GPIO_Init+0x13a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a55      	ldr	r2, [pc, #340]	@ (8001f4c <HAL_GPIO_Init+0x27c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d007      	beq.n	8001e0a <HAL_GPIO_Init+0x13a>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a54      	ldr	r2, [pc, #336]	@ (8001f50 <HAL_GPIO_Init+0x280>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d003      	beq.n	8001e0a <HAL_GPIO_Init+0x13a>
 8001e02:	21cd      	movs	r1, #205	@ 0xcd
 8001e04:	4853      	ldr	r0, [pc, #332]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001e06:	f7fe fe03 	bl	8000a10 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	4a57      	ldr	r2, [pc, #348]	@ (8001f6c <HAL_GPIO_Init+0x29c>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	f000 80c2 	beq.w	8001f9a <HAL_GPIO_Init+0x2ca>
 8001e16:	4a55      	ldr	r2, [pc, #340]	@ (8001f6c <HAL_GPIO_Init+0x29c>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	f200 80e8 	bhi.w	8001fee <HAL_GPIO_Init+0x31e>
 8001e1e:	4a50      	ldr	r2, [pc, #320]	@ (8001f60 <HAL_GPIO_Init+0x290>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	f000 80ba 	beq.w	8001f9a <HAL_GPIO_Init+0x2ca>
 8001e26:	4a4e      	ldr	r2, [pc, #312]	@ (8001f60 <HAL_GPIO_Init+0x290>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	f200 80e0 	bhi.w	8001fee <HAL_GPIO_Init+0x31e>
 8001e2e:	4a4e      	ldr	r2, [pc, #312]	@ (8001f68 <HAL_GPIO_Init+0x298>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	f000 80b2 	beq.w	8001f9a <HAL_GPIO_Init+0x2ca>
 8001e36:	4a4c      	ldr	r2, [pc, #304]	@ (8001f68 <HAL_GPIO_Init+0x298>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	f200 80d8 	bhi.w	8001fee <HAL_GPIO_Init+0x31e>
 8001e3e:	4a47      	ldr	r2, [pc, #284]	@ (8001f5c <HAL_GPIO_Init+0x28c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	f000 80aa 	beq.w	8001f9a <HAL_GPIO_Init+0x2ca>
 8001e46:	4a45      	ldr	r2, [pc, #276]	@ (8001f5c <HAL_GPIO_Init+0x28c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	f200 80d0 	bhi.w	8001fee <HAL_GPIO_Init+0x31e>
 8001e4e:	4a45      	ldr	r2, [pc, #276]	@ (8001f64 <HAL_GPIO_Init+0x294>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	f000 80a2 	beq.w	8001f9a <HAL_GPIO_Init+0x2ca>
 8001e56:	4a43      	ldr	r2, [pc, #268]	@ (8001f64 <HAL_GPIO_Init+0x294>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	f200 80c8 	bhi.w	8001fee <HAL_GPIO_Init+0x31e>
 8001e5e:	2b12      	cmp	r3, #18
 8001e60:	d82c      	bhi.n	8001ebc <HAL_GPIO_Init+0x1ec>
 8001e62:	2b12      	cmp	r3, #18
 8001e64:	f200 80c3 	bhi.w	8001fee <HAL_GPIO_Init+0x31e>
 8001e68:	a201      	add	r2, pc, #4	@ (adr r2, 8001e70 <HAL_GPIO_Init+0x1a0>)
 8001e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e6e:	bf00      	nop
 8001e70:	08001f9b 	.word	0x08001f9b
 8001e74:	08001ec5 	.word	0x08001ec5
 8001e78:	08001f17 	.word	0x08001f17
 8001e7c:	08001fe9 	.word	0x08001fe9
 8001e80:	08001fef 	.word	0x08001fef
 8001e84:	08001fef 	.word	0x08001fef
 8001e88:	08001fef 	.word	0x08001fef
 8001e8c:	08001fef 	.word	0x08001fef
 8001e90:	08001fef 	.word	0x08001fef
 8001e94:	08001fef 	.word	0x08001fef
 8001e98:	08001fef 	.word	0x08001fef
 8001e9c:	08001fef 	.word	0x08001fef
 8001ea0:	08001fef 	.word	0x08001fef
 8001ea4:	08001fef 	.word	0x08001fef
 8001ea8:	08001fef 	.word	0x08001fef
 8001eac:	08001fef 	.word	0x08001fef
 8001eb0:	08001fef 	.word	0x08001fef
 8001eb4:	08001eed 	.word	0x08001eed
 8001eb8:	08001f71 	.word	0x08001f71
 8001ebc:	4a26      	ldr	r2, [pc, #152]	@ (8001f58 <HAL_GPIO_Init+0x288>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d06b      	beq.n	8001f9a <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ec2:	e094      	b.n	8001fee <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d00b      	beq.n	8001ee4 <HAL_GPIO_Init+0x214>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d007      	beq.n	8001ee4 <HAL_GPIO_Init+0x214>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	2b03      	cmp	r3, #3
 8001eda:	d003      	beq.n	8001ee4 <HAL_GPIO_Init+0x214>
 8001edc:	21d5      	movs	r1, #213	@ 0xd5
 8001ede:	481d      	ldr	r0, [pc, #116]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001ee0:	f7fe fd96 	bl	8000a10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	623b      	str	r3, [r7, #32]
          break;
 8001eea:	e081      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d00b      	beq.n	8001f0c <HAL_GPIO_Init+0x23c>
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d007      	beq.n	8001f0c <HAL_GPIO_Init+0x23c>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d003      	beq.n	8001f0c <HAL_GPIO_Init+0x23c>
 8001f04:	21dc      	movs	r1, #220	@ 0xdc
 8001f06:	4813      	ldr	r0, [pc, #76]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001f08:	f7fe fd82 	bl	8000a10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	3304      	adds	r3, #4
 8001f12:	623b      	str	r3, [r7, #32]
          break;
 8001f14:	e06c      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d00b      	beq.n	8001f36 <HAL_GPIO_Init+0x266>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d007      	beq.n	8001f36 <HAL_GPIO_Init+0x266>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d003      	beq.n	8001f36 <HAL_GPIO_Init+0x266>
 8001f2e:	21e3      	movs	r1, #227	@ 0xe3
 8001f30:	4808      	ldr	r0, [pc, #32]	@ (8001f54 <HAL_GPIO_Init+0x284>)
 8001f32:	f7fe fd6d 	bl	8000a10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	3308      	adds	r3, #8
 8001f3c:	623b      	str	r3, [r7, #32]
          break;
 8001f3e:	e057      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
 8001f40:	40010800 	.word	0x40010800
 8001f44:	40010c00 	.word	0x40010c00
 8001f48:	40011000 	.word	0x40011000
 8001f4c:	40011400 	.word	0x40011400
 8001f50:	40011800 	.word	0x40011800
 8001f54:	08009ce0 	.word	0x08009ce0
 8001f58:	10110000 	.word	0x10110000
 8001f5c:	10210000 	.word	0x10210000
 8001f60:	10310000 	.word	0x10310000
 8001f64:	10120000 	.word	0x10120000
 8001f68:	10220000 	.word	0x10220000
 8001f6c:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d00b      	beq.n	8001f90 <HAL_GPIO_Init+0x2c0>
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d007      	beq.n	8001f90 <HAL_GPIO_Init+0x2c0>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d003      	beq.n	8001f90 <HAL_GPIO_Init+0x2c0>
 8001f88:	21ea      	movs	r1, #234	@ 0xea
 8001f8a:	4880      	ldr	r0, [pc, #512]	@ (800218c <HAL_GPIO_Init+0x4bc>)
 8001f8c:	f7fe fd40 	bl	8000a10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	330c      	adds	r3, #12
 8001f96:	623b      	str	r3, [r7, #32]
          break;
 8001f98:	e02a      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00b      	beq.n	8001fba <HAL_GPIO_Init+0x2ea>
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d007      	beq.n	8001fba <HAL_GPIO_Init+0x2ea>
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_Init+0x2ea>
 8001fb2:	21f7      	movs	r1, #247	@ 0xf7
 8001fb4:	4875      	ldr	r0, [pc, #468]	@ (800218c <HAL_GPIO_Init+0x4bc>)
 8001fb6:	f7fe fd2b 	bl	8000a10 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d102      	bne.n	8001fc8 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	623b      	str	r3, [r7, #32]
          break;
 8001fc6:	e013      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d105      	bne.n	8001fdc <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69fa      	ldr	r2, [r7, #28]
 8001fd8:	611a      	str	r2, [r3, #16]
          break;
 8001fda:	e009      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fdc:	2308      	movs	r3, #8
 8001fde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69fa      	ldr	r2, [r7, #28]
 8001fe4:	615a      	str	r2, [r3, #20]
          break;
 8001fe6:	e003      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	623b      	str	r3, [r7, #32]
          break;
 8001fec:	e000      	b.n	8001ff0 <HAL_GPIO_Init+0x320>
          break;
 8001fee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	2bff      	cmp	r3, #255	@ 0xff
 8001ff4:	d801      	bhi.n	8001ffa <HAL_GPIO_Init+0x32a>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	e001      	b.n	8001ffe <HAL_GPIO_Init+0x32e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2bff      	cmp	r3, #255	@ 0xff
 8002004:	d802      	bhi.n	800200c <HAL_GPIO_Init+0x33c>
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	e002      	b.n	8002012 <HAL_GPIO_Init+0x342>
 800200c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200e:	3b08      	subs	r3, #8
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	210f      	movs	r1, #15
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	401a      	ands	r2, r3
 8002024:	6a39      	ldr	r1, [r7, #32]
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	fa01 f303 	lsl.w	r3, r1, r3
 800202c:	431a      	orrs	r2, r3
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 8096 	beq.w	800216c <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002040:	4b53      	ldr	r3, [pc, #332]	@ (8002190 <HAL_GPIO_Init+0x4c0>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	4a52      	ldr	r2, [pc, #328]	@ (8002190 <HAL_GPIO_Init+0x4c0>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	6193      	str	r3, [r2, #24]
 800204c:	4b50      	ldr	r3, [pc, #320]	@ (8002190 <HAL_GPIO_Init+0x4c0>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002058:	4a4e      	ldr	r2, [pc, #312]	@ (8002194 <HAL_GPIO_Init+0x4c4>)
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	089b      	lsrs	r3, r3, #2
 800205e:	3302      	adds	r3, #2
 8002060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002064:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	220f      	movs	r2, #15
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4013      	ands	r3, r2
 800207a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a46      	ldr	r2, [pc, #280]	@ (8002198 <HAL_GPIO_Init+0x4c8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d013      	beq.n	80020ac <HAL_GPIO_Init+0x3dc>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a45      	ldr	r2, [pc, #276]	@ (800219c <HAL_GPIO_Init+0x4cc>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d00d      	beq.n	80020a8 <HAL_GPIO_Init+0x3d8>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a44      	ldr	r2, [pc, #272]	@ (80021a0 <HAL_GPIO_Init+0x4d0>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d007      	beq.n	80020a4 <HAL_GPIO_Init+0x3d4>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a43      	ldr	r2, [pc, #268]	@ (80021a4 <HAL_GPIO_Init+0x4d4>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d101      	bne.n	80020a0 <HAL_GPIO_Init+0x3d0>
 800209c:	2303      	movs	r3, #3
 800209e:	e006      	b.n	80020ae <HAL_GPIO_Init+0x3de>
 80020a0:	2304      	movs	r3, #4
 80020a2:	e004      	b.n	80020ae <HAL_GPIO_Init+0x3de>
 80020a4:	2302      	movs	r3, #2
 80020a6:	e002      	b.n	80020ae <HAL_GPIO_Init+0x3de>
 80020a8:	2301      	movs	r3, #1
 80020aa:	e000      	b.n	80020ae <HAL_GPIO_Init+0x3de>
 80020ac:	2300      	movs	r3, #0
 80020ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020b0:	f002 0203 	and.w	r2, r2, #3
 80020b4:	0092      	lsls	r2, r2, #2
 80020b6:	4093      	lsls	r3, r2
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020be:	4935      	ldr	r1, [pc, #212]	@ (8002194 <HAL_GPIO_Init+0x4c4>)
 80020c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c2:	089b      	lsrs	r3, r3, #2
 80020c4:	3302      	adds	r3, #2
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d006      	beq.n	80020e6 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020d8:	4b33      	ldr	r3, [pc, #204]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	4932      	ldr	r1, [pc, #200]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	608b      	str	r3, [r1, #8]
 80020e4:	e006      	b.n	80020f4 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020e6:	4b30      	ldr	r3, [pc, #192]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	492e      	ldr	r1, [pc, #184]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d006      	beq.n	800210e <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002100:	4b29      	ldr	r3, [pc, #164]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	4928      	ldr	r1, [pc, #160]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	60cb      	str	r3, [r1, #12]
 800210c:	e006      	b.n	800211c <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800210e:	4b26      	ldr	r3, [pc, #152]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	43db      	mvns	r3, r3
 8002116:	4924      	ldr	r1, [pc, #144]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002118:	4013      	ands	r3, r2
 800211a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d006      	beq.n	8002136 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002128:	4b1f      	ldr	r3, [pc, #124]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	491e      	ldr	r1, [pc, #120]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
 8002134:	e006      	b.n	8002144 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002136:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	43db      	mvns	r3, r3
 800213e:	491a      	ldr	r1, [pc, #104]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002140:	4013      	ands	r3, r2
 8002142:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d006      	beq.n	800215e <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002150:	4b15      	ldr	r3, [pc, #84]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4914      	ldr	r1, [pc, #80]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	600b      	str	r3, [r1, #0]
 800215c:	e006      	b.n	800216c <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800215e:	4b12      	ldr	r3, [pc, #72]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	43db      	mvns	r3, r3
 8002166:	4910      	ldr	r1, [pc, #64]	@ (80021a8 <HAL_GPIO_Init+0x4d8>)
 8002168:	4013      	ands	r3, r2
 800216a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800216c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216e:	3301      	adds	r3, #1
 8002170:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	fa22 f303 	lsr.w	r3, r2, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	f47f ae1d 	bne.w	8001dbc <HAL_GPIO_Init+0xec>
  }
}
 8002182:	bf00      	nop
 8002184:	bf00      	nop
 8002186:	3728      	adds	r7, #40	@ 0x28
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	08009ce0 	.word	0x08009ce0
 8002190:	40021000 	.word	0x40021000
 8002194:	40010000 	.word	0x40010000
 8002198:	40010800 	.word	0x40010800
 800219c:	40010c00 	.word	0x40010c00
 80021a0:	40011000 	.word	0x40011000
 80021a4:	40011400 	.word	0x40011400
 80021a8:	40010400 	.word	0x40010400

080021ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	460b      	mov	r3, r1
 80021b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80021b8:	887b      	ldrh	r3, [r7, #2]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d104      	bne.n	80021c8 <HAL_GPIO_ReadPin+0x1c>
 80021be:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 80021c2:	4809      	ldr	r0, [pc, #36]	@ (80021e8 <HAL_GPIO_ReadPin+0x3c>)
 80021c4:	f7fe fc24 	bl	8000a10 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80021d4:	2301      	movs	r3, #1
 80021d6:	73fb      	strb	r3, [r7, #15]
 80021d8:	e001      	b.n	80021de <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021de:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	08009ce0 	.word	0x08009ce0

080021ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	807b      	strh	r3, [r7, #2]
 80021f8:	4613      	mov	r3, r2
 80021fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80021fc:	887b      	ldrh	r3, [r7, #2]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d104      	bne.n	800220c <HAL_GPIO_WritePin+0x20>
 8002202:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002206:	480e      	ldr	r0, [pc, #56]	@ (8002240 <HAL_GPIO_WritePin+0x54>)
 8002208:	f7fe fc02 	bl	8000a10 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800220c:	787b      	ldrb	r3, [r7, #1]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d007      	beq.n	8002222 <HAL_GPIO_WritePin+0x36>
 8002212:	787b      	ldrb	r3, [r7, #1]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d004      	beq.n	8002222 <HAL_GPIO_WritePin+0x36>
 8002218:	f240 11d5 	movw	r1, #469	@ 0x1d5
 800221c:	4808      	ldr	r0, [pc, #32]	@ (8002240 <HAL_GPIO_WritePin+0x54>)
 800221e:	f7fe fbf7 	bl	8000a10 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002222:	787b      	ldrb	r3, [r7, #1]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002228:	887a      	ldrh	r2, [r7, #2]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800222e:	e003      	b.n	8002238 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002230:	887b      	ldrh	r3, [r7, #2]
 8002232:	041a      	lsls	r2, r3, #16
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	611a      	str	r2, [r3, #16]
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	08009ce0 	.word	0x08009ce0

08002244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e1b4      	b.n	80025c0 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a9b      	ldr	r2, [pc, #620]	@ (80024c8 <HAL_I2C_Init+0x284>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d009      	beq.n	8002274 <HAL_I2C_Init+0x30>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a99      	ldr	r2, [pc, #612]	@ (80024cc <HAL_I2C_Init+0x288>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d004      	beq.n	8002274 <HAL_I2C_Init+0x30>
 800226a:	f240 11db 	movw	r1, #475	@ 0x1db
 800226e:	4898      	ldr	r0, [pc, #608]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 8002270:	f7fe fbce 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d004      	beq.n	8002286 <HAL_I2C_Init+0x42>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	4a94      	ldr	r2, [pc, #592]	@ (80024d4 <HAL_I2C_Init+0x290>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d904      	bls.n	8002290 <HAL_I2C_Init+0x4c>
 8002286:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800228a:	4891      	ldr	r0, [pc, #580]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 800228c:	f7fe fbc0 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d009      	beq.n	80022ac <HAL_I2C_Init+0x68>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022a0:	d004      	beq.n	80022ac <HAL_I2C_Init+0x68>
 80022a2:	f240 11dd 	movw	r1, #477	@ 0x1dd
 80022a6:	488a      	ldr	r0, [pc, #552]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 80022a8:	f7fe fbb2 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022b4:	d304      	bcc.n	80022c0 <HAL_I2C_Init+0x7c>
 80022b6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80022ba:	4885      	ldr	r0, [pc, #532]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 80022bc:	f7fe fba8 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022c8:	d009      	beq.n	80022de <HAL_I2C_Init+0x9a>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80022d2:	d004      	beq.n	80022de <HAL_I2C_Init+0x9a>
 80022d4:	f240 11df 	movw	r1, #479	@ 0x1df
 80022d8:	487d      	ldr	r0, [pc, #500]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 80022da:	f7fe fb99 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d008      	beq.n	80022f8 <HAL_I2C_Init+0xb4>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d004      	beq.n	80022f8 <HAL_I2C_Init+0xb4>
 80022ee:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80022f2:	4877      	ldr	r0, [pc, #476]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 80022f4:	f7fe fb8c 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002300:	2b00      	cmp	r3, #0
 8002302:	d004      	beq.n	800230e <HAL_I2C_Init+0xca>
 8002304:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002308:	4871      	ldr	r0, [pc, #452]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 800230a:	f7fe fb81 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d008      	beq.n	8002328 <HAL_I2C_Init+0xe4>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	2b40      	cmp	r3, #64	@ 0x40
 800231c:	d004      	beq.n	8002328 <HAL_I2C_Init+0xe4>
 800231e:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8002322:	486b      	ldr	r0, [pc, #428]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 8002324:	f7fe fb74 	bl	8000a10 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d008      	beq.n	8002342 <HAL_I2C_Init+0xfe>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	2b80      	cmp	r3, #128	@ 0x80
 8002336:	d004      	beq.n	8002342 <HAL_I2C_Init+0xfe>
 8002338:	f240 11e3 	movw	r1, #483	@ 0x1e3
 800233c:	4864      	ldr	r0, [pc, #400]	@ (80024d0 <HAL_I2C_Init+0x28c>)
 800233e:	f7fe fb67 	bl	8000a10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d106      	bne.n	800235c <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7fe f900 	bl	800055c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2224      	movs	r2, #36	@ 0x24
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0201 	bic.w	r2, r2, #1
 8002372:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002382:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002392:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002394:	f003 f95e 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8002398:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	4a4e      	ldr	r2, [pc, #312]	@ (80024d8 <HAL_I2C_Init+0x294>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d807      	bhi.n	80023b4 <HAL_I2C_Init+0x170>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4a4d      	ldr	r2, [pc, #308]	@ (80024dc <HAL_I2C_Init+0x298>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	bf94      	ite	ls
 80023ac:	2301      	movls	r3, #1
 80023ae:	2300      	movhi	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	e006      	b.n	80023c2 <HAL_I2C_Init+0x17e>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4a4a      	ldr	r2, [pc, #296]	@ (80024e0 <HAL_I2C_Init+0x29c>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	bf94      	ite	ls
 80023bc:	2301      	movls	r3, #1
 80023be:	2300      	movhi	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e0fa      	b.n	80025c0 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4a45      	ldr	r2, [pc, #276]	@ (80024e4 <HAL_I2C_Init+0x2a0>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	0c9b      	lsrs	r3, r3, #18
 80023d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	4a37      	ldr	r2, [pc, #220]	@ (80024d8 <HAL_I2C_Init+0x294>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d802      	bhi.n	8002404 <HAL_I2C_Init+0x1c0>
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	3301      	adds	r3, #1
 8002402:	e009      	b.n	8002418 <HAL_I2C_Init+0x1d4>
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	4a36      	ldr	r2, [pc, #216]	@ (80024e8 <HAL_I2C_Init+0x2a4>)
 8002410:	fba2 2303 	umull	r2, r3, r2, r3
 8002414:	099b      	lsrs	r3, r3, #6
 8002416:	3301      	adds	r3, #1
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	6812      	ldr	r2, [r2, #0]
 800241c:	430b      	orrs	r3, r1
 800241e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800242a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	4929      	ldr	r1, [pc, #164]	@ (80024d8 <HAL_I2C_Init+0x294>)
 8002434:	428b      	cmp	r3, r1
 8002436:	d819      	bhi.n	800246c <HAL_I2C_Init+0x228>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1e59      	subs	r1, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	fbb1 f3f3 	udiv	r3, r1, r3
 8002446:	1c59      	adds	r1, r3, #1
 8002448:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800244c:	400b      	ands	r3, r1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_I2C_Init+0x224>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	1e59      	subs	r1, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002460:	3301      	adds	r3, #1
 8002462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002466:	e064      	b.n	8002532 <HAL_I2C_Init+0x2ee>
 8002468:	2304      	movs	r3, #4
 800246a:	e062      	b.n	8002532 <HAL_I2C_Init+0x2ee>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d111      	bne.n	8002498 <HAL_I2C_Init+0x254>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1e58      	subs	r0, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	440b      	add	r3, r1
 8002482:	fbb0 f3f3 	udiv	r3, r0, r3
 8002486:	3301      	adds	r3, #1
 8002488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800248c:	2b00      	cmp	r3, #0
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	e012      	b.n	80024be <HAL_I2C_Init+0x27a>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	1e58      	subs	r0, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6859      	ldr	r1, [r3, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	0099      	lsls	r1, r3, #2
 80024a8:	440b      	add	r3, r1
 80024aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ae:	3301      	adds	r3, #1
 80024b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	bf0c      	ite	eq
 80024b8:	2301      	moveq	r3, #1
 80024ba:	2300      	movne	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d014      	beq.n	80024ec <HAL_I2C_Init+0x2a8>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e035      	b.n	8002532 <HAL_I2C_Init+0x2ee>
 80024c6:	bf00      	nop
 80024c8:	40005400 	.word	0x40005400
 80024cc:	40005800 	.word	0x40005800
 80024d0:	08009d1c 	.word	0x08009d1c
 80024d4:	00061a80 	.word	0x00061a80
 80024d8:	000186a0 	.word	0x000186a0
 80024dc:	001e847f 	.word	0x001e847f
 80024e0:	003d08ff 	.word	0x003d08ff
 80024e4:	431bde83 	.word	0x431bde83
 80024e8:	10624dd3 	.word	0x10624dd3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10e      	bne.n	8002512 <HAL_I2C_Init+0x2ce>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	1e58      	subs	r0, r3, #1
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6859      	ldr	r1, [r3, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	440b      	add	r3, r1
 8002502:	fbb0 f3f3 	udiv	r3, r0, r3
 8002506:	3301      	adds	r3, #1
 8002508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800250c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002510:	e00f      	b.n	8002532 <HAL_I2C_Init+0x2ee>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1e58      	subs	r0, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6859      	ldr	r1, [r3, #4]
 800251a:	460b      	mov	r3, r1
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	0099      	lsls	r1, r3, #2
 8002522:	440b      	add	r3, r1
 8002524:	fbb0 f3f3 	udiv	r3, r0, r3
 8002528:	3301      	adds	r3, #1
 800252a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800252e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	6809      	ldr	r1, [r1, #0]
 8002536:	4313      	orrs	r3, r2
 8002538:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69da      	ldr	r2, [r3, #28]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a1b      	ldr	r3, [r3, #32]
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002560:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6911      	ldr	r1, [r2, #16]
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	68d2      	ldr	r2, [r2, #12]
 800256c:	4311      	orrs	r1, r2
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6812      	ldr	r2, [r2, #0]
 8002572:	430b      	orrs	r3, r1
 8002574:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	695a      	ldr	r2, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0201 	orr.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2220      	movs	r2, #32
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025da:	2b80      	cmp	r3, #128	@ 0x80
 80025dc:	d103      	bne.n	80025e6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  }
}
 80025e6:	bf00      	nop
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b088      	sub	sp, #32
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	4608      	mov	r0, r1
 80025fa:	4611      	mov	r1, r2
 80025fc:	461a      	mov	r2, r3
 80025fe:	4603      	mov	r3, r0
 8002600:	817b      	strh	r3, [r7, #10]
 8002602:	460b      	mov	r3, r1
 8002604:	813b      	strh	r3, [r7, #8]
 8002606:	4613      	mov	r3, r2
 8002608:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800260a:	f7fe feff 	bl	800140c <HAL_GetTick>
 800260e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002610:	88fb      	ldrh	r3, [r7, #6]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d007      	beq.n	8002626 <HAL_I2C_Mem_Write+0x36>
 8002616:	88fb      	ldrh	r3, [r7, #6]
 8002618:	2b10      	cmp	r3, #16
 800261a:	d004      	beq.n	8002626 <HAL_I2C_Mem_Write+0x36>
 800261c:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002620:	4873      	ldr	r0, [pc, #460]	@ (80027f0 <HAL_I2C_Mem_Write+0x200>)
 8002622:	f7fe f9f5 	bl	8000a10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b20      	cmp	r3, #32
 8002630:	f040 80d9 	bne.w	80027e6 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	2319      	movs	r3, #25
 800263a:	2201      	movs	r2, #1
 800263c:	496d      	ldr	r1, [pc, #436]	@ (80027f4 <HAL_I2C_Mem_Write+0x204>)
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f002 f888 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800264a:	2302      	movs	r3, #2
 800264c:	e0cc      	b.n	80027e8 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_I2C_Mem_Write+0x6c>
 8002658:	2302      	movs	r3, #2
 800265a:	e0c5      	b.n	80027e8 <HAL_I2C_Mem_Write+0x1f8>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b01      	cmp	r3, #1
 8002670:	d007      	beq.n	8002682 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f042 0201 	orr.w	r2, r2, #1
 8002680:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002690:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2221      	movs	r2, #33	@ 0x21
 8002696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2240      	movs	r2, #64	@ 0x40
 800269e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6a3a      	ldr	r2, [r7, #32]
 80026ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4a4d      	ldr	r2, [pc, #308]	@ (80027f8 <HAL_I2C_Mem_Write+0x208>)
 80026c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026c4:	88f8      	ldrh	r0, [r7, #6]
 80026c6:	893a      	ldrh	r2, [r7, #8]
 80026c8:	8979      	ldrh	r1, [r7, #10]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	4603      	mov	r3, r0
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f001 fde9 	bl	80042ac <I2C_RequestMemoryWrite>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d052      	beq.n	8002786 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e081      	b.n	80027e8 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f002 f94d 	bl	8004988 <I2C_WaitOnTXEFlagUntilTimeout>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00d      	beq.n	8002710 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	2b04      	cmp	r3, #4
 80026fa:	d107      	bne.n	800270c <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800270a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e06b      	b.n	80027e8 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002714:	781a      	ldrb	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800272a:	3b01      	subs	r3, #1
 800272c:	b29a      	uxth	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002736:	b29b      	uxth	r3, r3
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	f003 0304 	and.w	r3, r3, #4
 800274a:	2b04      	cmp	r3, #4
 800274c:	d11b      	bne.n	8002786 <HAL_I2C_Mem_Write+0x196>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002752:	2b00      	cmp	r3, #0
 8002754:	d017      	beq.n	8002786 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	781a      	ldrb	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002770:	3b01      	subs	r3, #1
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800277c:	b29b      	uxth	r3, r3
 800277e:	3b01      	subs	r3, #1
 8002780:	b29a      	uxth	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1aa      	bne.n	80026e4 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f002 f940 	bl	8004a18 <I2C_WaitOnBTFFlagUntilTimeout>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00d      	beq.n	80027ba <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	d107      	bne.n	80027b6 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e016      	b.n	80027e8 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2220      	movs	r2, #32
 80027ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e000      	b.n	80027e8 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80027e6:	2302      	movs	r3, #2
  }
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	08009d1c 	.word	0x08009d1c
 80027f4:	00100002 	.word	0x00100002
 80027f8:	ffff0000 	.word	0xffff0000

080027fc <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08a      	sub	sp, #40	@ 0x28
 8002800:	af02      	add	r7, sp, #8
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	4608      	mov	r0, r1
 8002806:	4611      	mov	r1, r2
 8002808:	461a      	mov	r2, r3
 800280a:	4603      	mov	r3, r0
 800280c:	817b      	strh	r3, [r7, #10]
 800280e:	460b      	mov	r3, r1
 8002810:	813b      	strh	r3, [r7, #8]
 8002812:	4613      	mov	r3, r2
 8002814:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800281a:	f7fe fdf7 	bl	800140c <HAL_GetTick>
 800281e:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d007      	beq.n	8002836 <HAL_I2C_Mem_Write_DMA+0x3a>
 8002826:	88fb      	ldrh	r3, [r7, #6]
 8002828:	2b10      	cmp	r3, #16
 800282a:	d004      	beq.n	8002836 <HAL_I2C_Mem_Write_DMA+0x3a>
 800282c:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002830:	489e      	ldr	r0, [pc, #632]	@ (8002aac <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002832:	f7fe f8ed 	bl	8000a10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b20      	cmp	r3, #32
 8002840:	f040 812e 	bne.w	8002aa0 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002844:	4b9a      	ldr	r3, [pc, #616]	@ (8002ab0 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	08db      	lsrs	r3, r3, #3
 800284a:	4a9a      	ldr	r2, [pc, #616]	@ (8002ab4 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 800284c:	fba2 2303 	umull	r2, r3, r2, r3
 8002850:	0a1a      	lsrs	r2, r3, #8
 8002852:	4613      	mov	r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	009a      	lsls	r2, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	3b01      	subs	r3, #1
 8002862:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d112      	bne.n	8002890 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002884:	f043 0220 	orr.w	r2, r3, #32
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800288c:	2302      	movs	r3, #2
 800288e:	e108      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b02      	cmp	r3, #2
 800289c:	d0df      	beq.n	800285e <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_I2C_Mem_Write_DMA+0xb0>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e0fa      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d007      	beq.n	80028d2 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f042 0201 	orr.w	r2, r2, #1
 80028d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028e0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2221      	movs	r2, #33	@ 0x21
 80028e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2240      	movs	r2, #64	@ 0x40
 80028ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002902:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4a69      	ldr	r2, [pc, #420]	@ (8002ab8 <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8002912:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002914:	897a      	ldrh	r2, [r7, #10]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800291a:	893a      	ldrh	r2, [r7, #8]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002920:	88fa      	ldrh	r2, [r7, #6]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80a1 	beq.w	8002a78 <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800293a:	2b00      	cmp	r3, #0
 800293c:	d022      	beq.n	8002984 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002942:	4a5e      	ldr	r2, [pc, #376]	@ (8002abc <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8002944:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800294a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ac0 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 800294c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002952:	2200      	movs	r2, #0
 8002954:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800295a:	2200      	movs	r2, #0
 800295c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002966:	4619      	mov	r1, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	3310      	adds	r3, #16
 800296e:	461a      	mov	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002974:	f7fe ff86 	bl	8001884 <HAL_DMA_Start_IT>
 8002978:	4603      	mov	r3, r0
 800297a:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800297c:	7efb      	ldrb	r3, [r7, #27]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d166      	bne.n	8002a50 <HAL_I2C_Mem_Write_DMA+0x254>
 8002982:	e013      	b.n	80029ac <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2220      	movs	r2, #32
 8002988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e07a      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80029ac:	88f8      	ldrh	r0, [r7, #6]
 80029ae:	893a      	ldrh	r2, [r7, #8]
 80029b0:	8979      	ldrh	r1, [r7, #10]
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	2323      	movs	r3, #35	@ 0x23
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	4603      	mov	r3, r0
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f001 fc75 	bl	80042ac <I2C_RequestMemoryWrite>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d022      	beq.n	8002a0e <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7fe ffc7 	bl	8001960 <HAL_DMA_Abort_IT>
 80029d2:	4603      	mov	r3, r0
 80029d4:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029da:	2200      	movs	r2, #0
 80029dc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029ec:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 0201 	bic.w	r2, r2, #1
 8002a08:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e049      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	613b      	str	r3, [r7, #16]
 8002a22:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a3a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a4a:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	e028      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f043 0210 	orr.w	r2, r3, #16
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e014      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e000      	b.n	8002aa2 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002aa0:	2302      	movs	r3, #2
  }
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3720      	adds	r7, #32
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	08009d1c 	.word	0x08009d1c
 8002ab0:	20000008 	.word	0x20000008
 8002ab4:	14f8b589 	.word	0x14f8b589
 8002ab8:	ffff0000 	.word	0xffff0000
 8002abc:	080043d9 	.word	0x080043d9
 8002ac0:	08004597 	.word	0x08004597

08002ac4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b088      	sub	sp, #32
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002adc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ae4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aec:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
 8002af0:	2b10      	cmp	r3, #16
 8002af2:	d003      	beq.n	8002afc <HAL_I2C_EV_IRQHandler+0x38>
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
 8002af6:	2b40      	cmp	r3, #64	@ 0x40
 8002af8:	f040 80c1 	bne.w	8002c7e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10d      	bne.n	8002b32 <HAL_I2C_EV_IRQHandler+0x6e>
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002b1c:	d003      	beq.n	8002b26 <HAL_I2C_EV_IRQHandler+0x62>
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002b24:	d101      	bne.n	8002b2a <HAL_I2C_EV_IRQHandler+0x66>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_I2C_EV_IRQHandler+0x68>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	f000 8132 	beq.w	8002d96 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00c      	beq.n	8002b56 <HAL_I2C_EV_IRQHandler+0x92>
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	0a5b      	lsrs	r3, r3, #9
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d006      	beq.n	8002b56 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f002 f80d 	bl	8004b68 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 fd87 	bl	8003662 <I2C_Master_SB>
 8002b54:	e092      	b.n	8002c7c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	08db      	lsrs	r3, r3, #3
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d009      	beq.n	8002b76 <HAL_I2C_EV_IRQHandler+0xb2>
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	0a5b      	lsrs	r3, r3, #9
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 fdfc 	bl	800376c <I2C_Master_ADD10>
 8002b74:	e082      	b.n	8002c7c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	085b      	lsrs	r3, r3, #1
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0xd2>
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	0a5b      	lsrs	r3, r3, #9
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 fe15 	bl	80037be <I2C_Master_ADDR>
 8002b94:	e072      	b.n	8002c7c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	089b      	lsrs	r3, r3, #2
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d03b      	beq.n	8002c1a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002bb0:	f000 80f3 	beq.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	09db      	lsrs	r3, r3, #7
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00f      	beq.n	8002be0 <HAL_I2C_EV_IRQHandler+0x11c>
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	0a9b      	lsrs	r3, r3, #10
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d009      	beq.n	8002be0 <HAL_I2C_EV_IRQHandler+0x11c>
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	089b      	lsrs	r3, r3, #2
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d103      	bne.n	8002be0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f9df 	bl	8002f9c <I2C_MasterTransmit_TXE>
 8002bde:	e04d      	b.n	8002c7c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	089b      	lsrs	r3, r3, #2
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f000 80d6 	beq.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	0a5b      	lsrs	r3, r3, #9
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80cf 	beq.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002bfc:	7bbb      	ldrb	r3, [r7, #14]
 8002bfe:	2b21      	cmp	r3, #33	@ 0x21
 8002c00:	d103      	bne.n	8002c0a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 fa66 	bl	80030d4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c08:	e0c7      	b.n	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002c0a:	7bfb      	ldrb	r3, [r7, #15]
 8002c0c:	2b40      	cmp	r3, #64	@ 0x40
 8002c0e:	f040 80c4 	bne.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 fad4 	bl	80031c0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c18:	e0bf      	b.n	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c28:	f000 80b7 	beq.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	099b      	lsrs	r3, r3, #6
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00f      	beq.n	8002c58 <HAL_I2C_EV_IRQHandler+0x194>
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	0a9b      	lsrs	r3, r3, #10
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d009      	beq.n	8002c58 <HAL_I2C_EV_IRQHandler+0x194>
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	089b      	lsrs	r3, r3, #2
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d103      	bne.n	8002c58 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 fb4d 	bl	80032f0 <I2C_MasterReceive_RXNE>
 8002c56:	e011      	b.n	8002c7c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	089b      	lsrs	r3, r3, #2
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 809a 	beq.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	0a5b      	lsrs	r3, r3, #9
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 8093 	beq.w	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 fc03 	bl	8003480 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c7a:	e08e      	b.n	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c7c:	e08d      	b.n	8002d9a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d004      	beq.n	8002c90 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	61fb      	str	r3, [r7, #28]
 8002c8e:	e007      	b.n	8002ca0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d012      	beq.n	8002cd2 <HAL_I2C_EV_IRQHandler+0x20e>
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	0a5b      	lsrs	r3, r3, #9
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00c      	beq.n	8002cd2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002cc8:	69b9      	ldr	r1, [r7, #24]
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 ffce 	bl	8003c6c <I2C_Slave_ADDR>
 8002cd0:	e066      	b.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	091b      	lsrs	r3, r3, #4
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d009      	beq.n	8002cf2 <HAL_I2C_EV_IRQHandler+0x22e>
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	0a5b      	lsrs	r3, r3, #9
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f001 f808 	bl	8003d00 <I2C_Slave_STOPF>
 8002cf0:	e056      	b.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002cf2:	7bbb      	ldrb	r3, [r7, #14]
 8002cf4:	2b21      	cmp	r3, #33	@ 0x21
 8002cf6:	d002      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0x23a>
 8002cf8:	7bbb      	ldrb	r3, [r7, #14]
 8002cfa:	2b29      	cmp	r3, #41	@ 0x29
 8002cfc:	d125      	bne.n	8002d4a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	09db      	lsrs	r3, r3, #7
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00f      	beq.n	8002d2a <HAL_I2C_EV_IRQHandler+0x266>
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	0a9b      	lsrs	r3, r3, #10
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d009      	beq.n	8002d2a <HAL_I2C_EV_IRQHandler+0x266>
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	089b      	lsrs	r3, r3, #2
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d103      	bne.n	8002d2a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 fee6 	bl	8003af4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d28:	e039      	b.n	8002d9e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	089b      	lsrs	r3, r3, #2
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d033      	beq.n	8002d9e <HAL_I2C_EV_IRQHandler+0x2da>
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	0a5b      	lsrs	r3, r3, #9
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d02d      	beq.n	8002d9e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 ff13 	bl	8003b6e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d48:	e029      	b.n	8002d9e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	099b      	lsrs	r3, r3, #6
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00f      	beq.n	8002d76 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	0a9b      	lsrs	r3, r3, #10
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	089b      	lsrs	r3, r3, #2
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d103      	bne.n	8002d76 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 ff1d 	bl	8003bae <I2C_SlaveReceive_RXNE>
 8002d74:	e014      	b.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	089b      	lsrs	r3, r3, #2
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00e      	beq.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	0a5b      	lsrs	r3, r3, #9
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d008      	beq.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 ff4b 	bl	8003c2a <I2C_SlaveReceive_BTF>
 8002d94:	e004      	b.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002d96:	bf00      	nop
 8002d98:	e002      	b.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d9a:	bf00      	nop
 8002d9c:	e000      	b.n	8002da0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d9e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002da0:	3720      	adds	r7, #32
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b08a      	sub	sp, #40	@ 0x28
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002dc8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d016      	beq.n	8002e04 <HAL_I2C_ER_IRQHandler+0x5e>
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	0a1b      	lsrs	r3, r3, #8
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d010      	beq.n	8002e04 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002df2:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e02:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	0a5b      	lsrs	r3, r3, #9
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00e      	beq.n	8002e2e <HAL_I2C_ER_IRQHandler+0x88>
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	0a1b      	lsrs	r3, r3, #8
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	f043 0302 	orr.w	r3, r3, #2
 8002e22:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002e2c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e2e:	6a3b      	ldr	r3, [r7, #32]
 8002e30:	0a9b      	lsrs	r3, r3, #10
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d03f      	beq.n	8002eba <HAL_I2C_ER_IRQHandler+0x114>
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	0a1b      	lsrs	r3, r3, #8
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d039      	beq.n	8002eba <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002e46:	7efb      	ldrb	r3, [r7, #27]
 8002e48:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e58:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002e60:	7ebb      	ldrb	r3, [r7, #26]
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d112      	bne.n	8002e8c <HAL_I2C_ER_IRQHandler+0xe6>
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10f      	bne.n	8002e8c <HAL_I2C_ER_IRQHandler+0xe6>
 8002e6c:	7cfb      	ldrb	r3, [r7, #19]
 8002e6e:	2b21      	cmp	r3, #33	@ 0x21
 8002e70:	d008      	beq.n	8002e84 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002e72:	7cfb      	ldrb	r3, [r7, #19]
 8002e74:	2b29      	cmp	r3, #41	@ 0x29
 8002e76:	d005      	beq.n	8002e84 <HAL_I2C_ER_IRQHandler+0xde>
 8002e78:	7cfb      	ldrb	r3, [r7, #19]
 8002e7a:	2b28      	cmp	r3, #40	@ 0x28
 8002e7c:	d106      	bne.n	8002e8c <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2b21      	cmp	r3, #33	@ 0x21
 8002e82:	d103      	bne.n	8002e8c <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f001 f86b 	bl	8003f60 <I2C_Slave_AF>
 8002e8a:	e016      	b.n	8002eba <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e94:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e98:	f043 0304 	orr.w	r3, r3, #4
 8002e9c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e9e:	7efb      	ldrb	r3, [r7, #27]
 8002ea0:	2b10      	cmp	r3, #16
 8002ea2:	d002      	beq.n	8002eaa <HAL_I2C_ER_IRQHandler+0x104>
 8002ea4:	7efb      	ldrb	r3, [r7, #27]
 8002ea6:	2b40      	cmp	r3, #64	@ 0x40
 8002ea8:	d107      	bne.n	8002eba <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002eba:	6a3b      	ldr	r3, [r7, #32]
 8002ebc:	0adb      	lsrs	r3, r3, #11
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00e      	beq.n	8002ee4 <HAL_I2C_ER_IRQHandler+0x13e>
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	0a1b      	lsrs	r3, r3, #8
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d008      	beq.n	8002ee4 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	f043 0308 	orr.w	r3, r3, #8
 8002ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002ee2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d008      	beq.n	8002efc <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f001 f8a6 	bl	8004048 <I2C_ITError>
  }
}
 8002efc:	bf00      	nop
 8002efe:	3728      	adds	r7, #40	@ 0x28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr

08002f16 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr

08002f28 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	70fb      	strb	r3, [r7, #3]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr

08002f66 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f66:	b480      	push	{r7}
 8002f68:	b083      	sub	sp, #12
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr

08002f8a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bc80      	pop	{r7}
 8002f9a:	4770      	bx	lr

08002f9c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002faa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fb2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d150      	bne.n	8003064 <I2C_MasterTransmit_TXE+0xc8>
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	2b21      	cmp	r3, #33	@ 0x21
 8002fc6:	d14d      	bne.n	8003064 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b08      	cmp	r3, #8
 8002fcc:	d01d      	beq.n	800300a <I2C_MasterTransmit_TXE+0x6e>
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d01a      	beq.n	800300a <I2C_MasterTransmit_TXE+0x6e>
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fda:	d016      	beq.n	800300a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fea:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2211      	movs	r2, #17
 8002ff0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff ff7e 	bl	8002f04 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003008:	e060      	b.n	80030cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003018:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003028:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2220      	movs	r2, #32
 8003034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b40      	cmp	r3, #64	@ 0x40
 8003042:	d107      	bne.n	8003054 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f7fd fc6f 	bl	8000930 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003052:	e03b      	b.n	80030cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7ff ff51 	bl	8002f04 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003062:	e033      	b.n	80030cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	2b21      	cmp	r3, #33	@ 0x21
 8003068:	d005      	beq.n	8003076 <I2C_MasterTransmit_TXE+0xda>
 800306a:	7bbb      	ldrb	r3, [r7, #14]
 800306c:	2b40      	cmp	r3, #64	@ 0x40
 800306e:	d12d      	bne.n	80030cc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	2b22      	cmp	r3, #34	@ 0x22
 8003074:	d12a      	bne.n	80030cc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307a:	b29b      	uxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d108      	bne.n	8003092 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800308e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003090:	e01c      	b.n	80030cc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b40      	cmp	r3, #64	@ 0x40
 800309c:	d103      	bne.n	80030a6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f88e 	bl	80031c0 <I2C_MemoryTransmit_TXE_BTF>
}
 80030a4:	e012      	b.n	80030cc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030aa:	781a      	ldrb	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80030ca:	e7ff      	b.n	80030cc <I2C_MasterTransmit_TXE+0x130>
 80030cc:	bf00      	nop
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b21      	cmp	r3, #33	@ 0x21
 80030ec:	d164      	bne.n	80031b8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d012      	beq.n	800311e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	781a      	ldrb	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	1c5a      	adds	r2, r3, #1
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003112:	b29b      	uxth	r3, r3
 8003114:	3b01      	subs	r3, #1
 8003116:	b29a      	uxth	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800311c:	e04c      	b.n	80031b8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d01d      	beq.n	8003160 <I2C_MasterTransmit_BTF+0x8c>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b20      	cmp	r3, #32
 8003128:	d01a      	beq.n	8003160 <I2C_MasterTransmit_BTF+0x8c>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003130:	d016      	beq.n	8003160 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003140:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2211      	movs	r2, #17
 8003146:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff fed3 	bl	8002f04 <HAL_I2C_MasterTxCpltCallback>
}
 800315e:	e02b      	b.n	80031b8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800316e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800317e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b40      	cmp	r3, #64	@ 0x40
 8003198:	d107      	bne.n	80031aa <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f7fd fbc4 	bl	8000930 <HAL_I2C_MemTxCpltCallback>
}
 80031a8:	e006      	b.n	80031b8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff fea6 	bl	8002f04 <HAL_I2C_MasterTxCpltCallback>
}
 80031b8:	bf00      	nop
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d11d      	bne.n	8003214 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d10b      	bne.n	80031f8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031f0:	1c9a      	adds	r2, r3, #2
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80031f6:	e077      	b.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	121b      	asrs	r3, r3, #8
 8003200:	b2da      	uxtb	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003212:	e069      	b.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003218:	2b01      	cmp	r3, #1
 800321a:	d10b      	bne.n	8003234 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003220:	b2da      	uxtb	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003232:	e059      	b.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003238:	2b02      	cmp	r3, #2
 800323a:	d152      	bne.n	80032e2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	2b22      	cmp	r3, #34	@ 0x22
 8003240:	d10d      	bne.n	800325e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003250:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003256:	1c5a      	adds	r2, r3, #1
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800325c:	e044      	b.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003262:	b29b      	uxth	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d015      	beq.n	8003294 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003268:	7bfb      	ldrb	r3, [r7, #15]
 800326a:	2b21      	cmp	r3, #33	@ 0x21
 800326c:	d112      	bne.n	8003294 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003272:	781a      	ldrb	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003288:	b29b      	uxth	r3, r3
 800328a:	3b01      	subs	r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003292:	e029      	b.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d124      	bne.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800329e:	7bfb      	ldrb	r3, [r7, #15]
 80032a0:	2b21      	cmp	r3, #33	@ 0x21
 80032a2:	d121      	bne.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80032b2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032c2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2220      	movs	r2, #32
 80032ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7fd fb28 	bl	8000930 <HAL_I2C_MemTxCpltCallback>
}
 80032e0:	e002      	b.n	80032e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff f970 	bl	80025c8 <I2C_Flush_DR>
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b22      	cmp	r3, #34	@ 0x22
 8003302:	f040 80b9 	bne.w	8003478 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003310:	b29b      	uxth	r3, r3
 8003312:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b03      	cmp	r3, #3
 8003318:	d921      	bls.n	800335e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332c:	1c5a      	adds	r2, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b03      	cmp	r3, #3
 8003348:	f040 8096 	bne.w	8003478 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800335a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800335c:	e08c      	b.n	8003478 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003362:	2b02      	cmp	r3, #2
 8003364:	d07f      	beq.n	8003466 <I2C_MasterReceive_RXNE+0x176>
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d002      	beq.n	8003372 <I2C_MasterReceive_RXNE+0x82>
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d179      	bne.n	8003466 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f001 fb98 	bl	8004aa8 <I2C_WaitOnSTOPRequestThroughIT>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d14c      	bne.n	8003418 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800338c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800339c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	3b01      	subs	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b40      	cmp	r3, #64	@ 0x40
 80033d6:	d10a      	bne.n	80033ee <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7ff fdc6 	bl	8002f78 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80033ec:	e044      	b.n	8003478 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d002      	beq.n	8003402 <I2C_MasterReceive_RXNE+0x112>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2b20      	cmp	r3, #32
 8003400:	d103      	bne.n	800340a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	631a      	str	r2, [r3, #48]	@ 0x30
 8003408:	e002      	b.n	8003410 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2212      	movs	r2, #18
 800340e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff fd80 	bl	8002f16 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003416:	e02f      	b.n	8003478 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003426:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343a:	1c5a      	adds	r2, r3, #1
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003444:	b29b      	uxth	r3, r3
 8003446:	3b01      	subs	r3, #1
 8003448:	b29a      	uxth	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2220      	movs	r2, #32
 8003452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fd fa90 	bl	8000984 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003464:	e008      	b.n	8003478 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003474:	605a      	str	r2, [r3, #4]
}
 8003476:	e7ff      	b.n	8003478 <I2C_MasterReceive_RXNE+0x188>
 8003478:	bf00      	nop
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b04      	cmp	r3, #4
 8003496:	d11b      	bne.n	80034d0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034a6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	3b01      	subs	r3, #1
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80034ce:	e0c4      	b.n	800365a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	d129      	bne.n	800352e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034e8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d00a      	beq.n	8003506 <I2C_MasterReceive_BTF+0x86>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d007      	beq.n	8003506 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003504:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	691a      	ldr	r2, [r3, #16]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	b2d2      	uxtb	r2, r2
 8003512:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800352c:	e095      	b.n	800365a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003532:	b29b      	uxth	r3, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d17d      	bne.n	8003634 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d002      	beq.n	8003544 <I2C_MasterReceive_BTF+0xc4>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2b10      	cmp	r3, #16
 8003542:	d108      	bne.n	8003556 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	e016      	b.n	8003584 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2b04      	cmp	r3, #4
 800355a:	d002      	beq.n	8003562 <I2C_MasterReceive_BTF+0xe2>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d108      	bne.n	8003574 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	e007      	b.n	8003584 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003582:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	691a      	ldr	r2, [r3, #16]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	1c5a      	adds	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	691a      	ldr	r2, [r3, #16]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	b2d2      	uxtb	r2, r2
 80035b6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80035de:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b40      	cmp	r3, #64	@ 0x40
 80035f2:	d10a      	bne.n	800360a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff fcb8 	bl	8002f78 <HAL_I2C_MemRxCpltCallback>
}
 8003608:	e027      	b.n	800365a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2b08      	cmp	r3, #8
 8003616:	d002      	beq.n	800361e <I2C_MasterReceive_BTF+0x19e>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b20      	cmp	r3, #32
 800361c:	d103      	bne.n	8003626 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	631a      	str	r2, [r3, #48]	@ 0x30
 8003624:	e002      	b.n	800362c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2212      	movs	r2, #18
 800362a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff fc72 	bl	8002f16 <HAL_I2C_MasterRxCpltCallback>
}
 8003632:	e012      	b.n	800365a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	691a      	ldr	r2, [r3, #16]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003646:	1c5a      	adds	r2, r3, #1
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800365a:	bf00      	nop
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b40      	cmp	r3, #64	@ 0x40
 8003674:	d117      	bne.n	80036a6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800368e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003690:	e067      	b.n	8003762 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	b2da      	uxtb	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	611a      	str	r2, [r3, #16]
}
 80036a4:	e05d      	b.n	8003762 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036ae:	d133      	bne.n	8003718 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b21      	cmp	r3, #33	@ 0x21
 80036ba:	d109      	bne.n	80036d0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036cc:	611a      	str	r2, [r3, #16]
 80036ce:	e008      	b.n	80036e2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	f043 0301 	orr.w	r3, r3, #1
 80036da:	b2da      	uxtb	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d004      	beq.n	80036f4 <I2C_Master_SB+0x92>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d108      	bne.n	8003706 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d032      	beq.n	8003762 <I2C_Master_SB+0x100>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	d02d      	beq.n	8003762 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003714:	605a      	str	r2, [r3, #4]
}
 8003716:	e024      	b.n	8003762 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10e      	bne.n	800373e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003724:	b29b      	uxth	r3, r3
 8003726:	11db      	asrs	r3, r3, #7
 8003728:	b2db      	uxtb	r3, r3
 800372a:	f003 0306 	and.w	r3, r3, #6
 800372e:	b2db      	uxtb	r3, r3
 8003730:	f063 030f 	orn	r3, r3, #15
 8003734:	b2da      	uxtb	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	611a      	str	r2, [r3, #16]
}
 800373c:	e011      	b.n	8003762 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003742:	2b01      	cmp	r3, #1
 8003744:	d10d      	bne.n	8003762 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800374a:	b29b      	uxth	r3, r3
 800374c:	11db      	asrs	r3, r3, #7
 800374e:	b2db      	uxtb	r3, r3
 8003750:	f003 0306 	and.w	r3, r3, #6
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f063 030e 	orn	r3, r3, #14
 800375a:	b2da      	uxtb	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	611a      	str	r2, [r3, #16]
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr

0800376c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003778:	b2da      	uxtb	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003784:	2b00      	cmp	r3, #0
 8003786:	d004      	beq.n	8003792 <I2C_Master_ADD10+0x26>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800378c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800378e:	2b00      	cmp	r3, #0
 8003790:	d108      	bne.n	80037a4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00c      	beq.n	80037b4 <I2C_Master_ADD10+0x48>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d007      	beq.n	80037b4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037b2:	605a      	str	r2, [r3, #4]
  }
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bc80      	pop	{r7}
 80037bc:	4770      	bx	lr

080037be <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80037be:	b480      	push	{r7}
 80037c0:	b091      	sub	sp, #68	@ 0x44
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037da:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b22      	cmp	r3, #34	@ 0x22
 80037e6:	f040 8174 	bne.w	8003ad2 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10f      	bne.n	8003812 <I2C_Master_ADDR+0x54>
 80037f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037f6:	2b40      	cmp	r3, #64	@ 0x40
 80037f8:	d10b      	bne.n	8003812 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037fa:	2300      	movs	r3, #0
 80037fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	633b      	str	r3, [r7, #48]	@ 0x30
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	633b      	str	r3, [r7, #48]	@ 0x30
 800380e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003810:	e16b      	b.n	8003aea <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003816:	2b00      	cmp	r3, #0
 8003818:	d11d      	bne.n	8003856 <I2C_Master_ADDR+0x98>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003822:	d118      	bne.n	8003856 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003824:	2300      	movs	r3, #0
 8003826:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003848:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	651a      	str	r2, [r3, #80]	@ 0x50
 8003854:	e149      	b.n	8003aea <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d113      	bne.n	8003888 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003860:	2300      	movs	r3, #0
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003874:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	e120      	b.n	8003aca <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388c:	b29b      	uxth	r3, r3
 800388e:	2b01      	cmp	r3, #1
 8003890:	f040 808a 	bne.w	80039a8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003896:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800389a:	d137      	bne.n	800390c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038aa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ba:	d113      	bne.n	80038e4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038cc:	2300      	movs	r3, #0
 80038ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	627b      	str	r3, [r7, #36]	@ 0x24
 80038e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e2:	e0f2      	b.n	8003aca <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e4:	2300      	movs	r3, #0
 80038e6:	623b      	str	r3, [r7, #32]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	623b      	str	r3, [r7, #32]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	623b      	str	r3, [r7, #32]
 80038f8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	e0de      	b.n	8003aca <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800390c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390e:	2b08      	cmp	r3, #8
 8003910:	d02e      	beq.n	8003970 <I2C_Master_ADDR+0x1b2>
 8003912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003914:	2b20      	cmp	r3, #32
 8003916:	d02b      	beq.n	8003970 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800391a:	2b12      	cmp	r3, #18
 800391c:	d102      	bne.n	8003924 <I2C_Master_ADDR+0x166>
 800391e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003920:	2b01      	cmp	r3, #1
 8003922:	d125      	bne.n	8003970 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003926:	2b04      	cmp	r3, #4
 8003928:	d00e      	beq.n	8003948 <I2C_Master_ADDR+0x18a>
 800392a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392c:	2b02      	cmp	r3, #2
 800392e:	d00b      	beq.n	8003948 <I2C_Master_ADDR+0x18a>
 8003930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003932:	2b10      	cmp	r3, #16
 8003934:	d008      	beq.n	8003948 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	e007      	b.n	8003958 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003956:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003958:	2300      	movs	r3, #0
 800395a:	61fb      	str	r3, [r7, #28]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	61fb      	str	r3, [r7, #28]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	61fb      	str	r3, [r7, #28]
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	e0ac      	b.n	8003aca <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800397e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003980:	2300      	movs	r3, #0
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	61bb      	str	r3, [r7, #24]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	61bb      	str	r3, [r7, #24]
 8003994:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	e090      	b.n	8003aca <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d158      	bne.n	8003a64 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80039b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d021      	beq.n	80039fc <I2C_Master_ADDR+0x23e>
 80039b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d01e      	beq.n	80039fc <I2C_Master_ADDR+0x23e>
 80039be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d01b      	beq.n	80039fc <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039d2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	617b      	str	r3, [r7, #20]
 80039e8:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e012      	b.n	8003a22 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a0a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	613b      	str	r3, [r7, #16]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	613b      	str	r3, [r7, #16]
 8003a20:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a30:	d14b      	bne.n	8003aca <I2C_Master_ADDR+0x30c>
 8003a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a38:	d00b      	beq.n	8003a52 <I2C_Master_ADDR+0x294>
 8003a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d008      	beq.n	8003a52 <I2C_Master_ADDR+0x294>
 8003a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a42:	2b08      	cmp	r3, #8
 8003a44:	d005      	beq.n	8003a52 <I2C_Master_ADDR+0x294>
 8003a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a48:	2b10      	cmp	r3, #16
 8003a4a:	d002      	beq.n	8003a52 <I2C_Master_ADDR+0x294>
 8003a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a4e:	2b20      	cmp	r3, #32
 8003a50:	d13b      	bne.n	8003aca <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a60:	605a      	str	r2, [r3, #4]
 8003a62:	e032      	b.n	8003aca <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a72:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a82:	d117      	bne.n	8003ab4 <I2C_Master_ADDR+0x2f6>
 8003a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a86:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a8a:	d00b      	beq.n	8003aa4 <I2C_Master_ADDR+0x2e6>
 8003a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d008      	beq.n	8003aa4 <I2C_Master_ADDR+0x2e6>
 8003a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d005      	beq.n	8003aa4 <I2C_Master_ADDR+0x2e6>
 8003a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a9a:	2b10      	cmp	r3, #16
 8003a9c:	d002      	beq.n	8003aa4 <I2C_Master_ADDR+0x2e6>
 8003a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa0:	2b20      	cmp	r3, #32
 8003aa2:	d107      	bne.n	8003ab4 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ab2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	60fb      	str	r3, [r7, #12]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003ad0:	e00b      	b.n	8003aea <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	60bb      	str	r3, [r7, #8]
 8003ae6:	68bb      	ldr	r3, [r7, #8]
}
 8003ae8:	e7ff      	b.n	8003aea <I2C_Master_ADDR+0x32c>
 8003aea:	bf00      	nop
 8003aec:	3744      	adds	r7, #68	@ 0x44
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr

08003af4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b02:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d02b      	beq.n	8003b66 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b12:	781a      	ldrb	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1e:	1c5a      	adds	r2, r3, #1
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d114      	bne.n	8003b66 <I2C_SlaveTransmit_TXE+0x72>
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
 8003b3e:	2b29      	cmp	r3, #41	@ 0x29
 8003b40:	d111      	bne.n	8003b66 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b50:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2221      	movs	r2, #33	@ 0x21
 8003b56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2228      	movs	r2, #40	@ 0x28
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7ff f9e1 	bl	8002f28 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b66:	bf00      	nop
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d011      	beq.n	8003ba4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	781a      	ldrb	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b084      	sub	sp, #16
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bbc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d02c      	beq.n	8003c22 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691a      	ldr	r2, [r3, #16]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d114      	bne.n	8003c22 <I2C_SlaveReceive_RXNE+0x74>
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
 8003bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bfc:	d111      	bne.n	8003c22 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c0c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2222      	movs	r2, #34	@ 0x22
 8003c12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2228      	movs	r2, #40	@ 0x28
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7ff f98c 	bl	8002f3a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d012      	beq.n	8003c62 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4e:	1c5a      	adds	r2, r3, #1
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bc80      	pop	{r7}
 8003c6a:	4770      	bx	lr

08003c6c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003c76:	2300      	movs	r3, #0
 8003c78:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003c86:	2b28      	cmp	r3, #40	@ 0x28
 8003c88:	d127      	bne.n	8003cda <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c98:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	089b      	lsrs	r3, r3, #2
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	09db      	lsrs	r3, r3, #7
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d103      	bne.n	8003cbe <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	81bb      	strh	r3, [r7, #12]
 8003cbc:	e002      	b.n	8003cc4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003ccc:	89ba      	ldrh	r2, [r7, #12]
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f7ff f93a 	bl	8002f4c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cd8:	e00e      	b.n	8003cf8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60bb      	str	r3, [r7, #8]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	60bb      	str	r3, [r7, #8]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003cf8:	bf00      	nop
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d0e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d1e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d4c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d5c:	d172      	bne.n	8003e44 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b22      	cmp	r3, #34	@ 0x22
 8003d62:	d002      	beq.n	8003d6a <I2C_Slave_STOPF+0x6a>
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d68:	d135      	bne.n	8003dd6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d005      	beq.n	8003d8e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	f043 0204 	orr.w	r2, r3, #4
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d9c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fd ff5a 	bl	8001c5c <HAL_DMA_GetState>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d049      	beq.n	8003e42 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db2:	4a69      	ldr	r2, [pc, #420]	@ (8003f58 <I2C_Slave_STOPF+0x258>)
 8003db4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fd fdd0 	bl	8001960 <HAL_DMA_Abort_IT>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d03d      	beq.n	8003e42 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003dd0:	4610      	mov	r0, r2
 8003dd2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003dd4:	e035      	b.n	8003e42 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df2:	f043 0204 	orr.w	r2, r3, #4
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e08:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fd ff24 	bl	8001c5c <HAL_DMA_GetState>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d014      	beq.n	8003e44 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1e:	4a4e      	ldr	r2, [pc, #312]	@ (8003f58 <I2C_Slave_STOPF+0x258>)
 8003e20:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fd fd9a 	bl	8001960 <HAL_DMA_Abort_IT>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d008      	beq.n	8003e44 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4798      	blx	r3
 8003e40:	e000      	b.n	8003e44 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e42:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d03e      	beq.n	8003ecc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	f003 0304 	and.w	r3, r3, #4
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d112      	bne.n	8003e82 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e8c:	2b40      	cmp	r3, #64	@ 0x40
 8003e8e:	d112      	bne.n	8003eb6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691a      	ldr	r2, [r3, #16]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	1c5a      	adds	r2, r3, #1
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d005      	beq.n	8003ecc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec4:	f043 0204 	orr.w	r2, r3, #4
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 f8b7 	bl	8004048 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003eda:	e039      	b.n	8003f50 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003edc:	7bfb      	ldrb	r3, [r7, #15]
 8003ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ee0:	d109      	bne.n	8003ef6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2228      	movs	r2, #40	@ 0x28
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff f822 	bl	8002f3a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b28      	cmp	r3, #40	@ 0x28
 8003f00:	d111      	bne.n	8003f26 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a15      	ldr	r2, [pc, #84]	@ (8003f5c <I2C_Slave_STOPF+0x25c>)
 8003f06:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2220      	movs	r2, #32
 8003f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7ff f821 	bl	8002f66 <HAL_I2C_ListenCpltCallback>
}
 8003f24:	e014      	b.n	8003f50 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	2b22      	cmp	r3, #34	@ 0x22
 8003f2c:	d002      	beq.n	8003f34 <I2C_Slave_STOPF+0x234>
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
 8003f30:	2b22      	cmp	r3, #34	@ 0x22
 8003f32:	d10d      	bne.n	8003f50 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fe fff5 	bl	8002f3a <HAL_I2C_SlaveRxCpltCallback>
}
 8003f50:	bf00      	nop
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	08004605 	.word	0x08004605
 8003f5c:	ffff0000 	.word	0xffff0000

08003f60 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f74:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d002      	beq.n	8003f82 <I2C_Slave_AF+0x22>
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	d129      	bne.n	8003fd6 <I2C_Slave_AF+0x76>
 8003f82:	7bfb      	ldrb	r3, [r7, #15]
 8003f84:	2b28      	cmp	r3, #40	@ 0x28
 8003f86:	d126      	bne.n	8003fd6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a2e      	ldr	r2, [pc, #184]	@ (8004044 <I2C_Slave_AF+0xe4>)
 8003f8c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f9c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fa6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fb6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7fe ffc9 	bl	8002f66 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003fd4:	e031      	b.n	800403a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003fd6:	7bfb      	ldrb	r3, [r7, #15]
 8003fd8:	2b21      	cmp	r3, #33	@ 0x21
 8003fda:	d129      	bne.n	8004030 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a19      	ldr	r2, [pc, #100]	@ (8004044 <I2C_Slave_AF+0xe4>)
 8003fe0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2221      	movs	r2, #33	@ 0x21
 8003fe6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2220      	movs	r2, #32
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004006:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004010:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004020:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7fe fad0 	bl	80025c8 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7fe ff7d 	bl	8002f28 <HAL_I2C_SlaveTxCpltCallback>
}
 800402e:	e004      	b.n	800403a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004038:	615a      	str	r2, [r3, #20]
}
 800403a:	bf00      	nop
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	ffff0000 	.word	0xffff0000

08004048 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004056:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800405e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004060:	7bbb      	ldrb	r3, [r7, #14]
 8004062:	2b10      	cmp	r3, #16
 8004064:	d002      	beq.n	800406c <I2C_ITError+0x24>
 8004066:	7bbb      	ldrb	r3, [r7, #14]
 8004068:	2b40      	cmp	r3, #64	@ 0x40
 800406a:	d10a      	bne.n	8004082 <I2C_ITError+0x3a>
 800406c:	7bfb      	ldrb	r3, [r7, #15]
 800406e:	2b22      	cmp	r3, #34	@ 0x22
 8004070:	d107      	bne.n	8004082 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004080:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004082:	7bfb      	ldrb	r3, [r7, #15]
 8004084:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004088:	2b28      	cmp	r3, #40	@ 0x28
 800408a:	d107      	bne.n	800409c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2228      	movs	r2, #40	@ 0x28
 8004096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800409a:	e015      	b.n	80040c8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040aa:	d00a      	beq.n	80040c2 <I2C_ITError+0x7a>
 80040ac:	7bfb      	ldrb	r3, [r7, #15]
 80040ae:	2b60      	cmp	r3, #96	@ 0x60
 80040b0:	d007      	beq.n	80040c2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040d6:	d162      	bne.n	800419e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040e6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d020      	beq.n	8004138 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040fa:	4a6a      	ldr	r2, [pc, #424]	@ (80042a4 <I2C_ITError+0x25c>)
 80040fc:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004102:	4618      	mov	r0, r3
 8004104:	f7fd fc2c 	bl	8001960 <HAL_DMA_Abort_IT>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 8089 	beq.w	8004222 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0201 	bic.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2220      	movs	r2, #32
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800412c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004132:	4610      	mov	r0, r2
 8004134:	4798      	blx	r3
 8004136:	e074      	b.n	8004222 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413c:	4a59      	ldr	r2, [pc, #356]	@ (80042a4 <I2C_ITError+0x25c>)
 800413e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004144:	4618      	mov	r0, r3
 8004146:	f7fd fc0b 	bl	8001960 <HAL_DMA_Abort_IT>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d068      	beq.n	8004222 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800415a:	2b40      	cmp	r3, #64	@ 0x40
 800415c:	d10b      	bne.n	8004176 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	691a      	ldr	r2, [r3, #16]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	b2d2      	uxtb	r2, r2
 800416a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0201 	bic.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004198:	4610      	mov	r0, r2
 800419a:	4798      	blx	r3
 800419c:	e041      	b.n	8004222 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b60      	cmp	r3, #96	@ 0x60
 80041a8:	d125      	bne.n	80041f6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c2:	2b40      	cmp	r3, #64	@ 0x40
 80041c4:	d10b      	bne.n	80041de <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	691a      	ldr	r2, [r3, #16]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d0:	b2d2      	uxtb	r2, r2
 80041d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fe fecb 	bl	8002f8a <HAL_I2C_AbortCpltCallback>
 80041f4:	e015      	b.n	8004222 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004200:	2b40      	cmp	r3, #64	@ 0x40
 8004202:	d10b      	bne.n	800421c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	691a      	ldr	r2, [r3, #16]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004216:	1c5a      	adds	r2, r3, #1
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7fc fbb1 	bl	8000984 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004226:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10e      	bne.n	8004250 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004238:	2b00      	cmp	r3, #0
 800423a:	d109      	bne.n	8004250 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004242:	2b00      	cmp	r3, #0
 8004244:	d104      	bne.n	8004250 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800425e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004266:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	f003 0304 	and.w	r3, r3, #4
 8004270:	2b04      	cmp	r3, #4
 8004272:	d113      	bne.n	800429c <I2C_ITError+0x254>
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	2b28      	cmp	r3, #40	@ 0x28
 8004278:	d110      	bne.n	800429c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a0a      	ldr	r2, [pc, #40]	@ (80042a8 <I2C_ITError+0x260>)
 800427e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7fe fe65 	bl	8002f66 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800429c:	bf00      	nop
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	08004605 	.word	0x08004605
 80042a8:	ffff0000 	.word	0xffff0000

080042ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af02      	add	r7, sp, #8
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	4608      	mov	r0, r1
 80042b6:	4611      	mov	r1, r2
 80042b8:	461a      	mov	r2, r3
 80042ba:	4603      	mov	r3, r0
 80042bc:	817b      	strh	r3, [r7, #10]
 80042be:	460b      	mov	r3, r1
 80042c0:	813b      	strh	r3, [r7, #8]
 80042c2:	4613      	mov	r3, r2
 80042c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	2200      	movs	r2, #0
 80042de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 fa36 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00d      	beq.n	800430a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042fc:	d103      	bne.n	8004306 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004304:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e05f      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800430a:	897b      	ldrh	r3, [r7, #10]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	461a      	mov	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800431a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431c:	6a3a      	ldr	r2, [r7, #32]
 800431e:	492d      	ldr	r1, [pc, #180]	@ (80043d4 <I2C_RequestMemoryWrite+0x128>)
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 fa91 	bl	8004848 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e04c      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	617b      	str	r3, [r7, #20]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	617b      	str	r3, [r7, #20]
 8004344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004348:	6a39      	ldr	r1, [r7, #32]
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 fb1c 	bl	8004988 <I2C_WaitOnTXEFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00d      	beq.n	8004372 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	2b04      	cmp	r3, #4
 800435c:	d107      	bne.n	800436e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800436c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e02b      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d105      	bne.n	8004384 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004378:	893b      	ldrh	r3, [r7, #8]
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	611a      	str	r2, [r3, #16]
 8004382:	e021      	b.n	80043c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004384:	893b      	ldrh	r3, [r7, #8]
 8004386:	0a1b      	lsrs	r3, r3, #8
 8004388:	b29b      	uxth	r3, r3
 800438a:	b2da      	uxtb	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004394:	6a39      	ldr	r1, [r7, #32]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 faf6 	bl	8004988 <I2C_WaitOnTXEFlagUntilTimeout>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00d      	beq.n	80043be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d107      	bne.n	80043ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e005      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	00010002 	.word	0x00010002

080043d8 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ec:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043f4:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fa:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800440a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004418:	2200      	movs	r2, #0
 800441a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004420:	2b00      	cmp	r3, #0
 8004422:	d003      	beq.n	800442c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004428:	2200      	movs	r2, #0
 800442a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800442c:	7cfb      	ldrb	r3, [r7, #19]
 800442e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004432:	2b21      	cmp	r3, #33	@ 0x21
 8004434:	d007      	beq.n	8004446 <I2C_DMAXferCplt+0x6e>
 8004436:	7cfb      	ldrb	r3, [r7, #19]
 8004438:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800443c:	2b22      	cmp	r3, #34	@ 0x22
 800443e:	d131      	bne.n	80044a4 <I2C_DMAXferCplt+0xcc>
 8004440:	7cbb      	ldrb	r3, [r7, #18]
 8004442:	2b20      	cmp	r3, #32
 8004444:	d12e      	bne.n	80044a4 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004454:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	2200      	movs	r2, #0
 800445a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800445c:	7cfb      	ldrb	r3, [r7, #19]
 800445e:	2b29      	cmp	r3, #41	@ 0x29
 8004460:	d10a      	bne.n	8004478 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	2221      	movs	r2, #33	@ 0x21
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	2228      	movs	r2, #40	@ 0x28
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004470:	6978      	ldr	r0, [r7, #20]
 8004472:	f7fe fd59 	bl	8002f28 <HAL_I2C_SlaveTxCpltCallback>
 8004476:	e00c      	b.n	8004492 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004478:	7cfb      	ldrb	r3, [r7, #19]
 800447a:	2b2a      	cmp	r3, #42	@ 0x2a
 800447c:	d109      	bne.n	8004492 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2222      	movs	r2, #34	@ 0x22
 8004482:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	2228      	movs	r2, #40	@ 0x28
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800448c:	6978      	ldr	r0, [r7, #20]
 800448e:	f7fe fd54 	bl	8002f3a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80044a0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80044a2:	e074      	b.n	800458e <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d06e      	beq.n	800458e <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d107      	bne.n	80044ca <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044c8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80044d8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044e0:	d009      	beq.n	80044f6 <I2C_DMAXferCplt+0x11e>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2b08      	cmp	r3, #8
 80044e6:	d006      	beq.n	80044f6 <I2C_DMAXferCplt+0x11e>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80044ee:	d002      	beq.n	80044f6 <I2C_DMAXferCplt+0x11e>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2b20      	cmp	r3, #32
 80044f4:	d107      	bne.n	8004506 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004504:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004514:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004524:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2200      	movs	r2, #0
 800452a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004530:	2b00      	cmp	r3, #0
 8004532:	d003      	beq.n	800453c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004534:	6978      	ldr	r0, [r7, #20]
 8004536:	f7fc fa25 	bl	8000984 <HAL_I2C_ErrorCallback>
}
 800453a:	e028      	b.n	800458e <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2220      	movs	r2, #32
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800454a:	b2db      	uxtb	r3, r3
 800454c:	2b40      	cmp	r3, #64	@ 0x40
 800454e:	d10a      	bne.n	8004566 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800455e:	6978      	ldr	r0, [r7, #20]
 8004560:	f7fe fd0a 	bl	8002f78 <HAL_I2C_MemRxCpltCallback>
}
 8004564:	e013      	b.n	800458e <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d002      	beq.n	800457a <I2C_DMAXferCplt+0x1a2>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b20      	cmp	r3, #32
 8004578:	d103      	bne.n	8004582 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2200      	movs	r2, #0
 800457e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004580:	e002      	b.n	8004588 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2212      	movs	r2, #18
 8004586:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004588:	6978      	ldr	r0, [r7, #20]
 800458a:	f7fe fcc4 	bl	8002f16 <HAL_I2C_MasterRxCpltCallback>
}
 800458e:	bf00      	nop
 8004590:	3718      	adds	r7, #24
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b0:	2200      	movs	r2, #0
 80045b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d003      	beq.n	80045c4 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c0:	2200      	movs	r2, #0
 80045c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045d2:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2220      	movs	r2, #32
 80045de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	f043 0210 	orr.w	r2, r3, #16
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f7fc f9c4 	bl	8000984 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80045fc:	bf00      	nop
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800461e:	4b4b      	ldr	r3, [pc, #300]	@ (800474c <I2C_DMAAbort+0x148>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	08db      	lsrs	r3, r3, #3
 8004624:	4a4a      	ldr	r2, [pc, #296]	@ (8004750 <I2C_DMAAbort+0x14c>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	0a1a      	lsrs	r2, r3, #8
 800462c:	4613      	mov	r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4413      	add	r3, r2
 8004632:	00da      	lsls	r2, r3, #3
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004642:	f043 0220 	orr.w	r2, r3, #32
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800464a:	e00a      	b.n	8004662 <I2C_DMAAbort+0x5e>
    }
    count--;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	3b01      	subs	r3, #1
 8004650:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800465c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004660:	d0ea      	beq.n	8004638 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466e:	2200      	movs	r2, #0
 8004670:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004676:	2b00      	cmp	r3, #0
 8004678:	d003      	beq.n	8004682 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467e:	2200      	movs	r2, #0
 8004680:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004690:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2200      	movs	r2, #0
 8004696:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a4:	2200      	movs	r2, #0
 80046a6:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b4:	2200      	movs	r2, #0
 80046b6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 0201 	bic.w	r2, r2, #1
 80046c6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2b60      	cmp	r3, #96	@ 0x60
 80046d2:	d10e      	bne.n	80046f2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	2220      	movs	r2, #32
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2200      	movs	r2, #0
 80046e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80046ea:	6978      	ldr	r0, [r7, #20]
 80046ec:	f7fe fc4d 	bl	8002f8a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80046f0:	e027      	b.n	8004742 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046f2:	7cfb      	ldrb	r3, [r7, #19]
 80046f4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046f8:	2b28      	cmp	r3, #40	@ 0x28
 80046fa:	d117      	bne.n	800472c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800471a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2200      	movs	r2, #0
 8004720:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	2228      	movs	r2, #40	@ 0x28
 8004726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800472a:	e007      	b.n	800473c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800473c:	6978      	ldr	r0, [r7, #20]
 800473e:	f7fc f921 	bl	8000984 <HAL_I2C_ErrorCallback>
}
 8004742:	bf00      	nop
 8004744:	3718      	adds	r7, #24
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	20000008 	.word	0x20000008
 8004750:	14f8b589 	.word	0x14f8b589

08004754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	4613      	mov	r3, r2
 8004762:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004764:	e048      	b.n	80047f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476c:	d044      	beq.n	80047f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800476e:	f7fc fe4d 	bl	800140c <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d302      	bcc.n	8004784 <I2C_WaitOnFlagUntilTimeout+0x30>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d139      	bne.n	80047f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	0c1b      	lsrs	r3, r3, #16
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b01      	cmp	r3, #1
 800478c:	d10d      	bne.n	80047aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	43da      	mvns	r2, r3
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	4013      	ands	r3, r2
 800479a:	b29b      	uxth	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	bf0c      	ite	eq
 80047a0:	2301      	moveq	r3, #1
 80047a2:	2300      	movne	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	461a      	mov	r2, r3
 80047a8:	e00c      	b.n	80047c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	43da      	mvns	r2, r3
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	4013      	ands	r3, r2
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	bf0c      	ite	eq
 80047bc:	2301      	moveq	r3, #1
 80047be:	2300      	movne	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	461a      	mov	r2, r3
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d116      	bne.n	80047f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2220      	movs	r2, #32
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e4:	f043 0220 	orr.w	r2, r3, #32
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e023      	b.n	8004840 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	0c1b      	lsrs	r3, r3, #16
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d10d      	bne.n	800481e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	43da      	mvns	r2, r3
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	4013      	ands	r3, r2
 800480e:	b29b      	uxth	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf0c      	ite	eq
 8004814:	2301      	moveq	r3, #1
 8004816:	2300      	movne	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	461a      	mov	r2, r3
 800481c:	e00c      	b.n	8004838 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	43da      	mvns	r2, r3
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	4013      	ands	r3, r2
 800482a:	b29b      	uxth	r3, r3
 800482c:	2b00      	cmp	r3, #0
 800482e:	bf0c      	ite	eq
 8004830:	2301      	moveq	r3, #1
 8004832:	2300      	movne	r3, #0
 8004834:	b2db      	uxtb	r3, r3
 8004836:	461a      	mov	r2, r3
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	429a      	cmp	r2, r3
 800483c:	d093      	beq.n	8004766 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
 8004854:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004856:	e071      	b.n	800493c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004866:	d123      	bne.n	80048b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004876:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004880:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489c:	f043 0204 	orr.w	r2, r3, #4
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e067      	b.n	8004980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b6:	d041      	beq.n	800493c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048b8:	f7fc fda8 	bl	800140c <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d302      	bcc.n	80048ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d136      	bne.n	800493c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	0c1b      	lsrs	r3, r3, #16
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d10c      	bne.n	80048f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	43da      	mvns	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4013      	ands	r3, r2
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	bf14      	ite	ne
 80048ea:	2301      	movne	r3, #1
 80048ec:	2300      	moveq	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	e00b      	b.n	800490a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	43da      	mvns	r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	4013      	ands	r3, r2
 80048fe:	b29b      	uxth	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf14      	ite	ne
 8004904:	2301      	movne	r3, #1
 8004906:	2300      	moveq	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d016      	beq.n	800493c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004928:	f043 0220 	orr.w	r2, r3, #32
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e021      	b.n	8004980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	0c1b      	lsrs	r3, r3, #16
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b01      	cmp	r3, #1
 8004944:	d10c      	bne.n	8004960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	43da      	mvns	r2, r3
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	4013      	ands	r3, r2
 8004952:	b29b      	uxth	r3, r3
 8004954:	2b00      	cmp	r3, #0
 8004956:	bf14      	ite	ne
 8004958:	2301      	movne	r3, #1
 800495a:	2300      	moveq	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e00b      	b.n	8004978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	43da      	mvns	r2, r3
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4013      	ands	r3, r2
 800496c:	b29b      	uxth	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	f47f af6d 	bne.w	8004858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004994:	e034      	b.n	8004a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 f8b8 	bl	8004b0c <I2C_IsAcknowledgeFailed>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e034      	b.n	8004a10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ac:	d028      	beq.n	8004a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ae:	f7fc fd2d 	bl	800140c <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d302      	bcc.n	80049c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d11d      	bne.n	8004a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ce:	2b80      	cmp	r3, #128	@ 0x80
 80049d0:	d016      	beq.n	8004a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	f043 0220 	orr.w	r2, r3, #32
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e007      	b.n	8004a10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a0a:	2b80      	cmp	r3, #128	@ 0x80
 8004a0c:	d1c3      	bne.n	8004996 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a24:	e034      	b.n	8004a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 f870 	bl	8004b0c <I2C_IsAcknowledgeFailed>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e034      	b.n	8004aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a3c:	d028      	beq.n	8004a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3e:	f7fc fce5 	bl	800140c <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d302      	bcc.n	8004a54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d11d      	bne.n	8004a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d016      	beq.n	8004a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7c:	f043 0220 	orr.w	r2, r3, #32
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e007      	b.n	8004aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	f003 0304 	and.w	r3, r3, #4
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d1c3      	bne.n	8004a26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ab4:	4b13      	ldr	r3, [pc, #76]	@ (8004b04 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	08db      	lsrs	r3, r3, #3
 8004aba:	4a13      	ldr	r2, [pc, #76]	@ (8004b08 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004abc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac0:	0a1a      	lsrs	r2, r3, #8
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4413      	add	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	3b01      	subs	r3, #1
 8004ace:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d107      	bne.n	8004ae6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ada:	f043 0220 	orr.w	r2, r3, #32
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e008      	b.n	8004af8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004af0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af4:	d0e9      	beq.n	8004aca <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bc80      	pop	{r7}
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	20000008 	.word	0x20000008
 8004b08:	14f8b589 	.word	0x14f8b589

08004b0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b22:	d11b      	bne.n	8004b5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b48:	f043 0204 	orr.w	r2, r3, #4
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e000      	b.n	8004b5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bc80      	pop	{r7}
 8004b66:	4770      	bx	lr

08004b68 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b74:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004b78:	d103      	bne.n	8004b82 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b80:	e007      	b.n	8004b92 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004b8a:	d102      	bne.n	8004b92 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2208      	movs	r2, #8
 8004b90:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e35a      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d01c      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x54>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d116      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x54>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d110      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x54>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10a      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x54>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0304 	and.w	r3, r3, #4
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d104      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x54>
 8004be6:	f240 1165 	movw	r1, #357	@ 0x165
 8004bea:	488f      	ldr	r0, [pc, #572]	@ (8004e28 <HAL_RCC_OscConfig+0x28c>)
 8004bec:	f7fb ff10 	bl	8000a10 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 809a 	beq.w	8004d32 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00e      	beq.n	8004c24 <HAL_RCC_OscConfig+0x88>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c0e:	d009      	beq.n	8004c24 <HAL_RCC_OscConfig+0x88>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c18:	d004      	beq.n	8004c24 <HAL_RCC_OscConfig+0x88>
 8004c1a:	f240 116b 	movw	r1, #363	@ 0x16b
 8004c1e:	4882      	ldr	r0, [pc, #520]	@ (8004e28 <HAL_RCC_OscConfig+0x28c>)
 8004c20:	f7fb fef6 	bl	8000a10 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c24:	4b81      	ldr	r3, [pc, #516]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 030c 	and.w	r3, r3, #12
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d00c      	beq.n	8004c4a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c30:	4b7e      	ldr	r3, [pc, #504]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f003 030c 	and.w	r3, r3, #12
 8004c38:	2b08      	cmp	r3, #8
 8004c3a:	d112      	bne.n	8004c62 <HAL_RCC_OscConfig+0xc6>
 8004c3c:	4b7b      	ldr	r3, [pc, #492]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c48:	d10b      	bne.n	8004c62 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c4a:	4b78      	ldr	r3, [pc, #480]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d06c      	beq.n	8004d30 <HAL_RCC_OscConfig+0x194>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d168      	bne.n	8004d30 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e300      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c6a:	d106      	bne.n	8004c7a <HAL_RCC_OscConfig+0xde>
 8004c6c:	4b6f      	ldr	r3, [pc, #444]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a6e      	ldr	r2, [pc, #440]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c76:	6013      	str	r3, [r2, #0]
 8004c78:	e02e      	b.n	8004cd8 <HAL_RCC_OscConfig+0x13c>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10c      	bne.n	8004c9c <HAL_RCC_OscConfig+0x100>
 8004c82:	4b6a      	ldr	r3, [pc, #424]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a69      	ldr	r2, [pc, #420]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	4b67      	ldr	r3, [pc, #412]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a66      	ldr	r2, [pc, #408]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004c94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	e01d      	b.n	8004cd8 <HAL_RCC_OscConfig+0x13c>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ca4:	d10c      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x124>
 8004ca6:	4b61      	ldr	r3, [pc, #388]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a60      	ldr	r2, [pc, #384]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	4b5e      	ldr	r3, [pc, #376]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a5d      	ldr	r2, [pc, #372]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cbc:	6013      	str	r3, [r2, #0]
 8004cbe:	e00b      	b.n	8004cd8 <HAL_RCC_OscConfig+0x13c>
 8004cc0:	4b5a      	ldr	r3, [pc, #360]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a59      	ldr	r2, [pc, #356]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cca:	6013      	str	r3, [r2, #0]
 8004ccc:	4b57      	ldr	r3, [pc, #348]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a56      	ldr	r2, [pc, #344]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d013      	beq.n	8004d08 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce0:	f7fc fb94 	bl	800140c <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ce8:	f7fc fb90 	bl	800140c <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b64      	cmp	r3, #100	@ 0x64
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e2b4      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cfa:	4b4c      	ldr	r3, [pc, #304]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d0f0      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x14c>
 8004d06:	e014      	b.n	8004d32 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d08:	f7fc fb80 	bl	800140c <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d10:	f7fc fb7c 	bl	800140c <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b64      	cmp	r3, #100	@ 0x64
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e2a0      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d22:	4b42      	ldr	r3, [pc, #264]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f0      	bne.n	8004d10 <HAL_RCC_OscConfig+0x174>
 8004d2e:	e000      	b.n	8004d32 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 8080 	beq.w	8004e40 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_RCC_OscConfig+0x1be>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d004      	beq.n	8004d5a <HAL_RCC_OscConfig+0x1be>
 8004d50:	f240 119f 	movw	r1, #415	@ 0x19f
 8004d54:	4834      	ldr	r0, [pc, #208]	@ (8004e28 <HAL_RCC_OscConfig+0x28c>)
 8004d56:	f7fb fe5b 	bl	8000a10 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	2b1f      	cmp	r3, #31
 8004d60:	d904      	bls.n	8004d6c <HAL_RCC_OscConfig+0x1d0>
 8004d62:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8004d66:	4830      	ldr	r0, [pc, #192]	@ (8004e28 <HAL_RCC_OscConfig+0x28c>)
 8004d68:	f7fb fe52 	bl	8000a10 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 030c 	and.w	r3, r3, #12
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00b      	beq.n	8004d90 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d78:	4b2c      	ldr	r3, [pc, #176]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f003 030c 	and.w	r3, r3, #12
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d11c      	bne.n	8004dbe <HAL_RCC_OscConfig+0x222>
 8004d84:	4b29      	ldr	r3, [pc, #164]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d116      	bne.n	8004dbe <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d90:	4b26      	ldr	r3, [pc, #152]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d005      	beq.n	8004da8 <HAL_RCC_OscConfig+0x20c>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d001      	beq.n	8004da8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e25d      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da8:	4b20      	ldr	r3, [pc, #128]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	491d      	ldr	r1, [pc, #116]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dbc:	e040      	b.n	8004e40 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d020      	beq.n	8004e08 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e30 <HAL_RCC_OscConfig+0x294>)
 8004dc8:	2201      	movs	r2, #1
 8004dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dcc:	f7fc fb1e 	bl	800140c <HAL_GetTick>
 8004dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dd2:	e008      	b.n	8004de6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dd4:	f7fc fb1a 	bl	800140c <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e23e      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004de6:	4b11      	ldr	r3, [pc, #68]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d0f0      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df2:	4b0e      	ldr	r3, [pc, #56]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	490a      	ldr	r1, [pc, #40]	@ (8004e2c <HAL_RCC_OscConfig+0x290>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	600b      	str	r3, [r1, #0]
 8004e06:	e01b      	b.n	8004e40 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e08:	4b09      	ldr	r3, [pc, #36]	@ (8004e30 <HAL_RCC_OscConfig+0x294>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0e:	f7fc fafd 	bl	800140c <HAL_GetTick>
 8004e12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e14:	e00e      	b.n	8004e34 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e16:	f7fc faf9 	bl	800140c <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d907      	bls.n	8004e34 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e21d      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
 8004e28:	08009d54 	.word	0x08009d54
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e34:	4b7d      	ldr	r3, [pc, #500]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1ea      	bne.n	8004e16 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d040      	beq.n	8004ece <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d008      	beq.n	8004e66 <HAL_RCC_OscConfig+0x2ca>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d004      	beq.n	8004e66 <HAL_RCC_OscConfig+0x2ca>
 8004e5c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8004e60:	4873      	ldr	r0, [pc, #460]	@ (8005030 <HAL_RCC_OscConfig+0x494>)
 8004e62:	f7fb fdd5 	bl	8000a10 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d019      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e6e:	4b71      	ldr	r3, [pc, #452]	@ (8005034 <HAL_RCC_OscConfig+0x498>)
 8004e70:	2201      	movs	r2, #1
 8004e72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e74:	f7fc faca 	bl	800140c <HAL_GetTick>
 8004e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e7a:	e008      	b.n	8004e8e <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e7c:	f7fc fac6 	bl	800140c <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e1ea      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e8e:	4b67      	ldr	r3, [pc, #412]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0f0      	beq.n	8004e7c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e9a:	2001      	movs	r0, #1
 8004e9c:	f000 fc44 	bl	8005728 <RCC_Delay>
 8004ea0:	e015      	b.n	8004ece <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ea2:	4b64      	ldr	r3, [pc, #400]	@ (8005034 <HAL_RCC_OscConfig+0x498>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea8:	f7fc fab0 	bl	800140c <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eb0:	f7fc faac 	bl	800140c <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e1d0      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ec2:	4b5a      	ldr	r3, [pc, #360]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 80bf 	beq.w	800505a <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004edc:	2300      	movs	r3, #0
 8004ede:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00c      	beq.n	8004f02 <HAL_RCC_OscConfig+0x366>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d008      	beq.n	8004f02 <HAL_RCC_OscConfig+0x366>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	2b05      	cmp	r3, #5
 8004ef6:	d004      	beq.n	8004f02 <HAL_RCC_OscConfig+0x366>
 8004ef8:	f240 210f 	movw	r1, #527	@ 0x20f
 8004efc:	484c      	ldr	r0, [pc, #304]	@ (8005030 <HAL_RCC_OscConfig+0x494>)
 8004efe:	f7fb fd87 	bl	8000a10 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f02:	4b4a      	ldr	r3, [pc, #296]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10d      	bne.n	8004f2a <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f0e:	4b47      	ldr	r3, [pc, #284]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	4a46      	ldr	r2, [pc, #280]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f18:	61d3      	str	r3, [r2, #28]
 8004f1a:	4b44      	ldr	r3, [pc, #272]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f22:	60bb      	str	r3, [r7, #8]
 8004f24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f26:	2301      	movs	r3, #1
 8004f28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2a:	4b43      	ldr	r3, [pc, #268]	@ (8005038 <HAL_RCC_OscConfig+0x49c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d118      	bne.n	8004f68 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f36:	4b40      	ldr	r3, [pc, #256]	@ (8005038 <HAL_RCC_OscConfig+0x49c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8005038 <HAL_RCC_OscConfig+0x49c>)
 8004f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f42:	f7fc fa63 	bl	800140c <HAL_GetTick>
 8004f46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f48:	e008      	b.n	8004f5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f4a:	f7fc fa5f 	bl	800140c <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b64      	cmp	r3, #100	@ 0x64
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e183      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f5c:	4b36      	ldr	r3, [pc, #216]	@ (8005038 <HAL_RCC_OscConfig+0x49c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d0f0      	beq.n	8004f4a <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d106      	bne.n	8004f7e <HAL_RCC_OscConfig+0x3e2>
 8004f70:	4b2e      	ldr	r3, [pc, #184]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	4a2d      	ldr	r2, [pc, #180]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	6213      	str	r3, [r2, #32]
 8004f7c:	e02d      	b.n	8004fda <HAL_RCC_OscConfig+0x43e>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10c      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x404>
 8004f86:	4b29      	ldr	r3, [pc, #164]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	4a28      	ldr	r2, [pc, #160]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f8c:	f023 0301 	bic.w	r3, r3, #1
 8004f90:	6213      	str	r3, [r2, #32]
 8004f92:	4b26      	ldr	r3, [pc, #152]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	4a25      	ldr	r2, [pc, #148]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004f98:	f023 0304 	bic.w	r3, r3, #4
 8004f9c:	6213      	str	r3, [r2, #32]
 8004f9e:	e01c      	b.n	8004fda <HAL_RCC_OscConfig+0x43e>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	2b05      	cmp	r3, #5
 8004fa6:	d10c      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x426>
 8004fa8:	4b20      	ldr	r3, [pc, #128]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	4a1f      	ldr	r2, [pc, #124]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fae:	f043 0304 	orr.w	r3, r3, #4
 8004fb2:	6213      	str	r3, [r2, #32]
 8004fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fb6:	6a1b      	ldr	r3, [r3, #32]
 8004fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fba:	f043 0301 	orr.w	r3, r3, #1
 8004fbe:	6213      	str	r3, [r2, #32]
 8004fc0:	e00b      	b.n	8004fda <HAL_RCC_OscConfig+0x43e>
 8004fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	4a19      	ldr	r2, [pc, #100]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fc8:	f023 0301 	bic.w	r3, r3, #1
 8004fcc:	6213      	str	r3, [r2, #32]
 8004fce:	4b17      	ldr	r3, [pc, #92]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	4a16      	ldr	r2, [pc, #88]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8004fd4:	f023 0304 	bic.w	r3, r3, #4
 8004fd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d015      	beq.n	800500e <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe2:	f7fc fa13 	bl	800140c <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe8:	e00a      	b.n	8005000 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fea:	f7fc fa0f 	bl	800140c <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e131      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005000:	4b0a      	ldr	r3, [pc, #40]	@ (800502c <HAL_RCC_OscConfig+0x490>)
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0ee      	beq.n	8004fea <HAL_RCC_OscConfig+0x44e>
 800500c:	e01c      	b.n	8005048 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800500e:	f7fc f9fd 	bl	800140c <HAL_GetTick>
 8005012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005014:	e012      	b.n	800503c <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005016:	f7fc f9f9 	bl	800140c <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005024:	4293      	cmp	r3, r2
 8005026:	d909      	bls.n	800503c <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e11b      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
 800502c:	40021000 	.word	0x40021000
 8005030:	08009d54 	.word	0x08009d54
 8005034:	42420480 	.word	0x42420480
 8005038:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800503c:	4b8b      	ldr	r3, [pc, #556]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1e6      	bne.n	8005016 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005048:	7dfb      	ldrb	r3, [r7, #23]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d105      	bne.n	800505a <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800504e:	4b87      	ldr	r3, [pc, #540]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	4a86      	ldr	r2, [pc, #536]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 8005054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005058:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00c      	beq.n	800507c <HAL_RCC_OscConfig+0x4e0>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d008      	beq.n	800507c <HAL_RCC_OscConfig+0x4e0>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	69db      	ldr	r3, [r3, #28]
 800506e:	2b02      	cmp	r3, #2
 8005070:	d004      	beq.n	800507c <HAL_RCC_OscConfig+0x4e0>
 8005072:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8005076:	487e      	ldr	r0, [pc, #504]	@ (8005270 <HAL_RCC_OscConfig+0x6d4>)
 8005078:	f7fb fcca 	bl	8000a10 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 80ee 	beq.w	8005262 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005086:	4b79      	ldr	r3, [pc, #484]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f003 030c 	and.w	r3, r3, #12
 800508e:	2b08      	cmp	r3, #8
 8005090:	f000 80ce 	beq.w	8005230 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	2b02      	cmp	r3, #2
 800509a:	f040 80b2 	bne.w	8005202 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d009      	beq.n	80050ba <HAL_RCC_OscConfig+0x51e>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ae:	d004      	beq.n	80050ba <HAL_RCC_OscConfig+0x51e>
 80050b0:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80050b4:	486e      	ldr	r0, [pc, #440]	@ (8005270 <HAL_RCC_OscConfig+0x6d4>)
 80050b6:	f7fb fcab 	bl	8000a10 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d04a      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050ca:	d045      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050d4:	d040      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050da:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80050de:	d03b      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050e8:	d036      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80050f2:	d031      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80050fc:	d02c      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005106:	d027      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005110:	d022      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800511a:	d01d      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005124:	d018      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800512e:	d013      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005134:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005138:	d00e      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513e:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8005142:	d009      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 800514c:	d004      	beq.n	8005158 <HAL_RCC_OscConfig+0x5bc>
 800514e:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8005152:	4847      	ldr	r0, [pc, #284]	@ (8005270 <HAL_RCC_OscConfig+0x6d4>)
 8005154:	f7fb fc5c 	bl	8000a10 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005158:	4b46      	ldr	r3, [pc, #280]	@ (8005274 <HAL_RCC_OscConfig+0x6d8>)
 800515a:	2200      	movs	r2, #0
 800515c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515e:	f7fc f955 	bl	800140c <HAL_GetTick>
 8005162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005166:	f7fc f951 	bl	800140c <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e075      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005178:	4b3c      	ldr	r3, [pc, #240]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1f0      	bne.n	8005166 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a1b      	ldr	r3, [r3, #32]
 8005188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800518c:	d116      	bne.n	80051bc <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d009      	beq.n	80051aa <HAL_RCC_OscConfig+0x60e>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800519e:	d004      	beq.n	80051aa <HAL_RCC_OscConfig+0x60e>
 80051a0:	f240 21cd 	movw	r1, #717	@ 0x2cd
 80051a4:	4832      	ldr	r0, [pc, #200]	@ (8005270 <HAL_RCC_OscConfig+0x6d4>)
 80051a6:	f7fb fc33 	bl	8000a10 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80051aa:	4b30      	ldr	r3, [pc, #192]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	492d      	ldr	r1, [pc, #180]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051bc:	4b2b      	ldr	r3, [pc, #172]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a19      	ldr	r1, [r3, #32]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051cc:	430b      	orrs	r3, r1
 80051ce:	4927      	ldr	r1, [pc, #156]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051d4:	4b27      	ldr	r3, [pc, #156]	@ (8005274 <HAL_RCC_OscConfig+0x6d8>)
 80051d6:	2201      	movs	r2, #1
 80051d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051da:	f7fc f917 	bl	800140c <HAL_GetTick>
 80051de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051e0:	e008      	b.n	80051f4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e2:	f7fc f913 	bl	800140c <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e037      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051f4:	4b1d      	ldr	r3, [pc, #116]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d0f0      	beq.n	80051e2 <HAL_RCC_OscConfig+0x646>
 8005200:	e02f      	b.n	8005262 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005202:	4b1c      	ldr	r3, [pc, #112]	@ (8005274 <HAL_RCC_OscConfig+0x6d8>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fc f900 	bl	800140c <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005210:	f7fc f8fc 	bl	800140c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e020      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005222:	4b12      	ldr	r3, [pc, #72]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0x674>
 800522e:	e018      	b.n	8005262 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e013      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800523c:	4b0b      	ldr	r3, [pc, #44]	@ (800526c <HAL_RCC_OscConfig+0x6d0>)
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	429a      	cmp	r2, r3
 800524e:	d106      	bne.n	800525e <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800525a:	429a      	cmp	r2, r3
 800525c:	d001      	beq.n	8005262 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e000      	b.n	8005264 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3718      	adds	r7, #24
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	40021000 	.word	0x40021000
 8005270:	08009d54 	.word	0x08009d54
 8005274:	42420060 	.word	0x42420060

08005278 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e176      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d116      	bne.n	80052c6 <HAL_RCC_ClockConfig+0x4e>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d110      	bne.n	80052c6 <HAL_RCC_ClockConfig+0x4e>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10a      	bne.n	80052c6 <HAL_RCC_ClockConfig+0x4e>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d104      	bne.n	80052c6 <HAL_RCC_ClockConfig+0x4e>
 80052bc:	f240 3136 	movw	r1, #822	@ 0x336
 80052c0:	4874      	ldr	r0, [pc, #464]	@ (8005494 <HAL_RCC_ClockConfig+0x21c>)
 80052c2:	f7fb fba5 	bl	8000a10 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00a      	beq.n	80052e2 <HAL_RCC_ClockConfig+0x6a>
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d007      	beq.n	80052e2 <HAL_RCC_ClockConfig+0x6a>
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d004      	beq.n	80052e2 <HAL_RCC_ClockConfig+0x6a>
 80052d8:	f240 3137 	movw	r1, #823	@ 0x337
 80052dc:	486d      	ldr	r0, [pc, #436]	@ (8005494 <HAL_RCC_ClockConfig+0x21c>)
 80052de:	f7fb fb97 	bl	8000a10 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052e2:	4b6d      	ldr	r3, [pc, #436]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0307 	and.w	r3, r3, #7
 80052ea:	683a      	ldr	r2, [r7, #0]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d910      	bls.n	8005312 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052f0:	4b69      	ldr	r3, [pc, #420]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f023 0207 	bic.w	r2, r3, #7
 80052f8:	4967      	ldr	r1, [pc, #412]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005300:	4b65      	ldr	r3, [pc, #404]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	429a      	cmp	r2, r3
 800530c:	d001      	beq.n	8005312 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e133      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d049      	beq.n	80053b2 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b00      	cmp	r3, #0
 8005328:	d005      	beq.n	8005336 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800532a:	4b5c      	ldr	r3, [pc, #368]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4a5b      	ldr	r2, [pc, #364]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005330:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005334:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0308 	and.w	r3, r3, #8
 800533e:	2b00      	cmp	r3, #0
 8005340:	d005      	beq.n	800534e <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005342:	4b56      	ldr	r3, [pc, #344]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	4a55      	ldr	r2, [pc, #340]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005348:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800534c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d024      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2b80      	cmp	r3, #128	@ 0x80
 800535c:	d020      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b90      	cmp	r3, #144	@ 0x90
 8005364:	d01c      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2ba0      	cmp	r3, #160	@ 0xa0
 800536c:	d018      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	2bb0      	cmp	r3, #176	@ 0xb0
 8005374:	d014      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	2bc0      	cmp	r3, #192	@ 0xc0
 800537c:	d010      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	2bd0      	cmp	r3, #208	@ 0xd0
 8005384:	d00c      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	2be0      	cmp	r3, #224	@ 0xe0
 800538c:	d008      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	2bf0      	cmp	r3, #240	@ 0xf0
 8005394:	d004      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x128>
 8005396:	f240 315d 	movw	r1, #861	@ 0x35d
 800539a:	483e      	ldr	r0, [pc, #248]	@ (8005494 <HAL_RCC_ClockConfig+0x21c>)
 800539c:	f7fb fb38 	bl	8000a10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053a0:	4b3e      	ldr	r3, [pc, #248]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	493b      	ldr	r1, [pc, #236]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d051      	beq.n	8005462 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00c      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x168>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d008      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x168>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d004      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x168>
 80053d6:	f44f 7159 	mov.w	r1, #868	@ 0x364
 80053da:	482e      	ldr	r0, [pc, #184]	@ (8005494 <HAL_RCC_ClockConfig+0x21c>)
 80053dc:	f7fb fb18 	bl	8000a10 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d107      	bne.n	80053f8 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053e8:	4b2c      	ldr	r3, [pc, #176]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d115      	bne.n	8005420 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e0c0      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d107      	bne.n	8005410 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005400:	4b26      	ldr	r3, [pc, #152]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d109      	bne.n	8005420 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e0b4      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005410:	4b22      	ldr	r3, [pc, #136]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e0ac      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005420:	4b1e      	ldr	r3, [pc, #120]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f023 0203 	bic.w	r2, r3, #3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	491b      	ldr	r1, [pc, #108]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 800542e:	4313      	orrs	r3, r2
 8005430:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005432:	f7fb ffeb 	bl	800140c <HAL_GetTick>
 8005436:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005438:	e00a      	b.n	8005450 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800543a:	f7fb ffe7 	bl	800140c <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005448:	4293      	cmp	r3, r2
 800544a:	d901      	bls.n	8005450 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e094      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005450:	4b12      	ldr	r3, [pc, #72]	@ (800549c <HAL_RCC_ClockConfig+0x224>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f003 020c 	and.w	r2, r3, #12
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	429a      	cmp	r2, r3
 8005460:	d1eb      	bne.n	800543a <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005462:	4b0d      	ldr	r3, [pc, #52]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0307 	and.w	r3, r3, #7
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	429a      	cmp	r2, r3
 800546e:	d217      	bcs.n	80054a0 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005470:	4b09      	ldr	r3, [pc, #36]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f023 0207 	bic.w	r2, r3, #7
 8005478:	4907      	ldr	r1, [pc, #28]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	4313      	orrs	r3, r2
 800547e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005480:	4b05      	ldr	r3, [pc, #20]	@ (8005498 <HAL_RCC_ClockConfig+0x220>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0307 	and.w	r3, r3, #7
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	429a      	cmp	r2, r3
 800548c:	d008      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e073      	b.n	800557a <HAL_RCC_ClockConfig+0x302>
 8005492:	bf00      	nop
 8005494:	08009d54 	.word	0x08009d54
 8005498:	40022000 	.word	0x40022000
 800549c:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d025      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d018      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x26e>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054bc:	d013      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x26e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80054c6:	d00e      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x26e>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80054d0:	d009      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x26e>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054da:	d004      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x26e>
 80054dc:	f240 31a2 	movw	r1, #930	@ 0x3a2
 80054e0:	4828      	ldr	r0, [pc, #160]	@ (8005584 <HAL_RCC_ClockConfig+0x30c>)
 80054e2:	f7fb fa95 	bl	8000a10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054e6:	4b28      	ldr	r3, [pc, #160]	@ (8005588 <HAL_RCC_ClockConfig+0x310>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	4925      	ldr	r1, [pc, #148]	@ (8005588 <HAL_RCC_ClockConfig+0x310>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d026      	beq.n	8005552 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d018      	beq.n	800553e <HAL_RCC_ClockConfig+0x2c6>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005514:	d013      	beq.n	800553e <HAL_RCC_ClockConfig+0x2c6>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800551e:	d00e      	beq.n	800553e <HAL_RCC_ClockConfig+0x2c6>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005528:	d009      	beq.n	800553e <HAL_RCC_ClockConfig+0x2c6>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005532:	d004      	beq.n	800553e <HAL_RCC_ClockConfig+0x2c6>
 8005534:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8005538:	4812      	ldr	r0, [pc, #72]	@ (8005584 <HAL_RCC_ClockConfig+0x30c>)
 800553a:	f7fb fa69 	bl	8000a10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800553e:	4b12      	ldr	r3, [pc, #72]	@ (8005588 <HAL_RCC_ClockConfig+0x310>)
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	490e      	ldr	r1, [pc, #56]	@ (8005588 <HAL_RCC_ClockConfig+0x310>)
 800554e:	4313      	orrs	r3, r2
 8005550:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005552:	f000 f821 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8005556:	4602      	mov	r2, r0
 8005558:	4b0b      	ldr	r3, [pc, #44]	@ (8005588 <HAL_RCC_ClockConfig+0x310>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	091b      	lsrs	r3, r3, #4
 800555e:	f003 030f 	and.w	r3, r3, #15
 8005562:	490a      	ldr	r1, [pc, #40]	@ (800558c <HAL_RCC_ClockConfig+0x314>)
 8005564:	5ccb      	ldrb	r3, [r1, r3]
 8005566:	fa22 f303 	lsr.w	r3, r2, r3
 800556a:	4a09      	ldr	r2, [pc, #36]	@ (8005590 <HAL_RCC_ClockConfig+0x318>)
 800556c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800556e:	4b09      	ldr	r3, [pc, #36]	@ (8005594 <HAL_RCC_ClockConfig+0x31c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f7fb fdd4 	bl	8001120 <HAL_InitTick>

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	08009d54 	.word	0x08009d54
 8005588:	40021000 	.word	0x40021000
 800558c:	0800a074 	.word	0x0800a074
 8005590:	20000008 	.word	0x20000008
 8005594:	2000000c 	.word	0x2000000c

08005598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005598:	b480      	push	{r7}
 800559a:	b087      	sub	sp, #28
 800559c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
 80055a2:	2300      	movs	r3, #0
 80055a4:	60bb      	str	r3, [r7, #8]
 80055a6:	2300      	movs	r3, #0
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	2300      	movs	r3, #0
 80055ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80055b2:	4b1e      	ldr	r3, [pc, #120]	@ (800562c <HAL_RCC_GetSysClockFreq+0x94>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f003 030c 	and.w	r3, r3, #12
 80055be:	2b04      	cmp	r3, #4
 80055c0:	d002      	beq.n	80055c8 <HAL_RCC_GetSysClockFreq+0x30>
 80055c2:	2b08      	cmp	r3, #8
 80055c4:	d003      	beq.n	80055ce <HAL_RCC_GetSysClockFreq+0x36>
 80055c6:	e027      	b.n	8005618 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055c8:	4b19      	ldr	r3, [pc, #100]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x98>)
 80055ca:	613b      	str	r3, [r7, #16]
      break;
 80055cc:	e027      	b.n	800561e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	0c9b      	lsrs	r3, r3, #18
 80055d2:	f003 030f 	and.w	r3, r3, #15
 80055d6:	4a17      	ldr	r2, [pc, #92]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x9c>)
 80055d8:	5cd3      	ldrb	r3, [r2, r3]
 80055da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d010      	beq.n	8005608 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055e6:	4b11      	ldr	r3, [pc, #68]	@ (800562c <HAL_RCC_GetSysClockFreq+0x94>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	0c5b      	lsrs	r3, r3, #17
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	4a11      	ldr	r2, [pc, #68]	@ (8005638 <HAL_RCC_GetSysClockFreq+0xa0>)
 80055f2:	5cd3      	ldrb	r3, [r2, r3]
 80055f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x98>)
 80055fa:	fb03 f202 	mul.w	r2, r3, r2
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	fbb2 f3f3 	udiv	r3, r2, r3
 8005604:	617b      	str	r3, [r7, #20]
 8005606:	e004      	b.n	8005612 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a0c      	ldr	r2, [pc, #48]	@ (800563c <HAL_RCC_GetSysClockFreq+0xa4>)
 800560c:	fb02 f303 	mul.w	r3, r2, r3
 8005610:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	613b      	str	r3, [r7, #16]
      break;
 8005616:	e002      	b.n	800561e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005618:	4b05      	ldr	r3, [pc, #20]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x98>)
 800561a:	613b      	str	r3, [r7, #16]
      break;
 800561c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800561e:	693b      	ldr	r3, [r7, #16]
}
 8005620:	4618      	mov	r0, r3
 8005622:	371c      	adds	r7, #28
 8005624:	46bd      	mov	sp, r7
 8005626:	bc80      	pop	{r7}
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40021000 	.word	0x40021000
 8005630:	007a1200 	.word	0x007a1200
 8005634:	0800a08c 	.word	0x0800a08c
 8005638:	0800a09c 	.word	0x0800a09c
 800563c:	003d0900 	.word	0x003d0900

08005640 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005640:	b480      	push	{r7}
 8005642:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005644:	4b02      	ldr	r3, [pc, #8]	@ (8005650 <HAL_RCC_GetHCLKFreq+0x10>)
 8005646:	681b      	ldr	r3, [r3, #0]
}
 8005648:	4618      	mov	r0, r3
 800564a:	46bd      	mov	sp, r7
 800564c:	bc80      	pop	{r7}
 800564e:	4770      	bx	lr
 8005650:	20000008 	.word	0x20000008

08005654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005658:	f7ff fff2 	bl	8005640 <HAL_RCC_GetHCLKFreq>
 800565c:	4602      	mov	r2, r0
 800565e:	4b05      	ldr	r3, [pc, #20]	@ (8005674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	0a1b      	lsrs	r3, r3, #8
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	4903      	ldr	r1, [pc, #12]	@ (8005678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800566a:	5ccb      	ldrb	r3, [r1, r3]
 800566c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005670:	4618      	mov	r0, r3
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40021000 	.word	0x40021000
 8005678:	0800a084 	.word	0x0800a084

0800567c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005680:	f7ff ffde 	bl	8005640 <HAL_RCC_GetHCLKFreq>
 8005684:	4602      	mov	r2, r0
 8005686:	4b05      	ldr	r3, [pc, #20]	@ (800569c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	0adb      	lsrs	r3, r3, #11
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	4903      	ldr	r1, [pc, #12]	@ (80056a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005692:	5ccb      	ldrb	r3, [r1, r3]
 8005694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005698:	4618      	mov	r0, r3
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40021000 	.word	0x40021000
 80056a0:	0800a084 	.word	0x0800a084

080056a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d104      	bne.n	80056be <HAL_RCC_GetClockConfig+0x1a>
 80056b4:	f240 5121 	movw	r1, #1313	@ 0x521
 80056b8:	4818      	ldr	r0, [pc, #96]	@ (800571c <HAL_RCC_GetClockConfig+0x78>)
 80056ba:	f7fb f9a9 	bl	8000a10 <assert_failed>
  assert_param(pFLatency != NULL);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d104      	bne.n	80056ce <HAL_RCC_GetClockConfig+0x2a>
 80056c4:	f240 5122 	movw	r1, #1314	@ 0x522
 80056c8:	4814      	ldr	r0, [pc, #80]	@ (800571c <HAL_RCC_GetClockConfig+0x78>)
 80056ca:	f7fb f9a1 	bl	8000a10 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	220f      	movs	r2, #15
 80056d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056d4:	4b12      	ldr	r3, [pc, #72]	@ (8005720 <HAL_RCC_GetClockConfig+0x7c>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 0203 	and.w	r2, r3, #3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80056e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005720 <HAL_RCC_GetClockConfig+0x7c>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80056ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005720 <HAL_RCC_GetClockConfig+0x7c>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80056f8:	4b09      	ldr	r3, [pc, #36]	@ (8005720 <HAL_RCC_GetClockConfig+0x7c>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	08db      	lsrs	r3, r3, #3
 80056fe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005706:	4b07      	ldr	r3, [pc, #28]	@ (8005724 <HAL_RCC_GetClockConfig+0x80>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0207 	and.w	r2, r3, #7
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	08009d54 	.word	0x08009d54
 8005720:	40021000 	.word	0x40021000
 8005724:	40022000 	.word	0x40022000

08005728 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005730:	4b0a      	ldr	r3, [pc, #40]	@ (800575c <RCC_Delay+0x34>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a0a      	ldr	r2, [pc, #40]	@ (8005760 <RCC_Delay+0x38>)
 8005736:	fba2 2303 	umull	r2, r3, r2, r3
 800573a:	0a5b      	lsrs	r3, r3, #9
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	fb02 f303 	mul.w	r3, r2, r3
 8005742:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005744:	bf00      	nop
  }
  while (Delay --);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	1e5a      	subs	r2, r3, #1
 800574a:	60fa      	str	r2, [r7, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1f9      	bne.n	8005744 <RCC_Delay+0x1c>
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr
 800575c:	20000008 	.word	0x20000008
 8005760:	10624dd3 	.word	0x10624dd3

08005764 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e16d      	b.n	8005a52 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a6b      	ldr	r2, [pc, #428]	@ (8005928 <HAL_SPI_Init+0x1c4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d009      	beq.n	8005794 <HAL_SPI_Init+0x30>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a69      	ldr	r2, [pc, #420]	@ (800592c <HAL_SPI_Init+0x1c8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d004      	beq.n	8005794 <HAL_SPI_Init+0x30>
 800578a:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 800578e:	4868      	ldr	r0, [pc, #416]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 8005790:	f7fb f93e 	bl	8000a10 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d009      	beq.n	80057b0 <HAL_SPI_Init+0x4c>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057a4:	d004      	beq.n	80057b0 <HAL_SPI_Init+0x4c>
 80057a6:	f240 1159 	movw	r1, #345	@ 0x159
 80057aa:	4861      	ldr	r0, [pc, #388]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 80057ac:	f7fb f930 	bl	8000a10 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00e      	beq.n	80057d6 <HAL_SPI_Init+0x72>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057c0:	d009      	beq.n	80057d6 <HAL_SPI_Init+0x72>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ca:	d004      	beq.n	80057d6 <HAL_SPI_Init+0x72>
 80057cc:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80057d0:	4857      	ldr	r0, [pc, #348]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 80057d2:	f7fb f91d 	bl	8000a10 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057de:	d008      	beq.n	80057f2 <HAL_SPI_Init+0x8e>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d004      	beq.n	80057f2 <HAL_SPI_Init+0x8e>
 80057e8:	f240 115b 	movw	r1, #347	@ 0x15b
 80057ec:	4850      	ldr	r0, [pc, #320]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 80057ee:	f7fb f90f 	bl	8000a10 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057fa:	d00d      	beq.n	8005818 <HAL_SPI_Init+0xb4>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d009      	beq.n	8005818 <HAL_SPI_Init+0xb4>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800580c:	d004      	beq.n	8005818 <HAL_SPI_Init+0xb4>
 800580e:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8005812:	4847      	ldr	r0, [pc, #284]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 8005814:	f7fb f8fc 	bl	8000a10 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	69db      	ldr	r3, [r3, #28]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d020      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	2b08      	cmp	r3, #8
 8005826:	d01c      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	69db      	ldr	r3, [r3, #28]
 800582c:	2b10      	cmp	r3, #16
 800582e:	d018      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	2b18      	cmp	r3, #24
 8005836:	d014      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	69db      	ldr	r3, [r3, #28]
 800583c:	2b20      	cmp	r3, #32
 800583e:	d010      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	2b28      	cmp	r3, #40	@ 0x28
 8005846:	d00c      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	2b30      	cmp	r3, #48	@ 0x30
 800584e:	d008      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	69db      	ldr	r3, [r3, #28]
 8005854:	2b38      	cmp	r3, #56	@ 0x38
 8005856:	d004      	beq.n	8005862 <HAL_SPI_Init+0xfe>
 8005858:	f240 115d 	movw	r1, #349	@ 0x15d
 800585c:	4834      	ldr	r0, [pc, #208]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 800585e:	f7fb f8d7 	bl	8000a10 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d008      	beq.n	800587c <HAL_SPI_Init+0x118>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	2b80      	cmp	r3, #128	@ 0x80
 8005870:	d004      	beq.n	800587c <HAL_SPI_Init+0x118>
 8005872:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8005876:	482e      	ldr	r0, [pc, #184]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 8005878:	f7fb f8ca 	bl	8000a10 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005880:	2b00      	cmp	r3, #0
 8005882:	d004      	beq.n	800588e <HAL_SPI_Init+0x12a>
 8005884:	f240 1161 	movw	r1, #353	@ 0x161
 8005888:	4829      	ldr	r0, [pc, #164]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 800588a:	f7fb f8c1 	bl	8000a10 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005892:	2b00      	cmp	r3, #0
 8005894:	d14e      	bne.n	8005934 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d008      	beq.n	80058b0 <HAL_SPI_Init+0x14c>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d004      	beq.n	80058b0 <HAL_SPI_Init+0x14c>
 80058a6:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 80058aa:	4821      	ldr	r0, [pc, #132]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 80058ac:	f7fb f8b0 	bl	8000a10 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d008      	beq.n	80058ca <HAL_SPI_Init+0x166>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d004      	beq.n	80058ca <HAL_SPI_Init+0x166>
 80058c0:	f240 1165 	movw	r1, #357	@ 0x165
 80058c4:	481a      	ldr	r0, [pc, #104]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 80058c6:	f7fb f8a3 	bl	8000a10 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058d2:	d125      	bne.n	8005920 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	69db      	ldr	r3, [r3, #28]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d056      	beq.n	800598a <HAL_SPI_Init+0x226>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	69db      	ldr	r3, [r3, #28]
 80058e0:	2b08      	cmp	r3, #8
 80058e2:	d052      	beq.n	800598a <HAL_SPI_Init+0x226>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	2b10      	cmp	r3, #16
 80058ea:	d04e      	beq.n	800598a <HAL_SPI_Init+0x226>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	2b18      	cmp	r3, #24
 80058f2:	d04a      	beq.n	800598a <HAL_SPI_Init+0x226>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	69db      	ldr	r3, [r3, #28]
 80058f8:	2b20      	cmp	r3, #32
 80058fa:	d046      	beq.n	800598a <HAL_SPI_Init+0x226>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	2b28      	cmp	r3, #40	@ 0x28
 8005902:	d042      	beq.n	800598a <HAL_SPI_Init+0x226>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	69db      	ldr	r3, [r3, #28]
 8005908:	2b30      	cmp	r3, #48	@ 0x30
 800590a:	d03e      	beq.n	800598a <HAL_SPI_Init+0x226>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	2b38      	cmp	r3, #56	@ 0x38
 8005912:	d03a      	beq.n	800598a <HAL_SPI_Init+0x226>
 8005914:	f240 1169 	movw	r1, #361	@ 0x169
 8005918:	4805      	ldr	r0, [pc, #20]	@ (8005930 <HAL_SPI_Init+0x1cc>)
 800591a:	f7fb f879 	bl	8000a10 <assert_failed>
 800591e:	e034      	b.n	800598a <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	61da      	str	r2, [r3, #28]
 8005926:	e030      	b.n	800598a <HAL_SPI_Init+0x226>
 8005928:	40013000 	.word	0x40013000
 800592c:	40003800 	.word	0x40003800
 8005930:	08009d8c 	.word	0x08009d8c
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d020      	beq.n	800597e <HAL_SPI_Init+0x21a>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	69db      	ldr	r3, [r3, #28]
 8005940:	2b08      	cmp	r3, #8
 8005942:	d01c      	beq.n	800597e <HAL_SPI_Init+0x21a>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69db      	ldr	r3, [r3, #28]
 8005948:	2b10      	cmp	r3, #16
 800594a:	d018      	beq.n	800597e <HAL_SPI_Init+0x21a>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	2b18      	cmp	r3, #24
 8005952:	d014      	beq.n	800597e <HAL_SPI_Init+0x21a>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	2b20      	cmp	r3, #32
 800595a:	d010      	beq.n	800597e <HAL_SPI_Init+0x21a>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	2b28      	cmp	r3, #40	@ 0x28
 8005962:	d00c      	beq.n	800597e <HAL_SPI_Init+0x21a>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	69db      	ldr	r3, [r3, #28]
 8005968:	2b30      	cmp	r3, #48	@ 0x30
 800596a:	d008      	beq.n	800597e <HAL_SPI_Init+0x21a>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	2b38      	cmp	r3, #56	@ 0x38
 8005972:	d004      	beq.n	800597e <HAL_SPI_Init+0x21a>
 8005974:	f240 1173 	movw	r1, #371	@ 0x173
 8005978:	4838      	ldr	r0, [pc, #224]	@ (8005a5c <HAL_SPI_Init+0x2f8>)
 800597a:	f7fb f849 	bl	8000a10 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b00      	cmp	r3, #0
 800599a:	d106      	bne.n	80059aa <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7fb f873 	bl	8000a90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2202      	movs	r2, #2
 80059ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059dc:	431a      	orrs	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	431a      	orrs	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a0e:	ea42 0103 	orr.w	r1, r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a16:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	0c1a      	lsrs	r2, r3, #16
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f002 0204 	and.w	r2, r2, #4
 8005a30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69da      	ldr	r2, [r3, #28]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	08009d8c 	.word	0x08009d8c

08005a60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e0a1      	b.n	8005bb6 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a52      	ldr	r2, [pc, #328]	@ (8005bc0 <HAL_TIM_Base_Init+0x160>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d013      	beq.n	8005aa4 <HAL_TIM_Base_Init+0x44>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a84:	d00e      	beq.n	8005aa4 <HAL_TIM_Base_Init+0x44>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a4e      	ldr	r2, [pc, #312]	@ (8005bc4 <HAL_TIM_Base_Init+0x164>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d009      	beq.n	8005aa4 <HAL_TIM_Base_Init+0x44>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a4c      	ldr	r2, [pc, #304]	@ (8005bc8 <HAL_TIM_Base_Init+0x168>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d004      	beq.n	8005aa4 <HAL_TIM_Base_Init+0x44>
 8005a9a:	f240 1113 	movw	r1, #275	@ 0x113
 8005a9e:	484b      	ldr	r0, [pc, #300]	@ (8005bcc <HAL_TIM_Base_Init+0x16c>)
 8005aa0:	f7fa ffb6 	bl	8000a10 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d014      	beq.n	8005ad6 <HAL_TIM_Base_Init+0x76>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	2b10      	cmp	r3, #16
 8005ab2:	d010      	beq.n	8005ad6 <HAL_TIM_Base_Init+0x76>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	2b20      	cmp	r3, #32
 8005aba:	d00c      	beq.n	8005ad6 <HAL_TIM_Base_Init+0x76>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	2b40      	cmp	r3, #64	@ 0x40
 8005ac2:	d008      	beq.n	8005ad6 <HAL_TIM_Base_Init+0x76>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	2b60      	cmp	r3, #96	@ 0x60
 8005aca:	d004      	beq.n	8005ad6 <HAL_TIM_Base_Init+0x76>
 8005acc:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8005ad0:	483e      	ldr	r0, [pc, #248]	@ (8005bcc <HAL_TIM_Base_Init+0x16c>)
 8005ad2:	f7fa ff9d 	bl	8000a10 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00e      	beq.n	8005afc <HAL_TIM_Base_Init+0x9c>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ae6:	d009      	beq.n	8005afc <HAL_TIM_Base_Init+0x9c>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005af0:	d004      	beq.n	8005afc <HAL_TIM_Base_Init+0x9c>
 8005af2:	f240 1115 	movw	r1, #277	@ 0x115
 8005af6:	4835      	ldr	r0, [pc, #212]	@ (8005bcc <HAL_TIM_Base_Init+0x16c>)
 8005af8:	f7fa ff8a 	bl	8000a10 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d004      	beq.n	8005b0e <HAL_TIM_Base_Init+0xae>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b0c:	d304      	bcc.n	8005b18 <HAL_TIM_Base_Init+0xb8>
 8005b0e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8005b12:	482e      	ldr	r0, [pc, #184]	@ (8005bcc <HAL_TIM_Base_Init+0x16c>)
 8005b14:	f7fa ff7c 	bl	8000a10 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d008      	beq.n	8005b32 <HAL_TIM_Base_Init+0xd2>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	2b80      	cmp	r3, #128	@ 0x80
 8005b26:	d004      	beq.n	8005b32 <HAL_TIM_Base_Init+0xd2>
 8005b28:	f240 1117 	movw	r1, #279	@ 0x117
 8005b2c:	4827      	ldr	r0, [pc, #156]	@ (8005bcc <HAL_TIM_Base_Init+0x16c>)
 8005b2e:	f7fa ff6f 	bl	8000a10 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d106      	bne.n	8005b4c <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f842 	bl	8005bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	4610      	mov	r0, r2
 8005b60:	f000 f9c0 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	40012c00 	.word	0x40012c00
 8005bc4:	40000400 	.word	0x40000400
 8005bc8:	40000800 	.word	0x40000800
 8005bcc:	08009dc4 	.word	0x08009dc4

08005bd0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bc80      	pop	{r7}
 8005be0:	4770      	bx	lr
	...

08005be4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a2e      	ldr	r2, [pc, #184]	@ (8005cac <HAL_TIM_Base_Start_IT+0xc8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d013      	beq.n	8005c1e <HAL_TIM_Base_Start_IT+0x3a>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bfe:	d00e      	beq.n	8005c1e <HAL_TIM_Base_Start_IT+0x3a>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a2a      	ldr	r2, [pc, #168]	@ (8005cb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d009      	beq.n	8005c1e <HAL_TIM_Base_Start_IT+0x3a>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a29      	ldr	r2, [pc, #164]	@ (8005cb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d004      	beq.n	8005c1e <HAL_TIM_Base_Start_IT+0x3a>
 8005c14:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8005c18:	4827      	ldr	r0, [pc, #156]	@ (8005cb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c1a:	f7fa fef9 	bl	8000a10 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d001      	beq.n	8005c2e <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e03a      	b.n	8005ca4 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2202      	movs	r2, #2
 8005c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f042 0201 	orr.w	r2, r2, #1
 8005c44:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a18      	ldr	r2, [pc, #96]	@ (8005cac <HAL_TIM_Base_Start_IT+0xc8>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d00e      	beq.n	8005c6e <HAL_TIM_Base_Start_IT+0x8a>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c58:	d009      	beq.n	8005c6e <HAL_TIM_Base_Start_IT+0x8a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a14      	ldr	r2, [pc, #80]	@ (8005cb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d004      	beq.n	8005c6e <HAL_TIM_Base_Start_IT+0x8a>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a12      	ldr	r2, [pc, #72]	@ (8005cb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d111      	bne.n	8005c92 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b06      	cmp	r3, #6
 8005c7e:	d010      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0201 	orr.w	r2, r2, #1
 8005c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c90:	e007      	b.n	8005ca2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f042 0201 	orr.w	r2, r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40012c00 	.word	0x40012c00
 8005cb0:	40000400 	.word	0x40000400
 8005cb4:	40000800 	.word	0x40000800
 8005cb8:	08009dc4 	.word	0x08009dc4

08005cbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d020      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d01b      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f06f 0202 	mvn.w	r2, #2
 8005cf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	f003 0303 	and.w	r3, r3, #3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f8d1 	bl	8005eae <HAL_TIM_IC_CaptureCallback>
 8005d0c:	e005      	b.n	8005d1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f8c4 	bl	8005e9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 f8d3 	bl	8005ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0304 	and.w	r3, r3, #4
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d020      	beq.n	8005d6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d01b      	beq.n	8005d6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0204 	mvn.w	r2, #4
 8005d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2202      	movs	r2, #2
 8005d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d003      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f8ab 	bl	8005eae <HAL_TIM_IC_CaptureCallback>
 8005d58:	e005      	b.n	8005d66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f89e 	bl	8005e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 f8ad 	bl	8005ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	f003 0308 	and.w	r3, r3, #8
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d020      	beq.n	8005db8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f003 0308 	and.w	r3, r3, #8
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d01b      	beq.n	8005db8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f06f 0208 	mvn.w	r2, #8
 8005d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2204      	movs	r2, #4
 8005d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	f003 0303 	and.w	r3, r3, #3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d003      	beq.n	8005da6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f885 	bl	8005eae <HAL_TIM_IC_CaptureCallback>
 8005da4:	e005      	b.n	8005db2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f878 	bl	8005e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f887 	bl	8005ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	f003 0310 	and.w	r3, r3, #16
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d020      	beq.n	8005e04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f003 0310 	and.w	r3, r3, #16
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d01b      	beq.n	8005e04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f06f 0210 	mvn.w	r2, #16
 8005dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2208      	movs	r2, #8
 8005dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f85f 	bl	8005eae <HAL_TIM_IC_CaptureCallback>
 8005df0:	e005      	b.n	8005dfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 f852 	bl	8005e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f861 	bl	8005ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00c      	beq.n	8005e28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d007      	beq.n	8005e28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f06f 0201 	mvn.w	r2, #1
 8005e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f7fa fddc 	bl	80009e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00c      	beq.n	8005e4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d007      	beq.n	8005e4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f8c3 	bl	8005fd2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00c      	beq.n	8005e70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d007      	beq.n	8005e70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f831 	bl	8005ed2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00c      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f003 0320 	and.w	r3, r3, #32
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d007      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f06f 0220 	mvn.w	r2, #32
 8005e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f896 	bl	8005fc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e94:	bf00      	nop
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bc80      	pop	{r7}
 8005eac:	4770      	bx	lr

08005eae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eb6:	bf00      	nop
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bc80      	pop	{r7}
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc80      	pop	{r7}
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bc80      	pop	{r7}
 8005ee2:	4770      	bx	lr

08005ee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a2f      	ldr	r2, [pc, #188]	@ (8005fb4 <TIM_Base_SetConfig+0xd0>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00b      	beq.n	8005f14 <TIM_Base_SetConfig+0x30>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f02:	d007      	beq.n	8005f14 <TIM_Base_SetConfig+0x30>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a2c      	ldr	r2, [pc, #176]	@ (8005fb8 <TIM_Base_SetConfig+0xd4>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d003      	beq.n	8005f14 <TIM_Base_SetConfig+0x30>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a2b      	ldr	r2, [pc, #172]	@ (8005fbc <TIM_Base_SetConfig+0xd8>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d108      	bne.n	8005f26 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a22      	ldr	r2, [pc, #136]	@ (8005fb4 <TIM_Base_SetConfig+0xd0>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00b      	beq.n	8005f46 <TIM_Base_SetConfig+0x62>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f34:	d007      	beq.n	8005f46 <TIM_Base_SetConfig+0x62>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a1f      	ldr	r2, [pc, #124]	@ (8005fb8 <TIM_Base_SetConfig+0xd4>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d003      	beq.n	8005f46 <TIM_Base_SetConfig+0x62>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a1e      	ldr	r2, [pc, #120]	@ (8005fbc <TIM_Base_SetConfig+0xd8>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d108      	bne.n	8005f58 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb4 <TIM_Base_SetConfig+0xd0>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d103      	bne.n	8005f8c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	691a      	ldr	r2, [r3, #16]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d005      	beq.n	8005faa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	f023 0201 	bic.w	r2, r3, #1
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	611a      	str	r2, [r3, #16]
  }
}
 8005faa:	bf00      	nop
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bc80      	pop	{r7}
 8005fb2:	4770      	bx	lr
 8005fb4:	40012c00 	.word	0x40012c00
 8005fb8:	40000400 	.word	0x40000400
 8005fbc:	40000800 	.word	0x40000800

08005fc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bc80      	pop	{r7}
 8005fd0:	4770      	bx	lr

08005fd2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b083      	sub	sp, #12
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fda:	bf00      	nop
 8005fdc:	370c      	adds	r7, #12
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <__NVIC_SetPriority>:
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	4603      	mov	r3, r0
 8005fec:	6039      	str	r1, [r7, #0]
 8005fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	db0a      	blt.n	800600e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	490c      	ldr	r1, [pc, #48]	@ (8006030 <__NVIC_SetPriority+0x4c>)
 8005ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006002:	0112      	lsls	r2, r2, #4
 8006004:	b2d2      	uxtb	r2, r2
 8006006:	440b      	add	r3, r1
 8006008:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800600c:	e00a      	b.n	8006024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	b2da      	uxtb	r2, r3
 8006012:	4908      	ldr	r1, [pc, #32]	@ (8006034 <__NVIC_SetPriority+0x50>)
 8006014:	79fb      	ldrb	r3, [r7, #7]
 8006016:	f003 030f 	and.w	r3, r3, #15
 800601a:	3b04      	subs	r3, #4
 800601c:	0112      	lsls	r2, r2, #4
 800601e:	b2d2      	uxtb	r2, r2
 8006020:	440b      	add	r3, r1
 8006022:	761a      	strb	r2, [r3, #24]
}
 8006024:	bf00      	nop
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	bc80      	pop	{r7}
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	e000e100 	.word	0xe000e100
 8006034:	e000ed00 	.word	0xe000ed00

08006038 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800603c:	4b05      	ldr	r3, [pc, #20]	@ (8006054 <SysTick_Handler+0x1c>)
 800603e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006040:	f001 ffa0 	bl	8007f84 <xTaskGetSchedulerState>
 8006044:	4603      	mov	r3, r0
 8006046:	2b01      	cmp	r3, #1
 8006048:	d001      	beq.n	800604e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800604a:	f002 fe45 	bl	8008cd8 <xPortSysTickHandler>
  }
}
 800604e:	bf00      	nop
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	e000e010 	.word	0xe000e010

08006058 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006058:	b580      	push	{r7, lr}
 800605a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800605c:	2100      	movs	r1, #0
 800605e:	f06f 0004 	mvn.w	r0, #4
 8006062:	f7ff ffbf 	bl	8005fe4 <__NVIC_SetPriority>
#endif
}
 8006066:	bf00      	nop
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006072:	f3ef 8305 	mrs	r3, IPSR
 8006076:	603b      	str	r3, [r7, #0]
  return(result);
 8006078:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800607e:	f06f 0305 	mvn.w	r3, #5
 8006082:	607b      	str	r3, [r7, #4]
 8006084:	e00c      	b.n	80060a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006086:	4b09      	ldr	r3, [pc, #36]	@ (80060ac <osKernelInitialize+0x40>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d105      	bne.n	800609a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800608e:	4b07      	ldr	r3, [pc, #28]	@ (80060ac <osKernelInitialize+0x40>)
 8006090:	2201      	movs	r2, #1
 8006092:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006094:	2300      	movs	r3, #0
 8006096:	607b      	str	r3, [r7, #4]
 8006098:	e002      	b.n	80060a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800609a:	f04f 33ff 	mov.w	r3, #4294967295
 800609e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060a0:	687b      	ldr	r3, [r7, #4]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr
 80060ac:	20000684 	.word	0x20000684

080060b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060b6:	f3ef 8305 	mrs	r3, IPSR
 80060ba:	603b      	str	r3, [r7, #0]
  return(result);
 80060bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <osKernelStart+0x1a>
    stat = osErrorISR;
 80060c2:	f06f 0305 	mvn.w	r3, #5
 80060c6:	607b      	str	r3, [r7, #4]
 80060c8:	e010      	b.n	80060ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80060ca:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <osKernelStart+0x48>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d109      	bne.n	80060e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80060d2:	f7ff ffc1 	bl	8006058 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80060d6:	4b08      	ldr	r3, [pc, #32]	@ (80060f8 <osKernelStart+0x48>)
 80060d8:	2202      	movs	r2, #2
 80060da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80060dc:	f001 faf2 	bl	80076c4 <vTaskStartScheduler>
      stat = osOK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	607b      	str	r3, [r7, #4]
 80060e4:	e002      	b.n	80060ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 80060e6:	f04f 33ff 	mov.w	r3, #4294967295
 80060ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060ec:	687b      	ldr	r3, [r7, #4]
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3708      	adds	r7, #8
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	bf00      	nop
 80060f8:	20000684 	.word	0x20000684

080060fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b08e      	sub	sp, #56	@ 0x38
 8006100:	af04      	add	r7, sp, #16
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006108:	2300      	movs	r3, #0
 800610a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800610c:	f3ef 8305 	mrs	r3, IPSR
 8006110:	617b      	str	r3, [r7, #20]
  return(result);
 8006112:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006114:	2b00      	cmp	r3, #0
 8006116:	d17e      	bne.n	8006216 <osThreadNew+0x11a>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d07b      	beq.n	8006216 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800611e:	2380      	movs	r3, #128	@ 0x80
 8006120:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006122:	2318      	movs	r3, #24
 8006124:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006126:	2300      	movs	r3, #0
 8006128:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800612a:	f04f 33ff 	mov.w	r3, #4294967295
 800612e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d045      	beq.n	80061c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d002      	beq.n	8006144 <osThreadNew+0x48>
        name = attr->name;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d002      	beq.n	8006152 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d008      	beq.n	800616a <osThreadNew+0x6e>
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	2b38      	cmp	r3, #56	@ 0x38
 800615c:	d805      	bhi.n	800616a <osThreadNew+0x6e>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <osThreadNew+0x72>
        return (NULL);
 800616a:	2300      	movs	r3, #0
 800616c:	e054      	b.n	8006218 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	089b      	lsrs	r3, r3, #2
 800617c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00e      	beq.n	80061a4 <osThreadNew+0xa8>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	2ba7      	cmp	r3, #167	@ 0xa7
 800618c:	d90a      	bls.n	80061a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006192:	2b00      	cmp	r3, #0
 8006194:	d006      	beq.n	80061a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <osThreadNew+0xa8>
        mem = 1;
 800619e:	2301      	movs	r3, #1
 80061a0:	61bb      	str	r3, [r7, #24]
 80061a2:	e010      	b.n	80061c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10c      	bne.n	80061c6 <osThreadNew+0xca>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d108      	bne.n	80061c6 <osThreadNew+0xca>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d104      	bne.n	80061c6 <osThreadNew+0xca>
          mem = 0;
 80061bc:	2300      	movs	r3, #0
 80061be:	61bb      	str	r3, [r7, #24]
 80061c0:	e001      	b.n	80061c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80061c2:	2300      	movs	r3, #0
 80061c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d110      	bne.n	80061ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061d4:	9202      	str	r2, [sp, #8]
 80061d6:	9301      	str	r3, [sp, #4]
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	6a3a      	ldr	r2, [r7, #32]
 80061e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f001 f806 	bl	80071f4 <xTaskCreateStatic>
 80061e8:	4603      	mov	r3, r0
 80061ea:	613b      	str	r3, [r7, #16]
 80061ec:	e013      	b.n	8006216 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d110      	bne.n	8006216 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80061f4:	6a3b      	ldr	r3, [r7, #32]
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	f107 0310 	add.w	r3, r7, #16
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f001 f854 	bl	80072b4 <xTaskCreate>
 800620c:	4603      	mov	r3, r0
 800620e:	2b01      	cmp	r3, #1
 8006210:	d001      	beq.n	8006216 <osThreadNew+0x11a>
            hTask = NULL;
 8006212:	2300      	movs	r3, #0
 8006214:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006216:	693b      	ldr	r3, [r7, #16]
}
 8006218:	4618      	mov	r0, r3
 800621a:	3728      	adds	r7, #40	@ 0x28
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006228:	f3ef 8305 	mrs	r3, IPSR
 800622c:	60bb      	str	r3, [r7, #8]
  return(result);
 800622e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <osDelay+0x1c>
    stat = osErrorISR;
 8006234:	f06f 0305 	mvn.w	r3, #5
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	e007      	b.n	800624c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800623c:	2300      	movs	r3, #0
 800623e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d002      	beq.n	800624c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f001 fa06 	bl	8007658 <vTaskDelay>
    }
  }

  return (stat);
 800624c:	68fb      	ldr	r3, [r7, #12]
}
 800624e:	4618      	mov	r0, r3
 8006250:	3710      	adds	r7, #16
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
	...

08006258 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4a06      	ldr	r2, [pc, #24]	@ (8006280 <vApplicationGetIdleTaskMemory+0x28>)
 8006268:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	4a05      	ldr	r2, [pc, #20]	@ (8006284 <vApplicationGetIdleTaskMemory+0x2c>)
 800626e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2280      	movs	r2, #128	@ 0x80
 8006274:	601a      	str	r2, [r3, #0]
}
 8006276:	bf00      	nop
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr
 8006280:	20000688 	.word	0x20000688
 8006284:	20000730 	.word	0x20000730

08006288 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4a07      	ldr	r2, [pc, #28]	@ (80062b4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006298:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	4a06      	ldr	r2, [pc, #24]	@ (80062b8 <vApplicationGetTimerTaskMemory+0x30>)
 800629e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062a6:	601a      	str	r2, [r3, #0]
}
 80062a8:	bf00      	nop
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bc80      	pop	{r7}
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	20000930 	.word	0x20000930
 80062b8:	200009d8 	.word	0x200009d8

080062bc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f103 0208 	add.w	r2, r3, #8
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f04f 32ff 	mov.w	r2, #4294967295
 80062d4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f103 0208 	add.w	r2, r3, #8
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f103 0208 	add.w	r2, r3, #8
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bc80      	pop	{r7}
 80062f8:	4770      	bx	lr

080062fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062fa:	b480      	push	{r7}
 80062fc:	b083      	sub	sp, #12
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr

08006312 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006312:	b480      	push	{r7}
 8006314:	b085      	sub	sp, #20
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
 800631a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	689a      	ldr	r2, [r3, #8]
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	683a      	ldr	r2, [r7, #0]
 8006336:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	601a      	str	r2, [r3, #0]
}
 800634e:	bf00      	nop
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	bc80      	pop	{r7}
 8006356:	4770      	bx	lr

08006358 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636e:	d103      	bne.n	8006378 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	60fb      	str	r3, [r7, #12]
 8006376:	e00c      	b.n	8006392 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	3308      	adds	r3, #8
 800637c:	60fb      	str	r3, [r7, #12]
 800637e:	e002      	b.n	8006386 <vListInsert+0x2e>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	60fb      	str	r3, [r7, #12]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	429a      	cmp	r2, r3
 8006390:	d2f6      	bcs.n	8006380 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	683a      	ldr	r2, [r7, #0]
 80063a0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	1c5a      	adds	r2, r3, #1
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	601a      	str	r2, [r3, #0]
}
 80063be:	bf00      	nop
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bc80      	pop	{r7}
 80063c6:	4770      	bx	lr

080063c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6892      	ldr	r2, [r2, #8]
 80063de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	6852      	ldr	r2, [r2, #4]
 80063e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d103      	bne.n	80063fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689a      	ldr	r2, [r3, #8]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	1e5a      	subs	r2, r3, #1
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	bc80      	pop	{r7}
 8006418:	4770      	bx	lr
	...

0800641c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10b      	bne.n	8006448 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	e7fd      	b.n	8006444 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006448:	f002 fbc8 	bl	8008bdc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006454:	68f9      	ldr	r1, [r7, #12]
 8006456:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006458:	fb01 f303 	mul.w	r3, r1, r3
 800645c:	441a      	add	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2200      	movs	r2, #0
 8006466:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006478:	3b01      	subs	r3, #1
 800647a:	68f9      	ldr	r1, [r7, #12]
 800647c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800647e:	fb01 f303 	mul.w	r3, r1, r3
 8006482:	441a      	add	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	22ff      	movs	r2, #255	@ 0xff
 800648c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	22ff      	movs	r2, #255	@ 0xff
 8006494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d114      	bne.n	80064c8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d01a      	beq.n	80064dc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3310      	adds	r3, #16
 80064aa:	4618      	mov	r0, r3
 80064ac:	f001 fba4 	bl	8007bf8 <xTaskRemoveFromEventList>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d012      	beq.n	80064dc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064b6:	4b0d      	ldr	r3, [pc, #52]	@ (80064ec <xQueueGenericReset+0xd0>)
 80064b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064bc:	601a      	str	r2, [r3, #0]
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	e009      	b.n	80064dc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3310      	adds	r3, #16
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fef5 	bl	80062bc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	3324      	adds	r3, #36	@ 0x24
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff fef0 	bl	80062bc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064dc:	f002 fbae 	bl	8008c3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064e0:	2301      	movs	r3, #1
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	e000ed04 	.word	0xe000ed04

080064f0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08e      	sub	sp, #56	@ 0x38
 80064f4:	af02      	add	r7, sp, #8
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
 80064fc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10b      	bne.n	800651c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006508:	f383 8811 	msr	BASEPRI, r3
 800650c:	f3bf 8f6f 	isb	sy
 8006510:	f3bf 8f4f 	dsb	sy
 8006514:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006516:	bf00      	nop
 8006518:	bf00      	nop
 800651a:	e7fd      	b.n	8006518 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10b      	bne.n	800653a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006526:	f383 8811 	msr	BASEPRI, r3
 800652a:	f3bf 8f6f 	isb	sy
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006534:	bf00      	nop
 8006536:	bf00      	nop
 8006538:	e7fd      	b.n	8006536 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <xQueueGenericCreateStatic+0x56>
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d001      	beq.n	800654a <xQueueGenericCreateStatic+0x5a>
 8006546:	2301      	movs	r3, #1
 8006548:	e000      	b.n	800654c <xQueueGenericCreateStatic+0x5c>
 800654a:	2300      	movs	r3, #0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10b      	bne.n	8006568 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	623b      	str	r3, [r7, #32]
}
 8006562:	bf00      	nop
 8006564:	bf00      	nop
 8006566:	e7fd      	b.n	8006564 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d102      	bne.n	8006574 <xQueueGenericCreateStatic+0x84>
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d101      	bne.n	8006578 <xQueueGenericCreateStatic+0x88>
 8006574:	2301      	movs	r3, #1
 8006576:	e000      	b.n	800657a <xQueueGenericCreateStatic+0x8a>
 8006578:	2300      	movs	r3, #0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10b      	bne.n	8006596 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	61fb      	str	r3, [r7, #28]
}
 8006590:	bf00      	nop
 8006592:	bf00      	nop
 8006594:	e7fd      	b.n	8006592 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006596:	2350      	movs	r3, #80	@ 0x50
 8006598:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	2b50      	cmp	r3, #80	@ 0x50
 800659e:	d00b      	beq.n	80065b8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80065a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	61bb      	str	r3, [r7, #24]
}
 80065b2:	bf00      	nop
 80065b4:	bf00      	nop
 80065b6:	e7fd      	b.n	80065b4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80065b8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80065be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00d      	beq.n	80065e0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80065c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065cc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80065d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	4613      	mov	r3, r2
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	68b9      	ldr	r1, [r7, #8]
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f000 f840 	bl	8006660 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3730      	adds	r7, #48	@ 0x30
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b08a      	sub	sp, #40	@ 0x28
 80065ee:	af02      	add	r7, sp, #8
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	4613      	mov	r3, r2
 80065f6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10b      	bne.n	8006616 <xQueueGenericCreate+0x2c>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	613b      	str	r3, [r7, #16]
}
 8006610:	bf00      	nop
 8006612:	bf00      	nop
 8006614:	e7fd      	b.n	8006612 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	fb02 f303 	mul.w	r3, r2, r3
 800661e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	3350      	adds	r3, #80	@ 0x50
 8006624:	4618      	mov	r0, r3
 8006626:	f002 fbdb 	bl	8008de0 <pvPortMalloc>
 800662a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d011      	beq.n	8006656 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	3350      	adds	r3, #80	@ 0x50
 800663a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006644:	79fa      	ldrb	r2, [r7, #7]
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	9300      	str	r3, [sp, #0]
 800664a:	4613      	mov	r3, r2
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	68b9      	ldr	r1, [r7, #8]
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f000 f805 	bl	8006660 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006656:	69bb      	ldr	r3, [r7, #24]
	}
 8006658:	4618      	mov	r0, r3
 800665a:	3720      	adds	r7, #32
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d103      	bne.n	800667c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	69ba      	ldr	r2, [r7, #24]
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	e002      	b.n	8006682 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800668e:	2101      	movs	r1, #1
 8006690:	69b8      	ldr	r0, [r7, #24]
 8006692:	f7ff fec3 	bl	800641c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	78fa      	ldrb	r2, [r7, #3]
 800669a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800669e:	bf00      	nop
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
	...

080066a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b08e      	sub	sp, #56	@ 0x38
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
 80066b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80066b6:	2300      	movs	r3, #0
 80066b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80066be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10b      	bne.n	80066dc <xQueueGenericSend+0x34>
	__asm volatile
 80066c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80066d6:	bf00      	nop
 80066d8:	bf00      	nop
 80066da:	e7fd      	b.n	80066d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d103      	bne.n	80066ea <xQueueGenericSend+0x42>
 80066e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <xQueueGenericSend+0x46>
 80066ea:	2301      	movs	r3, #1
 80066ec:	e000      	b.n	80066f0 <xQueueGenericSend+0x48>
 80066ee:	2300      	movs	r3, #0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10b      	bne.n	800670c <xQueueGenericSend+0x64>
	__asm volatile
 80066f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006706:	bf00      	nop
 8006708:	bf00      	nop
 800670a:	e7fd      	b.n	8006708 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	2b02      	cmp	r3, #2
 8006710:	d103      	bne.n	800671a <xQueueGenericSend+0x72>
 8006712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006716:	2b01      	cmp	r3, #1
 8006718:	d101      	bne.n	800671e <xQueueGenericSend+0x76>
 800671a:	2301      	movs	r3, #1
 800671c:	e000      	b.n	8006720 <xQueueGenericSend+0x78>
 800671e:	2300      	movs	r3, #0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10b      	bne.n	800673c <xQueueGenericSend+0x94>
	__asm volatile
 8006724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006728:	f383 8811 	msr	BASEPRI, r3
 800672c:	f3bf 8f6f 	isb	sy
 8006730:	f3bf 8f4f 	dsb	sy
 8006734:	623b      	str	r3, [r7, #32]
}
 8006736:	bf00      	nop
 8006738:	bf00      	nop
 800673a:	e7fd      	b.n	8006738 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800673c:	f001 fc22 	bl	8007f84 <xTaskGetSchedulerState>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d102      	bne.n	800674c <xQueueGenericSend+0xa4>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d101      	bne.n	8006750 <xQueueGenericSend+0xa8>
 800674c:	2301      	movs	r3, #1
 800674e:	e000      	b.n	8006752 <xQueueGenericSend+0xaa>
 8006750:	2300      	movs	r3, #0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10b      	bne.n	800676e <xQueueGenericSend+0xc6>
	__asm volatile
 8006756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675a:	f383 8811 	msr	BASEPRI, r3
 800675e:	f3bf 8f6f 	isb	sy
 8006762:	f3bf 8f4f 	dsb	sy
 8006766:	61fb      	str	r3, [r7, #28]
}
 8006768:	bf00      	nop
 800676a:	bf00      	nop
 800676c:	e7fd      	b.n	800676a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800676e:	f002 fa35 	bl	8008bdc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006774:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800677a:	429a      	cmp	r2, r3
 800677c:	d302      	bcc.n	8006784 <xQueueGenericSend+0xdc>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	2b02      	cmp	r3, #2
 8006782:	d129      	bne.n	80067d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	68b9      	ldr	r1, [r7, #8]
 8006788:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800678a:	f000 fbc6 	bl	8006f1a <prvCopyDataToQueue>
 800678e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006794:	2b00      	cmp	r3, #0
 8006796:	d010      	beq.n	80067ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679a:	3324      	adds	r3, #36	@ 0x24
 800679c:	4618      	mov	r0, r3
 800679e:	f001 fa2b 	bl	8007bf8 <xTaskRemoveFromEventList>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d013      	beq.n	80067d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80067a8:	4b3f      	ldr	r3, [pc, #252]	@ (80068a8 <xQueueGenericSend+0x200>)
 80067aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067ae:	601a      	str	r2, [r3, #0]
 80067b0:	f3bf 8f4f 	dsb	sy
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	e00a      	b.n	80067d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80067ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80067c0:	4b39      	ldr	r3, [pc, #228]	@ (80068a8 <xQueueGenericSend+0x200>)
 80067c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80067d0:	f002 fa34 	bl	8008c3c <vPortExitCritical>
				return pdPASS;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e063      	b.n	80068a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d103      	bne.n	80067e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067de:	f002 fa2d 	bl	8008c3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	e05c      	b.n	80068a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d106      	bne.n	80067fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067ec:	f107 0314 	add.w	r3, r7, #20
 80067f0:	4618      	mov	r0, r3
 80067f2:	f001 fa65 	bl	8007cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067f6:	2301      	movs	r3, #1
 80067f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067fa:	f002 fa1f 	bl	8008c3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067fe:	f000 ffd1 	bl	80077a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006802:	f002 f9eb 	bl	8008bdc <vPortEnterCritical>
 8006806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006808:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800680c:	b25b      	sxtb	r3, r3
 800680e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006812:	d103      	bne.n	800681c <xQueueGenericSend+0x174>
 8006814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006816:	2200      	movs	r2, #0
 8006818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800681c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006822:	b25b      	sxtb	r3, r3
 8006824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006828:	d103      	bne.n	8006832 <xQueueGenericSend+0x18a>
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006832:	f002 fa03 	bl	8008c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006836:	1d3a      	adds	r2, r7, #4
 8006838:	f107 0314 	add.w	r3, r7, #20
 800683c:	4611      	mov	r1, r2
 800683e:	4618      	mov	r0, r3
 8006840:	f001 fa54 	bl	8007cec <xTaskCheckForTimeOut>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d124      	bne.n	8006894 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800684a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800684c:	f000 fc5d 	bl	800710a <prvIsQueueFull>
 8006850:	4603      	mov	r3, r0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d018      	beq.n	8006888 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006858:	3310      	adds	r3, #16
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	4611      	mov	r1, r2
 800685e:	4618      	mov	r0, r3
 8006860:	f001 f978 	bl	8007b54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006866:	f000 fbe8 	bl	800703a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800686a:	f000 ffa9 	bl	80077c0 <xTaskResumeAll>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	f47f af7c 	bne.w	800676e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006876:	4b0c      	ldr	r3, [pc, #48]	@ (80068a8 <xQueueGenericSend+0x200>)
 8006878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	f3bf 8f6f 	isb	sy
 8006886:	e772      	b.n	800676e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800688a:	f000 fbd6 	bl	800703a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800688e:	f000 ff97 	bl	80077c0 <xTaskResumeAll>
 8006892:	e76c      	b.n	800676e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006894:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006896:	f000 fbd0 	bl	800703a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800689a:	f000 ff91 	bl	80077c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800689e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3738      	adds	r7, #56	@ 0x38
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	e000ed04 	.word	0xe000ed04

080068ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b090      	sub	sp, #64	@ 0x40
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
 80068b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80068be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d10b      	bne.n	80068dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80068d6:	bf00      	nop
 80068d8:	bf00      	nop
 80068da:	e7fd      	b.n	80068d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d103      	bne.n	80068ea <xQueueGenericSendFromISR+0x3e>
 80068e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <xQueueGenericSendFromISR+0x42>
 80068ea:	2301      	movs	r3, #1
 80068ec:	e000      	b.n	80068f0 <xQueueGenericSendFromISR+0x44>
 80068ee:	2300      	movs	r3, #0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10b      	bne.n	800690c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80068f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f8:	f383 8811 	msr	BASEPRI, r3
 80068fc:	f3bf 8f6f 	isb	sy
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006906:	bf00      	nop
 8006908:	bf00      	nop
 800690a:	e7fd      	b.n	8006908 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	2b02      	cmp	r3, #2
 8006910:	d103      	bne.n	800691a <xQueueGenericSendFromISR+0x6e>
 8006912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006916:	2b01      	cmp	r3, #1
 8006918:	d101      	bne.n	800691e <xQueueGenericSendFromISR+0x72>
 800691a:	2301      	movs	r3, #1
 800691c:	e000      	b.n	8006920 <xQueueGenericSendFromISR+0x74>
 800691e:	2300      	movs	r3, #0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d10b      	bne.n	800693c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006928:	f383 8811 	msr	BASEPRI, r3
 800692c:	f3bf 8f6f 	isb	sy
 8006930:	f3bf 8f4f 	dsb	sy
 8006934:	623b      	str	r3, [r7, #32]
}
 8006936:	bf00      	nop
 8006938:	bf00      	nop
 800693a:	e7fd      	b.n	8006938 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800693c:	f002 fa10 	bl	8008d60 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006940:	f3ef 8211 	mrs	r2, BASEPRI
 8006944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	61fa      	str	r2, [r7, #28]
 8006956:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006958:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800695a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800695c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006964:	429a      	cmp	r2, r3
 8006966:	d302      	bcc.n	800696e <xQueueGenericSendFromISR+0xc2>
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b02      	cmp	r3, #2
 800696c:	d12f      	bne.n	80069ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800696e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006970:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006974:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800697a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800697c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006984:	f000 fac9 	bl	8006f1a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006988:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800698c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006990:	d112      	bne.n	80069b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006996:	2b00      	cmp	r3, #0
 8006998:	d016      	beq.n	80069c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699c:	3324      	adds	r3, #36	@ 0x24
 800699e:	4618      	mov	r0, r3
 80069a0:	f001 f92a 	bl	8007bf8 <xTaskRemoveFromEventList>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00e      	beq.n	80069c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00b      	beq.n	80069c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e007      	b.n	80069c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80069b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80069bc:	3301      	adds	r3, #1
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	b25a      	sxtb	r2, r3
 80069c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80069c8:	2301      	movs	r3, #1
 80069ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80069cc:	e001      	b.n	80069d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80069ce:	2300      	movs	r3, #0
 80069d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069d4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80069dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3740      	adds	r7, #64	@ 0x40
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08e      	sub	sp, #56	@ 0x38
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80069f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10b      	bne.n	8006a14 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80069fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	623b      	str	r3, [r7, #32]
}
 8006a0e:	bf00      	nop
 8006a10:	bf00      	nop
 8006a12:	e7fd      	b.n	8006a10 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00b      	beq.n	8006a34 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a20:	f383 8811 	msr	BASEPRI, r3
 8006a24:	f3bf 8f6f 	isb	sy
 8006a28:	f3bf 8f4f 	dsb	sy
 8006a2c:	61fb      	str	r3, [r7, #28]
}
 8006a2e:	bf00      	nop
 8006a30:	bf00      	nop
 8006a32:	e7fd      	b.n	8006a30 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d103      	bne.n	8006a44 <xQueueGiveFromISR+0x5c>
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d101      	bne.n	8006a48 <xQueueGiveFromISR+0x60>
 8006a44:	2301      	movs	r3, #1
 8006a46:	e000      	b.n	8006a4a <xQueueGiveFromISR+0x62>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10b      	bne.n	8006a66 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	61bb      	str	r3, [r7, #24]
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	e7fd      	b.n	8006a62 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a66:	f002 f97b 	bl	8008d60 <vPortValidateInterruptPriority>
	__asm volatile
 8006a6a:	f3ef 8211 	mrs	r2, BASEPRI
 8006a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a72:	f383 8811 	msr	BASEPRI, r3
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	f3bf 8f4f 	dsb	sy
 8006a7e:	617a      	str	r2, [r7, #20]
 8006a80:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006a82:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d22b      	bcs.n	8006aee <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa2:	1c5a      	adds	r2, r3, #1
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006aa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab0:	d112      	bne.n	8006ad8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d016      	beq.n	8006ae8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abc:	3324      	adds	r3, #36	@ 0x24
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f001 f89a 	bl	8007bf8 <xTaskRemoveFromEventList>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00e      	beq.n	8006ae8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00b      	beq.n	8006ae8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	e007      	b.n	8006ae8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006adc:	3301      	adds	r3, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	b25a      	sxtb	r2, r3
 8006ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aec:	e001      	b.n	8006af2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f383 8811 	msr	BASEPRI, r3
}
 8006afc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3738      	adds	r7, #56	@ 0x38
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08c      	sub	sp, #48	@ 0x30
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b14:	2300      	movs	r3, #0
 8006b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <xQueueReceive+0x32>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	623b      	str	r3, [r7, #32]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d103      	bne.n	8006b48 <xQueueReceive+0x40>
 8006b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <xQueueReceive+0x44>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e000      	b.n	8006b4e <xQueueReceive+0x46>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10b      	bne.n	8006b6a <xQueueReceive+0x62>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	61fb      	str	r3, [r7, #28]
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b6a:	f001 fa0b 	bl	8007f84 <xTaskGetSchedulerState>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d102      	bne.n	8006b7a <xQueueReceive+0x72>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <xQueueReceive+0x76>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e000      	b.n	8006b80 <xQueueReceive+0x78>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10b      	bne.n	8006b9c <xQueueReceive+0x94>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	61bb      	str	r3, [r7, #24]
}
 8006b96:	bf00      	nop
 8006b98:	bf00      	nop
 8006b9a:	e7fd      	b.n	8006b98 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b9c:	f002 f81e 	bl	8008bdc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01f      	beq.n	8006bec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006bac:	68b9      	ldr	r1, [r7, #8]
 8006bae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bb0:	f000 fa1d 	bl	8006fee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb6:	1e5a      	subs	r2, r3, #1
 8006bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00f      	beq.n	8006be4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc6:	3310      	adds	r3, #16
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f001 f815 	bl	8007bf8 <xTaskRemoveFromEventList>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d007      	beq.n	8006be4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006bd4:	4b3c      	ldr	r3, [pc, #240]	@ (8006cc8 <xQueueReceive+0x1c0>)
 8006bd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bda:	601a      	str	r2, [r3, #0]
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006be4:	f002 f82a 	bl	8008c3c <vPortExitCritical>
				return pdPASS;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e069      	b.n	8006cc0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d103      	bne.n	8006bfa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bf2:	f002 f823 	bl	8008c3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	e062      	b.n	8006cc0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d106      	bne.n	8006c0e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c00:	f107 0310 	add.w	r3, r7, #16
 8006c04:	4618      	mov	r0, r3
 8006c06:	f001 f85b 	bl	8007cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c0e:	f002 f815 	bl	8008c3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c12:	f000 fdc7 	bl	80077a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c16:	f001 ffe1 	bl	8008bdc <vPortEnterCritical>
 8006c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c20:	b25b      	sxtb	r3, r3
 8006c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c26:	d103      	bne.n	8006c30 <xQueueReceive+0x128>
 8006c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c36:	b25b      	sxtb	r3, r3
 8006c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3c:	d103      	bne.n	8006c46 <xQueueReceive+0x13e>
 8006c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c46:	f001 fff9 	bl	8008c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c4a:	1d3a      	adds	r2, r7, #4
 8006c4c:	f107 0310 	add.w	r3, r7, #16
 8006c50:	4611      	mov	r1, r2
 8006c52:	4618      	mov	r0, r3
 8006c54:	f001 f84a 	bl	8007cec <xTaskCheckForTimeOut>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d123      	bne.n	8006ca6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c60:	f000 fa3d 	bl	80070de <prvIsQueueEmpty>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d017      	beq.n	8006c9a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	3324      	adds	r3, #36	@ 0x24
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	4611      	mov	r1, r2
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 ff6e 	bl	8007b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c7a:	f000 f9de 	bl	800703a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c7e:	f000 fd9f 	bl	80077c0 <xTaskResumeAll>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d189      	bne.n	8006b9c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006c88:	4b0f      	ldr	r3, [pc, #60]	@ (8006cc8 <xQueueReceive+0x1c0>)
 8006c8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	e780      	b.n	8006b9c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c9c:	f000 f9cd 	bl	800703a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ca0:	f000 fd8e 	bl	80077c0 <xTaskResumeAll>
 8006ca4:	e77a      	b.n	8006b9c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006ca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ca8:	f000 f9c7 	bl	800703a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cac:	f000 fd88 	bl	80077c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cb2:	f000 fa14 	bl	80070de <prvIsQueueEmpty>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f43f af6f 	beq.w	8006b9c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006cbe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3730      	adds	r7, #48	@ 0x30
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	e000ed04 	.word	0xe000ed04

08006ccc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08e      	sub	sp, #56	@ 0x38
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10b      	bne.n	8006d00 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cec:	f383 8811 	msr	BASEPRI, r3
 8006cf0:	f3bf 8f6f 	isb	sy
 8006cf4:	f3bf 8f4f 	dsb	sy
 8006cf8:	623b      	str	r3, [r7, #32]
}
 8006cfa:	bf00      	nop
 8006cfc:	bf00      	nop
 8006cfe:	e7fd      	b.n	8006cfc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00b      	beq.n	8006d20 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	61fb      	str	r3, [r7, #28]
}
 8006d1a:	bf00      	nop
 8006d1c:	bf00      	nop
 8006d1e:	e7fd      	b.n	8006d1c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d20:	f001 f930 	bl	8007f84 <xTaskGetSchedulerState>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d102      	bne.n	8006d30 <xQueueSemaphoreTake+0x64>
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d101      	bne.n	8006d34 <xQueueSemaphoreTake+0x68>
 8006d30:	2301      	movs	r3, #1
 8006d32:	e000      	b.n	8006d36 <xQueueSemaphoreTake+0x6a>
 8006d34:	2300      	movs	r3, #0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10b      	bne.n	8006d52 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3e:	f383 8811 	msr	BASEPRI, r3
 8006d42:	f3bf 8f6f 	isb	sy
 8006d46:	f3bf 8f4f 	dsb	sy
 8006d4a:	61bb      	str	r3, [r7, #24]
}
 8006d4c:	bf00      	nop
 8006d4e:	bf00      	nop
 8006d50:	e7fd      	b.n	8006d4e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d52:	f001 ff43 	bl	8008bdc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d5a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d024      	beq.n	8006dac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d64:	1e5a      	subs	r2, r3, #1
 8006d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d68:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d104      	bne.n	8006d7c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006d72:	f001 fa81 	bl	8008278 <pvTaskIncrementMutexHeldCount>
 8006d76:	4602      	mov	r2, r0
 8006d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d7a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00f      	beq.n	8006da4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d86:	3310      	adds	r3, #16
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 ff35 	bl	8007bf8 <xTaskRemoveFromEventList>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d007      	beq.n	8006da4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d94:	4b54      	ldr	r3, [pc, #336]	@ (8006ee8 <xQueueSemaphoreTake+0x21c>)
 8006d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d9a:	601a      	str	r2, [r3, #0]
 8006d9c:	f3bf 8f4f 	dsb	sy
 8006da0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006da4:	f001 ff4a 	bl	8008c3c <vPortExitCritical>
				return pdPASS;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e098      	b.n	8006ede <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d112      	bne.n	8006dd8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00b      	beq.n	8006dd0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	617b      	str	r3, [r7, #20]
}
 8006dca:	bf00      	nop
 8006dcc:	bf00      	nop
 8006dce:	e7fd      	b.n	8006dcc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006dd0:	f001 ff34 	bl	8008c3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	e082      	b.n	8006ede <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d106      	bne.n	8006dec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006dde:	f107 030c 	add.w	r3, r7, #12
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 ff6c 	bl	8007cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006de8:	2301      	movs	r3, #1
 8006dea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006dec:	f001 ff26 	bl	8008c3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006df0:	f000 fcd8 	bl	80077a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006df4:	f001 fef2 	bl	8008bdc <vPortEnterCritical>
 8006df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dfa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dfe:	b25b      	sxtb	r3, r3
 8006e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e04:	d103      	bne.n	8006e0e <xQueueSemaphoreTake+0x142>
 8006e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e14:	b25b      	sxtb	r3, r3
 8006e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1a:	d103      	bne.n	8006e24 <xQueueSemaphoreTake+0x158>
 8006e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e24:	f001 ff0a 	bl	8008c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e28:	463a      	mov	r2, r7
 8006e2a:	f107 030c 	add.w	r3, r7, #12
 8006e2e:	4611      	mov	r1, r2
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 ff5b 	bl	8007cec <xTaskCheckForTimeOut>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d132      	bne.n	8006ea2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e3e:	f000 f94e 	bl	80070de <prvIsQueueEmpty>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d026      	beq.n	8006e96 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d109      	bne.n	8006e64 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006e50:	f001 fec4 	bl	8008bdc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f001 f8b1 	bl	8007fc0 <xTaskPriorityInherit>
 8006e5e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006e60:	f001 feec 	bl	8008c3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e66:	3324      	adds	r3, #36	@ 0x24
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	4611      	mov	r1, r2
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 fe71 	bl	8007b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006e72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e74:	f000 f8e1 	bl	800703a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006e78:	f000 fca2 	bl	80077c0 <xTaskResumeAll>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	f47f af67 	bne.w	8006d52 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006e84:	4b18      	ldr	r3, [pc, #96]	@ (8006ee8 <xQueueSemaphoreTake+0x21c>)
 8006e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	f3bf 8f6f 	isb	sy
 8006e94:	e75d      	b.n	8006d52 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006e96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e98:	f000 f8cf 	bl	800703a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e9c:	f000 fc90 	bl	80077c0 <xTaskResumeAll>
 8006ea0:	e757      	b.n	8006d52 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006ea2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ea4:	f000 f8c9 	bl	800703a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ea8:	f000 fc8a 	bl	80077c0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006eac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006eae:	f000 f916 	bl	80070de <prvIsQueueEmpty>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f43f af4c 	beq.w	8006d52 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00d      	beq.n	8006edc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006ec0:	f001 fe8c 	bl	8008bdc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006ec4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ec6:	f000 f811 	bl	8006eec <prvGetDisinheritPriorityAfterTimeout>
 8006eca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f001 f94c 	bl	8008170 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006ed8:	f001 feb0 	bl	8008c3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006edc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3738      	adds	r7, #56	@ 0x38
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	e000ed04 	.word	0xe000ed04

08006eec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d006      	beq.n	8006f0a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006f06:	60fb      	str	r3, [r7, #12]
 8006f08:	e001      	b.n	8006f0e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
	}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3714      	adds	r7, #20
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bc80      	pop	{r7}
 8006f18:	4770      	bx	lr

08006f1a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b086      	sub	sp, #24
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	60f8      	str	r0, [r7, #12]
 8006f22:	60b9      	str	r1, [r7, #8]
 8006f24:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006f26:	2300      	movs	r3, #0
 8006f28:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10d      	bne.n	8006f54 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d14d      	bne.n	8006fdc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	4618      	mov	r0, r3
 8006f46:	f001 f8a3 	bl	8008090 <xTaskPriorityDisinherit>
 8006f4a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	609a      	str	r2, [r3, #8]
 8006f52:	e043      	b.n	8006fdc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d119      	bne.n	8006f8e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6858      	ldr	r0, [r3, #4]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f62:	461a      	mov	r2, r3
 8006f64:	68b9      	ldr	r1, [r7, #8]
 8006f66:	f002 f9ef 	bl	8009348 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	685a      	ldr	r2, [r3, #4]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f72:	441a      	add	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d32b      	bcc.n	8006fdc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	605a      	str	r2, [r3, #4]
 8006f8c:	e026      	b.n	8006fdc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	68d8      	ldr	r0, [r3, #12]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f96:	461a      	mov	r2, r3
 8006f98:	68b9      	ldr	r1, [r7, #8]
 8006f9a:	f002 f9d5 	bl	8009348 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	68da      	ldr	r2, [r3, #12]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa6:	425b      	negs	r3, r3
 8006fa8:	441a      	add	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	68da      	ldr	r2, [r3, #12]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d207      	bcs.n	8006fca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc2:	425b      	negs	r3, r3
 8006fc4:	441a      	add	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d105      	bne.n	8006fdc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d002      	beq.n	8006fdc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006fe4:	697b      	ldr	r3, [r7, #20]
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b082      	sub	sp, #8
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
 8006ff6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d018      	beq.n	8007032 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	68da      	ldr	r2, [r3, #12]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007008:	441a      	add	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68da      	ldr	r2, [r3, #12]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	429a      	cmp	r2, r3
 8007018:	d303      	bcc.n	8007022 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68d9      	ldr	r1, [r3, #12]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702a:	461a      	mov	r2, r3
 800702c:	6838      	ldr	r0, [r7, #0]
 800702e:	f002 f98b 	bl	8009348 <memcpy>
	}
}
 8007032:	bf00      	nop
 8007034:	3708      	adds	r7, #8
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}

0800703a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800703a:	b580      	push	{r7, lr}
 800703c:	b084      	sub	sp, #16
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007042:	f001 fdcb 	bl	8008bdc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800704c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800704e:	e011      	b.n	8007074 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007054:	2b00      	cmp	r3, #0
 8007056:	d012      	beq.n	800707e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	3324      	adds	r3, #36	@ 0x24
 800705c:	4618      	mov	r0, r3
 800705e:	f000 fdcb 	bl	8007bf8 <xTaskRemoveFromEventList>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007068:	f000 fea4 	bl	8007db4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800706c:	7bfb      	ldrb	r3, [r7, #15]
 800706e:	3b01      	subs	r3, #1
 8007070:	b2db      	uxtb	r3, r3
 8007072:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007074:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007078:	2b00      	cmp	r3, #0
 800707a:	dce9      	bgt.n	8007050 <prvUnlockQueue+0x16>
 800707c:	e000      	b.n	8007080 <prvUnlockQueue+0x46>
					break;
 800707e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	22ff      	movs	r2, #255	@ 0xff
 8007084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007088:	f001 fdd8 	bl	8008c3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800708c:	f001 fda6 	bl	8008bdc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007096:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007098:	e011      	b.n	80070be <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d012      	beq.n	80070c8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3310      	adds	r3, #16
 80070a6:	4618      	mov	r0, r3
 80070a8:	f000 fda6 	bl	8007bf8 <xTaskRemoveFromEventList>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d001      	beq.n	80070b6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80070b2:	f000 fe7f 	bl	8007db4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80070b6:	7bbb      	ldrb	r3, [r7, #14]
 80070b8:	3b01      	subs	r3, #1
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	dce9      	bgt.n	800709a <prvUnlockQueue+0x60>
 80070c6:	e000      	b.n	80070ca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80070c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	22ff      	movs	r2, #255	@ 0xff
 80070ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80070d2:	f001 fdb3 	bl	8008c3c <vPortExitCritical>
}
 80070d6:	bf00      	nop
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070e6:	f001 fd79 	bl	8008bdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d102      	bne.n	80070f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80070f2:	2301      	movs	r3, #1
 80070f4:	60fb      	str	r3, [r7, #12]
 80070f6:	e001      	b.n	80070fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80070f8:	2300      	movs	r3, #0
 80070fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80070fc:	f001 fd9e 	bl	8008c3c <vPortExitCritical>

	return xReturn;
 8007100:	68fb      	ldr	r3, [r7, #12]
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007112:	f001 fd63 	bl	8008bdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800711e:	429a      	cmp	r2, r3
 8007120:	d102      	bne.n	8007128 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007122:	2301      	movs	r3, #1
 8007124:	60fb      	str	r3, [r7, #12]
 8007126:	e001      	b.n	800712c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007128:	2300      	movs	r3, #0
 800712a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800712c:	f001 fd86 	bl	8008c3c <vPortExitCritical>

	return xReturn;
 8007130:	68fb      	ldr	r3, [r7, #12]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
	...

0800713c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007146:	2300      	movs	r3, #0
 8007148:	60fb      	str	r3, [r7, #12]
 800714a:	e014      	b.n	8007176 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800714c:	4a0e      	ldr	r2, [pc, #56]	@ (8007188 <vQueueAddToRegistry+0x4c>)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d10b      	bne.n	8007170 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007158:	490b      	ldr	r1, [pc, #44]	@ (8007188 <vQueueAddToRegistry+0x4c>)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	683a      	ldr	r2, [r7, #0]
 800715e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007162:	4a09      	ldr	r2, [pc, #36]	@ (8007188 <vQueueAddToRegistry+0x4c>)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	00db      	lsls	r3, r3, #3
 8007168:	4413      	add	r3, r2
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800716e:	e006      	b.n	800717e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	3301      	adds	r3, #1
 8007174:	60fb      	str	r3, [r7, #12]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b07      	cmp	r3, #7
 800717a:	d9e7      	bls.n	800714c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800717c:	bf00      	nop
 800717e:	bf00      	nop
 8007180:	3714      	adds	r7, #20
 8007182:	46bd      	mov	sp, r7
 8007184:	bc80      	pop	{r7}
 8007186:	4770      	bx	lr
 8007188:	20000dd8 	.word	0x20000dd8

0800718c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800719c:	f001 fd1e 	bl	8008bdc <vPortEnterCritical>
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071a6:	b25b      	sxtb	r3, r3
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	d103      	bne.n	80071b6 <vQueueWaitForMessageRestricted+0x2a>
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071bc:	b25b      	sxtb	r3, r3
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d103      	bne.n	80071cc <vQueueWaitForMessageRestricted+0x40>
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071cc:	f001 fd36 	bl	8008c3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d106      	bne.n	80071e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	3324      	adds	r3, #36	@ 0x24
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	68b9      	ldr	r1, [r7, #8]
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 fcdd 	bl	8007ba0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80071e6:	6978      	ldr	r0, [r7, #20]
 80071e8:	f7ff ff27 	bl	800703a <prvUnlockQueue>
	}
 80071ec:	bf00      	nop
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b08e      	sub	sp, #56	@ 0x38
 80071f8:	af04      	add	r7, sp, #16
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	607a      	str	r2, [r7, #4]
 8007200:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10b      	bne.n	8007220 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720c:	f383 8811 	msr	BASEPRI, r3
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	623b      	str	r3, [r7, #32]
}
 800721a:	bf00      	nop
 800721c:	bf00      	nop
 800721e:	e7fd      	b.n	800721c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10b      	bne.n	800723e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722a:	f383 8811 	msr	BASEPRI, r3
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	61fb      	str	r3, [r7, #28]
}
 8007238:	bf00      	nop
 800723a:	bf00      	nop
 800723c:	e7fd      	b.n	800723a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800723e:	23a8      	movs	r3, #168	@ 0xa8
 8007240:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	2ba8      	cmp	r3, #168	@ 0xa8
 8007246:	d00b      	beq.n	8007260 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	61bb      	str	r3, [r7, #24]
}
 800725a:	bf00      	nop
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007260:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007264:	2b00      	cmp	r3, #0
 8007266:	d01e      	beq.n	80072a6 <xTaskCreateStatic+0xb2>
 8007268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800726a:	2b00      	cmp	r3, #0
 800726c:	d01b      	beq.n	80072a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007270:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007274:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007276:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	2202      	movs	r2, #2
 800727c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007280:	2300      	movs	r3, #0
 8007282:	9303      	str	r3, [sp, #12]
 8007284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007286:	9302      	str	r3, [sp, #8]
 8007288:	f107 0314 	add.w	r3, r7, #20
 800728c:	9301      	str	r3, [sp, #4]
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	68b9      	ldr	r1, [r7, #8]
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 f851 	bl	8007340 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800729e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80072a0:	f000 f8f6 	bl	8007490 <prvAddNewTaskToReadyList>
 80072a4:	e001      	b.n	80072aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80072a6:	2300      	movs	r3, #0
 80072a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072aa:	697b      	ldr	r3, [r7, #20]
	}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3728      	adds	r7, #40	@ 0x28
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b08c      	sub	sp, #48	@ 0x30
 80072b8:	af04      	add	r7, sp, #16
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	603b      	str	r3, [r7, #0]
 80072c0:	4613      	mov	r3, r2
 80072c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80072c4:	88fb      	ldrh	r3, [r7, #6]
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	4618      	mov	r0, r3
 80072ca:	f001 fd89 	bl	8008de0 <pvPortMalloc>
 80072ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00e      	beq.n	80072f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072d6:	20a8      	movs	r0, #168	@ 0xa8
 80072d8:	f001 fd82 	bl	8008de0 <pvPortMalloc>
 80072dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d003      	beq.n	80072ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80072ea:	e005      	b.n	80072f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072ec:	6978      	ldr	r0, [r7, #20]
 80072ee:	f001 fe45 	bl	8008f7c <vPortFree>
 80072f2:	e001      	b.n	80072f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072f4:	2300      	movs	r3, #0
 80072f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d017      	beq.n	800732e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007306:	88fa      	ldrh	r2, [r7, #6]
 8007308:	2300      	movs	r3, #0
 800730a:	9303      	str	r3, [sp, #12]
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	9302      	str	r3, [sp, #8]
 8007310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007312:	9301      	str	r3, [sp, #4]
 8007314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	68b9      	ldr	r1, [r7, #8]
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 f80f 	bl	8007340 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007322:	69f8      	ldr	r0, [r7, #28]
 8007324:	f000 f8b4 	bl	8007490 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007328:	2301      	movs	r3, #1
 800732a:	61bb      	str	r3, [r7, #24]
 800732c:	e002      	b.n	8007334 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800732e:	f04f 33ff 	mov.w	r3, #4294967295
 8007332:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007334:	69bb      	ldr	r3, [r7, #24]
	}
 8007336:	4618      	mov	r0, r3
 8007338:	3720      	adds	r7, #32
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
	...

08007340 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b088      	sub	sp, #32
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	461a      	mov	r2, r3
 8007358:	21a5      	movs	r1, #165	@ 0xa5
 800735a:	f001 ff63 	bl	8009224 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007368:	3b01      	subs	r3, #1
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	4413      	add	r3, r2
 800736e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	f023 0307 	bic.w	r3, r3, #7
 8007376:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	f003 0307 	and.w	r3, r3, #7
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00b      	beq.n	800739a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	617b      	str	r3, [r7, #20]
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop
 8007398:	e7fd      	b.n	8007396 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d01f      	beq.n	80073e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073a0:	2300      	movs	r3, #0
 80073a2:	61fb      	str	r3, [r7, #28]
 80073a4:	e012      	b.n	80073cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	4413      	add	r3, r2
 80073ac:	7819      	ldrb	r1, [r3, #0]
 80073ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	4413      	add	r3, r2
 80073b4:	3334      	adds	r3, #52	@ 0x34
 80073b6:	460a      	mov	r2, r1
 80073b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80073ba:	68ba      	ldr	r2, [r7, #8]
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	4413      	add	r3, r2
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d006      	beq.n	80073d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	3301      	adds	r3, #1
 80073ca:	61fb      	str	r3, [r7, #28]
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	2b0f      	cmp	r3, #15
 80073d0:	d9e9      	bls.n	80073a6 <prvInitialiseNewTask+0x66>
 80073d2:	e000      	b.n	80073d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80073d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073de:	e003      	b.n	80073e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ea:	2b37      	cmp	r3, #55	@ 0x37
 80073ec:	d901      	bls.n	80073f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073ee:	2337      	movs	r3, #55	@ 0x37
 80073f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	2200      	movs	r2, #0
 8007402:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	3304      	adds	r3, #4
 8007408:	4618      	mov	r0, r3
 800740a:	f7fe ff76 	bl	80062fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007410:	3318      	adds	r3, #24
 8007412:	4618      	mov	r0, r3
 8007414:	f7fe ff71 	bl	80062fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800741c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800741e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007420:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007426:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800742c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007430:	2200      	movs	r2, #0
 8007432:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	2200      	movs	r2, #0
 800743a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800743e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007440:	3354      	adds	r3, #84	@ 0x54
 8007442:	224c      	movs	r2, #76	@ 0x4c
 8007444:	2100      	movs	r1, #0
 8007446:	4618      	mov	r0, r3
 8007448:	f001 feec 	bl	8009224 <memset>
 800744c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744e:	4a0d      	ldr	r2, [pc, #52]	@ (8007484 <prvInitialiseNewTask+0x144>)
 8007450:	659a      	str	r2, [r3, #88]	@ 0x58
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	4a0c      	ldr	r2, [pc, #48]	@ (8007488 <prvInitialiseNewTask+0x148>)
 8007456:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745a:	4a0c      	ldr	r2, [pc, #48]	@ (800748c <prvInitialiseNewTask+0x14c>)
 800745c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800745e:	683a      	ldr	r2, [r7, #0]
 8007460:	68f9      	ldr	r1, [r7, #12]
 8007462:	69b8      	ldr	r0, [r7, #24]
 8007464:	f001 fac8 	bl	80089f8 <pxPortInitialiseStack>
 8007468:	4602      	mov	r2, r0
 800746a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800746e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007470:	2b00      	cmp	r3, #0
 8007472:	d002      	beq.n	800747a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007478:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800747a:	bf00      	nop
 800747c:	3720      	adds	r7, #32
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	2000206c 	.word	0x2000206c
 8007488:	200020d4 	.word	0x200020d4
 800748c:	2000213c 	.word	0x2000213c

08007490 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007498:	f001 fba0 	bl	8008bdc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800749c:	4b2d      	ldr	r3, [pc, #180]	@ (8007554 <prvAddNewTaskToReadyList+0xc4>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3301      	adds	r3, #1
 80074a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007554 <prvAddNewTaskToReadyList+0xc4>)
 80074a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074a6:	4b2c      	ldr	r3, [pc, #176]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d109      	bne.n	80074c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074b4:	4b27      	ldr	r3, [pc, #156]	@ (8007554 <prvAddNewTaskToReadyList+0xc4>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d110      	bne.n	80074de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074bc:	f000 fc9e 	bl	8007dfc <prvInitialiseTaskLists>
 80074c0:	e00d      	b.n	80074de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074c2:	4b26      	ldr	r3, [pc, #152]	@ (800755c <prvAddNewTaskToReadyList+0xcc>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d109      	bne.n	80074de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074ca:	4b23      	ldr	r3, [pc, #140]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d802      	bhi.n	80074de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074d8:	4a1f      	ldr	r2, [pc, #124]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074de:	4b20      	ldr	r3, [pc, #128]	@ (8007560 <prvAddNewTaskToReadyList+0xd0>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3301      	adds	r3, #1
 80074e4:	4a1e      	ldr	r2, [pc, #120]	@ (8007560 <prvAddNewTaskToReadyList+0xd0>)
 80074e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80074e8:	4b1d      	ldr	r3, [pc, #116]	@ (8007560 <prvAddNewTaskToReadyList+0xd0>)
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007564 <prvAddNewTaskToReadyList+0xd4>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d903      	bls.n	8007504 <prvAddNewTaskToReadyList+0x74>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	4a18      	ldr	r2, [pc, #96]	@ (8007564 <prvAddNewTaskToReadyList+0xd4>)
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007508:	4613      	mov	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4413      	add	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4a15      	ldr	r2, [pc, #84]	@ (8007568 <prvAddNewTaskToReadyList+0xd8>)
 8007512:	441a      	add	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	4610      	mov	r0, r2
 800751c:	f7fe fef9 	bl	8006312 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007520:	f001 fb8c 	bl	8008c3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007524:	4b0d      	ldr	r3, [pc, #52]	@ (800755c <prvAddNewTaskToReadyList+0xcc>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00e      	beq.n	800754a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800752c:	4b0a      	ldr	r3, [pc, #40]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007536:	429a      	cmp	r2, r3
 8007538:	d207      	bcs.n	800754a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800753a:	4b0c      	ldr	r3, [pc, #48]	@ (800756c <prvAddNewTaskToReadyList+0xdc>)
 800753c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007540:	601a      	str	r2, [r3, #0]
 8007542:	f3bf 8f4f 	dsb	sy
 8007546:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800754a:	bf00      	nop
 800754c:	3708      	adds	r7, #8
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	200012ec 	.word	0x200012ec
 8007558:	20000e18 	.word	0x20000e18
 800755c:	200012f8 	.word	0x200012f8
 8007560:	20001308 	.word	0x20001308
 8007564:	200012f4 	.word	0x200012f4
 8007568:	20000e1c 	.word	0x20000e1c
 800756c:	e000ed04 	.word	0xe000ed04

08007570 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007578:	f001 fb30 	bl	8008bdc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d102      	bne.n	8007588 <vTaskDelete+0x18>
 8007582:	4b2d      	ldr	r3, [pc, #180]	@ (8007638 <vTaskDelete+0xc8>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	e000      	b.n	800758a <vTaskDelete+0x1a>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	3304      	adds	r3, #4
 8007590:	4618      	mov	r0, r3
 8007592:	f7fe ff19 	bl	80063c8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800759a:	2b00      	cmp	r3, #0
 800759c:	d004      	beq.n	80075a8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	3318      	adds	r3, #24
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fe ff10 	bl	80063c8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80075a8:	4b24      	ldr	r3, [pc, #144]	@ (800763c <vTaskDelete+0xcc>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3301      	adds	r3, #1
 80075ae:	4a23      	ldr	r2, [pc, #140]	@ (800763c <vTaskDelete+0xcc>)
 80075b0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80075b2:	4b21      	ldr	r3, [pc, #132]	@ (8007638 <vTaskDelete+0xc8>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d10b      	bne.n	80075d4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3304      	adds	r3, #4
 80075c0:	4619      	mov	r1, r3
 80075c2:	481f      	ldr	r0, [pc, #124]	@ (8007640 <vTaskDelete+0xd0>)
 80075c4:	f7fe fea5 	bl	8006312 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80075c8:	4b1e      	ldr	r3, [pc, #120]	@ (8007644 <vTaskDelete+0xd4>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3301      	adds	r3, #1
 80075ce:	4a1d      	ldr	r2, [pc, #116]	@ (8007644 <vTaskDelete+0xd4>)
 80075d0:	6013      	str	r3, [r2, #0]
 80075d2:	e009      	b.n	80075e8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80075d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007648 <vTaskDelete+0xd8>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3b01      	subs	r3, #1
 80075da:	4a1b      	ldr	r2, [pc, #108]	@ (8007648 <vTaskDelete+0xd8>)
 80075dc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 fc7a 	bl	8007ed8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80075e4:	f000 fcae 	bl	8007f44 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80075e8:	f001 fb28 	bl	8008c3c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80075ec:	4b17      	ldr	r3, [pc, #92]	@ (800764c <vTaskDelete+0xdc>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d01c      	beq.n	800762e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80075f4:	4b10      	ldr	r3, [pc, #64]	@ (8007638 <vTaskDelete+0xc8>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d117      	bne.n	800762e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80075fe:	4b14      	ldr	r3, [pc, #80]	@ (8007650 <vTaskDelete+0xe0>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00b      	beq.n	800761e <vTaskDelete+0xae>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	60bb      	str	r3, [r7, #8]
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	e7fd      	b.n	800761a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800761e:	4b0d      	ldr	r3, [pc, #52]	@ (8007654 <vTaskDelete+0xe4>)
 8007620:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	f3bf 8f4f 	dsb	sy
 800762a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800762e:	bf00      	nop
 8007630:	3710      	adds	r7, #16
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	20000e18 	.word	0x20000e18
 800763c:	20001308 	.word	0x20001308
 8007640:	200012c0 	.word	0x200012c0
 8007644:	200012d4 	.word	0x200012d4
 8007648:	200012ec 	.word	0x200012ec
 800764c:	200012f8 	.word	0x200012f8
 8007650:	20001314 	.word	0x20001314
 8007654:	e000ed04 	.word	0xe000ed04

08007658 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007660:	2300      	movs	r3, #0
 8007662:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d018      	beq.n	800769c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800766a:	4b14      	ldr	r3, [pc, #80]	@ (80076bc <vTaskDelay+0x64>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00b      	beq.n	800768a <vTaskDelay+0x32>
	__asm volatile
 8007672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007676:	f383 8811 	msr	BASEPRI, r3
 800767a:	f3bf 8f6f 	isb	sy
 800767e:	f3bf 8f4f 	dsb	sy
 8007682:	60bb      	str	r3, [r7, #8]
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop
 8007688:	e7fd      	b.n	8007686 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800768a:	f000 f88b 	bl	80077a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800768e:	2100      	movs	r1, #0
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 fe05 	bl	80082a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007696:	f000 f893 	bl	80077c0 <xTaskResumeAll>
 800769a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d107      	bne.n	80076b2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80076a2:	4b07      	ldr	r3, [pc, #28]	@ (80076c0 <vTaskDelay+0x68>)
 80076a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80076b2:	bf00      	nop
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	20001314 	.word	0x20001314
 80076c0:	e000ed04 	.word	0xe000ed04

080076c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b08a      	sub	sp, #40	@ 0x28
 80076c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80076ca:	2300      	movs	r3, #0
 80076cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80076d2:	463a      	mov	r2, r7
 80076d4:	1d39      	adds	r1, r7, #4
 80076d6:	f107 0308 	add.w	r3, r7, #8
 80076da:	4618      	mov	r0, r3
 80076dc:	f7fe fdbc 	bl	8006258 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80076e0:	6839      	ldr	r1, [r7, #0]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	9202      	str	r2, [sp, #8]
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	2300      	movs	r3, #0
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	2300      	movs	r3, #0
 80076f0:	460a      	mov	r2, r1
 80076f2:	4924      	ldr	r1, [pc, #144]	@ (8007784 <vTaskStartScheduler+0xc0>)
 80076f4:	4824      	ldr	r0, [pc, #144]	@ (8007788 <vTaskStartScheduler+0xc4>)
 80076f6:	f7ff fd7d 	bl	80071f4 <xTaskCreateStatic>
 80076fa:	4603      	mov	r3, r0
 80076fc:	4a23      	ldr	r2, [pc, #140]	@ (800778c <vTaskStartScheduler+0xc8>)
 80076fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007700:	4b22      	ldr	r3, [pc, #136]	@ (800778c <vTaskStartScheduler+0xc8>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d002      	beq.n	800770e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007708:	2301      	movs	r3, #1
 800770a:	617b      	str	r3, [r7, #20]
 800770c:	e001      	b.n	8007712 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800770e:	2300      	movs	r3, #0
 8007710:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d102      	bne.n	800771e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007718:	f000 fe16 	bl	8008348 <xTimerCreateTimerTask>
 800771c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	2b01      	cmp	r3, #1
 8007722:	d11b      	bne.n	800775c <vTaskStartScheduler+0x98>
	__asm volatile
 8007724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007728:	f383 8811 	msr	BASEPRI, r3
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	f3bf 8f4f 	dsb	sy
 8007734:	613b      	str	r3, [r7, #16]
}
 8007736:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007738:	4b15      	ldr	r3, [pc, #84]	@ (8007790 <vTaskStartScheduler+0xcc>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3354      	adds	r3, #84	@ 0x54
 800773e:	4a15      	ldr	r2, [pc, #84]	@ (8007794 <vTaskStartScheduler+0xd0>)
 8007740:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007742:	4b15      	ldr	r3, [pc, #84]	@ (8007798 <vTaskStartScheduler+0xd4>)
 8007744:	f04f 32ff 	mov.w	r2, #4294967295
 8007748:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800774a:	4b14      	ldr	r3, [pc, #80]	@ (800779c <vTaskStartScheduler+0xd8>)
 800774c:	2201      	movs	r2, #1
 800774e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007750:	4b13      	ldr	r3, [pc, #76]	@ (80077a0 <vTaskStartScheduler+0xdc>)
 8007752:	2200      	movs	r2, #0
 8007754:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007756:	f001 f9cf 	bl	8008af8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800775a:	e00f      	b.n	800777c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007762:	d10b      	bne.n	800777c <vTaskStartScheduler+0xb8>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	60fb      	str	r3, [r7, #12]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <vTaskStartScheduler+0xb4>
}
 800777c:	bf00      	nop
 800777e:	3718      	adds	r7, #24
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	08009dfc 	.word	0x08009dfc
 8007788:	08007dcd 	.word	0x08007dcd
 800778c:	20001310 	.word	0x20001310
 8007790:	20000e18 	.word	0x20000e18
 8007794:	20000018 	.word	0x20000018
 8007798:	2000130c 	.word	0x2000130c
 800779c:	200012f8 	.word	0x200012f8
 80077a0:	200012f0 	.word	0x200012f0

080077a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80077a4:	b480      	push	{r7}
 80077a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80077a8:	4b04      	ldr	r3, [pc, #16]	@ (80077bc <vTaskSuspendAll+0x18>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	3301      	adds	r3, #1
 80077ae:	4a03      	ldr	r2, [pc, #12]	@ (80077bc <vTaskSuspendAll+0x18>)
 80077b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80077b2:	bf00      	nop
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bc80      	pop	{r7}
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	20001314 	.word	0x20001314

080077c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80077ca:	2300      	movs	r3, #0
 80077cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80077ce:	4b42      	ldr	r3, [pc, #264]	@ (80078d8 <xTaskResumeAll+0x118>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d10b      	bne.n	80077ee <xTaskResumeAll+0x2e>
	__asm volatile
 80077d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077da:	f383 8811 	msr	BASEPRI, r3
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f3bf 8f4f 	dsb	sy
 80077e6:	603b      	str	r3, [r7, #0]
}
 80077e8:	bf00      	nop
 80077ea:	bf00      	nop
 80077ec:	e7fd      	b.n	80077ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80077ee:	f001 f9f5 	bl	8008bdc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80077f2:	4b39      	ldr	r3, [pc, #228]	@ (80078d8 <xTaskResumeAll+0x118>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3b01      	subs	r3, #1
 80077f8:	4a37      	ldr	r2, [pc, #220]	@ (80078d8 <xTaskResumeAll+0x118>)
 80077fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077fc:	4b36      	ldr	r3, [pc, #216]	@ (80078d8 <xTaskResumeAll+0x118>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d162      	bne.n	80078ca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007804:	4b35      	ldr	r3, [pc, #212]	@ (80078dc <xTaskResumeAll+0x11c>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d05e      	beq.n	80078ca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800780c:	e02f      	b.n	800786e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800780e:	4b34      	ldr	r3, [pc, #208]	@ (80078e0 <xTaskResumeAll+0x120>)
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	3318      	adds	r3, #24
 800781a:	4618      	mov	r0, r3
 800781c:	f7fe fdd4 	bl	80063c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	3304      	adds	r3, #4
 8007824:	4618      	mov	r0, r3
 8007826:	f7fe fdcf 	bl	80063c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800782e:	4b2d      	ldr	r3, [pc, #180]	@ (80078e4 <xTaskResumeAll+0x124>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	429a      	cmp	r2, r3
 8007834:	d903      	bls.n	800783e <xTaskResumeAll+0x7e>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783a:	4a2a      	ldr	r2, [pc, #168]	@ (80078e4 <xTaskResumeAll+0x124>)
 800783c:	6013      	str	r3, [r2, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007842:	4613      	mov	r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4413      	add	r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	4a27      	ldr	r2, [pc, #156]	@ (80078e8 <xTaskResumeAll+0x128>)
 800784c:	441a      	add	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	3304      	adds	r3, #4
 8007852:	4619      	mov	r1, r3
 8007854:	4610      	mov	r0, r2
 8007856:	f7fe fd5c 	bl	8006312 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800785e:	4b23      	ldr	r3, [pc, #140]	@ (80078ec <xTaskResumeAll+0x12c>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007864:	429a      	cmp	r2, r3
 8007866:	d302      	bcc.n	800786e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007868:	4b21      	ldr	r3, [pc, #132]	@ (80078f0 <xTaskResumeAll+0x130>)
 800786a:	2201      	movs	r2, #1
 800786c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800786e:	4b1c      	ldr	r3, [pc, #112]	@ (80078e0 <xTaskResumeAll+0x120>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1cb      	bne.n	800780e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d001      	beq.n	8007880 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800787c:	f000 fb62 	bl	8007f44 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007880:	4b1c      	ldr	r3, [pc, #112]	@ (80078f4 <xTaskResumeAll+0x134>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d010      	beq.n	80078ae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800788c:	f000 f844 	bl	8007918 <xTaskIncrementTick>
 8007890:	4603      	mov	r3, r0
 8007892:	2b00      	cmp	r3, #0
 8007894:	d002      	beq.n	800789c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007896:	4b16      	ldr	r3, [pc, #88]	@ (80078f0 <xTaskResumeAll+0x130>)
 8007898:	2201      	movs	r2, #1
 800789a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	3b01      	subs	r3, #1
 80078a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1f1      	bne.n	800788c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80078a8:	4b12      	ldr	r3, [pc, #72]	@ (80078f4 <xTaskResumeAll+0x134>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80078ae:	4b10      	ldr	r3, [pc, #64]	@ (80078f0 <xTaskResumeAll+0x130>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d009      	beq.n	80078ca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80078b6:	2301      	movs	r3, #1
 80078b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80078ba:	4b0f      	ldr	r3, [pc, #60]	@ (80078f8 <xTaskResumeAll+0x138>)
 80078bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078c0:	601a      	str	r2, [r3, #0]
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078ca:	f001 f9b7 	bl	8008c3c <vPortExitCritical>

	return xAlreadyYielded;
 80078ce:	68bb      	ldr	r3, [r7, #8]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3710      	adds	r7, #16
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}
 80078d8:	20001314 	.word	0x20001314
 80078dc:	200012ec 	.word	0x200012ec
 80078e0:	200012ac 	.word	0x200012ac
 80078e4:	200012f4 	.word	0x200012f4
 80078e8:	20000e1c 	.word	0x20000e1c
 80078ec:	20000e18 	.word	0x20000e18
 80078f0:	20001300 	.word	0x20001300
 80078f4:	200012fc 	.word	0x200012fc
 80078f8:	e000ed04 	.word	0xe000ed04

080078fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007902:	4b04      	ldr	r3, [pc, #16]	@ (8007914 <xTaskGetTickCount+0x18>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007908:	687b      	ldr	r3, [r7, #4]
}
 800790a:	4618      	mov	r0, r3
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	bc80      	pop	{r7}
 8007912:	4770      	bx	lr
 8007914:	200012f0 	.word	0x200012f0

08007918 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007922:	4b4f      	ldr	r3, [pc, #316]	@ (8007a60 <xTaskIncrementTick+0x148>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	f040 8090 	bne.w	8007a4c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800792c:	4b4d      	ldr	r3, [pc, #308]	@ (8007a64 <xTaskIncrementTick+0x14c>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3301      	adds	r3, #1
 8007932:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007934:	4a4b      	ldr	r2, [pc, #300]	@ (8007a64 <xTaskIncrementTick+0x14c>)
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d121      	bne.n	8007984 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007940:	4b49      	ldr	r3, [pc, #292]	@ (8007a68 <xTaskIncrementTick+0x150>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00b      	beq.n	8007962 <xTaskIncrementTick+0x4a>
	__asm volatile
 800794a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	603b      	str	r3, [r7, #0]
}
 800795c:	bf00      	nop
 800795e:	bf00      	nop
 8007960:	e7fd      	b.n	800795e <xTaskIncrementTick+0x46>
 8007962:	4b41      	ldr	r3, [pc, #260]	@ (8007a68 <xTaskIncrementTick+0x150>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	60fb      	str	r3, [r7, #12]
 8007968:	4b40      	ldr	r3, [pc, #256]	@ (8007a6c <xTaskIncrementTick+0x154>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a3e      	ldr	r2, [pc, #248]	@ (8007a68 <xTaskIncrementTick+0x150>)
 800796e:	6013      	str	r3, [r2, #0]
 8007970:	4a3e      	ldr	r2, [pc, #248]	@ (8007a6c <xTaskIncrementTick+0x154>)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6013      	str	r3, [r2, #0]
 8007976:	4b3e      	ldr	r3, [pc, #248]	@ (8007a70 <xTaskIncrementTick+0x158>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3301      	adds	r3, #1
 800797c:	4a3c      	ldr	r2, [pc, #240]	@ (8007a70 <xTaskIncrementTick+0x158>)
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	f000 fae0 	bl	8007f44 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007984:	4b3b      	ldr	r3, [pc, #236]	@ (8007a74 <xTaskIncrementTick+0x15c>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	429a      	cmp	r2, r3
 800798c:	d349      	bcc.n	8007a22 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800798e:	4b36      	ldr	r3, [pc, #216]	@ (8007a68 <xTaskIncrementTick+0x150>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d104      	bne.n	80079a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007998:	4b36      	ldr	r3, [pc, #216]	@ (8007a74 <xTaskIncrementTick+0x15c>)
 800799a:	f04f 32ff 	mov.w	r2, #4294967295
 800799e:	601a      	str	r2, [r3, #0]
					break;
 80079a0:	e03f      	b.n	8007a22 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079a2:	4b31      	ldr	r3, [pc, #196]	@ (8007a68 <xTaskIncrementTick+0x150>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d203      	bcs.n	80079c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80079ba:	4a2e      	ldr	r2, [pc, #184]	@ (8007a74 <xTaskIncrementTick+0x15c>)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80079c0:	e02f      	b.n	8007a22 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	3304      	adds	r3, #4
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7fe fcfe 	bl	80063c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d004      	beq.n	80079de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	3318      	adds	r3, #24
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fe fcf5 	bl	80063c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e2:	4b25      	ldr	r3, [pc, #148]	@ (8007a78 <xTaskIncrementTick+0x160>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d903      	bls.n	80079f2 <xTaskIncrementTick+0xda>
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ee:	4a22      	ldr	r2, [pc, #136]	@ (8007a78 <xTaskIncrementTick+0x160>)
 80079f0:	6013      	str	r3, [r2, #0]
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4a1f      	ldr	r2, [pc, #124]	@ (8007a7c <xTaskIncrementTick+0x164>)
 8007a00:	441a      	add	r2, r3
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	3304      	adds	r3, #4
 8007a06:	4619      	mov	r1, r3
 8007a08:	4610      	mov	r0, r2
 8007a0a:	f7fe fc82 	bl	8006312 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a12:	4b1b      	ldr	r3, [pc, #108]	@ (8007a80 <xTaskIncrementTick+0x168>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d3b8      	bcc.n	800798e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a20:	e7b5      	b.n	800798e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a22:	4b17      	ldr	r3, [pc, #92]	@ (8007a80 <xTaskIncrementTick+0x168>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a28:	4914      	ldr	r1, [pc, #80]	@ (8007a7c <xTaskIncrementTick+0x164>)
 8007a2a:	4613      	mov	r3, r2
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	440b      	add	r3, r1
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d901      	bls.n	8007a3e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a3e:	4b11      	ldr	r3, [pc, #68]	@ (8007a84 <xTaskIncrementTick+0x16c>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007a46:	2301      	movs	r3, #1
 8007a48:	617b      	str	r3, [r7, #20]
 8007a4a:	e004      	b.n	8007a56 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007a88 <xTaskIncrementTick+0x170>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3301      	adds	r3, #1
 8007a52:	4a0d      	ldr	r2, [pc, #52]	@ (8007a88 <xTaskIncrementTick+0x170>)
 8007a54:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007a56:	697b      	ldr	r3, [r7, #20]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3718      	adds	r7, #24
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	20001314 	.word	0x20001314
 8007a64:	200012f0 	.word	0x200012f0
 8007a68:	200012a4 	.word	0x200012a4
 8007a6c:	200012a8 	.word	0x200012a8
 8007a70:	20001304 	.word	0x20001304
 8007a74:	2000130c 	.word	0x2000130c
 8007a78:	200012f4 	.word	0x200012f4
 8007a7c:	20000e1c 	.word	0x20000e1c
 8007a80:	20000e18 	.word	0x20000e18
 8007a84:	20001300 	.word	0x20001300
 8007a88:	200012fc 	.word	0x200012fc

08007a8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b085      	sub	sp, #20
 8007a90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a92:	4b2a      	ldr	r3, [pc, #168]	@ (8007b3c <vTaskSwitchContext+0xb0>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d003      	beq.n	8007aa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a9a:	4b29      	ldr	r3, [pc, #164]	@ (8007b40 <vTaskSwitchContext+0xb4>)
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007aa0:	e047      	b.n	8007b32 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007aa2:	4b27      	ldr	r3, [pc, #156]	@ (8007b40 <vTaskSwitchContext+0xb4>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aa8:	4b26      	ldr	r3, [pc, #152]	@ (8007b44 <vTaskSwitchContext+0xb8>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	60fb      	str	r3, [r7, #12]
 8007aae:	e011      	b.n	8007ad4 <vTaskSwitchContext+0x48>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d10b      	bne.n	8007ace <vTaskSwitchContext+0x42>
	__asm volatile
 8007ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aba:	f383 8811 	msr	BASEPRI, r3
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	607b      	str	r3, [r7, #4]
}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	e7fd      	b.n	8007aca <vTaskSwitchContext+0x3e>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	60fb      	str	r3, [r7, #12]
 8007ad4:	491c      	ldr	r1, [pc, #112]	@ (8007b48 <vTaskSwitchContext+0xbc>)
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	4413      	add	r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	440b      	add	r3, r1
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d0e3      	beq.n	8007ab0 <vTaskSwitchContext+0x24>
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	4613      	mov	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	4a15      	ldr	r2, [pc, #84]	@ (8007b48 <vTaskSwitchContext+0xbc>)
 8007af4:	4413      	add	r3, r2
 8007af6:	60bb      	str	r3, [r7, #8]
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	605a      	str	r2, [r3, #4]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	3308      	adds	r3, #8
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d104      	bne.n	8007b18 <vTaskSwitchContext+0x8c>
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	605a      	str	r2, [r3, #4]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	4a0b      	ldr	r2, [pc, #44]	@ (8007b4c <vTaskSwitchContext+0xc0>)
 8007b20:	6013      	str	r3, [r2, #0]
 8007b22:	4a08      	ldr	r2, [pc, #32]	@ (8007b44 <vTaskSwitchContext+0xb8>)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b28:	4b08      	ldr	r3, [pc, #32]	@ (8007b4c <vTaskSwitchContext+0xc0>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3354      	adds	r3, #84	@ 0x54
 8007b2e:	4a08      	ldr	r2, [pc, #32]	@ (8007b50 <vTaskSwitchContext+0xc4>)
 8007b30:	6013      	str	r3, [r2, #0]
}
 8007b32:	bf00      	nop
 8007b34:	3714      	adds	r7, #20
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bc80      	pop	{r7}
 8007b3a:	4770      	bx	lr
 8007b3c:	20001314 	.word	0x20001314
 8007b40:	20001300 	.word	0x20001300
 8007b44:	200012f4 	.word	0x200012f4
 8007b48:	20000e1c 	.word	0x20000e1c
 8007b4c:	20000e18 	.word	0x20000e18
 8007b50:	20000018 	.word	0x20000018

08007b54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d10b      	bne.n	8007b7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	60fb      	str	r3, [r7, #12]
}
 8007b76:	bf00      	nop
 8007b78:	bf00      	nop
 8007b7a:	e7fd      	b.n	8007b78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b7c:	4b07      	ldr	r3, [pc, #28]	@ (8007b9c <vTaskPlaceOnEventList+0x48>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	3318      	adds	r3, #24
 8007b82:	4619      	mov	r1, r3
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7fe fbe7 	bl	8006358 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b8a:	2101      	movs	r1, #1
 8007b8c:	6838      	ldr	r0, [r7, #0]
 8007b8e:	f000 fb87 	bl	80082a0 <prvAddCurrentTaskToDelayedList>
}
 8007b92:	bf00      	nop
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	20000e18 	.word	0x20000e18

08007ba0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d10b      	bne.n	8007bca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	617b      	str	r3, [r7, #20]
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop
 8007bc8:	e7fd      	b.n	8007bc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007bca:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf4 <vTaskPlaceOnEventListRestricted+0x54>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	3318      	adds	r3, #24
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f7fe fb9d 	bl	8006312 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007bde:	f04f 33ff 	mov.w	r3, #4294967295
 8007be2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007be4:	6879      	ldr	r1, [r7, #4]
 8007be6:	68b8      	ldr	r0, [r7, #8]
 8007be8:	f000 fb5a 	bl	80082a0 <prvAddCurrentTaskToDelayedList>
	}
 8007bec:	bf00      	nop
 8007bee:	3718      	adds	r7, #24
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	20000e18 	.word	0x20000e18

08007bf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10b      	bne.n	8007c26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	60fb      	str	r3, [r7, #12]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	3318      	adds	r3, #24
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7fe fbcc 	bl	80063c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c30:	4b1d      	ldr	r3, [pc, #116]	@ (8007ca8 <xTaskRemoveFromEventList+0xb0>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d11d      	bne.n	8007c74 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fe fbc3 	bl	80063c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c46:	4b19      	ldr	r3, [pc, #100]	@ (8007cac <xTaskRemoveFromEventList+0xb4>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d903      	bls.n	8007c56 <xTaskRemoveFromEventList+0x5e>
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c52:	4a16      	ldr	r2, [pc, #88]	@ (8007cac <xTaskRemoveFromEventList+0xb4>)
 8007c54:	6013      	str	r3, [r2, #0]
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	4a13      	ldr	r2, [pc, #76]	@ (8007cb0 <xTaskRemoveFromEventList+0xb8>)
 8007c64:	441a      	add	r2, r3
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	3304      	adds	r3, #4
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	4610      	mov	r0, r2
 8007c6e:	f7fe fb50 	bl	8006312 <vListInsertEnd>
 8007c72:	e005      	b.n	8007c80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	3318      	adds	r3, #24
 8007c78:	4619      	mov	r1, r3
 8007c7a:	480e      	ldr	r0, [pc, #56]	@ (8007cb4 <xTaskRemoveFromEventList+0xbc>)
 8007c7c:	f7fe fb49 	bl	8006312 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c84:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb8 <xTaskRemoveFromEventList+0xc0>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d905      	bls.n	8007c9a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c92:	4b0a      	ldr	r3, [pc, #40]	@ (8007cbc <xTaskRemoveFromEventList+0xc4>)
 8007c94:	2201      	movs	r2, #1
 8007c96:	601a      	str	r2, [r3, #0]
 8007c98:	e001      	b.n	8007c9e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c9e:	697b      	ldr	r3, [r7, #20]
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3718      	adds	r7, #24
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	20001314 	.word	0x20001314
 8007cac:	200012f4 	.word	0x200012f4
 8007cb0:	20000e1c 	.word	0x20000e1c
 8007cb4:	200012ac 	.word	0x200012ac
 8007cb8:	20000e18 	.word	0x20000e18
 8007cbc:	20001300 	.word	0x20001300

08007cc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007cc8:	4b06      	ldr	r3, [pc, #24]	@ (8007ce4 <vTaskInternalSetTimeOutState+0x24>)
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007cd0:	4b05      	ldr	r3, [pc, #20]	@ (8007ce8 <vTaskInternalSetTimeOutState+0x28>)
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	605a      	str	r2, [r3, #4]
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bc80      	pop	{r7}
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	20001304 	.word	0x20001304
 8007ce8:	200012f0 	.word	0x200012f0

08007cec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d10b      	bne.n	8007d14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d00:	f383 8811 	msr	BASEPRI, r3
 8007d04:	f3bf 8f6f 	isb	sy
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	613b      	str	r3, [r7, #16]
}
 8007d0e:	bf00      	nop
 8007d10:	bf00      	nop
 8007d12:	e7fd      	b.n	8007d10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10b      	bne.n	8007d32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	60fb      	str	r3, [r7, #12]
}
 8007d2c:	bf00      	nop
 8007d2e:	bf00      	nop
 8007d30:	e7fd      	b.n	8007d2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007d32:	f000 ff53 	bl	8008bdc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d36:	4b1d      	ldr	r3, [pc, #116]	@ (8007dac <xTaskCheckForTimeOut+0xc0>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	69ba      	ldr	r2, [r7, #24]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4e:	d102      	bne.n	8007d56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d50:	2300      	movs	r3, #0
 8007d52:	61fb      	str	r3, [r7, #28]
 8007d54:	e023      	b.n	8007d9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	4b15      	ldr	r3, [pc, #84]	@ (8007db0 <xTaskCheckForTimeOut+0xc4>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d007      	beq.n	8007d72 <xTaskCheckForTimeOut+0x86>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	69ba      	ldr	r2, [r7, #24]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d302      	bcc.n	8007d72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	61fb      	str	r3, [r7, #28]
 8007d70:	e015      	b.n	8007d9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d20b      	bcs.n	8007d94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	1ad2      	subs	r2, r2, r3
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f7ff ff99 	bl	8007cc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	61fb      	str	r3, [r7, #28]
 8007d92:	e004      	b.n	8007d9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	2200      	movs	r2, #0
 8007d98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d9e:	f000 ff4d 	bl	8008c3c <vPortExitCritical>

	return xReturn;
 8007da2:	69fb      	ldr	r3, [r7, #28]
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3720      	adds	r7, #32
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	200012f0 	.word	0x200012f0
 8007db0:	20001304 	.word	0x20001304

08007db4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007db4:	b480      	push	{r7}
 8007db6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007db8:	4b03      	ldr	r3, [pc, #12]	@ (8007dc8 <vTaskMissedYield+0x14>)
 8007dba:	2201      	movs	r2, #1
 8007dbc:	601a      	str	r2, [r3, #0]
}
 8007dbe:	bf00      	nop
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bc80      	pop	{r7}
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	20001300 	.word	0x20001300

08007dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007dd4:	f000 f852 	bl	8007e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007dd8:	4b06      	ldr	r3, [pc, #24]	@ (8007df4 <prvIdleTask+0x28>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d9f9      	bls.n	8007dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007de0:	4b05      	ldr	r3, [pc, #20]	@ (8007df8 <prvIdleTask+0x2c>)
 8007de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007de6:	601a      	str	r2, [r3, #0]
 8007de8:	f3bf 8f4f 	dsb	sy
 8007dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007df0:	e7f0      	b.n	8007dd4 <prvIdleTask+0x8>
 8007df2:	bf00      	nop
 8007df4:	20000e1c 	.word	0x20000e1c
 8007df8:	e000ed04 	.word	0xe000ed04

08007dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e02:	2300      	movs	r3, #0
 8007e04:	607b      	str	r3, [r7, #4]
 8007e06:	e00c      	b.n	8007e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4413      	add	r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4a12      	ldr	r2, [pc, #72]	@ (8007e5c <prvInitialiseTaskLists+0x60>)
 8007e14:	4413      	add	r3, r2
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7fe fa50 	bl	80062bc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	607b      	str	r3, [r7, #4]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b37      	cmp	r3, #55	@ 0x37
 8007e26:	d9ef      	bls.n	8007e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e28:	480d      	ldr	r0, [pc, #52]	@ (8007e60 <prvInitialiseTaskLists+0x64>)
 8007e2a:	f7fe fa47 	bl	80062bc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e2e:	480d      	ldr	r0, [pc, #52]	@ (8007e64 <prvInitialiseTaskLists+0x68>)
 8007e30:	f7fe fa44 	bl	80062bc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e34:	480c      	ldr	r0, [pc, #48]	@ (8007e68 <prvInitialiseTaskLists+0x6c>)
 8007e36:	f7fe fa41 	bl	80062bc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e3a:	480c      	ldr	r0, [pc, #48]	@ (8007e6c <prvInitialiseTaskLists+0x70>)
 8007e3c:	f7fe fa3e 	bl	80062bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e40:	480b      	ldr	r0, [pc, #44]	@ (8007e70 <prvInitialiseTaskLists+0x74>)
 8007e42:	f7fe fa3b 	bl	80062bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e46:	4b0b      	ldr	r3, [pc, #44]	@ (8007e74 <prvInitialiseTaskLists+0x78>)
 8007e48:	4a05      	ldr	r2, [pc, #20]	@ (8007e60 <prvInitialiseTaskLists+0x64>)
 8007e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e78 <prvInitialiseTaskLists+0x7c>)
 8007e4e:	4a05      	ldr	r2, [pc, #20]	@ (8007e64 <prvInitialiseTaskLists+0x68>)
 8007e50:	601a      	str	r2, [r3, #0]
}
 8007e52:	bf00      	nop
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	20000e1c 	.word	0x20000e1c
 8007e60:	2000127c 	.word	0x2000127c
 8007e64:	20001290 	.word	0x20001290
 8007e68:	200012ac 	.word	0x200012ac
 8007e6c:	200012c0 	.word	0x200012c0
 8007e70:	200012d8 	.word	0x200012d8
 8007e74:	200012a4 	.word	0x200012a4
 8007e78:	200012a8 	.word	0x200012a8

08007e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e82:	e019      	b.n	8007eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e84:	f000 feaa 	bl	8008bdc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e88:	4b10      	ldr	r3, [pc, #64]	@ (8007ecc <prvCheckTasksWaitingTermination+0x50>)
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	3304      	adds	r3, #4
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fe fa97 	bl	80063c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed0 <prvCheckTasksWaitingTermination+0x54>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8007ed0 <prvCheckTasksWaitingTermination+0x54>)
 8007ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed4 <prvCheckTasksWaitingTermination+0x58>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8007ed4 <prvCheckTasksWaitingTermination+0x58>)
 8007eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007eae:	f000 fec5 	bl	8008c3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f810 	bl	8007ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007eb8:	4b06      	ldr	r3, [pc, #24]	@ (8007ed4 <prvCheckTasksWaitingTermination+0x58>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1e1      	bne.n	8007e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ec0:	bf00      	nop
 8007ec2:	bf00      	nop
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	200012c0 	.word	0x200012c0
 8007ed0:	200012ec 	.word	0x200012ec
 8007ed4:	200012d4 	.word	0x200012d4

08007ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	3354      	adds	r3, #84	@ 0x54
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f001 f9a5 	bl	8009234 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d108      	bne.n	8007f06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f001 f83f 	bl	8008f7c <vPortFree>
				vPortFree( pxTCB );
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f001 f83c 	bl	8008f7c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f04:	e019      	b.n	8007f3a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d103      	bne.n	8007f18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f001 f833 	bl	8008f7c <vPortFree>
	}
 8007f16:	e010      	b.n	8007f3a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d00b      	beq.n	8007f3a <prvDeleteTCB+0x62>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	60fb      	str	r3, [r7, #12]
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop
 8007f38:	e7fd      	b.n	8007f36 <prvDeleteTCB+0x5e>
	}
 8007f3a:	bf00      	nop
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
	...

08007f44 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f7c <prvResetNextTaskUnblockTime+0x38>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d104      	bne.n	8007f5e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f54:	4b0a      	ldr	r3, [pc, #40]	@ (8007f80 <prvResetNextTaskUnblockTime+0x3c>)
 8007f56:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f5c:	e008      	b.n	8007f70 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5e:	4b07      	ldr	r3, [pc, #28]	@ (8007f7c <prvResetNextTaskUnblockTime+0x38>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	4a04      	ldr	r2, [pc, #16]	@ (8007f80 <prvResetNextTaskUnblockTime+0x3c>)
 8007f6e:	6013      	str	r3, [r2, #0]
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bc80      	pop	{r7}
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	200012a4 	.word	0x200012a4
 8007f80:	2000130c 	.word	0x2000130c

08007f84 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb8 <xTaskGetSchedulerState+0x34>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d102      	bne.n	8007f98 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f92:	2301      	movs	r3, #1
 8007f94:	607b      	str	r3, [r7, #4]
 8007f96:	e008      	b.n	8007faa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f98:	4b08      	ldr	r3, [pc, #32]	@ (8007fbc <xTaskGetSchedulerState+0x38>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d102      	bne.n	8007fa6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	607b      	str	r3, [r7, #4]
 8007fa4:	e001      	b.n	8007faa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007faa:	687b      	ldr	r3, [r7, #4]
	}
 8007fac:	4618      	mov	r0, r3
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bc80      	pop	{r7}
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop
 8007fb8:	200012f8 	.word	0x200012f8
 8007fbc:	20001314 	.word	0x20001314

08007fc0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d051      	beq.n	800807a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fda:	4b2a      	ldr	r3, [pc, #168]	@ (8008084 <xTaskPriorityInherit+0xc4>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d241      	bcs.n	8008068 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	699b      	ldr	r3, [r3, #24]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	db06      	blt.n	8007ffa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fec:	4b25      	ldr	r3, [pc, #148]	@ (8008084 <xTaskPriorityInherit+0xc4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	6959      	ldr	r1, [r3, #20]
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008002:	4613      	mov	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4a1f      	ldr	r2, [pc, #124]	@ (8008088 <xTaskPriorityInherit+0xc8>)
 800800c:	4413      	add	r3, r2
 800800e:	4299      	cmp	r1, r3
 8008010:	d122      	bne.n	8008058 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	3304      	adds	r3, #4
 8008016:	4618      	mov	r0, r3
 8008018:	f7fe f9d6 	bl	80063c8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800801c:	4b19      	ldr	r3, [pc, #100]	@ (8008084 <xTaskPriorityInherit+0xc4>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800802a:	4b18      	ldr	r3, [pc, #96]	@ (800808c <xTaskPriorityInherit+0xcc>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	429a      	cmp	r2, r3
 8008030:	d903      	bls.n	800803a <xTaskPriorityInherit+0x7a>
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008036:	4a15      	ldr	r2, [pc, #84]	@ (800808c <xTaskPriorityInherit+0xcc>)
 8008038:	6013      	str	r3, [r2, #0]
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800803e:	4613      	mov	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4413      	add	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4a10      	ldr	r2, [pc, #64]	@ (8008088 <xTaskPriorityInherit+0xc8>)
 8008048:	441a      	add	r2, r3
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	3304      	adds	r3, #4
 800804e:	4619      	mov	r1, r3
 8008050:	4610      	mov	r0, r2
 8008052:	f7fe f95e 	bl	8006312 <vListInsertEnd>
 8008056:	e004      	b.n	8008062 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008058:	4b0a      	ldr	r3, [pc, #40]	@ (8008084 <xTaskPriorityInherit+0xc4>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008062:	2301      	movs	r3, #1
 8008064:	60fb      	str	r3, [r7, #12]
 8008066:	e008      	b.n	800807a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800806c:	4b05      	ldr	r3, [pc, #20]	@ (8008084 <xTaskPriorityInherit+0xc4>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008072:	429a      	cmp	r2, r3
 8008074:	d201      	bcs.n	800807a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008076:	2301      	movs	r3, #1
 8008078:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800807a:	68fb      	ldr	r3, [r7, #12]
	}
 800807c:	4618      	mov	r0, r3
 800807e:	3710      	adds	r7, #16
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	20000e18 	.word	0x20000e18
 8008088:	20000e1c 	.word	0x20000e1c
 800808c:	200012f4 	.word	0x200012f4

08008090 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800809c:	2300      	movs	r3, #0
 800809e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d058      	beq.n	8008158 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80080a6:	4b2f      	ldr	r3, [pc, #188]	@ (8008164 <xTaskPriorityDisinherit+0xd4>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d00b      	beq.n	80080c8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80080b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b4:	f383 8811 	msr	BASEPRI, r3
 80080b8:	f3bf 8f6f 	isb	sy
 80080bc:	f3bf 8f4f 	dsb	sy
 80080c0:	60fb      	str	r3, [r7, #12]
}
 80080c2:	bf00      	nop
 80080c4:	bf00      	nop
 80080c6:	e7fd      	b.n	80080c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10b      	bne.n	80080e8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80080d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d4:	f383 8811 	msr	BASEPRI, r3
 80080d8:	f3bf 8f6f 	isb	sy
 80080dc:	f3bf 8f4f 	dsb	sy
 80080e0:	60bb      	str	r3, [r7, #8]
}
 80080e2:	bf00      	nop
 80080e4:	bf00      	nop
 80080e6:	e7fd      	b.n	80080e4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ec:	1e5a      	subs	r2, r3, #1
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d02c      	beq.n	8008158 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008102:	2b00      	cmp	r3, #0
 8008104:	d128      	bne.n	8008158 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	3304      	adds	r3, #4
 800810a:	4618      	mov	r0, r3
 800810c:	f7fe f95c 	bl	80063c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800811c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008128:	4b0f      	ldr	r3, [pc, #60]	@ (8008168 <xTaskPriorityDisinherit+0xd8>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	429a      	cmp	r2, r3
 800812e:	d903      	bls.n	8008138 <xTaskPriorityDisinherit+0xa8>
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008134:	4a0c      	ldr	r2, [pc, #48]	@ (8008168 <xTaskPriorityDisinherit+0xd8>)
 8008136:	6013      	str	r3, [r2, #0]
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800813c:	4613      	mov	r3, r2
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	4413      	add	r3, r2
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4a09      	ldr	r2, [pc, #36]	@ (800816c <xTaskPriorityDisinherit+0xdc>)
 8008146:	441a      	add	r2, r3
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	3304      	adds	r3, #4
 800814c:	4619      	mov	r1, r3
 800814e:	4610      	mov	r0, r2
 8008150:	f7fe f8df 	bl	8006312 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008154:	2301      	movs	r3, #1
 8008156:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008158:	697b      	ldr	r3, [r7, #20]
	}
 800815a:	4618      	mov	r0, r3
 800815c:	3718      	adds	r7, #24
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	20000e18 	.word	0x20000e18
 8008168:	200012f4 	.word	0x200012f4
 800816c:	20000e1c 	.word	0x20000e1c

08008170 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008170:	b580      	push	{r7, lr}
 8008172:	b088      	sub	sp, #32
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800817e:	2301      	movs	r3, #1
 8008180:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d06c      	beq.n	8008262 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800818c:	2b00      	cmp	r3, #0
 800818e:	d10b      	bne.n	80081a8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008194:	f383 8811 	msr	BASEPRI, r3
 8008198:	f3bf 8f6f 	isb	sy
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	60fb      	str	r3, [r7, #12]
}
 80081a2:	bf00      	nop
 80081a4:	bf00      	nop
 80081a6:	e7fd      	b.n	80081a4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d902      	bls.n	80081b8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	61fb      	str	r3, [r7, #28]
 80081b6:	e002      	b.n	80081be <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081bc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c2:	69fa      	ldr	r2, [r7, #28]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d04c      	beq.n	8008262 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081cc:	697a      	ldr	r2, [r7, #20]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d147      	bne.n	8008262 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80081d2:	4b26      	ldr	r3, [pc, #152]	@ (800826c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	69ba      	ldr	r2, [r7, #24]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d10b      	bne.n	80081f4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80081dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	60bb      	str	r3, [r7, #8]
}
 80081ee:	bf00      	nop
 80081f0:	bf00      	nop
 80081f2:	e7fd      	b.n	80081f0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	69fa      	ldr	r2, [r7, #28]
 80081fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	2b00      	cmp	r3, #0
 8008206:	db04      	blt.n	8008212 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	6959      	ldr	r1, [r3, #20]
 8008216:	693a      	ldr	r2, [r7, #16]
 8008218:	4613      	mov	r3, r2
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	4413      	add	r3, r2
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	4a13      	ldr	r2, [pc, #76]	@ (8008270 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008222:	4413      	add	r3, r2
 8008224:	4299      	cmp	r1, r3
 8008226:	d11c      	bne.n	8008262 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	3304      	adds	r3, #4
 800822c:	4618      	mov	r0, r3
 800822e:	f7fe f8cb 	bl	80063c8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008236:	4b0f      	ldr	r3, [pc, #60]	@ (8008274 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	429a      	cmp	r2, r3
 800823c:	d903      	bls.n	8008246 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008242:	4a0c      	ldr	r2, [pc, #48]	@ (8008274 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008244:	6013      	str	r3, [r2, #0]
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800824a:	4613      	mov	r3, r2
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	4413      	add	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4a07      	ldr	r2, [pc, #28]	@ (8008270 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008254:	441a      	add	r2, r3
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	3304      	adds	r3, #4
 800825a:	4619      	mov	r1, r3
 800825c:	4610      	mov	r0, r2
 800825e:	f7fe f858 	bl	8006312 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008262:	bf00      	nop
 8008264:	3720      	adds	r7, #32
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop
 800826c:	20000e18 	.word	0x20000e18
 8008270:	20000e1c 	.word	0x20000e1c
 8008274:	200012f4 	.word	0x200012f4

08008278 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008278:	b480      	push	{r7}
 800827a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800827c:	4b07      	ldr	r3, [pc, #28]	@ (800829c <pvTaskIncrementMutexHeldCount+0x24>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d004      	beq.n	800828e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008284:	4b05      	ldr	r3, [pc, #20]	@ (800829c <pvTaskIncrementMutexHeldCount+0x24>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800828a:	3201      	adds	r2, #1
 800828c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800828e:	4b03      	ldr	r3, [pc, #12]	@ (800829c <pvTaskIncrementMutexHeldCount+0x24>)
 8008290:	681b      	ldr	r3, [r3, #0]
	}
 8008292:	4618      	mov	r0, r3
 8008294:	46bd      	mov	sp, r7
 8008296:	bc80      	pop	{r7}
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	20000e18 	.word	0x20000e18

080082a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082aa:	4b21      	ldr	r3, [pc, #132]	@ (8008330 <prvAddCurrentTaskToDelayedList+0x90>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082b0:	4b20      	ldr	r3, [pc, #128]	@ (8008334 <prvAddCurrentTaskToDelayedList+0x94>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	3304      	adds	r3, #4
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fe f886 	bl	80063c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c2:	d10a      	bne.n	80082da <prvAddCurrentTaskToDelayedList+0x3a>
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d007      	beq.n	80082da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008334 <prvAddCurrentTaskToDelayedList+0x94>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	3304      	adds	r3, #4
 80082d0:	4619      	mov	r1, r3
 80082d2:	4819      	ldr	r0, [pc, #100]	@ (8008338 <prvAddCurrentTaskToDelayedList+0x98>)
 80082d4:	f7fe f81d 	bl	8006312 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082d8:	e026      	b.n	8008328 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4413      	add	r3, r2
 80082e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082e2:	4b14      	ldr	r3, [pc, #80]	@ (8008334 <prvAddCurrentTaskToDelayedList+0x94>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082ea:	68ba      	ldr	r2, [r7, #8]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d209      	bcs.n	8008306 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082f2:	4b12      	ldr	r3, [pc, #72]	@ (800833c <prvAddCurrentTaskToDelayedList+0x9c>)
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008334 <prvAddCurrentTaskToDelayedList+0x94>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	3304      	adds	r3, #4
 80082fc:	4619      	mov	r1, r3
 80082fe:	4610      	mov	r0, r2
 8008300:	f7fe f82a 	bl	8006358 <vListInsert>
}
 8008304:	e010      	b.n	8008328 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008306:	4b0e      	ldr	r3, [pc, #56]	@ (8008340 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	4b0a      	ldr	r3, [pc, #40]	@ (8008334 <prvAddCurrentTaskToDelayedList+0x94>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3304      	adds	r3, #4
 8008310:	4619      	mov	r1, r3
 8008312:	4610      	mov	r0, r2
 8008314:	f7fe f820 	bl	8006358 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008318:	4b0a      	ldr	r3, [pc, #40]	@ (8008344 <prvAddCurrentTaskToDelayedList+0xa4>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	68ba      	ldr	r2, [r7, #8]
 800831e:	429a      	cmp	r2, r3
 8008320:	d202      	bcs.n	8008328 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008322:	4a08      	ldr	r2, [pc, #32]	@ (8008344 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	6013      	str	r3, [r2, #0]
}
 8008328:	bf00      	nop
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	200012f0 	.word	0x200012f0
 8008334:	20000e18 	.word	0x20000e18
 8008338:	200012d8 	.word	0x200012d8
 800833c:	200012a8 	.word	0x200012a8
 8008340:	200012a4 	.word	0x200012a4
 8008344:	2000130c 	.word	0x2000130c

08008348 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b08a      	sub	sp, #40	@ 0x28
 800834c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800834e:	2300      	movs	r3, #0
 8008350:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008352:	f000 fb11 	bl	8008978 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008356:	4b1d      	ldr	r3, [pc, #116]	@ (80083cc <xTimerCreateTimerTask+0x84>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d021      	beq.n	80083a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800835e:	2300      	movs	r3, #0
 8008360:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008362:	2300      	movs	r3, #0
 8008364:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008366:	1d3a      	adds	r2, r7, #4
 8008368:	f107 0108 	add.w	r1, r7, #8
 800836c:	f107 030c 	add.w	r3, r7, #12
 8008370:	4618      	mov	r0, r3
 8008372:	f7fd ff89 	bl	8006288 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008376:	6879      	ldr	r1, [r7, #4]
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	9202      	str	r2, [sp, #8]
 800837e:	9301      	str	r3, [sp, #4]
 8008380:	2302      	movs	r3, #2
 8008382:	9300      	str	r3, [sp, #0]
 8008384:	2300      	movs	r3, #0
 8008386:	460a      	mov	r2, r1
 8008388:	4911      	ldr	r1, [pc, #68]	@ (80083d0 <xTimerCreateTimerTask+0x88>)
 800838a:	4812      	ldr	r0, [pc, #72]	@ (80083d4 <xTimerCreateTimerTask+0x8c>)
 800838c:	f7fe ff32 	bl	80071f4 <xTaskCreateStatic>
 8008390:	4603      	mov	r3, r0
 8008392:	4a11      	ldr	r2, [pc, #68]	@ (80083d8 <xTimerCreateTimerTask+0x90>)
 8008394:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008396:	4b10      	ldr	r3, [pc, #64]	@ (80083d8 <xTimerCreateTimerTask+0x90>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d001      	beq.n	80083a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800839e:	2301      	movs	r3, #1
 80083a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d10b      	bne.n	80083c0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80083a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ac:	f383 8811 	msr	BASEPRI, r3
 80083b0:	f3bf 8f6f 	isb	sy
 80083b4:	f3bf 8f4f 	dsb	sy
 80083b8:	613b      	str	r3, [r7, #16]
}
 80083ba:	bf00      	nop
 80083bc:	bf00      	nop
 80083be:	e7fd      	b.n	80083bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80083c0:	697b      	ldr	r3, [r7, #20]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3718      	adds	r7, #24
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20001348 	.word	0x20001348
 80083d0:	08009e04 	.word	0x08009e04
 80083d4:	08008515 	.word	0x08008515
 80083d8:	2000134c 	.word	0x2000134c

080083dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b08a      	sub	sp, #40	@ 0x28
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	607a      	str	r2, [r7, #4]
 80083e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80083ea:	2300      	movs	r3, #0
 80083ec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10b      	bne.n	800840c <xTimerGenericCommand+0x30>
	__asm volatile
 80083f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f8:	f383 8811 	msr	BASEPRI, r3
 80083fc:	f3bf 8f6f 	isb	sy
 8008400:	f3bf 8f4f 	dsb	sy
 8008404:	623b      	str	r3, [r7, #32]
}
 8008406:	bf00      	nop
 8008408:	bf00      	nop
 800840a:	e7fd      	b.n	8008408 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800840c:	4b19      	ldr	r3, [pc, #100]	@ (8008474 <xTimerGenericCommand+0x98>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d02a      	beq.n	800846a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	2b05      	cmp	r3, #5
 8008424:	dc18      	bgt.n	8008458 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008426:	f7ff fdad 	bl	8007f84 <xTaskGetSchedulerState>
 800842a:	4603      	mov	r3, r0
 800842c:	2b02      	cmp	r3, #2
 800842e:	d109      	bne.n	8008444 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008430:	4b10      	ldr	r3, [pc, #64]	@ (8008474 <xTimerGenericCommand+0x98>)
 8008432:	6818      	ldr	r0, [r3, #0]
 8008434:	f107 0110 	add.w	r1, r7, #16
 8008438:	2300      	movs	r3, #0
 800843a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800843c:	f7fe f934 	bl	80066a8 <xQueueGenericSend>
 8008440:	6278      	str	r0, [r7, #36]	@ 0x24
 8008442:	e012      	b.n	800846a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008444:	4b0b      	ldr	r3, [pc, #44]	@ (8008474 <xTimerGenericCommand+0x98>)
 8008446:	6818      	ldr	r0, [r3, #0]
 8008448:	f107 0110 	add.w	r1, r7, #16
 800844c:	2300      	movs	r3, #0
 800844e:	2200      	movs	r2, #0
 8008450:	f7fe f92a 	bl	80066a8 <xQueueGenericSend>
 8008454:	6278      	str	r0, [r7, #36]	@ 0x24
 8008456:	e008      	b.n	800846a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008458:	4b06      	ldr	r3, [pc, #24]	@ (8008474 <xTimerGenericCommand+0x98>)
 800845a:	6818      	ldr	r0, [r3, #0]
 800845c:	f107 0110 	add.w	r1, r7, #16
 8008460:	2300      	movs	r3, #0
 8008462:	683a      	ldr	r2, [r7, #0]
 8008464:	f7fe fa22 	bl	80068ac <xQueueGenericSendFromISR>
 8008468:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800846a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800846c:	4618      	mov	r0, r3
 800846e:	3728      	adds	r7, #40	@ 0x28
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	20001348 	.word	0x20001348

08008478 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b088      	sub	sp, #32
 800847c:	af02      	add	r7, sp, #8
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008482:	4b23      	ldr	r3, [pc, #140]	@ (8008510 <prvProcessExpiredTimer+0x98>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	3304      	adds	r3, #4
 8008490:	4618      	mov	r0, r3
 8008492:	f7fd ff99 	bl	80063c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800849c:	f003 0304 	and.w	r3, r3, #4
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d023      	beq.n	80084ec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	699a      	ldr	r2, [r3, #24]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	18d1      	adds	r1, r2, r3
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	6978      	ldr	r0, [r7, #20]
 80084b2:	f000 f8d3 	bl	800865c <prvInsertTimerInActiveList>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d020      	beq.n	80084fe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80084bc:	2300      	movs	r3, #0
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	2300      	movs	r3, #0
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	2100      	movs	r1, #0
 80084c6:	6978      	ldr	r0, [r7, #20]
 80084c8:	f7ff ff88 	bl	80083dc <xTimerGenericCommand>
 80084cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d114      	bne.n	80084fe <prvProcessExpiredTimer+0x86>
	__asm volatile
 80084d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d8:	f383 8811 	msr	BASEPRI, r3
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	60fb      	str	r3, [r7, #12]
}
 80084e6:	bf00      	nop
 80084e8:	bf00      	nop
 80084ea:	e7fd      	b.n	80084e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084f2:	f023 0301 	bic.w	r3, r3, #1
 80084f6:	b2da      	uxtb	r2, r3
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	6978      	ldr	r0, [r7, #20]
 8008504:	4798      	blx	r3
}
 8008506:	bf00      	nop
 8008508:	3718      	adds	r7, #24
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	20001340 	.word	0x20001340

08008514 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800851c:	f107 0308 	add.w	r3, r7, #8
 8008520:	4618      	mov	r0, r3
 8008522:	f000 f859 	bl	80085d8 <prvGetNextExpireTime>
 8008526:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	4619      	mov	r1, r3
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 f805 	bl	800853c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008532:	f000 f8d5 	bl	80086e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008536:	bf00      	nop
 8008538:	e7f0      	b.n	800851c <prvTimerTask+0x8>
	...

0800853c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008546:	f7ff f92d 	bl	80077a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800854a:	f107 0308 	add.w	r3, r7, #8
 800854e:	4618      	mov	r0, r3
 8008550:	f000 f864 	bl	800861c <prvSampleTimeNow>
 8008554:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d130      	bne.n	80085be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d10a      	bne.n	8008578 <prvProcessTimerOrBlockTask+0x3c>
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	429a      	cmp	r2, r3
 8008568:	d806      	bhi.n	8008578 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800856a:	f7ff f929 	bl	80077c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800856e:	68f9      	ldr	r1, [r7, #12]
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7ff ff81 	bl	8008478 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008576:	e024      	b.n	80085c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d008      	beq.n	8008590 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800857e:	4b13      	ldr	r3, [pc, #76]	@ (80085cc <prvProcessTimerOrBlockTask+0x90>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d101      	bne.n	800858c <prvProcessTimerOrBlockTask+0x50>
 8008588:	2301      	movs	r3, #1
 800858a:	e000      	b.n	800858e <prvProcessTimerOrBlockTask+0x52>
 800858c:	2300      	movs	r3, #0
 800858e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008590:	4b0f      	ldr	r3, [pc, #60]	@ (80085d0 <prvProcessTimerOrBlockTask+0x94>)
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	1ad3      	subs	r3, r2, r3
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	4619      	mov	r1, r3
 800859e:	f7fe fdf5 	bl	800718c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80085a2:	f7ff f90d 	bl	80077c0 <xTaskResumeAll>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d10a      	bne.n	80085c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80085ac:	4b09      	ldr	r3, [pc, #36]	@ (80085d4 <prvProcessTimerOrBlockTask+0x98>)
 80085ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	f3bf 8f4f 	dsb	sy
 80085b8:	f3bf 8f6f 	isb	sy
}
 80085bc:	e001      	b.n	80085c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80085be:	f7ff f8ff 	bl	80077c0 <xTaskResumeAll>
}
 80085c2:	bf00      	nop
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	20001344 	.word	0x20001344
 80085d0:	20001348 	.word	0x20001348
 80085d4:	e000ed04 	.word	0xe000ed04

080085d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80085d8:	b480      	push	{r7}
 80085da:	b085      	sub	sp, #20
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008618 <prvGetNextExpireTime+0x40>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d101      	bne.n	80085ee <prvGetNextExpireTime+0x16>
 80085ea:	2201      	movs	r2, #1
 80085ec:	e000      	b.n	80085f0 <prvGetNextExpireTime+0x18>
 80085ee:	2200      	movs	r2, #0
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d105      	bne.n	8008608 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085fc:	4b06      	ldr	r3, [pc, #24]	@ (8008618 <prvGetNextExpireTime+0x40>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	60fb      	str	r3, [r7, #12]
 8008606:	e001      	b.n	800860c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008608:	2300      	movs	r3, #0
 800860a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800860c:	68fb      	ldr	r3, [r7, #12]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	bc80      	pop	{r7}
 8008616:	4770      	bx	lr
 8008618:	20001340 	.word	0x20001340

0800861c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008624:	f7ff f96a 	bl	80078fc <xTaskGetTickCount>
 8008628:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800862a:	4b0b      	ldr	r3, [pc, #44]	@ (8008658 <prvSampleTimeNow+0x3c>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	429a      	cmp	r2, r3
 8008632:	d205      	bcs.n	8008640 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008634:	f000 f93a 	bl	80088ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	e002      	b.n	8008646 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008646:	4a04      	ldr	r2, [pc, #16]	@ (8008658 <prvSampleTimeNow+0x3c>)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800864c:	68fb      	ldr	r3, [r7, #12]
}
 800864e:	4618      	mov	r0, r3
 8008650:	3710      	adds	r7, #16
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20001350 	.word	0x20001350

0800865c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b086      	sub	sp, #24
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
 8008668:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800866a:	2300      	movs	r3, #0
 800866c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	68ba      	ldr	r2, [r7, #8]
 8008672:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	429a      	cmp	r2, r3
 8008680:	d812      	bhi.n	80086a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	1ad2      	subs	r2, r2, r3
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	699b      	ldr	r3, [r3, #24]
 800868c:	429a      	cmp	r2, r3
 800868e:	d302      	bcc.n	8008696 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008690:	2301      	movs	r3, #1
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	e01b      	b.n	80086ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008696:	4b10      	ldr	r3, [pc, #64]	@ (80086d8 <prvInsertTimerInActiveList+0x7c>)
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	3304      	adds	r3, #4
 800869e:	4619      	mov	r1, r3
 80086a0:	4610      	mov	r0, r2
 80086a2:	f7fd fe59 	bl	8006358 <vListInsert>
 80086a6:	e012      	b.n	80086ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d206      	bcs.n	80086be <prvInsertTimerInActiveList+0x62>
 80086b0:	68ba      	ldr	r2, [r7, #8]
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d302      	bcc.n	80086be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80086b8:	2301      	movs	r3, #1
 80086ba:	617b      	str	r3, [r7, #20]
 80086bc:	e007      	b.n	80086ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80086be:	4b07      	ldr	r3, [pc, #28]	@ (80086dc <prvInsertTimerInActiveList+0x80>)
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	3304      	adds	r3, #4
 80086c6:	4619      	mov	r1, r3
 80086c8:	4610      	mov	r0, r2
 80086ca:	f7fd fe45 	bl	8006358 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80086ce:	697b      	ldr	r3, [r7, #20]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3718      	adds	r7, #24
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}
 80086d8:	20001344 	.word	0x20001344
 80086dc:	20001340 	.word	0x20001340

080086e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b08e      	sub	sp, #56	@ 0x38
 80086e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086e6:	e0ce      	b.n	8008886 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	da19      	bge.n	8008722 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80086ee:	1d3b      	adds	r3, r7, #4
 80086f0:	3304      	adds	r3, #4
 80086f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80086f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10b      	bne.n	8008712 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	61fb      	str	r3, [r7, #28]
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	e7fd      	b.n	800870e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008718:	6850      	ldr	r0, [r2, #4]
 800871a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800871c:	6892      	ldr	r2, [r2, #8]
 800871e:	4611      	mov	r1, r2
 8008720:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	f2c0 80ae 	blt.w	8008886 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800872e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d004      	beq.n	8008740 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008738:	3304      	adds	r3, #4
 800873a:	4618      	mov	r0, r3
 800873c:	f7fd fe44 	bl	80063c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008740:	463b      	mov	r3, r7
 8008742:	4618      	mov	r0, r3
 8008744:	f7ff ff6a 	bl	800861c <prvSampleTimeNow>
 8008748:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2b09      	cmp	r3, #9
 800874e:	f200 8097 	bhi.w	8008880 <prvProcessReceivedCommands+0x1a0>
 8008752:	a201      	add	r2, pc, #4	@ (adr r2, 8008758 <prvProcessReceivedCommands+0x78>)
 8008754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008758:	08008781 	.word	0x08008781
 800875c:	08008781 	.word	0x08008781
 8008760:	08008781 	.word	0x08008781
 8008764:	080087f7 	.word	0x080087f7
 8008768:	0800880b 	.word	0x0800880b
 800876c:	08008857 	.word	0x08008857
 8008770:	08008781 	.word	0x08008781
 8008774:	08008781 	.word	0x08008781
 8008778:	080087f7 	.word	0x080087f7
 800877c:	0800880b 	.word	0x0800880b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008786:	f043 0301 	orr.w	r3, r3, #1
 800878a:	b2da      	uxtb	r2, r3
 800878c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008796:	699b      	ldr	r3, [r3, #24]
 8008798:	18d1      	adds	r1, r2, r3
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800879e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087a0:	f7ff ff5c 	bl	800865c <prvInsertTimerInActiveList>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d06c      	beq.n	8008884 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80087b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087b8:	f003 0304 	and.w	r3, r3, #4
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d061      	beq.n	8008884 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c4:	699b      	ldr	r3, [r3, #24]
 80087c6:	441a      	add	r2, r3
 80087c8:	2300      	movs	r3, #0
 80087ca:	9300      	str	r3, [sp, #0]
 80087cc:	2300      	movs	r3, #0
 80087ce:	2100      	movs	r1, #0
 80087d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087d2:	f7ff fe03 	bl	80083dc <xTimerGenericCommand>
 80087d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80087d8:	6a3b      	ldr	r3, [r7, #32]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d152      	bne.n	8008884 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	61bb      	str	r3, [r7, #24]
}
 80087f0:	bf00      	nop
 80087f2:	bf00      	nop
 80087f4:	e7fd      	b.n	80087f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087fc:	f023 0301 	bic.w	r3, r3, #1
 8008800:	b2da      	uxtb	r2, r3
 8008802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008804:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008808:	e03d      	b.n	8008886 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800880a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008810:	f043 0301 	orr.w	r3, r3, #1
 8008814:	b2da      	uxtb	r2, r3
 8008816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008818:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008820:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d10b      	bne.n	8008842 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800882a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882e:	f383 8811 	msr	BASEPRI, r3
 8008832:	f3bf 8f6f 	isb	sy
 8008836:	f3bf 8f4f 	dsb	sy
 800883a:	617b      	str	r3, [r7, #20]
}
 800883c:	bf00      	nop
 800883e:	bf00      	nop
 8008840:	e7fd      	b.n	800883e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008844:	699a      	ldr	r2, [r3, #24]
 8008846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008848:	18d1      	adds	r1, r2, r3
 800884a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800884e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008850:	f7ff ff04 	bl	800865c <prvInsertTimerInActiveList>
					break;
 8008854:	e017      	b.n	8008886 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008858:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800885c:	f003 0302 	and.w	r3, r3, #2
 8008860:	2b00      	cmp	r3, #0
 8008862:	d103      	bne.n	800886c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008864:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008866:	f000 fb89 	bl	8008f7c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800886a:	e00c      	b.n	8008886 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800886c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008872:	f023 0301 	bic.w	r3, r3, #1
 8008876:	b2da      	uxtb	r2, r3
 8008878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800887e:	e002      	b.n	8008886 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008880:	bf00      	nop
 8008882:	e000      	b.n	8008886 <prvProcessReceivedCommands+0x1a6>
					break;
 8008884:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008886:	4b08      	ldr	r3, [pc, #32]	@ (80088a8 <prvProcessReceivedCommands+0x1c8>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	1d39      	adds	r1, r7, #4
 800888c:	2200      	movs	r2, #0
 800888e:	4618      	mov	r0, r3
 8008890:	f7fe f93a 	bl	8006b08 <xQueueReceive>
 8008894:	4603      	mov	r3, r0
 8008896:	2b00      	cmp	r3, #0
 8008898:	f47f af26 	bne.w	80086e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800889c:	bf00      	nop
 800889e:	bf00      	nop
 80088a0:	3730      	adds	r7, #48	@ 0x30
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	20001348 	.word	0x20001348

080088ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b088      	sub	sp, #32
 80088b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80088b2:	e049      	b.n	8008948 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80088b4:	4b2e      	ldr	r3, [pc, #184]	@ (8008970 <prvSwitchTimerLists+0xc4>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68db      	ldr	r3, [r3, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088be:	4b2c      	ldr	r3, [pc, #176]	@ (8008970 <prvSwitchTimerLists+0xc4>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	3304      	adds	r3, #4
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7fd fd7b 	bl	80063c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6a1b      	ldr	r3, [r3, #32]
 80088d6:	68f8      	ldr	r0, [r7, #12]
 80088d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088e0:	f003 0304 	and.w	r3, r3, #4
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d02f      	beq.n	8008948 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	4413      	add	r3, r2
 80088f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80088f2:	68ba      	ldr	r2, [r7, #8]
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d90e      	bls.n	8008918 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008906:	4b1a      	ldr	r3, [pc, #104]	@ (8008970 <prvSwitchTimerLists+0xc4>)
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3304      	adds	r3, #4
 800890e:	4619      	mov	r1, r3
 8008910:	4610      	mov	r0, r2
 8008912:	f7fd fd21 	bl	8006358 <vListInsert>
 8008916:	e017      	b.n	8008948 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008918:	2300      	movs	r3, #0
 800891a:	9300      	str	r3, [sp, #0]
 800891c:	2300      	movs	r3, #0
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	2100      	movs	r1, #0
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f7ff fd5a 	bl	80083dc <xTimerGenericCommand>
 8008928:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d10b      	bne.n	8008948 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008934:	f383 8811 	msr	BASEPRI, r3
 8008938:	f3bf 8f6f 	isb	sy
 800893c:	f3bf 8f4f 	dsb	sy
 8008940:	603b      	str	r3, [r7, #0]
}
 8008942:	bf00      	nop
 8008944:	bf00      	nop
 8008946:	e7fd      	b.n	8008944 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008948:	4b09      	ldr	r3, [pc, #36]	@ (8008970 <prvSwitchTimerLists+0xc4>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1b0      	bne.n	80088b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008952:	4b07      	ldr	r3, [pc, #28]	@ (8008970 <prvSwitchTimerLists+0xc4>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008958:	4b06      	ldr	r3, [pc, #24]	@ (8008974 <prvSwitchTimerLists+0xc8>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a04      	ldr	r2, [pc, #16]	@ (8008970 <prvSwitchTimerLists+0xc4>)
 800895e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008960:	4a04      	ldr	r2, [pc, #16]	@ (8008974 <prvSwitchTimerLists+0xc8>)
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	6013      	str	r3, [r2, #0]
}
 8008966:	bf00      	nop
 8008968:	3718      	adds	r7, #24
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	20001340 	.word	0x20001340
 8008974:	20001344 	.word	0x20001344

08008978 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b082      	sub	sp, #8
 800897c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800897e:	f000 f92d 	bl	8008bdc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008982:	4b15      	ldr	r3, [pc, #84]	@ (80089d8 <prvCheckForValidListAndQueue+0x60>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d120      	bne.n	80089cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800898a:	4814      	ldr	r0, [pc, #80]	@ (80089dc <prvCheckForValidListAndQueue+0x64>)
 800898c:	f7fd fc96 	bl	80062bc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008990:	4813      	ldr	r0, [pc, #76]	@ (80089e0 <prvCheckForValidListAndQueue+0x68>)
 8008992:	f7fd fc93 	bl	80062bc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008996:	4b13      	ldr	r3, [pc, #76]	@ (80089e4 <prvCheckForValidListAndQueue+0x6c>)
 8008998:	4a10      	ldr	r2, [pc, #64]	@ (80089dc <prvCheckForValidListAndQueue+0x64>)
 800899a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800899c:	4b12      	ldr	r3, [pc, #72]	@ (80089e8 <prvCheckForValidListAndQueue+0x70>)
 800899e:	4a10      	ldr	r2, [pc, #64]	@ (80089e0 <prvCheckForValidListAndQueue+0x68>)
 80089a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80089a2:	2300      	movs	r3, #0
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	4b11      	ldr	r3, [pc, #68]	@ (80089ec <prvCheckForValidListAndQueue+0x74>)
 80089a8:	4a11      	ldr	r2, [pc, #68]	@ (80089f0 <prvCheckForValidListAndQueue+0x78>)
 80089aa:	2110      	movs	r1, #16
 80089ac:	200a      	movs	r0, #10
 80089ae:	f7fd fd9f 	bl	80064f0 <xQueueGenericCreateStatic>
 80089b2:	4603      	mov	r3, r0
 80089b4:	4a08      	ldr	r2, [pc, #32]	@ (80089d8 <prvCheckForValidListAndQueue+0x60>)
 80089b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80089b8:	4b07      	ldr	r3, [pc, #28]	@ (80089d8 <prvCheckForValidListAndQueue+0x60>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d005      	beq.n	80089cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80089c0:	4b05      	ldr	r3, [pc, #20]	@ (80089d8 <prvCheckForValidListAndQueue+0x60>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	490b      	ldr	r1, [pc, #44]	@ (80089f4 <prvCheckForValidListAndQueue+0x7c>)
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe fbb8 	bl	800713c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089cc:	f000 f936 	bl	8008c3c <vPortExitCritical>
}
 80089d0:	bf00      	nop
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	20001348 	.word	0x20001348
 80089dc:	20001318 	.word	0x20001318
 80089e0:	2000132c 	.word	0x2000132c
 80089e4:	20001340 	.word	0x20001340
 80089e8:	20001344 	.word	0x20001344
 80089ec:	200013f4 	.word	0x200013f4
 80089f0:	20001354 	.word	0x20001354
 80089f4:	08009e0c 	.word	0x08009e0c

080089f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	3b04      	subs	r3, #4
 8008a08:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008a10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	3b04      	subs	r3, #4
 8008a16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	f023 0201 	bic.w	r2, r3, #1
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	3b04      	subs	r3, #4
 8008a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a28:	4a08      	ldr	r2, [pc, #32]	@ (8008a4c <pxPortInitialiseStack+0x54>)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	3b14      	subs	r3, #20
 8008a32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	3b20      	subs	r3, #32
 8008a3e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a40:	68fb      	ldr	r3, [r7, #12]
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3714      	adds	r7, #20
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bc80      	pop	{r7}
 8008a4a:	4770      	bx	lr
 8008a4c:	08008a51 	.word	0x08008a51

08008a50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008a56:	2300      	movs	r3, #0
 8008a58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a5a:	4b12      	ldr	r3, [pc, #72]	@ (8008aa4 <prvTaskExitError+0x54>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a62:	d00b      	beq.n	8008a7c <prvTaskExitError+0x2c>
	__asm volatile
 8008a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	60fb      	str	r3, [r7, #12]
}
 8008a76:	bf00      	nop
 8008a78:	bf00      	nop
 8008a7a:	e7fd      	b.n	8008a78 <prvTaskExitError+0x28>
	__asm volatile
 8008a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a80:	f383 8811 	msr	BASEPRI, r3
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	f3bf 8f4f 	dsb	sy
 8008a8c:	60bb      	str	r3, [r7, #8]
}
 8008a8e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a90:	bf00      	nop
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d0fc      	beq.n	8008a92 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a98:	bf00      	nop
 8008a9a:	bf00      	nop
 8008a9c:	3714      	adds	r7, #20
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bc80      	pop	{r7}
 8008aa2:	4770      	bx	lr
 8008aa4:	20000014 	.word	0x20000014
	...

08008ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ab0:	4b07      	ldr	r3, [pc, #28]	@ (8008ad0 <pxCurrentTCBConst2>)
 8008ab2:	6819      	ldr	r1, [r3, #0]
 8008ab4:	6808      	ldr	r0, [r1, #0]
 8008ab6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008aba:	f380 8809 	msr	PSP, r0
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f04f 0000 	mov.w	r0, #0
 8008ac6:	f380 8811 	msr	BASEPRI, r0
 8008aca:	f04e 0e0d 	orr.w	lr, lr, #13
 8008ace:	4770      	bx	lr

08008ad0 <pxCurrentTCBConst2>:
 8008ad0:	20000e18 	.word	0x20000e18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ad4:	bf00      	nop
 8008ad6:	bf00      	nop

08008ad8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008ad8:	4806      	ldr	r0, [pc, #24]	@ (8008af4 <prvPortStartFirstTask+0x1c>)
 8008ada:	6800      	ldr	r0, [r0, #0]
 8008adc:	6800      	ldr	r0, [r0, #0]
 8008ade:	f380 8808 	msr	MSP, r0
 8008ae2:	b662      	cpsie	i
 8008ae4:	b661      	cpsie	f
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	f3bf 8f6f 	isb	sy
 8008aee:	df00      	svc	0
 8008af0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008af2:	bf00      	nop
 8008af4:	e000ed08 	.word	0xe000ed08

08008af8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008afe:	4b32      	ldr	r3, [pc, #200]	@ (8008bc8 <xPortStartScheduler+0xd0>)
 8008b00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	22ff      	movs	r2, #255	@ 0xff
 8008b0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008b18:	78fb      	ldrb	r3, [r7, #3]
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008b20:	b2da      	uxtb	r2, r3
 8008b22:	4b2a      	ldr	r3, [pc, #168]	@ (8008bcc <xPortStartScheduler+0xd4>)
 8008b24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008b26:	4b2a      	ldr	r3, [pc, #168]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b28:	2207      	movs	r2, #7
 8008b2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b2c:	e009      	b.n	8008b42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008b2e:	4b28      	ldr	r3, [pc, #160]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	3b01      	subs	r3, #1
 8008b34:	4a26      	ldr	r2, [pc, #152]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b38:	78fb      	ldrb	r3, [r7, #3]
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	005b      	lsls	r3, r3, #1
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b42:	78fb      	ldrb	r3, [r7, #3]
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b4a:	2b80      	cmp	r3, #128	@ 0x80
 8008b4c:	d0ef      	beq.n	8008b2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b4e:	4b20      	ldr	r3, [pc, #128]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f1c3 0307 	rsb	r3, r3, #7
 8008b56:	2b04      	cmp	r3, #4
 8008b58:	d00b      	beq.n	8008b72 <xPortStartScheduler+0x7a>
	__asm volatile
 8008b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	60bb      	str	r3, [r7, #8]
}
 8008b6c:	bf00      	nop
 8008b6e:	bf00      	nop
 8008b70:	e7fd      	b.n	8008b6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b72:	4b17      	ldr	r3, [pc, #92]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	021b      	lsls	r3, r3, #8
 8008b78:	4a15      	ldr	r2, [pc, #84]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b7a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b7c:	4b14      	ldr	r3, [pc, #80]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b84:	4a12      	ldr	r2, [pc, #72]	@ (8008bd0 <xPortStartScheduler+0xd8>)
 8008b86:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	b2da      	uxtb	r2, r3
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b90:	4b10      	ldr	r3, [pc, #64]	@ (8008bd4 <xPortStartScheduler+0xdc>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a0f      	ldr	r2, [pc, #60]	@ (8008bd4 <xPortStartScheduler+0xdc>)
 8008b96:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b9a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008bd4 <xPortStartScheduler+0xdc>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8008bd4 <xPortStartScheduler+0xdc>)
 8008ba2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008ba6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008ba8:	f000 f8b8 	bl	8008d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008bac:	4b0a      	ldr	r3, [pc, #40]	@ (8008bd8 <xPortStartScheduler+0xe0>)
 8008bae:	2200      	movs	r2, #0
 8008bb0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008bb2:	f7ff ff91 	bl	8008ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008bb6:	f7fe ff69 	bl	8007a8c <vTaskSwitchContext>
	prvTaskExitError();
 8008bba:	f7ff ff49 	bl	8008a50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3710      	adds	r7, #16
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}
 8008bc8:	e000e400 	.word	0xe000e400
 8008bcc:	20001444 	.word	0x20001444
 8008bd0:	20001448 	.word	0x20001448
 8008bd4:	e000ed20 	.word	0xe000ed20
 8008bd8:	20000014 	.word	0x20000014

08008bdc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
	__asm volatile
 8008be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be6:	f383 8811 	msr	BASEPRI, r3
 8008bea:	f3bf 8f6f 	isb	sy
 8008bee:	f3bf 8f4f 	dsb	sy
 8008bf2:	607b      	str	r3, [r7, #4]
}
 8008bf4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c34 <vPortEnterCritical+0x58>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8008c34 <vPortEnterCritical+0x58>)
 8008bfe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008c00:	4b0c      	ldr	r3, [pc, #48]	@ (8008c34 <vPortEnterCritical+0x58>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d110      	bne.n	8008c2a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c08:	4b0b      	ldr	r3, [pc, #44]	@ (8008c38 <vPortEnterCritical+0x5c>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00b      	beq.n	8008c2a <vPortEnterCritical+0x4e>
	__asm volatile
 8008c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c16:	f383 8811 	msr	BASEPRI, r3
 8008c1a:	f3bf 8f6f 	isb	sy
 8008c1e:	f3bf 8f4f 	dsb	sy
 8008c22:	603b      	str	r3, [r7, #0]
}
 8008c24:	bf00      	nop
 8008c26:	bf00      	nop
 8008c28:	e7fd      	b.n	8008c26 <vPortEnterCritical+0x4a>
	}
}
 8008c2a:	bf00      	nop
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bc80      	pop	{r7}
 8008c32:	4770      	bx	lr
 8008c34:	20000014 	.word	0x20000014
 8008c38:	e000ed04 	.word	0xe000ed04

08008c3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c42:	4b12      	ldr	r3, [pc, #72]	@ (8008c8c <vPortExitCritical+0x50>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d10b      	bne.n	8008c62 <vPortExitCritical+0x26>
	__asm volatile
 8008c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	607b      	str	r3, [r7, #4]
}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	e7fd      	b.n	8008c5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c62:	4b0a      	ldr	r3, [pc, #40]	@ (8008c8c <vPortExitCritical+0x50>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	4a08      	ldr	r2, [pc, #32]	@ (8008c8c <vPortExitCritical+0x50>)
 8008c6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c6c:	4b07      	ldr	r3, [pc, #28]	@ (8008c8c <vPortExitCritical+0x50>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d105      	bne.n	8008c80 <vPortExitCritical+0x44>
 8008c74:	2300      	movs	r3, #0
 8008c76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	f383 8811 	msr	BASEPRI, r3
}
 8008c7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bc80      	pop	{r7}
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	20000014 	.word	0x20000014

08008c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c90:	f3ef 8009 	mrs	r0, PSP
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd0 <pxCurrentTCBConst>)
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ca0:	6010      	str	r0, [r2, #0]
 8008ca2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008ca6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008caa:	f380 8811 	msr	BASEPRI, r0
 8008cae:	f7fe feed 	bl	8007a8c <vTaskSwitchContext>
 8008cb2:	f04f 0000 	mov.w	r0, #0
 8008cb6:	f380 8811 	msr	BASEPRI, r0
 8008cba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008cbe:	6819      	ldr	r1, [r3, #0]
 8008cc0:	6808      	ldr	r0, [r1, #0]
 8008cc2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008cc6:	f380 8809 	msr	PSP, r0
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	4770      	bx	lr

08008cd0 <pxCurrentTCBConst>:
 8008cd0:	20000e18 	.word	0x20000e18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop

08008cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	607b      	str	r3, [r7, #4]
}
 8008cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cf2:	f7fe fe11 	bl	8007918 <xTaskIncrementTick>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d003      	beq.n	8008d04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008cfc:	4b06      	ldr	r3, [pc, #24]	@ (8008d18 <xPortSysTickHandler+0x40>)
 8008cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	2300      	movs	r3, #0
 8008d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	f383 8811 	msr	BASEPRI, r3
}
 8008d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d10:	bf00      	nop
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	e000ed04 	.word	0xe000ed04

08008d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d20:	4b0a      	ldr	r3, [pc, #40]	@ (8008d4c <vPortSetupTimerInterrupt+0x30>)
 8008d22:	2200      	movs	r2, #0
 8008d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d26:	4b0a      	ldr	r3, [pc, #40]	@ (8008d50 <vPortSetupTimerInterrupt+0x34>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d2c:	4b09      	ldr	r3, [pc, #36]	@ (8008d54 <vPortSetupTimerInterrupt+0x38>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a09      	ldr	r2, [pc, #36]	@ (8008d58 <vPortSetupTimerInterrupt+0x3c>)
 8008d32:	fba2 2303 	umull	r2, r3, r2, r3
 8008d36:	099b      	lsrs	r3, r3, #6
 8008d38:	4a08      	ldr	r2, [pc, #32]	@ (8008d5c <vPortSetupTimerInterrupt+0x40>)
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d3e:	4b03      	ldr	r3, [pc, #12]	@ (8008d4c <vPortSetupTimerInterrupt+0x30>)
 8008d40:	2207      	movs	r2, #7
 8008d42:	601a      	str	r2, [r3, #0]
}
 8008d44:	bf00      	nop
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bc80      	pop	{r7}
 8008d4a:	4770      	bx	lr
 8008d4c:	e000e010 	.word	0xe000e010
 8008d50:	e000e018 	.word	0xe000e018
 8008d54:	20000008 	.word	0x20000008
 8008d58:	10624dd3 	.word	0x10624dd3
 8008d5c:	e000e014 	.word	0xe000e014

08008d60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d60:	b480      	push	{r7}
 8008d62:	b085      	sub	sp, #20
 8008d64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d66:	f3ef 8305 	mrs	r3, IPSR
 8008d6a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2b0f      	cmp	r3, #15
 8008d70:	d915      	bls.n	8008d9e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d72:	4a17      	ldr	r2, [pc, #92]	@ (8008dd0 <vPortValidateInterruptPriority+0x70>)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	4413      	add	r3, r2
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d7c:	4b15      	ldr	r3, [pc, #84]	@ (8008dd4 <vPortValidateInterruptPriority+0x74>)
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	7afa      	ldrb	r2, [r7, #11]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d20b      	bcs.n	8008d9e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	607b      	str	r3, [r7, #4]
}
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
 8008d9c:	e7fd      	b.n	8008d9a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008dd8 <vPortValidateInterruptPriority+0x78>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008da6:	4b0d      	ldr	r3, [pc, #52]	@ (8008ddc <vPortValidateInterruptPriority+0x7c>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d90b      	bls.n	8008dc6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	603b      	str	r3, [r7, #0]
}
 8008dc0:	bf00      	nop
 8008dc2:	bf00      	nop
 8008dc4:	e7fd      	b.n	8008dc2 <vPortValidateInterruptPriority+0x62>
	}
 8008dc6:	bf00      	nop
 8008dc8:	3714      	adds	r7, #20
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bc80      	pop	{r7}
 8008dce:	4770      	bx	lr
 8008dd0:	e000e3f0 	.word	0xe000e3f0
 8008dd4:	20001444 	.word	0x20001444
 8008dd8:	e000ed0c 	.word	0xe000ed0c
 8008ddc:	20001448 	.word	0x20001448

08008de0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b08a      	sub	sp, #40	@ 0x28
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008de8:	2300      	movs	r3, #0
 8008dea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008dec:	f7fe fcda 	bl	80077a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008df0:	4b5c      	ldr	r3, [pc, #368]	@ (8008f64 <pvPortMalloc+0x184>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d101      	bne.n	8008dfc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008df8:	f000 f924 	bl	8009044 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008dfc:	4b5a      	ldr	r3, [pc, #360]	@ (8008f68 <pvPortMalloc+0x188>)
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4013      	ands	r3, r2
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	f040 8095 	bne.w	8008f34 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d01e      	beq.n	8008e4e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008e10:	2208      	movs	r2, #8
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	4413      	add	r3, r2
 8008e16:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f003 0307 	and.w	r3, r3, #7
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d015      	beq.n	8008e4e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f023 0307 	bic.w	r3, r3, #7
 8008e28:	3308      	adds	r3, #8
 8008e2a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f003 0307 	and.w	r3, r3, #7
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d00b      	beq.n	8008e4e <pvPortMalloc+0x6e>
	__asm volatile
 8008e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e3a:	f383 8811 	msr	BASEPRI, r3
 8008e3e:	f3bf 8f6f 	isb	sy
 8008e42:	f3bf 8f4f 	dsb	sy
 8008e46:	617b      	str	r3, [r7, #20]
}
 8008e48:	bf00      	nop
 8008e4a:	bf00      	nop
 8008e4c:	e7fd      	b.n	8008e4a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d06f      	beq.n	8008f34 <pvPortMalloc+0x154>
 8008e54:	4b45      	ldr	r3, [pc, #276]	@ (8008f6c <pvPortMalloc+0x18c>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d86a      	bhi.n	8008f34 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e5e:	4b44      	ldr	r3, [pc, #272]	@ (8008f70 <pvPortMalloc+0x190>)
 8008e60:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e62:	4b43      	ldr	r3, [pc, #268]	@ (8008f70 <pvPortMalloc+0x190>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e68:	e004      	b.n	8008e74 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d903      	bls.n	8008e86 <pvPortMalloc+0xa6>
 8008e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1f1      	bne.n	8008e6a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008e86:	4b37      	ldr	r3, [pc, #220]	@ (8008f64 <pvPortMalloc+0x184>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d051      	beq.n	8008f34 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2208      	movs	r2, #8
 8008e96:	4413      	add	r3, r2
 8008e98:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea4:	685a      	ldr	r2, [r3, #4]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	1ad2      	subs	r2, r2, r3
 8008eaa:	2308      	movs	r3, #8
 8008eac:	005b      	lsls	r3, r3, #1
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d920      	bls.n	8008ef4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	f003 0307 	and.w	r3, r3, #7
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d00b      	beq.n	8008edc <pvPortMalloc+0xfc>
	__asm volatile
 8008ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec8:	f383 8811 	msr	BASEPRI, r3
 8008ecc:	f3bf 8f6f 	isb	sy
 8008ed0:	f3bf 8f4f 	dsb	sy
 8008ed4:	613b      	str	r3, [r7, #16]
}
 8008ed6:	bf00      	nop
 8008ed8:	bf00      	nop
 8008eda:	e7fd      	b.n	8008ed8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	1ad2      	subs	r2, r2, r3
 8008ee4:	69bb      	ldr	r3, [r7, #24]
 8008ee6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008eee:	69b8      	ldr	r0, [r7, #24]
 8008ef0:	f000 f90a 	bl	8009108 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8008f6c <pvPortMalloc+0x18c>)
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	1ad3      	subs	r3, r2, r3
 8008efe:	4a1b      	ldr	r2, [pc, #108]	@ (8008f6c <pvPortMalloc+0x18c>)
 8008f00:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f02:	4b1a      	ldr	r3, [pc, #104]	@ (8008f6c <pvPortMalloc+0x18c>)
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	4b1b      	ldr	r3, [pc, #108]	@ (8008f74 <pvPortMalloc+0x194>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d203      	bcs.n	8008f16 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008f0e:	4b17      	ldr	r3, [pc, #92]	@ (8008f6c <pvPortMalloc+0x18c>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a18      	ldr	r2, [pc, #96]	@ (8008f74 <pvPortMalloc+0x194>)
 8008f14:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f18:	685a      	ldr	r2, [r3, #4]
 8008f1a:	4b13      	ldr	r3, [pc, #76]	@ (8008f68 <pvPortMalloc+0x188>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	431a      	orrs	r2, r3
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f26:	2200      	movs	r2, #0
 8008f28:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008f2a:	4b13      	ldr	r3, [pc, #76]	@ (8008f78 <pvPortMalloc+0x198>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	4a11      	ldr	r2, [pc, #68]	@ (8008f78 <pvPortMalloc+0x198>)
 8008f32:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f34:	f7fe fc44 	bl	80077c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	f003 0307 	and.w	r3, r3, #7
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d00b      	beq.n	8008f5a <pvPortMalloc+0x17a>
	__asm volatile
 8008f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f46:	f383 8811 	msr	BASEPRI, r3
 8008f4a:	f3bf 8f6f 	isb	sy
 8008f4e:	f3bf 8f4f 	dsb	sy
 8008f52:	60fb      	str	r3, [r7, #12]
}
 8008f54:	bf00      	nop
 8008f56:	bf00      	nop
 8008f58:	e7fd      	b.n	8008f56 <pvPortMalloc+0x176>
	return pvReturn;
 8008f5a:	69fb      	ldr	r3, [r7, #28]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3728      	adds	r7, #40	@ 0x28
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	20002054 	.word	0x20002054
 8008f68:	20002068 	.word	0x20002068
 8008f6c:	20002058 	.word	0x20002058
 8008f70:	2000204c 	.word	0x2000204c
 8008f74:	2000205c 	.word	0x2000205c
 8008f78:	20002060 	.word	0x20002060

08008f7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d04f      	beq.n	800902e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008f8e:	2308      	movs	r3, #8
 8008f90:	425b      	negs	r3, r3
 8008f92:	697a      	ldr	r2, [r7, #20]
 8008f94:	4413      	add	r3, r2
 8008f96:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	685a      	ldr	r2, [r3, #4]
 8008fa0:	4b25      	ldr	r3, [pc, #148]	@ (8009038 <vPortFree+0xbc>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	4013      	ands	r3, r2
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d10b      	bne.n	8008fc2 <vPortFree+0x46>
	__asm volatile
 8008faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fae:	f383 8811 	msr	BASEPRI, r3
 8008fb2:	f3bf 8f6f 	isb	sy
 8008fb6:	f3bf 8f4f 	dsb	sy
 8008fba:	60fb      	str	r3, [r7, #12]
}
 8008fbc:	bf00      	nop
 8008fbe:	bf00      	nop
 8008fc0:	e7fd      	b.n	8008fbe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00b      	beq.n	8008fe2 <vPortFree+0x66>
	__asm volatile
 8008fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fce:	f383 8811 	msr	BASEPRI, r3
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	f3bf 8f4f 	dsb	sy
 8008fda:	60bb      	str	r3, [r7, #8]
}
 8008fdc:	bf00      	nop
 8008fde:	bf00      	nop
 8008fe0:	e7fd      	b.n	8008fde <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	685a      	ldr	r2, [r3, #4]
 8008fe6:	4b14      	ldr	r3, [pc, #80]	@ (8009038 <vPortFree+0xbc>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4013      	ands	r3, r2
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d01e      	beq.n	800902e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d11a      	bne.n	800902e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8009038 <vPortFree+0xbc>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	43db      	mvns	r3, r3
 8009002:	401a      	ands	r2, r3
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009008:	f7fe fbcc 	bl	80077a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	685a      	ldr	r2, [r3, #4]
 8009010:	4b0a      	ldr	r3, [pc, #40]	@ (800903c <vPortFree+0xc0>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4413      	add	r3, r2
 8009016:	4a09      	ldr	r2, [pc, #36]	@ (800903c <vPortFree+0xc0>)
 8009018:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800901a:	6938      	ldr	r0, [r7, #16]
 800901c:	f000 f874 	bl	8009108 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009020:	4b07      	ldr	r3, [pc, #28]	@ (8009040 <vPortFree+0xc4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	3301      	adds	r3, #1
 8009026:	4a06      	ldr	r2, [pc, #24]	@ (8009040 <vPortFree+0xc4>)
 8009028:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800902a:	f7fe fbc9 	bl	80077c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800902e:	bf00      	nop
 8009030:	3718      	adds	r7, #24
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	20002068 	.word	0x20002068
 800903c:	20002058 	.word	0x20002058
 8009040:	20002064 	.word	0x20002064

08009044 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009044:	b480      	push	{r7}
 8009046:	b085      	sub	sp, #20
 8009048:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800904a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800904e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009050:	4b27      	ldr	r3, [pc, #156]	@ (80090f0 <prvHeapInit+0xac>)
 8009052:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f003 0307 	and.w	r3, r3, #7
 800905a:	2b00      	cmp	r3, #0
 800905c:	d00c      	beq.n	8009078 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	3307      	adds	r3, #7
 8009062:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f023 0307 	bic.w	r3, r3, #7
 800906a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800906c:	68ba      	ldr	r2, [r7, #8]
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	1ad3      	subs	r3, r2, r3
 8009072:	4a1f      	ldr	r2, [pc, #124]	@ (80090f0 <prvHeapInit+0xac>)
 8009074:	4413      	add	r3, r2
 8009076:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800907c:	4a1d      	ldr	r2, [pc, #116]	@ (80090f4 <prvHeapInit+0xb0>)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009082:	4b1c      	ldr	r3, [pc, #112]	@ (80090f4 <prvHeapInit+0xb0>)
 8009084:	2200      	movs	r2, #0
 8009086:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	4413      	add	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009090:	2208      	movs	r2, #8
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	1a9b      	subs	r3, r3, r2
 8009096:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 0307 	bic.w	r3, r3, #7
 800909e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	4a15      	ldr	r2, [pc, #84]	@ (80090f8 <prvHeapInit+0xb4>)
 80090a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80090a6:	4b14      	ldr	r3, [pc, #80]	@ (80090f8 <prvHeapInit+0xb4>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2200      	movs	r2, #0
 80090ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80090ae:	4b12      	ldr	r3, [pc, #72]	@ (80090f8 <prvHeapInit+0xb4>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2200      	movs	r2, #0
 80090b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	68fa      	ldr	r2, [r7, #12]
 80090be:	1ad2      	subs	r2, r2, r3
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090c4:	4b0c      	ldr	r3, [pc, #48]	@ (80090f8 <prvHeapInit+0xb4>)
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	4a0a      	ldr	r2, [pc, #40]	@ (80090fc <prvHeapInit+0xb8>)
 80090d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	4a09      	ldr	r2, [pc, #36]	@ (8009100 <prvHeapInit+0xbc>)
 80090da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090dc:	4b09      	ldr	r3, [pc, #36]	@ (8009104 <prvHeapInit+0xc0>)
 80090de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80090e2:	601a      	str	r2, [r3, #0]
}
 80090e4:	bf00      	nop
 80090e6:	3714      	adds	r7, #20
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bc80      	pop	{r7}
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	2000144c 	.word	0x2000144c
 80090f4:	2000204c 	.word	0x2000204c
 80090f8:	20002054 	.word	0x20002054
 80090fc:	2000205c 	.word	0x2000205c
 8009100:	20002058 	.word	0x20002058
 8009104:	20002068 	.word	0x20002068

08009108 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009108:	b480      	push	{r7}
 800910a:	b085      	sub	sp, #20
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009110:	4b27      	ldr	r3, [pc, #156]	@ (80091b0 <prvInsertBlockIntoFreeList+0xa8>)
 8009112:	60fb      	str	r3, [r7, #12]
 8009114:	e002      	b.n	800911c <prvInsertBlockIntoFreeList+0x14>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	60fb      	str	r3, [r7, #12]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	429a      	cmp	r2, r3
 8009124:	d8f7      	bhi.n	8009116 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	4413      	add	r3, r2
 8009132:	687a      	ldr	r2, [r7, #4]
 8009134:	429a      	cmp	r2, r3
 8009136:	d108      	bne.n	800914a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	685a      	ldr	r2, [r3, #4]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	441a      	add	r2, r3
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	68ba      	ldr	r2, [r7, #8]
 8009154:	441a      	add	r2, r3
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	429a      	cmp	r2, r3
 800915c:	d118      	bne.n	8009190 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	4b14      	ldr	r3, [pc, #80]	@ (80091b4 <prvInsertBlockIntoFreeList+0xac>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	429a      	cmp	r2, r3
 8009168:	d00d      	beq.n	8009186 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	685a      	ldr	r2, [r3, #4]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	441a      	add	r2, r3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	681a      	ldr	r2, [r3, #0]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	601a      	str	r2, [r3, #0]
 8009184:	e008      	b.n	8009198 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009186:	4b0b      	ldr	r3, [pc, #44]	@ (80091b4 <prvInsertBlockIntoFreeList+0xac>)
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	601a      	str	r2, [r3, #0]
 800918e:	e003      	b.n	8009198 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	429a      	cmp	r2, r3
 800919e:	d002      	beq.n	80091a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091a6:	bf00      	nop
 80091a8:	3714      	adds	r7, #20
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bc80      	pop	{r7}
 80091ae:	4770      	bx	lr
 80091b0:	2000204c 	.word	0x2000204c
 80091b4:	20002054 	.word	0x20002054

080091b8 <sniprintf>:
 80091b8:	b40c      	push	{r2, r3}
 80091ba:	b530      	push	{r4, r5, lr}
 80091bc:	4b18      	ldr	r3, [pc, #96]	@ (8009220 <sniprintf+0x68>)
 80091be:	1e0c      	subs	r4, r1, #0
 80091c0:	681d      	ldr	r5, [r3, #0]
 80091c2:	b09d      	sub	sp, #116	@ 0x74
 80091c4:	da08      	bge.n	80091d8 <sniprintf+0x20>
 80091c6:	238b      	movs	r3, #139	@ 0x8b
 80091c8:	f04f 30ff 	mov.w	r0, #4294967295
 80091cc:	602b      	str	r3, [r5, #0]
 80091ce:	b01d      	add	sp, #116	@ 0x74
 80091d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091d4:	b002      	add	sp, #8
 80091d6:	4770      	bx	lr
 80091d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80091dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80091e0:	f04f 0300 	mov.w	r3, #0
 80091e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80091e6:	bf0c      	ite	eq
 80091e8:	4623      	moveq	r3, r4
 80091ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80091ee:	9304      	str	r3, [sp, #16]
 80091f0:	9307      	str	r3, [sp, #28]
 80091f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80091f6:	9002      	str	r0, [sp, #8]
 80091f8:	9006      	str	r0, [sp, #24]
 80091fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80091fe:	4628      	mov	r0, r5
 8009200:	ab21      	add	r3, sp, #132	@ 0x84
 8009202:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009204:	a902      	add	r1, sp, #8
 8009206:	9301      	str	r3, [sp, #4]
 8009208:	f000 f9fe 	bl	8009608 <_svfiprintf_r>
 800920c:	1c43      	adds	r3, r0, #1
 800920e:	bfbc      	itt	lt
 8009210:	238b      	movlt	r3, #139	@ 0x8b
 8009212:	602b      	strlt	r3, [r5, #0]
 8009214:	2c00      	cmp	r4, #0
 8009216:	d0da      	beq.n	80091ce <sniprintf+0x16>
 8009218:	2200      	movs	r2, #0
 800921a:	9b02      	ldr	r3, [sp, #8]
 800921c:	701a      	strb	r2, [r3, #0]
 800921e:	e7d6      	b.n	80091ce <sniprintf+0x16>
 8009220:	20000018 	.word	0x20000018

08009224 <memset>:
 8009224:	4603      	mov	r3, r0
 8009226:	4402      	add	r2, r0
 8009228:	4293      	cmp	r3, r2
 800922a:	d100      	bne.n	800922e <memset+0xa>
 800922c:	4770      	bx	lr
 800922e:	f803 1b01 	strb.w	r1, [r3], #1
 8009232:	e7f9      	b.n	8009228 <memset+0x4>

08009234 <_reclaim_reent>:
 8009234:	4b2d      	ldr	r3, [pc, #180]	@ (80092ec <_reclaim_reent+0xb8>)
 8009236:	b570      	push	{r4, r5, r6, lr}
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4604      	mov	r4, r0
 800923c:	4283      	cmp	r3, r0
 800923e:	d053      	beq.n	80092e8 <_reclaim_reent+0xb4>
 8009240:	69c3      	ldr	r3, [r0, #28]
 8009242:	b31b      	cbz	r3, 800928c <_reclaim_reent+0x58>
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	b163      	cbz	r3, 8009262 <_reclaim_reent+0x2e>
 8009248:	2500      	movs	r5, #0
 800924a:	69e3      	ldr	r3, [r4, #28]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	5959      	ldr	r1, [r3, r5]
 8009250:	b9b1      	cbnz	r1, 8009280 <_reclaim_reent+0x4c>
 8009252:	3504      	adds	r5, #4
 8009254:	2d80      	cmp	r5, #128	@ 0x80
 8009256:	d1f8      	bne.n	800924a <_reclaim_reent+0x16>
 8009258:	69e3      	ldr	r3, [r4, #28]
 800925a:	4620      	mov	r0, r4
 800925c:	68d9      	ldr	r1, [r3, #12]
 800925e:	f000 f881 	bl	8009364 <_free_r>
 8009262:	69e3      	ldr	r3, [r4, #28]
 8009264:	6819      	ldr	r1, [r3, #0]
 8009266:	b111      	cbz	r1, 800926e <_reclaim_reent+0x3a>
 8009268:	4620      	mov	r0, r4
 800926a:	f000 f87b 	bl	8009364 <_free_r>
 800926e:	69e3      	ldr	r3, [r4, #28]
 8009270:	689d      	ldr	r5, [r3, #8]
 8009272:	b15d      	cbz	r5, 800928c <_reclaim_reent+0x58>
 8009274:	4629      	mov	r1, r5
 8009276:	4620      	mov	r0, r4
 8009278:	682d      	ldr	r5, [r5, #0]
 800927a:	f000 f873 	bl	8009364 <_free_r>
 800927e:	e7f8      	b.n	8009272 <_reclaim_reent+0x3e>
 8009280:	680e      	ldr	r6, [r1, #0]
 8009282:	4620      	mov	r0, r4
 8009284:	f000 f86e 	bl	8009364 <_free_r>
 8009288:	4631      	mov	r1, r6
 800928a:	e7e1      	b.n	8009250 <_reclaim_reent+0x1c>
 800928c:	6961      	ldr	r1, [r4, #20]
 800928e:	b111      	cbz	r1, 8009296 <_reclaim_reent+0x62>
 8009290:	4620      	mov	r0, r4
 8009292:	f000 f867 	bl	8009364 <_free_r>
 8009296:	69e1      	ldr	r1, [r4, #28]
 8009298:	b111      	cbz	r1, 80092a0 <_reclaim_reent+0x6c>
 800929a:	4620      	mov	r0, r4
 800929c:	f000 f862 	bl	8009364 <_free_r>
 80092a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80092a2:	b111      	cbz	r1, 80092aa <_reclaim_reent+0x76>
 80092a4:	4620      	mov	r0, r4
 80092a6:	f000 f85d 	bl	8009364 <_free_r>
 80092aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092ac:	b111      	cbz	r1, 80092b4 <_reclaim_reent+0x80>
 80092ae:	4620      	mov	r0, r4
 80092b0:	f000 f858 	bl	8009364 <_free_r>
 80092b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80092b6:	b111      	cbz	r1, 80092be <_reclaim_reent+0x8a>
 80092b8:	4620      	mov	r0, r4
 80092ba:	f000 f853 	bl	8009364 <_free_r>
 80092be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80092c0:	b111      	cbz	r1, 80092c8 <_reclaim_reent+0x94>
 80092c2:	4620      	mov	r0, r4
 80092c4:	f000 f84e 	bl	8009364 <_free_r>
 80092c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80092ca:	b111      	cbz	r1, 80092d2 <_reclaim_reent+0x9e>
 80092cc:	4620      	mov	r0, r4
 80092ce:	f000 f849 	bl	8009364 <_free_r>
 80092d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80092d4:	b111      	cbz	r1, 80092dc <_reclaim_reent+0xa8>
 80092d6:	4620      	mov	r0, r4
 80092d8:	f000 f844 	bl	8009364 <_free_r>
 80092dc:	6a23      	ldr	r3, [r4, #32]
 80092de:	b11b      	cbz	r3, 80092e8 <_reclaim_reent+0xb4>
 80092e0:	4620      	mov	r0, r4
 80092e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092e6:	4718      	bx	r3
 80092e8:	bd70      	pop	{r4, r5, r6, pc}
 80092ea:	bf00      	nop
 80092ec:	20000018 	.word	0x20000018

080092f0 <__errno>:
 80092f0:	4b01      	ldr	r3, [pc, #4]	@ (80092f8 <__errno+0x8>)
 80092f2:	6818      	ldr	r0, [r3, #0]
 80092f4:	4770      	bx	lr
 80092f6:	bf00      	nop
 80092f8:	20000018 	.word	0x20000018

080092fc <__libc_init_array>:
 80092fc:	b570      	push	{r4, r5, r6, lr}
 80092fe:	2600      	movs	r6, #0
 8009300:	4d0c      	ldr	r5, [pc, #48]	@ (8009334 <__libc_init_array+0x38>)
 8009302:	4c0d      	ldr	r4, [pc, #52]	@ (8009338 <__libc_init_array+0x3c>)
 8009304:	1b64      	subs	r4, r4, r5
 8009306:	10a4      	asrs	r4, r4, #2
 8009308:	42a6      	cmp	r6, r4
 800930a:	d109      	bne.n	8009320 <__libc_init_array+0x24>
 800930c:	f000 fc76 	bl	8009bfc <_init>
 8009310:	2600      	movs	r6, #0
 8009312:	4d0a      	ldr	r5, [pc, #40]	@ (800933c <__libc_init_array+0x40>)
 8009314:	4c0a      	ldr	r4, [pc, #40]	@ (8009340 <__libc_init_array+0x44>)
 8009316:	1b64      	subs	r4, r4, r5
 8009318:	10a4      	asrs	r4, r4, #2
 800931a:	42a6      	cmp	r6, r4
 800931c:	d105      	bne.n	800932a <__libc_init_array+0x2e>
 800931e:	bd70      	pop	{r4, r5, r6, pc}
 8009320:	f855 3b04 	ldr.w	r3, [r5], #4
 8009324:	4798      	blx	r3
 8009326:	3601      	adds	r6, #1
 8009328:	e7ee      	b.n	8009308 <__libc_init_array+0xc>
 800932a:	f855 3b04 	ldr.w	r3, [r5], #4
 800932e:	4798      	blx	r3
 8009330:	3601      	adds	r6, #1
 8009332:	e7f2      	b.n	800931a <__libc_init_array+0x1e>
 8009334:	0800a0d4 	.word	0x0800a0d4
 8009338:	0800a0d4 	.word	0x0800a0d4
 800933c:	0800a0d4 	.word	0x0800a0d4
 8009340:	0800a0e0 	.word	0x0800a0e0

08009344 <__retarget_lock_acquire_recursive>:
 8009344:	4770      	bx	lr

08009346 <__retarget_lock_release_recursive>:
 8009346:	4770      	bx	lr

08009348 <memcpy>:
 8009348:	440a      	add	r2, r1
 800934a:	4291      	cmp	r1, r2
 800934c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009350:	d100      	bne.n	8009354 <memcpy+0xc>
 8009352:	4770      	bx	lr
 8009354:	b510      	push	{r4, lr}
 8009356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800935a:	4291      	cmp	r1, r2
 800935c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009360:	d1f9      	bne.n	8009356 <memcpy+0xe>
 8009362:	bd10      	pop	{r4, pc}

08009364 <_free_r>:
 8009364:	b538      	push	{r3, r4, r5, lr}
 8009366:	4605      	mov	r5, r0
 8009368:	2900      	cmp	r1, #0
 800936a:	d040      	beq.n	80093ee <_free_r+0x8a>
 800936c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009370:	1f0c      	subs	r4, r1, #4
 8009372:	2b00      	cmp	r3, #0
 8009374:	bfb8      	it	lt
 8009376:	18e4      	addlt	r4, r4, r3
 8009378:	f000 f8de 	bl	8009538 <__malloc_lock>
 800937c:	4a1c      	ldr	r2, [pc, #112]	@ (80093f0 <_free_r+0x8c>)
 800937e:	6813      	ldr	r3, [r2, #0]
 8009380:	b933      	cbnz	r3, 8009390 <_free_r+0x2c>
 8009382:	6063      	str	r3, [r4, #4]
 8009384:	6014      	str	r4, [r2, #0]
 8009386:	4628      	mov	r0, r5
 8009388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800938c:	f000 b8da 	b.w	8009544 <__malloc_unlock>
 8009390:	42a3      	cmp	r3, r4
 8009392:	d908      	bls.n	80093a6 <_free_r+0x42>
 8009394:	6820      	ldr	r0, [r4, #0]
 8009396:	1821      	adds	r1, r4, r0
 8009398:	428b      	cmp	r3, r1
 800939a:	bf01      	itttt	eq
 800939c:	6819      	ldreq	r1, [r3, #0]
 800939e:	685b      	ldreq	r3, [r3, #4]
 80093a0:	1809      	addeq	r1, r1, r0
 80093a2:	6021      	streq	r1, [r4, #0]
 80093a4:	e7ed      	b.n	8009382 <_free_r+0x1e>
 80093a6:	461a      	mov	r2, r3
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	b10b      	cbz	r3, 80093b0 <_free_r+0x4c>
 80093ac:	42a3      	cmp	r3, r4
 80093ae:	d9fa      	bls.n	80093a6 <_free_r+0x42>
 80093b0:	6811      	ldr	r1, [r2, #0]
 80093b2:	1850      	adds	r0, r2, r1
 80093b4:	42a0      	cmp	r0, r4
 80093b6:	d10b      	bne.n	80093d0 <_free_r+0x6c>
 80093b8:	6820      	ldr	r0, [r4, #0]
 80093ba:	4401      	add	r1, r0
 80093bc:	1850      	adds	r0, r2, r1
 80093be:	4283      	cmp	r3, r0
 80093c0:	6011      	str	r1, [r2, #0]
 80093c2:	d1e0      	bne.n	8009386 <_free_r+0x22>
 80093c4:	6818      	ldr	r0, [r3, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	4408      	add	r0, r1
 80093ca:	6010      	str	r0, [r2, #0]
 80093cc:	6053      	str	r3, [r2, #4]
 80093ce:	e7da      	b.n	8009386 <_free_r+0x22>
 80093d0:	d902      	bls.n	80093d8 <_free_r+0x74>
 80093d2:	230c      	movs	r3, #12
 80093d4:	602b      	str	r3, [r5, #0]
 80093d6:	e7d6      	b.n	8009386 <_free_r+0x22>
 80093d8:	6820      	ldr	r0, [r4, #0]
 80093da:	1821      	adds	r1, r4, r0
 80093dc:	428b      	cmp	r3, r1
 80093de:	bf01      	itttt	eq
 80093e0:	6819      	ldreq	r1, [r3, #0]
 80093e2:	685b      	ldreq	r3, [r3, #4]
 80093e4:	1809      	addeq	r1, r1, r0
 80093e6:	6021      	streq	r1, [r4, #0]
 80093e8:	6063      	str	r3, [r4, #4]
 80093ea:	6054      	str	r4, [r2, #4]
 80093ec:	e7cb      	b.n	8009386 <_free_r+0x22>
 80093ee:	bd38      	pop	{r3, r4, r5, pc}
 80093f0:	200021b0 	.word	0x200021b0

080093f4 <sbrk_aligned>:
 80093f4:	b570      	push	{r4, r5, r6, lr}
 80093f6:	4e0f      	ldr	r6, [pc, #60]	@ (8009434 <sbrk_aligned+0x40>)
 80093f8:	460c      	mov	r4, r1
 80093fa:	6831      	ldr	r1, [r6, #0]
 80093fc:	4605      	mov	r5, r0
 80093fe:	b911      	cbnz	r1, 8009406 <sbrk_aligned+0x12>
 8009400:	f000 fba8 	bl	8009b54 <_sbrk_r>
 8009404:	6030      	str	r0, [r6, #0]
 8009406:	4621      	mov	r1, r4
 8009408:	4628      	mov	r0, r5
 800940a:	f000 fba3 	bl	8009b54 <_sbrk_r>
 800940e:	1c43      	adds	r3, r0, #1
 8009410:	d103      	bne.n	800941a <sbrk_aligned+0x26>
 8009412:	f04f 34ff 	mov.w	r4, #4294967295
 8009416:	4620      	mov	r0, r4
 8009418:	bd70      	pop	{r4, r5, r6, pc}
 800941a:	1cc4      	adds	r4, r0, #3
 800941c:	f024 0403 	bic.w	r4, r4, #3
 8009420:	42a0      	cmp	r0, r4
 8009422:	d0f8      	beq.n	8009416 <sbrk_aligned+0x22>
 8009424:	1a21      	subs	r1, r4, r0
 8009426:	4628      	mov	r0, r5
 8009428:	f000 fb94 	bl	8009b54 <_sbrk_r>
 800942c:	3001      	adds	r0, #1
 800942e:	d1f2      	bne.n	8009416 <sbrk_aligned+0x22>
 8009430:	e7ef      	b.n	8009412 <sbrk_aligned+0x1e>
 8009432:	bf00      	nop
 8009434:	200021ac 	.word	0x200021ac

08009438 <_malloc_r>:
 8009438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800943c:	1ccd      	adds	r5, r1, #3
 800943e:	f025 0503 	bic.w	r5, r5, #3
 8009442:	3508      	adds	r5, #8
 8009444:	2d0c      	cmp	r5, #12
 8009446:	bf38      	it	cc
 8009448:	250c      	movcc	r5, #12
 800944a:	2d00      	cmp	r5, #0
 800944c:	4606      	mov	r6, r0
 800944e:	db01      	blt.n	8009454 <_malloc_r+0x1c>
 8009450:	42a9      	cmp	r1, r5
 8009452:	d904      	bls.n	800945e <_malloc_r+0x26>
 8009454:	230c      	movs	r3, #12
 8009456:	6033      	str	r3, [r6, #0]
 8009458:	2000      	movs	r0, #0
 800945a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800945e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009534 <_malloc_r+0xfc>
 8009462:	f000 f869 	bl	8009538 <__malloc_lock>
 8009466:	f8d8 3000 	ldr.w	r3, [r8]
 800946a:	461c      	mov	r4, r3
 800946c:	bb44      	cbnz	r4, 80094c0 <_malloc_r+0x88>
 800946e:	4629      	mov	r1, r5
 8009470:	4630      	mov	r0, r6
 8009472:	f7ff ffbf 	bl	80093f4 <sbrk_aligned>
 8009476:	1c43      	adds	r3, r0, #1
 8009478:	4604      	mov	r4, r0
 800947a:	d158      	bne.n	800952e <_malloc_r+0xf6>
 800947c:	f8d8 4000 	ldr.w	r4, [r8]
 8009480:	4627      	mov	r7, r4
 8009482:	2f00      	cmp	r7, #0
 8009484:	d143      	bne.n	800950e <_malloc_r+0xd6>
 8009486:	2c00      	cmp	r4, #0
 8009488:	d04b      	beq.n	8009522 <_malloc_r+0xea>
 800948a:	6823      	ldr	r3, [r4, #0]
 800948c:	4639      	mov	r1, r7
 800948e:	4630      	mov	r0, r6
 8009490:	eb04 0903 	add.w	r9, r4, r3
 8009494:	f000 fb5e 	bl	8009b54 <_sbrk_r>
 8009498:	4581      	cmp	r9, r0
 800949a:	d142      	bne.n	8009522 <_malloc_r+0xea>
 800949c:	6821      	ldr	r1, [r4, #0]
 800949e:	4630      	mov	r0, r6
 80094a0:	1a6d      	subs	r5, r5, r1
 80094a2:	4629      	mov	r1, r5
 80094a4:	f7ff ffa6 	bl	80093f4 <sbrk_aligned>
 80094a8:	3001      	adds	r0, #1
 80094aa:	d03a      	beq.n	8009522 <_malloc_r+0xea>
 80094ac:	6823      	ldr	r3, [r4, #0]
 80094ae:	442b      	add	r3, r5
 80094b0:	6023      	str	r3, [r4, #0]
 80094b2:	f8d8 3000 	ldr.w	r3, [r8]
 80094b6:	685a      	ldr	r2, [r3, #4]
 80094b8:	bb62      	cbnz	r2, 8009514 <_malloc_r+0xdc>
 80094ba:	f8c8 7000 	str.w	r7, [r8]
 80094be:	e00f      	b.n	80094e0 <_malloc_r+0xa8>
 80094c0:	6822      	ldr	r2, [r4, #0]
 80094c2:	1b52      	subs	r2, r2, r5
 80094c4:	d420      	bmi.n	8009508 <_malloc_r+0xd0>
 80094c6:	2a0b      	cmp	r2, #11
 80094c8:	d917      	bls.n	80094fa <_malloc_r+0xc2>
 80094ca:	1961      	adds	r1, r4, r5
 80094cc:	42a3      	cmp	r3, r4
 80094ce:	6025      	str	r5, [r4, #0]
 80094d0:	bf18      	it	ne
 80094d2:	6059      	strne	r1, [r3, #4]
 80094d4:	6863      	ldr	r3, [r4, #4]
 80094d6:	bf08      	it	eq
 80094d8:	f8c8 1000 	streq.w	r1, [r8]
 80094dc:	5162      	str	r2, [r4, r5]
 80094de:	604b      	str	r3, [r1, #4]
 80094e0:	4630      	mov	r0, r6
 80094e2:	f000 f82f 	bl	8009544 <__malloc_unlock>
 80094e6:	f104 000b 	add.w	r0, r4, #11
 80094ea:	1d23      	adds	r3, r4, #4
 80094ec:	f020 0007 	bic.w	r0, r0, #7
 80094f0:	1ac2      	subs	r2, r0, r3
 80094f2:	bf1c      	itt	ne
 80094f4:	1a1b      	subne	r3, r3, r0
 80094f6:	50a3      	strne	r3, [r4, r2]
 80094f8:	e7af      	b.n	800945a <_malloc_r+0x22>
 80094fa:	6862      	ldr	r2, [r4, #4]
 80094fc:	42a3      	cmp	r3, r4
 80094fe:	bf0c      	ite	eq
 8009500:	f8c8 2000 	streq.w	r2, [r8]
 8009504:	605a      	strne	r2, [r3, #4]
 8009506:	e7eb      	b.n	80094e0 <_malloc_r+0xa8>
 8009508:	4623      	mov	r3, r4
 800950a:	6864      	ldr	r4, [r4, #4]
 800950c:	e7ae      	b.n	800946c <_malloc_r+0x34>
 800950e:	463c      	mov	r4, r7
 8009510:	687f      	ldr	r7, [r7, #4]
 8009512:	e7b6      	b.n	8009482 <_malloc_r+0x4a>
 8009514:	461a      	mov	r2, r3
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	42a3      	cmp	r3, r4
 800951a:	d1fb      	bne.n	8009514 <_malloc_r+0xdc>
 800951c:	2300      	movs	r3, #0
 800951e:	6053      	str	r3, [r2, #4]
 8009520:	e7de      	b.n	80094e0 <_malloc_r+0xa8>
 8009522:	230c      	movs	r3, #12
 8009524:	4630      	mov	r0, r6
 8009526:	6033      	str	r3, [r6, #0]
 8009528:	f000 f80c 	bl	8009544 <__malloc_unlock>
 800952c:	e794      	b.n	8009458 <_malloc_r+0x20>
 800952e:	6005      	str	r5, [r0, #0]
 8009530:	e7d6      	b.n	80094e0 <_malloc_r+0xa8>
 8009532:	bf00      	nop
 8009534:	200021b0 	.word	0x200021b0

08009538 <__malloc_lock>:
 8009538:	4801      	ldr	r0, [pc, #4]	@ (8009540 <__malloc_lock+0x8>)
 800953a:	f7ff bf03 	b.w	8009344 <__retarget_lock_acquire_recursive>
 800953e:	bf00      	nop
 8009540:	200021a8 	.word	0x200021a8

08009544 <__malloc_unlock>:
 8009544:	4801      	ldr	r0, [pc, #4]	@ (800954c <__malloc_unlock+0x8>)
 8009546:	f7ff befe 	b.w	8009346 <__retarget_lock_release_recursive>
 800954a:	bf00      	nop
 800954c:	200021a8 	.word	0x200021a8

08009550 <__ssputs_r>:
 8009550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009554:	461f      	mov	r7, r3
 8009556:	688e      	ldr	r6, [r1, #8]
 8009558:	4682      	mov	sl, r0
 800955a:	42be      	cmp	r6, r7
 800955c:	460c      	mov	r4, r1
 800955e:	4690      	mov	r8, r2
 8009560:	680b      	ldr	r3, [r1, #0]
 8009562:	d82d      	bhi.n	80095c0 <__ssputs_r+0x70>
 8009564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009568:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800956c:	d026      	beq.n	80095bc <__ssputs_r+0x6c>
 800956e:	6965      	ldr	r5, [r4, #20]
 8009570:	6909      	ldr	r1, [r1, #16]
 8009572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009576:	eba3 0901 	sub.w	r9, r3, r1
 800957a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800957e:	1c7b      	adds	r3, r7, #1
 8009580:	444b      	add	r3, r9
 8009582:	106d      	asrs	r5, r5, #1
 8009584:	429d      	cmp	r5, r3
 8009586:	bf38      	it	cc
 8009588:	461d      	movcc	r5, r3
 800958a:	0553      	lsls	r3, r2, #21
 800958c:	d527      	bpl.n	80095de <__ssputs_r+0x8e>
 800958e:	4629      	mov	r1, r5
 8009590:	f7ff ff52 	bl	8009438 <_malloc_r>
 8009594:	4606      	mov	r6, r0
 8009596:	b360      	cbz	r0, 80095f2 <__ssputs_r+0xa2>
 8009598:	464a      	mov	r2, r9
 800959a:	6921      	ldr	r1, [r4, #16]
 800959c:	f7ff fed4 	bl	8009348 <memcpy>
 80095a0:	89a3      	ldrh	r3, [r4, #12]
 80095a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80095a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095aa:	81a3      	strh	r3, [r4, #12]
 80095ac:	6126      	str	r6, [r4, #16]
 80095ae:	444e      	add	r6, r9
 80095b0:	6026      	str	r6, [r4, #0]
 80095b2:	463e      	mov	r6, r7
 80095b4:	6165      	str	r5, [r4, #20]
 80095b6:	eba5 0509 	sub.w	r5, r5, r9
 80095ba:	60a5      	str	r5, [r4, #8]
 80095bc:	42be      	cmp	r6, r7
 80095be:	d900      	bls.n	80095c2 <__ssputs_r+0x72>
 80095c0:	463e      	mov	r6, r7
 80095c2:	4632      	mov	r2, r6
 80095c4:	4641      	mov	r1, r8
 80095c6:	6820      	ldr	r0, [r4, #0]
 80095c8:	f000 faaa 	bl	8009b20 <memmove>
 80095cc:	2000      	movs	r0, #0
 80095ce:	68a3      	ldr	r3, [r4, #8]
 80095d0:	1b9b      	subs	r3, r3, r6
 80095d2:	60a3      	str	r3, [r4, #8]
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	4433      	add	r3, r6
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095de:	462a      	mov	r2, r5
 80095e0:	f000 fad6 	bl	8009b90 <_realloc_r>
 80095e4:	4606      	mov	r6, r0
 80095e6:	2800      	cmp	r0, #0
 80095e8:	d1e0      	bne.n	80095ac <__ssputs_r+0x5c>
 80095ea:	4650      	mov	r0, sl
 80095ec:	6921      	ldr	r1, [r4, #16]
 80095ee:	f7ff feb9 	bl	8009364 <_free_r>
 80095f2:	230c      	movs	r3, #12
 80095f4:	f8ca 3000 	str.w	r3, [sl]
 80095f8:	89a3      	ldrh	r3, [r4, #12]
 80095fa:	f04f 30ff 	mov.w	r0, #4294967295
 80095fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009602:	81a3      	strh	r3, [r4, #12]
 8009604:	e7e9      	b.n	80095da <__ssputs_r+0x8a>
	...

08009608 <_svfiprintf_r>:
 8009608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800960c:	4698      	mov	r8, r3
 800960e:	898b      	ldrh	r3, [r1, #12]
 8009610:	4607      	mov	r7, r0
 8009612:	061b      	lsls	r3, r3, #24
 8009614:	460d      	mov	r5, r1
 8009616:	4614      	mov	r4, r2
 8009618:	b09d      	sub	sp, #116	@ 0x74
 800961a:	d510      	bpl.n	800963e <_svfiprintf_r+0x36>
 800961c:	690b      	ldr	r3, [r1, #16]
 800961e:	b973      	cbnz	r3, 800963e <_svfiprintf_r+0x36>
 8009620:	2140      	movs	r1, #64	@ 0x40
 8009622:	f7ff ff09 	bl	8009438 <_malloc_r>
 8009626:	6028      	str	r0, [r5, #0]
 8009628:	6128      	str	r0, [r5, #16]
 800962a:	b930      	cbnz	r0, 800963a <_svfiprintf_r+0x32>
 800962c:	230c      	movs	r3, #12
 800962e:	603b      	str	r3, [r7, #0]
 8009630:	f04f 30ff 	mov.w	r0, #4294967295
 8009634:	b01d      	add	sp, #116	@ 0x74
 8009636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963a:	2340      	movs	r3, #64	@ 0x40
 800963c:	616b      	str	r3, [r5, #20]
 800963e:	2300      	movs	r3, #0
 8009640:	9309      	str	r3, [sp, #36]	@ 0x24
 8009642:	2320      	movs	r3, #32
 8009644:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009648:	2330      	movs	r3, #48	@ 0x30
 800964a:	f04f 0901 	mov.w	r9, #1
 800964e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009652:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80097ec <_svfiprintf_r+0x1e4>
 8009656:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800965a:	4623      	mov	r3, r4
 800965c:	469a      	mov	sl, r3
 800965e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009662:	b10a      	cbz	r2, 8009668 <_svfiprintf_r+0x60>
 8009664:	2a25      	cmp	r2, #37	@ 0x25
 8009666:	d1f9      	bne.n	800965c <_svfiprintf_r+0x54>
 8009668:	ebba 0b04 	subs.w	fp, sl, r4
 800966c:	d00b      	beq.n	8009686 <_svfiprintf_r+0x7e>
 800966e:	465b      	mov	r3, fp
 8009670:	4622      	mov	r2, r4
 8009672:	4629      	mov	r1, r5
 8009674:	4638      	mov	r0, r7
 8009676:	f7ff ff6b 	bl	8009550 <__ssputs_r>
 800967a:	3001      	adds	r0, #1
 800967c:	f000 80a7 	beq.w	80097ce <_svfiprintf_r+0x1c6>
 8009680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009682:	445a      	add	r2, fp
 8009684:	9209      	str	r2, [sp, #36]	@ 0x24
 8009686:	f89a 3000 	ldrb.w	r3, [sl]
 800968a:	2b00      	cmp	r3, #0
 800968c:	f000 809f 	beq.w	80097ce <_svfiprintf_r+0x1c6>
 8009690:	2300      	movs	r3, #0
 8009692:	f04f 32ff 	mov.w	r2, #4294967295
 8009696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800969a:	f10a 0a01 	add.w	sl, sl, #1
 800969e:	9304      	str	r3, [sp, #16]
 80096a0:	9307      	str	r3, [sp, #28]
 80096a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80096a8:	4654      	mov	r4, sl
 80096aa:	2205      	movs	r2, #5
 80096ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b0:	484e      	ldr	r0, [pc, #312]	@ (80097ec <_svfiprintf_r+0x1e4>)
 80096b2:	f000 fa5f 	bl	8009b74 <memchr>
 80096b6:	9a04      	ldr	r2, [sp, #16]
 80096b8:	b9d8      	cbnz	r0, 80096f2 <_svfiprintf_r+0xea>
 80096ba:	06d0      	lsls	r0, r2, #27
 80096bc:	bf44      	itt	mi
 80096be:	2320      	movmi	r3, #32
 80096c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096c4:	0711      	lsls	r1, r2, #28
 80096c6:	bf44      	itt	mi
 80096c8:	232b      	movmi	r3, #43	@ 0x2b
 80096ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096ce:	f89a 3000 	ldrb.w	r3, [sl]
 80096d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80096d4:	d015      	beq.n	8009702 <_svfiprintf_r+0xfa>
 80096d6:	4654      	mov	r4, sl
 80096d8:	2000      	movs	r0, #0
 80096da:	f04f 0c0a 	mov.w	ip, #10
 80096de:	9a07      	ldr	r2, [sp, #28]
 80096e0:	4621      	mov	r1, r4
 80096e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096e6:	3b30      	subs	r3, #48	@ 0x30
 80096e8:	2b09      	cmp	r3, #9
 80096ea:	d94b      	bls.n	8009784 <_svfiprintf_r+0x17c>
 80096ec:	b1b0      	cbz	r0, 800971c <_svfiprintf_r+0x114>
 80096ee:	9207      	str	r2, [sp, #28]
 80096f0:	e014      	b.n	800971c <_svfiprintf_r+0x114>
 80096f2:	eba0 0308 	sub.w	r3, r0, r8
 80096f6:	fa09 f303 	lsl.w	r3, r9, r3
 80096fa:	4313      	orrs	r3, r2
 80096fc:	46a2      	mov	sl, r4
 80096fe:	9304      	str	r3, [sp, #16]
 8009700:	e7d2      	b.n	80096a8 <_svfiprintf_r+0xa0>
 8009702:	9b03      	ldr	r3, [sp, #12]
 8009704:	1d19      	adds	r1, r3, #4
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	9103      	str	r1, [sp, #12]
 800970a:	2b00      	cmp	r3, #0
 800970c:	bfbb      	ittet	lt
 800970e:	425b      	neglt	r3, r3
 8009710:	f042 0202 	orrlt.w	r2, r2, #2
 8009714:	9307      	strge	r3, [sp, #28]
 8009716:	9307      	strlt	r3, [sp, #28]
 8009718:	bfb8      	it	lt
 800971a:	9204      	strlt	r2, [sp, #16]
 800971c:	7823      	ldrb	r3, [r4, #0]
 800971e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009720:	d10a      	bne.n	8009738 <_svfiprintf_r+0x130>
 8009722:	7863      	ldrb	r3, [r4, #1]
 8009724:	2b2a      	cmp	r3, #42	@ 0x2a
 8009726:	d132      	bne.n	800978e <_svfiprintf_r+0x186>
 8009728:	9b03      	ldr	r3, [sp, #12]
 800972a:	3402      	adds	r4, #2
 800972c:	1d1a      	adds	r2, r3, #4
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	9203      	str	r2, [sp, #12]
 8009732:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009736:	9305      	str	r3, [sp, #20]
 8009738:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80097f0 <_svfiprintf_r+0x1e8>
 800973c:	2203      	movs	r2, #3
 800973e:	4650      	mov	r0, sl
 8009740:	7821      	ldrb	r1, [r4, #0]
 8009742:	f000 fa17 	bl	8009b74 <memchr>
 8009746:	b138      	cbz	r0, 8009758 <_svfiprintf_r+0x150>
 8009748:	2240      	movs	r2, #64	@ 0x40
 800974a:	9b04      	ldr	r3, [sp, #16]
 800974c:	eba0 000a 	sub.w	r0, r0, sl
 8009750:	4082      	lsls	r2, r0
 8009752:	4313      	orrs	r3, r2
 8009754:	3401      	adds	r4, #1
 8009756:	9304      	str	r3, [sp, #16]
 8009758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800975c:	2206      	movs	r2, #6
 800975e:	4825      	ldr	r0, [pc, #148]	@ (80097f4 <_svfiprintf_r+0x1ec>)
 8009760:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009764:	f000 fa06 	bl	8009b74 <memchr>
 8009768:	2800      	cmp	r0, #0
 800976a:	d036      	beq.n	80097da <_svfiprintf_r+0x1d2>
 800976c:	4b22      	ldr	r3, [pc, #136]	@ (80097f8 <_svfiprintf_r+0x1f0>)
 800976e:	bb1b      	cbnz	r3, 80097b8 <_svfiprintf_r+0x1b0>
 8009770:	9b03      	ldr	r3, [sp, #12]
 8009772:	3307      	adds	r3, #7
 8009774:	f023 0307 	bic.w	r3, r3, #7
 8009778:	3308      	adds	r3, #8
 800977a:	9303      	str	r3, [sp, #12]
 800977c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800977e:	4433      	add	r3, r6
 8009780:	9309      	str	r3, [sp, #36]	@ 0x24
 8009782:	e76a      	b.n	800965a <_svfiprintf_r+0x52>
 8009784:	460c      	mov	r4, r1
 8009786:	2001      	movs	r0, #1
 8009788:	fb0c 3202 	mla	r2, ip, r2, r3
 800978c:	e7a8      	b.n	80096e0 <_svfiprintf_r+0xd8>
 800978e:	2300      	movs	r3, #0
 8009790:	f04f 0c0a 	mov.w	ip, #10
 8009794:	4619      	mov	r1, r3
 8009796:	3401      	adds	r4, #1
 8009798:	9305      	str	r3, [sp, #20]
 800979a:	4620      	mov	r0, r4
 800979c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097a0:	3a30      	subs	r2, #48	@ 0x30
 80097a2:	2a09      	cmp	r2, #9
 80097a4:	d903      	bls.n	80097ae <_svfiprintf_r+0x1a6>
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d0c6      	beq.n	8009738 <_svfiprintf_r+0x130>
 80097aa:	9105      	str	r1, [sp, #20]
 80097ac:	e7c4      	b.n	8009738 <_svfiprintf_r+0x130>
 80097ae:	4604      	mov	r4, r0
 80097b0:	2301      	movs	r3, #1
 80097b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80097b6:	e7f0      	b.n	800979a <_svfiprintf_r+0x192>
 80097b8:	ab03      	add	r3, sp, #12
 80097ba:	9300      	str	r3, [sp, #0]
 80097bc:	462a      	mov	r2, r5
 80097be:	4638      	mov	r0, r7
 80097c0:	4b0e      	ldr	r3, [pc, #56]	@ (80097fc <_svfiprintf_r+0x1f4>)
 80097c2:	a904      	add	r1, sp, #16
 80097c4:	f3af 8000 	nop.w
 80097c8:	1c42      	adds	r2, r0, #1
 80097ca:	4606      	mov	r6, r0
 80097cc:	d1d6      	bne.n	800977c <_svfiprintf_r+0x174>
 80097ce:	89ab      	ldrh	r3, [r5, #12]
 80097d0:	065b      	lsls	r3, r3, #25
 80097d2:	f53f af2d 	bmi.w	8009630 <_svfiprintf_r+0x28>
 80097d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097d8:	e72c      	b.n	8009634 <_svfiprintf_r+0x2c>
 80097da:	ab03      	add	r3, sp, #12
 80097dc:	9300      	str	r3, [sp, #0]
 80097de:	462a      	mov	r2, r5
 80097e0:	4638      	mov	r0, r7
 80097e2:	4b06      	ldr	r3, [pc, #24]	@ (80097fc <_svfiprintf_r+0x1f4>)
 80097e4:	a904      	add	r1, sp, #16
 80097e6:	f000 f87d 	bl	80098e4 <_printf_i>
 80097ea:	e7ed      	b.n	80097c8 <_svfiprintf_r+0x1c0>
 80097ec:	0800a09e 	.word	0x0800a09e
 80097f0:	0800a0a4 	.word	0x0800a0a4
 80097f4:	0800a0a8 	.word	0x0800a0a8
 80097f8:	00000000 	.word	0x00000000
 80097fc:	08009551 	.word	0x08009551

08009800 <_printf_common>:
 8009800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009804:	4616      	mov	r6, r2
 8009806:	4698      	mov	r8, r3
 8009808:	688a      	ldr	r2, [r1, #8]
 800980a:	690b      	ldr	r3, [r1, #16]
 800980c:	4607      	mov	r7, r0
 800980e:	4293      	cmp	r3, r2
 8009810:	bfb8      	it	lt
 8009812:	4613      	movlt	r3, r2
 8009814:	6033      	str	r3, [r6, #0]
 8009816:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800981a:	460c      	mov	r4, r1
 800981c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009820:	b10a      	cbz	r2, 8009826 <_printf_common+0x26>
 8009822:	3301      	adds	r3, #1
 8009824:	6033      	str	r3, [r6, #0]
 8009826:	6823      	ldr	r3, [r4, #0]
 8009828:	0699      	lsls	r1, r3, #26
 800982a:	bf42      	ittt	mi
 800982c:	6833      	ldrmi	r3, [r6, #0]
 800982e:	3302      	addmi	r3, #2
 8009830:	6033      	strmi	r3, [r6, #0]
 8009832:	6825      	ldr	r5, [r4, #0]
 8009834:	f015 0506 	ands.w	r5, r5, #6
 8009838:	d106      	bne.n	8009848 <_printf_common+0x48>
 800983a:	f104 0a19 	add.w	sl, r4, #25
 800983e:	68e3      	ldr	r3, [r4, #12]
 8009840:	6832      	ldr	r2, [r6, #0]
 8009842:	1a9b      	subs	r3, r3, r2
 8009844:	42ab      	cmp	r3, r5
 8009846:	dc2b      	bgt.n	80098a0 <_printf_common+0xa0>
 8009848:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800984c:	6822      	ldr	r2, [r4, #0]
 800984e:	3b00      	subs	r3, #0
 8009850:	bf18      	it	ne
 8009852:	2301      	movne	r3, #1
 8009854:	0692      	lsls	r2, r2, #26
 8009856:	d430      	bmi.n	80098ba <_printf_common+0xba>
 8009858:	4641      	mov	r1, r8
 800985a:	4638      	mov	r0, r7
 800985c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009860:	47c8      	blx	r9
 8009862:	3001      	adds	r0, #1
 8009864:	d023      	beq.n	80098ae <_printf_common+0xae>
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	6922      	ldr	r2, [r4, #16]
 800986a:	f003 0306 	and.w	r3, r3, #6
 800986e:	2b04      	cmp	r3, #4
 8009870:	bf14      	ite	ne
 8009872:	2500      	movne	r5, #0
 8009874:	6833      	ldreq	r3, [r6, #0]
 8009876:	f04f 0600 	mov.w	r6, #0
 800987a:	bf08      	it	eq
 800987c:	68e5      	ldreq	r5, [r4, #12]
 800987e:	f104 041a 	add.w	r4, r4, #26
 8009882:	bf08      	it	eq
 8009884:	1aed      	subeq	r5, r5, r3
 8009886:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800988a:	bf08      	it	eq
 800988c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009890:	4293      	cmp	r3, r2
 8009892:	bfc4      	itt	gt
 8009894:	1a9b      	subgt	r3, r3, r2
 8009896:	18ed      	addgt	r5, r5, r3
 8009898:	42b5      	cmp	r5, r6
 800989a:	d11a      	bne.n	80098d2 <_printf_common+0xd2>
 800989c:	2000      	movs	r0, #0
 800989e:	e008      	b.n	80098b2 <_printf_common+0xb2>
 80098a0:	2301      	movs	r3, #1
 80098a2:	4652      	mov	r2, sl
 80098a4:	4641      	mov	r1, r8
 80098a6:	4638      	mov	r0, r7
 80098a8:	47c8      	blx	r9
 80098aa:	3001      	adds	r0, #1
 80098ac:	d103      	bne.n	80098b6 <_printf_common+0xb6>
 80098ae:	f04f 30ff 	mov.w	r0, #4294967295
 80098b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098b6:	3501      	adds	r5, #1
 80098b8:	e7c1      	b.n	800983e <_printf_common+0x3e>
 80098ba:	2030      	movs	r0, #48	@ 0x30
 80098bc:	18e1      	adds	r1, r4, r3
 80098be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098c2:	1c5a      	adds	r2, r3, #1
 80098c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098c8:	4422      	add	r2, r4
 80098ca:	3302      	adds	r3, #2
 80098cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098d0:	e7c2      	b.n	8009858 <_printf_common+0x58>
 80098d2:	2301      	movs	r3, #1
 80098d4:	4622      	mov	r2, r4
 80098d6:	4641      	mov	r1, r8
 80098d8:	4638      	mov	r0, r7
 80098da:	47c8      	blx	r9
 80098dc:	3001      	adds	r0, #1
 80098de:	d0e6      	beq.n	80098ae <_printf_common+0xae>
 80098e0:	3601      	adds	r6, #1
 80098e2:	e7d9      	b.n	8009898 <_printf_common+0x98>

080098e4 <_printf_i>:
 80098e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098e8:	7e0f      	ldrb	r7, [r1, #24]
 80098ea:	4691      	mov	r9, r2
 80098ec:	2f78      	cmp	r7, #120	@ 0x78
 80098ee:	4680      	mov	r8, r0
 80098f0:	460c      	mov	r4, r1
 80098f2:	469a      	mov	sl, r3
 80098f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098fa:	d807      	bhi.n	800990c <_printf_i+0x28>
 80098fc:	2f62      	cmp	r7, #98	@ 0x62
 80098fe:	d80a      	bhi.n	8009916 <_printf_i+0x32>
 8009900:	2f00      	cmp	r7, #0
 8009902:	f000 80d1 	beq.w	8009aa8 <_printf_i+0x1c4>
 8009906:	2f58      	cmp	r7, #88	@ 0x58
 8009908:	f000 80b8 	beq.w	8009a7c <_printf_i+0x198>
 800990c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009910:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009914:	e03a      	b.n	800998c <_printf_i+0xa8>
 8009916:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800991a:	2b15      	cmp	r3, #21
 800991c:	d8f6      	bhi.n	800990c <_printf_i+0x28>
 800991e:	a101      	add	r1, pc, #4	@ (adr r1, 8009924 <_printf_i+0x40>)
 8009920:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009924:	0800997d 	.word	0x0800997d
 8009928:	08009991 	.word	0x08009991
 800992c:	0800990d 	.word	0x0800990d
 8009930:	0800990d 	.word	0x0800990d
 8009934:	0800990d 	.word	0x0800990d
 8009938:	0800990d 	.word	0x0800990d
 800993c:	08009991 	.word	0x08009991
 8009940:	0800990d 	.word	0x0800990d
 8009944:	0800990d 	.word	0x0800990d
 8009948:	0800990d 	.word	0x0800990d
 800994c:	0800990d 	.word	0x0800990d
 8009950:	08009a8f 	.word	0x08009a8f
 8009954:	080099bb 	.word	0x080099bb
 8009958:	08009a49 	.word	0x08009a49
 800995c:	0800990d 	.word	0x0800990d
 8009960:	0800990d 	.word	0x0800990d
 8009964:	08009ab1 	.word	0x08009ab1
 8009968:	0800990d 	.word	0x0800990d
 800996c:	080099bb 	.word	0x080099bb
 8009970:	0800990d 	.word	0x0800990d
 8009974:	0800990d 	.word	0x0800990d
 8009978:	08009a51 	.word	0x08009a51
 800997c:	6833      	ldr	r3, [r6, #0]
 800997e:	1d1a      	adds	r2, r3, #4
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	6032      	str	r2, [r6, #0]
 8009984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009988:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800998c:	2301      	movs	r3, #1
 800998e:	e09c      	b.n	8009aca <_printf_i+0x1e6>
 8009990:	6833      	ldr	r3, [r6, #0]
 8009992:	6820      	ldr	r0, [r4, #0]
 8009994:	1d19      	adds	r1, r3, #4
 8009996:	6031      	str	r1, [r6, #0]
 8009998:	0606      	lsls	r6, r0, #24
 800999a:	d501      	bpl.n	80099a0 <_printf_i+0xbc>
 800999c:	681d      	ldr	r5, [r3, #0]
 800999e:	e003      	b.n	80099a8 <_printf_i+0xc4>
 80099a0:	0645      	lsls	r5, r0, #25
 80099a2:	d5fb      	bpl.n	800999c <_printf_i+0xb8>
 80099a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099a8:	2d00      	cmp	r5, #0
 80099aa:	da03      	bge.n	80099b4 <_printf_i+0xd0>
 80099ac:	232d      	movs	r3, #45	@ 0x2d
 80099ae:	426d      	negs	r5, r5
 80099b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099b4:	230a      	movs	r3, #10
 80099b6:	4858      	ldr	r0, [pc, #352]	@ (8009b18 <_printf_i+0x234>)
 80099b8:	e011      	b.n	80099de <_printf_i+0xfa>
 80099ba:	6821      	ldr	r1, [r4, #0]
 80099bc:	6833      	ldr	r3, [r6, #0]
 80099be:	0608      	lsls	r0, r1, #24
 80099c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80099c4:	d402      	bmi.n	80099cc <_printf_i+0xe8>
 80099c6:	0649      	lsls	r1, r1, #25
 80099c8:	bf48      	it	mi
 80099ca:	b2ad      	uxthmi	r5, r5
 80099cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80099ce:	6033      	str	r3, [r6, #0]
 80099d0:	bf14      	ite	ne
 80099d2:	230a      	movne	r3, #10
 80099d4:	2308      	moveq	r3, #8
 80099d6:	4850      	ldr	r0, [pc, #320]	@ (8009b18 <_printf_i+0x234>)
 80099d8:	2100      	movs	r1, #0
 80099da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099de:	6866      	ldr	r6, [r4, #4]
 80099e0:	2e00      	cmp	r6, #0
 80099e2:	60a6      	str	r6, [r4, #8]
 80099e4:	db05      	blt.n	80099f2 <_printf_i+0x10e>
 80099e6:	6821      	ldr	r1, [r4, #0]
 80099e8:	432e      	orrs	r6, r5
 80099ea:	f021 0104 	bic.w	r1, r1, #4
 80099ee:	6021      	str	r1, [r4, #0]
 80099f0:	d04b      	beq.n	8009a8a <_printf_i+0x1a6>
 80099f2:	4616      	mov	r6, r2
 80099f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80099f8:	fb03 5711 	mls	r7, r3, r1, r5
 80099fc:	5dc7      	ldrb	r7, [r0, r7]
 80099fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a02:	462f      	mov	r7, r5
 8009a04:	42bb      	cmp	r3, r7
 8009a06:	460d      	mov	r5, r1
 8009a08:	d9f4      	bls.n	80099f4 <_printf_i+0x110>
 8009a0a:	2b08      	cmp	r3, #8
 8009a0c:	d10b      	bne.n	8009a26 <_printf_i+0x142>
 8009a0e:	6823      	ldr	r3, [r4, #0]
 8009a10:	07df      	lsls	r7, r3, #31
 8009a12:	d508      	bpl.n	8009a26 <_printf_i+0x142>
 8009a14:	6923      	ldr	r3, [r4, #16]
 8009a16:	6861      	ldr	r1, [r4, #4]
 8009a18:	4299      	cmp	r1, r3
 8009a1a:	bfde      	ittt	le
 8009a1c:	2330      	movle	r3, #48	@ 0x30
 8009a1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a26:	1b92      	subs	r2, r2, r6
 8009a28:	6122      	str	r2, [r4, #16]
 8009a2a:	464b      	mov	r3, r9
 8009a2c:	4621      	mov	r1, r4
 8009a2e:	4640      	mov	r0, r8
 8009a30:	f8cd a000 	str.w	sl, [sp]
 8009a34:	aa03      	add	r2, sp, #12
 8009a36:	f7ff fee3 	bl	8009800 <_printf_common>
 8009a3a:	3001      	adds	r0, #1
 8009a3c:	d14a      	bne.n	8009ad4 <_printf_i+0x1f0>
 8009a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a42:	b004      	add	sp, #16
 8009a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	f043 0320 	orr.w	r3, r3, #32
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	2778      	movs	r7, #120	@ 0x78
 8009a52:	4832      	ldr	r0, [pc, #200]	@ (8009b1c <_printf_i+0x238>)
 8009a54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a58:	6823      	ldr	r3, [r4, #0]
 8009a5a:	6831      	ldr	r1, [r6, #0]
 8009a5c:	061f      	lsls	r7, r3, #24
 8009a5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a62:	d402      	bmi.n	8009a6a <_printf_i+0x186>
 8009a64:	065f      	lsls	r7, r3, #25
 8009a66:	bf48      	it	mi
 8009a68:	b2ad      	uxthmi	r5, r5
 8009a6a:	6031      	str	r1, [r6, #0]
 8009a6c:	07d9      	lsls	r1, r3, #31
 8009a6e:	bf44      	itt	mi
 8009a70:	f043 0320 	orrmi.w	r3, r3, #32
 8009a74:	6023      	strmi	r3, [r4, #0]
 8009a76:	b11d      	cbz	r5, 8009a80 <_printf_i+0x19c>
 8009a78:	2310      	movs	r3, #16
 8009a7a:	e7ad      	b.n	80099d8 <_printf_i+0xf4>
 8009a7c:	4826      	ldr	r0, [pc, #152]	@ (8009b18 <_printf_i+0x234>)
 8009a7e:	e7e9      	b.n	8009a54 <_printf_i+0x170>
 8009a80:	6823      	ldr	r3, [r4, #0]
 8009a82:	f023 0320 	bic.w	r3, r3, #32
 8009a86:	6023      	str	r3, [r4, #0]
 8009a88:	e7f6      	b.n	8009a78 <_printf_i+0x194>
 8009a8a:	4616      	mov	r6, r2
 8009a8c:	e7bd      	b.n	8009a0a <_printf_i+0x126>
 8009a8e:	6833      	ldr	r3, [r6, #0]
 8009a90:	6825      	ldr	r5, [r4, #0]
 8009a92:	1d18      	adds	r0, r3, #4
 8009a94:	6961      	ldr	r1, [r4, #20]
 8009a96:	6030      	str	r0, [r6, #0]
 8009a98:	062e      	lsls	r6, r5, #24
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	d501      	bpl.n	8009aa2 <_printf_i+0x1be>
 8009a9e:	6019      	str	r1, [r3, #0]
 8009aa0:	e002      	b.n	8009aa8 <_printf_i+0x1c4>
 8009aa2:	0668      	lsls	r0, r5, #25
 8009aa4:	d5fb      	bpl.n	8009a9e <_printf_i+0x1ba>
 8009aa6:	8019      	strh	r1, [r3, #0]
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	4616      	mov	r6, r2
 8009aac:	6123      	str	r3, [r4, #16]
 8009aae:	e7bc      	b.n	8009a2a <_printf_i+0x146>
 8009ab0:	6833      	ldr	r3, [r6, #0]
 8009ab2:	2100      	movs	r1, #0
 8009ab4:	1d1a      	adds	r2, r3, #4
 8009ab6:	6032      	str	r2, [r6, #0]
 8009ab8:	681e      	ldr	r6, [r3, #0]
 8009aba:	6862      	ldr	r2, [r4, #4]
 8009abc:	4630      	mov	r0, r6
 8009abe:	f000 f859 	bl	8009b74 <memchr>
 8009ac2:	b108      	cbz	r0, 8009ac8 <_printf_i+0x1e4>
 8009ac4:	1b80      	subs	r0, r0, r6
 8009ac6:	6060      	str	r0, [r4, #4]
 8009ac8:	6863      	ldr	r3, [r4, #4]
 8009aca:	6123      	str	r3, [r4, #16]
 8009acc:	2300      	movs	r3, #0
 8009ace:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ad2:	e7aa      	b.n	8009a2a <_printf_i+0x146>
 8009ad4:	4632      	mov	r2, r6
 8009ad6:	4649      	mov	r1, r9
 8009ad8:	4640      	mov	r0, r8
 8009ada:	6923      	ldr	r3, [r4, #16]
 8009adc:	47d0      	blx	sl
 8009ade:	3001      	adds	r0, #1
 8009ae0:	d0ad      	beq.n	8009a3e <_printf_i+0x15a>
 8009ae2:	6823      	ldr	r3, [r4, #0]
 8009ae4:	079b      	lsls	r3, r3, #30
 8009ae6:	d413      	bmi.n	8009b10 <_printf_i+0x22c>
 8009ae8:	68e0      	ldr	r0, [r4, #12]
 8009aea:	9b03      	ldr	r3, [sp, #12]
 8009aec:	4298      	cmp	r0, r3
 8009aee:	bfb8      	it	lt
 8009af0:	4618      	movlt	r0, r3
 8009af2:	e7a6      	b.n	8009a42 <_printf_i+0x15e>
 8009af4:	2301      	movs	r3, #1
 8009af6:	4632      	mov	r2, r6
 8009af8:	4649      	mov	r1, r9
 8009afa:	4640      	mov	r0, r8
 8009afc:	47d0      	blx	sl
 8009afe:	3001      	adds	r0, #1
 8009b00:	d09d      	beq.n	8009a3e <_printf_i+0x15a>
 8009b02:	3501      	adds	r5, #1
 8009b04:	68e3      	ldr	r3, [r4, #12]
 8009b06:	9903      	ldr	r1, [sp, #12]
 8009b08:	1a5b      	subs	r3, r3, r1
 8009b0a:	42ab      	cmp	r3, r5
 8009b0c:	dcf2      	bgt.n	8009af4 <_printf_i+0x210>
 8009b0e:	e7eb      	b.n	8009ae8 <_printf_i+0x204>
 8009b10:	2500      	movs	r5, #0
 8009b12:	f104 0619 	add.w	r6, r4, #25
 8009b16:	e7f5      	b.n	8009b04 <_printf_i+0x220>
 8009b18:	0800a0af 	.word	0x0800a0af
 8009b1c:	0800a0c0 	.word	0x0800a0c0

08009b20 <memmove>:
 8009b20:	4288      	cmp	r0, r1
 8009b22:	b510      	push	{r4, lr}
 8009b24:	eb01 0402 	add.w	r4, r1, r2
 8009b28:	d902      	bls.n	8009b30 <memmove+0x10>
 8009b2a:	4284      	cmp	r4, r0
 8009b2c:	4623      	mov	r3, r4
 8009b2e:	d807      	bhi.n	8009b40 <memmove+0x20>
 8009b30:	1e43      	subs	r3, r0, #1
 8009b32:	42a1      	cmp	r1, r4
 8009b34:	d008      	beq.n	8009b48 <memmove+0x28>
 8009b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b3e:	e7f8      	b.n	8009b32 <memmove+0x12>
 8009b40:	4601      	mov	r1, r0
 8009b42:	4402      	add	r2, r0
 8009b44:	428a      	cmp	r2, r1
 8009b46:	d100      	bne.n	8009b4a <memmove+0x2a>
 8009b48:	bd10      	pop	{r4, pc}
 8009b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b52:	e7f7      	b.n	8009b44 <memmove+0x24>

08009b54 <_sbrk_r>:
 8009b54:	b538      	push	{r3, r4, r5, lr}
 8009b56:	2300      	movs	r3, #0
 8009b58:	4d05      	ldr	r5, [pc, #20]	@ (8009b70 <_sbrk_r+0x1c>)
 8009b5a:	4604      	mov	r4, r0
 8009b5c:	4608      	mov	r0, r1
 8009b5e:	602b      	str	r3, [r5, #0]
 8009b60:	f7f7 fba6 	bl	80012b0 <_sbrk>
 8009b64:	1c43      	adds	r3, r0, #1
 8009b66:	d102      	bne.n	8009b6e <_sbrk_r+0x1a>
 8009b68:	682b      	ldr	r3, [r5, #0]
 8009b6a:	b103      	cbz	r3, 8009b6e <_sbrk_r+0x1a>
 8009b6c:	6023      	str	r3, [r4, #0]
 8009b6e:	bd38      	pop	{r3, r4, r5, pc}
 8009b70:	200021a4 	.word	0x200021a4

08009b74 <memchr>:
 8009b74:	4603      	mov	r3, r0
 8009b76:	b510      	push	{r4, lr}
 8009b78:	b2c9      	uxtb	r1, r1
 8009b7a:	4402      	add	r2, r0
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	4618      	mov	r0, r3
 8009b80:	d101      	bne.n	8009b86 <memchr+0x12>
 8009b82:	2000      	movs	r0, #0
 8009b84:	e003      	b.n	8009b8e <memchr+0x1a>
 8009b86:	7804      	ldrb	r4, [r0, #0]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	428c      	cmp	r4, r1
 8009b8c:	d1f6      	bne.n	8009b7c <memchr+0x8>
 8009b8e:	bd10      	pop	{r4, pc}

08009b90 <_realloc_r>:
 8009b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b94:	4607      	mov	r7, r0
 8009b96:	4614      	mov	r4, r2
 8009b98:	460d      	mov	r5, r1
 8009b9a:	b921      	cbnz	r1, 8009ba6 <_realloc_r+0x16>
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba2:	f7ff bc49 	b.w	8009438 <_malloc_r>
 8009ba6:	b92a      	cbnz	r2, 8009bb4 <_realloc_r+0x24>
 8009ba8:	f7ff fbdc 	bl	8009364 <_free_r>
 8009bac:	4625      	mov	r5, r4
 8009bae:	4628      	mov	r0, r5
 8009bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bb4:	f000 f81a 	bl	8009bec <_malloc_usable_size_r>
 8009bb8:	4284      	cmp	r4, r0
 8009bba:	4606      	mov	r6, r0
 8009bbc:	d802      	bhi.n	8009bc4 <_realloc_r+0x34>
 8009bbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bc2:	d8f4      	bhi.n	8009bae <_realloc_r+0x1e>
 8009bc4:	4621      	mov	r1, r4
 8009bc6:	4638      	mov	r0, r7
 8009bc8:	f7ff fc36 	bl	8009438 <_malloc_r>
 8009bcc:	4680      	mov	r8, r0
 8009bce:	b908      	cbnz	r0, 8009bd4 <_realloc_r+0x44>
 8009bd0:	4645      	mov	r5, r8
 8009bd2:	e7ec      	b.n	8009bae <_realloc_r+0x1e>
 8009bd4:	42b4      	cmp	r4, r6
 8009bd6:	4622      	mov	r2, r4
 8009bd8:	4629      	mov	r1, r5
 8009bda:	bf28      	it	cs
 8009bdc:	4632      	movcs	r2, r6
 8009bde:	f7ff fbb3 	bl	8009348 <memcpy>
 8009be2:	4629      	mov	r1, r5
 8009be4:	4638      	mov	r0, r7
 8009be6:	f7ff fbbd 	bl	8009364 <_free_r>
 8009bea:	e7f1      	b.n	8009bd0 <_realloc_r+0x40>

08009bec <_malloc_usable_size_r>:
 8009bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bf0:	1f18      	subs	r0, r3, #4
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	bfbc      	itt	lt
 8009bf6:	580b      	ldrlt	r3, [r1, r0]
 8009bf8:	18c0      	addlt	r0, r0, r3
 8009bfa:	4770      	bx	lr

08009bfc <_init>:
 8009bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bfe:	bf00      	nop
 8009c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c02:	bc08      	pop	{r3}
 8009c04:	469e      	mov	lr, r3
 8009c06:	4770      	bx	lr

08009c08 <_fini>:
 8009c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c0a:	bf00      	nop
 8009c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c0e:	bc08      	pop	{r3}
 8009c10:	469e      	mov	lr, r3
 8009c12:	4770      	bx	lr
