cscope 15 $HOME\Desktop\projects\RCR\4. RCR_SmallCar\small-car"               0001528418
	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\DEV_EX~1\dev_ws.h

1 #agm



3 
	~"FCfig.h
"

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ADC.c

10 
	~"ADC.h
"

15 
	gdi
 = 0.0;

19 
	$ADC_IRQHdr
()

24 
	}
}

25 #if(
FIL_ADC
 == 1)

26 
__ibu__
((
unud
)
ut8_t
 
	gADC_CutTabs
[10] = {
ADC_IN_0
,

27 
ADC_IN_1
,

28 
ADC_IN_2
,

29 
ADC_IN_3
,

30 
ADC_IN_4
,

31 
ADC_IN_5
,

32 
ADC_IN_6
,

33 
ADC_IN_7
,

34 
ADC_IN_8
,

35 
ADC_IN_9
};

41 
__ibu__
((
unud
)
	gRCH
 = 0;

42 
__ibu__
((
unud
)
	gJCH
 = 0;

43 
	$ADC_In
(
ADC_TyDef
 *
ADCx
)

46 
ADC
->
CCR
 |(
__cfigADC_Divid
 << 16);

48 #if(
__cfigADC_RESOLUTION
 == 12)

49 
	`CfADCResuti
(
ADCx
,0);

50 #if(
__cfigADC_RESOLUTION
 == 10)

51 
	`CfADCResuti
(
ADCx
,1);

52 #if(
__cfigADC_RESOLUTION
 == 8)

53 
	`CfADCResuti
(
ADCx
,2);

54 #if(
__cfigADC_RESOLUTION
 == 6)

55 
	`CfADCResuti
(
ADCx
,3);

57 #r 
Invid
 
gumt
 
Resuti
 
ADC


60 #ifde
STM32F401xx


62 if
ADCx
 =
ADC1
)

64 
Buf
[4] = {'A','D','C','1'};

65 
i
 = 0; i <= 3; i++)

67 
ADCStus
.
ADCSour
[
i
] = 
Buf
[i];

72 
Buf
[4] = {'A','D','C','2'};

73 
i
 = 0; i <= 3; i++)

75 
ADCStus
.
ADCSour
[
i
] = 
Buf
[i];

80 #if(
__cfigADC_Mode
 == 1)

81 if(
ADC_IN_0
 >= 0)

83 
	`ADCAddRegurChl
(
ADCx
,
ADC_IN_0
,
ADC_480_CYCLES
,
RCH
);

84 #if(
__cfigUSE_Bry_Chgg
 == 1)

85 #unde
__cfigUSE_Temtu_Ss


86 
	`ADCAddInjeedGroup
(
ADCx
,1,18,0,0,0);

87 
ADC
->
CCR
 |= (0x1 << 22);

89 #if(
__cfigUSE_Temtu_Ss
 == 1)

90 
	`ADCAddInjeedGroup
(
ADCx
,1,18,0,0,0);

91 
ADC
->
CCR
 |= (0x1 << 23);

93 
	`ADCSimeCfigu
(
ADCx
);

96 #if(
__cfigADC_Mode
 == 2)

99 #if(
__cfigADC_Mode
 == 3 || __configADC_Mode == 4)

100 
	`ADCAddSgChl
(
ADCx
,
ADC_IN_0
,
ADC_480_CYCLES
);

101 if(
ADC_CutTabs
[1] >= 0)

103 
	`ADCAddInjeedChl
(
ADCx
,
ADC_IN_1
,
ADC_480_CYCLES
,
JCH
);

104 #if(
__cfigADC_Mode
 == 4)

105 if(
ADC_CutTabs
[2] <= 16)

107 
	`ADCAddInjeedChl
(
ADCx
,
ADC_IN_2
,
ADC_480_CYCLES
,
JCH
);

108 if(
ADC_CutTabs
[3] <= 16)

110 
	`ADCAddInjeedChl
(
ADCx
,
ADC_IN_3
,
ADC_480_CYCLES
,
JCH
);

111 if(
ADC_CutTabs
[4] <= 16)

113 
	`ADCAddInjeedChl
(
ADCx
,
ADC_IN_4
,
ADC_480_CYCLES
,
JCH
);

119 #if(
__cfigUSE_Bry_Chgg
 == 1)

120 #unde
__cfigUSE_Temtu_Ss


121 
	`ADCAddInjeedChl
(
ADCx
,18,
ADC_480_CYCLES
,
JCH
);

122 
ADC
->
CCR
 |= (1 << 22);

124 #if(
__cfigUSE_Temtu_Ss
 == 1)

125 
	`ADCAddInjeedChl
(
ADCx
,18,
ADC_480_CYCLES
,
JCH
);

126 
ADC
->
CCR
 |
ADC_CCR_VBATE
;

128 
	`SADCCtInjeed
(
ADCx
);

129 
	`ADCSimeCfigu
(
ADCx
);

131 
	}
}

137 #if(
__cfigADC_Mode
 == 3 || __configADC_Mode == 4)

139 
	$SMu̝x_S
(
ut16_t
 
S
)

141 
S
)

144 
	`t_p
(
MULPLXA_PIN
);

145 
	`t_p
(
MULPLXB_PIN
);

146 
	`t_p
(
MULPLXC_PIN
);

149 
	`t_p
(
MULPLXA_PIN
);

150 
	`t_p
(
MULPLXB_PIN
);

151 
	`t_p
(
MULPLXC_PIN
);

154 
	`t_p
(
MULPLXA_PIN
);

155 
	`t_p
(
MULPLXB_PIN
);

156 
	`t_p
(
MULPLXC_PIN
);

159 
	`t_p
(
MULPLXA_PIN
);

160 
	`t_p
(
MULPLXB_PIN
);

161 
	`t_p
(
MULPLXC_PIN
);

164 
	`t_p
(
MULPLXA_PIN
);

165 
	`t_p
(
MULPLXB_PIN
);

166 
	`t_p
(
MULPLXC_PIN
);

169 
	`t_p
(
MULPLXA_PIN
);

170 
	`t_p
(
MULPLXB_PIN
);

171 
	`t_p
(
MULPLXC_PIN
);

174 
	`t_p
(
MULPLXA_PIN
);

175 
	`t_p
(
MULPLXB_PIN
);

176 
	`t_p
(
MULPLXC_PIN
);

179 
	`t_p
(
MULPLXA_PIN
);

180 
	`t_p
(
MULPLXB_PIN
);

181 
	`t_p
(
MULPLXC_PIN
);

184 
	}
}

189 
	#Sg_Te
 (0)

	)

190 
	gNumPt
 = 0;

191 
	$ADC_Muɝx_G
(
ADC_TyDef
 *
ADCx
, 
bo
 
isCvt
)

193 #if(
Sg_Te
 == 1)

194 
	`SMu̝x_S
(0);

195 
ADCStus
.
Muɝx1
[0] = 
ADCx
->
JDR1
;

197 
ue
)

199 
	`SMu̝x_S
(
NumPt
);

200 if
	`day_ms
(4=
l
) ;

201 if(
NumPt
 == 8)

203 
NumPt
 = 0;

206 
ADCStus
.
Muɝx1
[
NumPt
] = 
ADCx
->
JDR1
;

207 
NumPt
++;

210 
	}
}

213 
	$AlogRdRegur
()

216 #if(
__cfigCONVERT_Vts
 == 1)

217 #if(
__cfigADC_Mode
 != 2 || __configADC_Mode != 5)

218 
ADCStus
.
adc_da
[0] = (()
ADC1
->
DR
* 3.3 / 
K_RESOLUTION
;

222 #if(
__cfigCONVERT_Vts
 == 0)

223 #if(
__cfigADC_Mode
 != 2 || __configADC_Mode != 5)

224 
ADCStus
.
adc_da
[0] = 
ADC1
->
DR
;

227 
	}
}

229 
	$AlogRdInjeed
(
ADC_TyDef
 *
ADCx
)

232 #if(
__cfigCONVERT_Vts
 == 1)

233 
	`ADC_Muɝx_G
(
ADCx
,
ue
);

236 #if(
__cfigCONVERT_Vts
 == 0)

237 
	`ADC_Muɝx_G
(
ADCx
,
l
);

239 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ADC.h

10 #agm



11 
	~"FCfig.h
"

13 #if(
FIL_ADC
 == 1)

15 
	#ADC_3_CYCLES
 0

	)

16 
	#ADC_15_CYCLES
 1

	)

17 
	#ADC_28_CYCLES
 2

	)

18 
	#ADC_56_CYCLES
 3

	)

19 
	#ADC_84_CYCLES
 4

	)

20 
	#ADC_112_CYCLES
 5

	)

21 
	#ADC_144_CYCLES
 6

	)

22 
	#ADC_480_CYCLES
 7

	)

24 
	#ADC_IN_0
 
__cfigUSE_SENSOR_1


	)

25 
	#ADC_IN_1
 
__cfigUSE_SENSOR_2


	)

26 
	#ADC_IN_2
 
__cfigUSE_SENSOR_3


	)

27 
	#ADC_IN_3
 
__cfigUSE_SENSOR_4


	)

28 
	#ADC_IN_4
 
__cfigUSE_SENSOR_5


	)

29 
	#ADC_IN_5
 
__cfigUSE_SENSOR_6


	)

30 
	#ADC_IN_6
 
__cfigUSE_SENSOR_7


	)

31 
	#ADC_IN_7
 
__cfigUSE_SENSOR_8


	)

32 
	#ADC_IN_8
 
__cfigUSE_SENSOR_9


	)

33 
	#ADC_IN_9
 
__cfigUSE_SENSOR_10


	)

35 #if(
__cfigADC_RESOLUTION
 == 12)

36 
	#K_RESOLUTION
 4096.0

	)

37 #if(
__cfigADC_RESOLUTION
 == 10)

38 
	#K_RESOLUTION
 1024.0

	)

39 #if(
__cfigADC_RESOLUTION
 == 8)

40 
	#K_RESOLUTION
 256.0

	)

41 #if(
__cfigADC_RESOLUTION
 == 6)

42 
	#K_RESOLUTION
 64.0

	)

44 #r 
Invid
 
ADC
 
Resuti
 
gumt


54 
	#ADCSnCfigu
(
ADC
) {\

55 
	`SADCSn
(
ADC
); \

56 
	`SADCDMA
(
ADC
); \

57 
	`SADCCt
(
ADC
); \

58 
	`SADCAd
(
ADC
); }

	)

71 
	#ADCASnCfigu
(
ADC
,
LENGTH
, \

72 
CH1
,
CH2
,
CH3
,
CH4
,
CH5
,
CH6
,
CH7
,
CH8
,
CH9
,
CH10
,
CH11
,
CH12
,
CH13
,
CH14
,
CH15
,
CH16
, \

73 
CYCLES
) {\

74 
	`SADCLgth
(
ADC
,
LENGTH
); \

75 
	`CfADCSQ1
(
ADC
,
CH1
,
CH2
,
CH3
,
CH4
); \

76 
	`CfADCSQ2
(
ADC
,
CH5
,
CH6
,
CH7
,
CH8
,
CH9
,
CH10
); \

77 
	`CfADCSQ3
(
ADC
,
CH11
,
CH12
,
CH13
,
CH14
,
CH15
,
CH16
); \

78 
	`CfADCSm
(
ADC
,
LENGTH
,
CYCLES
); \

79 
	`SADCSn
(
ADC
); \

80 
	`SADCDDS
(
ADC
); \

81 
	`SADCDMA
(
ADC
); \

82 
	`SADCCt
(
ADC
); \

83 
	`SADCAd
(
ADC
); \

84 
	`ADCSRegur
(
ADC
); }

	)

91 
	#ADCSimeCfigu
(
ADC
) {\

92 
	`SADCAd
(
ADC
); \

93 
	`SADCCt
(
ADC
); \

94 
	`SADCSn
(
ADC
); \

95 (
__cfigADC_IruReque
 =1? 
	`SADCRegurIru
(
ADC
) : \

96 
	`RetADCRegurIru
(
ADC
); \

97 (
__cfigADC_IruReque
 =1? 
	`SADCInjeedIru
(
ADC
) : \

98 
	`RetADCInjeedIru
(
ADC
); \

99 
	`ADCSRegur
(
ADC
); \

100 !(
ADC
->
SR
 & 
ADC_SR_EOC
)) {} \

101 if(
	`CheckADCJS
(
ADC
=1
	`ADCSInjeed
(ADC); \

102 !(
ADC
->
SR
 & 
ADC_SR_EOC
){} }

	)

112 
	#ADCAddRegurChl
(
ADC
,
CHANNEL
,
CYCLES
,
RCH
) {\

113 
ADC
->
SQR1
 &= ~(0xF << 20); \

114 
ADC
->
SQR1
 |
CH
 << 20; \

115 *(&
ADC
->
SQR3
 - (
CH
 / 6)|
CHANNEL
 << ((CH * 5) % 30); \

116 *(&
ADC
->
SMPR2
 - ((
CH
 / 10)*0x4)|
CYCLES
 << ((CH * 3) % 30); \

117 
RCH
++; }

	)

126 
	#ADCAddSgChl
(
ADC
,
CHANNEL
,
CYCLES
) {\

127 
ADC
->
CR2
 &~
ADC_CR2_ADON
; \

128 
ADC
->
SQR3
 &= ~(0x1F); \

129 
ADC
->
SMPR2
 &= ~(0x7); \

130 
ADC
->
SQR3
 |
CHANNEL
; \

131 
ADC
->
SMPR2
 |
CYCLES
; \

132 
ADC
->
CR1
 &~
ADC_CR1_SCAN
; \

133 
ADC
->
CR2
 |(
ADC_CR2_ADON
 | 
ADC_CR2_CONT
); }

	)

143 
	#ADCAddInjeedChl
(
ADCx
,
CHANNEL
,
CYCLES
, 
JCH
) {\

144 
ADCx
->
JSQR
 &= ~(0xF << 20); \

145 
ADCx
->
JSQR
 |(
JCH
 << 20); \

146 
ADCx
->
JSQR
 |(
CHANNEL
 << (((
JCH
 + 3) * 5) % 30)); \

147 *(&
ADCx
->
SMPR2
 - ((
JCH
 / 10)*0x4)|(
CYCLES
 << (JCH * 3) % 30); \

148 if(
JCH
 == 3) JCH = 0; \

149 
JCH
++; }

	)

157 
	#ADCAddInjeedGroup
(
ADC
,
NUMBER
,
J1
,
J2
,
J3
,
J4
) {\

158 
ADC
->
JSQR
 &= ~(0x3FFFFF); \

159 
ADC
->
JSQR
 |(
NUMBER
 << 20); \

160 
ADC
->
JSQR
 |((
J1
| (
J2
 << 5| (
J3
 << 10| (
J4
 << 15)); \

161 
	`SADCCtInjeed
(
ADC
); }

	)

164 
	#SADCSMP1
(
ADC
,
CYCLES
((ADC->
SMPR1
|
	`ADCSm1
(CYCLES))

	)

165 
	#SADCSMP2
(
ADC
,
CYCLES
((ADC->
SMPR2
|
	`ADCSm2
(CYCLES))

	)

166 
	#SADCLgth
(
ADC
,
LENGTH
((ADC->
SQR1
|(LENGTH << 20))

	)

167 
	#SADCSQ1
(
ADC
,
CH1
,
CH2
,
CH3
,
CH4
((ADC->
SQR1
|
	`ADCSQ1
(CH1,CH2,CH3,CH4))

	)

168 
	#SADCSQ2
(
ADC
,
CH5
,
CH6
,
CH7
,
CH8
,
CH9
,
CH10
((ADC->
SQR2
|
	`ADCSQ2
(CH5,CH6,CH7,CH8,CH9,CH10))

	)

169 
	#SADCSQ3
(
ADC
,
CH11
,
CH12
,
CH13
,
CH14
,
CH15
,
CH16
((ADC->
SQR3
|
	`ADCSQ3
(CH11,CH12,CH13,CH14,CH15,CH16))

	)

170 
	#SADCSn
(
ADC
((ADC->
CR1
|(1 << 8))

	)

171 
	#SADCDMA
(
ADC
((ADC->
CR2
|(
ADC_CR2_DMA
))

	)

172 
	#SADCCt
(
ADC
((ADC->
CR2
|(
ADC_CR2_CONT
))

	)

173 
	#SADCDDS
(
ADC
((ADC->
CR2
|(
ADC_CR2_DDS
))

	)

174 
	#SADCAd
(
ADC
((ADC->
CR2
|(
ADC_CR2_ADON
))

	)

175 
	#ADCSRegur
(
ADC
((ADC->
CR2
|(
ADC_CR2_SWSTART
))

	)

176 
	#ADCSInjeed
(
ADC
((ADC->
CR2
|(
ADC_CR2_JSWSTART
))

	)

177 
	#SADCInjeedIru
(
ADC
((ADC->
CR1
|(
ADC_CR1_JEOCIE
))

	)

178 
	#SADCRegurIru
(
ADC
((ADC->
CR1
|(
ADC_CR1_EOCIE
))

	)

179 
	#SADCCtInjeed
(
ADC
((ADC->
CR1
|(
ADC_CR1_JAUTO
))

	)

181 
	#RetADCCt
(
ADC
((ADC->
CR2
&(~
ADC_CR2_CONT
))

	)

182 
	#ADCStRegur
(
ADC
((ADC->
CR2
&(~
ADC_CR2_SWSTART
))

	)

183 
	#RetADCEOCEvt
(
ADC
((ADC->
SR
&(~
ADC_SR_EOC
))

	)

184 
	#RetADCJEOCEvt
(
ADC
((ADC->
SR
&(~
ADC_SR_JEOC
))

	)

185 
	#RetADCOVREvt
(
ADC
((ADC->
SR
&(~
ADC_SR_OVR
))

	)

186 
	#RetADCInjeedIru
(
ADC
((ADC->
CR1
&(~
ADC_CR1_JEOCIE
))

	)

187 
	#RetADCRegurIru
(
ADC
((ADC->
CR1
&(~
ADC_CR1_EOCIE
))

	)

189 
	#ADCAlogWchdogEvt
(
ADC
(((ADC->
SR
& (
ADC_SR_AWD
)))

	)

190 
	#ADCRegurEndEvt
(
ADC
(((ADC->
SR
& (
ADC_SR_EOC
)>> 1)

	)

191 
	#ADCInjeedEndEvt
(
ADC
(((ADC->
SR
& (
ADC_SR_JEOC
)>> 2)

	)

192 
	#ADCInjeedSEvt
(
ADC
(((ADC->
SR
& (
ADC_SR_JSTRT
)>> 3)

	)

193 
	#ADCRegurSEvt
(
ADC
(((ADC->
SR
& (
ADC_SR_STRT
)>> 4)

	)

194 
	#ADCOvrunEvt
(
ADC
(((ADC->
SR
& (
ADC_SR_OVR
)>> 5)

	)

195 
	#CheckADCJS
(
ADC
(((ADC->
CR1
& (
ADC_CR1_JAUTO
)>> 10)

	)

197 
	#CfADCResuti
(
ADC
,
RESOLUTION
{ADC->
CR1
 = (((ADC->CR1)&(~(
ADC_CR1_RES
)))|
	`ADCResuti
(RESOLUTION));}

	)

198 
	#CfADCLgth
(
ADC
,
LENGTH
{ADC->
SQR1
 = (((ADC->SQR1)&(~(
ADC_SQR1_L
)))|
	`ADCLgth
(LENGTH));}

	)

199 
	#CfADCSQ1
(
ADC
,
CH1
,
CH2
,
CH3
,
CH4
{ADC->
SQR1
 = (((ADC->SQR1)&(~(0xFFFFF)))|
	`ADCSQ1
(CH1,CH2,CH3,CH4));}

	)

200 
	#CfADCSQ2
(
ADC
,
CH5
,
CH6
,
CH7
,
CH8
,
CH9
,
CH10
{ADC->
SQR2
 = (((ADC->SQR2)&(~(0x3FFFFFFF)))|
	`ADCSQ2
(CH5,CH6,CH7,CH8,CH9,CH10));}

	)

201 
	#CfADCSQ3
(
ADC
,
CH11
,
CH12
,
CH13
,
CH14
,
CH15
,
CH16
{ADC->
SQR3
 = (((ADC->SQR3)&(~(0x3FFFFFFF)))|
	`ADCSQ3
(CH11,CH12,CH13,CH14,CH15,CH16));}

	)

202 
	#CfADCSm1
(
ADC
,
CYCLES
{ADC->
SMPR1
 = (((ADC->SMPR1)&(~(0x7FFFFFF)))|
	`ADCSm1
(CYCLES));}

	)

203 
	#CfADCSm2
(
ADC
,
CYCLES
{ADC->
SMPR2
 = (((ADC->SMPR2)&(~(0x3FFFFFFF)))|
	`ADCSm2
(CYCLES));}

	)

204 
	#CfADCSm
(
ADC
,
NUMBER
,
CYCLES
) {\

205 if(
NUMBER
 > 0
	`CfADCSm2
(
ADC
,
CYCLES
); \

206 if(
NUMBER
 > 10
	`CfADCSm1
(
ADC
,
CYCLES
); }

	)

208 
	#ADCSQ1
(
CH1
,
CH2
,
CH3
,
CH4
((
ut32_t
)(CH1 << 15| (CH2 << 10| (CH3 << 5| (CH4))

	)

209 
	#ADCSQ2
(
CH5
,
CH6
,
CH7
,
CH8
,
CH9
,
CH10
((
ut32_t
)(CH5 << 25| (CH6 << 20| (CH7 << 15| (CH8 << 10| (CH9 << 5| (CH10))

	)

210 
	#ADCSQ3
(
CH11
,
CH12
,
CH13
,
CH14
,
CH15
,
CH16
((
ut32_t
)(CH11 << 25| (CH12 << 20| (CH13 << 15| (CH14 << 10| (CH15 << 5| (CH16))

	)

211 
	#ADCSm1
(
CYCLES
((
ut32_t
)(CYCLES << 24| (CYCLES << 21| (CYCLES << 18| (CYCLES << 15| (CYCLES << 12| (CYCLES << 9| (CYCLES << 6| (CYCLES << 3| (CYCLES))

	)

212 
	#ADCSm2
(
CYCLES
((
ut32_t
)(CYCLES << 27| (CYCLES << 24| (CYCLES << 21| (CYCLES << 18| (CYCLES << 15| (CYCLES << 12| (CYCLES << 9| (CYCLES << 6| (CYCLES << 3| (CYCLES))

	)

213 
	#ADCResuti
(
RES
((
ut32_t
)(RES << 24))

	)

215 #ifde
__cfigCONVERT_Vts


216 #if(
__cfigCONVERT_Vts
 == 1)

218 
	mADCSour
[4];

219 
	mBATTERY
;

220 
	mTEMPERATURE
;

221 
	mMuɝx1
[8];

222 
	mMuɝx2
[8];

223 
	madc_da
[5];

224 }
	gADCStus
;

225 #i(
__cfigCONVERT_Vts
 == 0)

227 
	mADCSour
[4];

228 
ut16_t
 
	mBATTERY
;

229 
ut16_t
 
	mTEMPERATURE
;

230 
ut16_t
 
	mMuɝx1
[8];

231 
ut16_t
 
	mMuɝx2
[8];

232 
ut16_t
 
	madc_da
[5];

233 }
	gADCStus
;

235 #r 
Invid
 
gumt
 
__cfigCONVERT_Vts


239 #ifde
__cfigADC_MODE


240 #i(
__cfigADC_Mode
 == 3 || __configADC_Mode == 4)

247 
ADC_Muɝx_G
(
ADC_TyDef
 *
ADCx
, 
bo
 
isCvt
);

249 #i(
__cfigADC_Mode
 == 1 || __configADC_Mode == 2)

256 
ADC_Sime_G
(
ADC_TyDef
 *
ADCx
);

259 #i(
__cfigADC_Mode
 == 5)

262 #r 
Invig
 
gumt
 
__cfigADC_Mode


265 
ADC_In
(
ADC_TyDef
 *
ADCx
);

267 
AlogRdRegur
();

269 
AlogRdInjeed
(
ADC_TyDef
 *
ADCx
);

270 #i(
FIL_ADC
 > 1)

271 #r 
Invid
 
ude
 
RCC
 
gumt


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\DMA.c

11 
	~"m32f4xx.h
"

12 
	~"DMA.h
"

13 
	~"DMA_FIFOBufrs.h
"

15 #if(
cfigUSE_DMA
 == 1)

19 
	$DMA1_Sm0_IRQHdr
()

22 
	}
}

24 
	$DMA1_Sm1_IRQHdr
()

27 
	}
}

29 
	$DMA1_Sm2_IRQHdr
()

32 
	}
}

34 
	$DMA1_Sm3_IRQHdr
()

37 
	}
}

39 
	$DMA1_Sm4_IRQHdr
()

42 
	}
}

44 
	$DMA1_Sm5_IRQHdr
()

47 
	}
}

49 
	$DMA1_Sm6_IRQHdr
()

52 
	}
}

56 
	$DMA2_Sm0_IRQHdr
()

59 
	}
}

61 
	$DMA2_Sm1_IRQHdr
()

64 
	}
}

66 
	$DMA2_Sm2_IRQHdr
()

69 
	}
}

71 
	$DMA2_Sm3_IRQHdr
()

74 
	}
}

76 
	$DMA2_Sm4_IRQHdr
()

79 
	}
}

81 
	$DMA2_Sm5_IRQHdr
()

84 
	}
}

86 
	$DMA2_Sm6_IRQHdr
()

89 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\DMA.h

10 #agm



11 
	~"FCfig.h
"

13 #i(
cfigUSE_DMA
 == 1)

16 
	#LOW_P
 0

	)

17 
	#MEDIUM_P
 1

	)

18 
	#HIGH_P
 2

	)

19 
	#VyHigh_P
 3

	)

21 
	#BYTE
 0

22 
	#HALFWORD
 1

23 
	#WORD
 2

25 
	#PhToMemy
 0

	)

26 
	#MemyToPh
 1

	)

27 
	#MemyToMemy
 2

	)

29 #i
defed
(
STM32F40_41xxx
)

41 
	#CADCTODMA
(
EVENT
,
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

42 
	`SDMAChl
(
DMA2
,
EVENT
); \

43 if(
EVENT
 =
ADC1Req

	`SDMAPAR
(
DMA2
,ADC1Req,(&
ADC1
->
DR
)); \

44 if(
EVENT
 =
ADC2Req

	`SDMAPAR
(
DMA2
,ADC2Req,(&
ADC2
->
DR
)); \

45 if(
EVENT
 =
ADC3Req

	`SDMAPAR
(
DMA2
,ADC3Req,(&
ADC3
->
DR
)); \

46 
	`SDMAMEMORY0
(
DMA2
,
EVENT
,(&
MEMORY
)); \

47 
	`CˬDMAD
(
DMA2
,
EVENT
); \

48 
	`SDMANDTR
(
DMA2
,
EVENT
,
ADC1_NUMB
); \

49 
	`CˬDMAPc
(
DMA2
,
EVENT
); \

50 
	`SDMAMc
(
DMA2
,
EVENT
); \

51 
	`SDMACc
(
DMA2
,
EVENT
); \

52 
	`SDMAPsize
(
DMA2
,
EVENT
,
HALFWORD
); \

53 
	`SDMAMsize
(
DMA2
,
EVENT
,
HALFWORD
); \

54 
	`SDMAPriܙy
(
DMA2
,
EVENT
,
PRIORITY
); \

55 if(
TXINTERRUPT
 =1
	`SDMATnsrIT
(
DMA2
,
EVENT
); \

56 if(
TXINTERRUPT
 =0.5
	`SDMAHFTnsrIT
(
DMA2
,
EVENT
); \

57 if(
TXINTERRUPT
 =2
	`SDMATnsrEIT
(
DMA2
,
EVENT
); \

58 
	`DMAS
(
DMA2
,
EVENT
); }

	)

71 
	#CUSARTTODMA
(
DMA
,
EVENT
, 
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

72 
	`SDMAChl
(
DMA
,
EVENT
); \

73 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART1TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART1
->
DR
)); \

74 if(
EVENT
 =
USART2RXReq
 || EVENT =
USART2TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART2
->
DR
)); \

75 if(
EVENT
 =
USART3RXReq
 || EVENT =
USART3TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART3
->
DR
)); \

76 if(
EVENT
 =
UART4RXReq
 || EVENT =
UART4TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
UART4
->
DR
)); \

77 if(
EVENT
 =
UART5RXReq
 || EVENT =
UART5TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
UART5
->
DR
)); \

78 if(
EVENT
 =
USART6RXReq
 || EVENT =
USART6TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART6
->
DR
)); \

79 
	`SDMAMEMORY0
(
DMA
,
EVENT
,(&
MEMORY
)); \

80 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART2RXReq
 || EVENT =
USART3RXReq
 || \

81 
EVENT
 =
UART4RXReq
 || EVENT =
UART5RXReq
 || EVENT =
USART6RXReq

	`CˬDMAD
(
DMA
,EVENT);\

82 
	`SDMAD
(
DMA
,
EVENT
,
MemyToPh
); \

83 
	`SDMANDTR
(
DMA
,
EVENT
,(
MEMORY
)); \

84 
	`CˬDMAPc
(
DMA
,
EVENT
); \

85 
	`SDMAMc
(
DMA
,
EVENT
); \

86 
	`SDMACc
(
DMA
,
EVENT
); \

87 
	`SDMAPsize
(
DMA
,
EVENT
,
BYTE
); \

88 
	`SDMAMsize
(
DMA
,
EVENT
,
BYTE
); \

89 
	`SDMAPriܙy
(
DMA
,
EVENT
,
PRIORITY
); \

90 if(
TXINTERRUPT
 =1
	`SDMATnsrIT
(
DMA
,
EVENT
); \

91 if(
TXINTERRUPT
 =0.5
	`SDMAHFTnsrIT
(
DMA
,
EVENT
); \

92 if(
TXINTERRUPT
 =2
	`SDMATnsrEIT
(
DMA
,
EVENT
); \

93 
	`DMAS
(
DMA
,
EVENT
); }

	)

95 #i
defed
(
STM32F401xx
)

106 
	#CADCTODMA
(
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

107 
	`SDMAChl
(
DMA2
,
ADC1Req
); \

108 
	`SDMAPAR
(
DMA2
,
ADC1Req
,(&
ADC1
->
DR
)); \

109 
	`SDMAMEMORY0
(
DMA2
,
ADC1Req
,(&
MEMORY
)); \

110 
	`CˬDMAD
(
DMA2
,
ADC1Req
); \

111 
	`SDMANDTR
(
DMA2
,
ADC1Req
,
ADC1_NUMB
); \

112 
	`CˬDMAPc
(
DMA2
,
ADC1Req
); \

113 
	`SDMAMc
(
DMA2
,
ADC1Req
); \

114 
	`SDMACc
(
DMA2
,
ADC1Req
); \

115 
	`SDMAPsize
(
DMA2
,
ADC1Req
,
HALFWORD
); \

116 
	`SDMAMsize
(
DMA2
,
ADC1Req
,
HALFWORD
); \

117 
	`SDMAPriܙy
(
DMA2
,
ADC1Req
,
PRIORITY
); \

118 if(
TXINTERRUPT
 =1
	`SDMATnsrIT
(
DMA2
,
ADC1Req
); \

119 if(
TXINTERRUPT
 =0.5
	`SDMAHFTnsrIT
(
DMA2
,
ADC1Req
); \

120 if(
TXINTERRUPT
 =2
	`SDMATnsrEIT
(
DMA2
,
ADC1Req
); \

121 
	`DMAS
(
DMA2
,
ADC1Req
); }

	)

134 
	#CUSARTTODMA
(
DMA
,
EVENT
, 
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

135 
	`SDMAChl
(
DMA
,
EVENT
); \

136 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART1TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART1
->
DR
)); \

137 if(
EVENT
 =
USART2RXReq
 || EVENT =
USART2TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART2
->
DR
)); \

138 if(
EVENT
 =
USART6RXReq
 || EVENT =
USART6TXReq

	`SDMAPAR
(
DMA
,EVENT,(&
USART6
->
DR
)); \

139 
	`SDMAMEMORY0
(
DMA
,
EVENT
,(&
MEMORY
)); \

140 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART2RXReq
 || EVENT =
USART6RXReq

	`CˬDMAD
(
DMA
,EVENT);\

141 
	`SDMAD
(
DMA
,
EVENT
,
MemyToPh
); \

142 
	`SDMANDTR
(
DMA
,
EVENT
,(
MEMORY
)); \

143 
	`CˬDMAPc
(
DMA
,
EVENT
); \

144 
	`SDMAMc
(
DMA
,
EVENT
); \

145 
	`SDMACc
(
DMA
,
EVENT
); \

146 
	`SDMAPsize
(
DMA
,
EVENT
,
BYTE
); \

147 
	`SDMAMsize
(
DMA
,
EVENT
,
BYTE
); \

148 
	`SDMAPriܙy
(
DMA
,
EVENT
,
PRIORITY
); \

149 if(
TXINTERRUPT
 =1
	`SDMATnsrIT
(
DMA
,
EVENT
); \

150 if(
TXINTERRUPT
 =0.5
	`SDMAHFTnsrIT
(
DMA
,
EVENT
); \

151 if(
TXINTERRUPT
 =2
	`SDMATnsrEIT
(
DMA
,
EVENT
); \

152 
	`DMAS
(
DMA
,
EVENT
); }

	)

162 
	#TIM1CH1Req
 0xE

	)

163 
	#TIM1CH2Req
 0x30

	)

164 
	#TIM1CH3Req
 0x30

	)

165 
	#TIM1CH4Req
 0x30

	)

166 
	#TIM1TRIGReq
 0x26

	)

167 
	#TIM1UPReq
 0x2E

	)

168 
	#TIM1COMReq
 0x26

	)

169 
	#TIM2CH1Req
 0x2B

	)

170 
	#TIM2CH2Req
 0x33

	)

171 
	#TIM2CH3Req
 0xB

	)

172 
	#TIM2CH4Req
 0x33

	)

173 
	#TIM2UPReq
 0xB

	)

174 
	#TIM3CH1Req
 0x25

	)

175 
	#TIM3CH2Req
 0x2D

	)

176 
	#TIM3CH3Req
 0x3D

	)

177 
	#TIM3CH4Req
 0x15

	)

178 
	#TIM3TRIGReq
 0x25

	)

179 
	#TIM3UPReq
 0x15

	)

180 
	#TIM4CH1Req
 0x2

	)

181 
	#TIM4CH2Req
 0x1A

	)

182 
	#TIM4CH3Req
 0x3A

	)

183 
	#TIM4UPReq
 0x32

	)

184 
	#TIM5CH1Req
 0x16

	)

185 
	#TIM5CH2Req
 0x26

	)

186 
	#TIM5CH3Req
 0x6

	)

187 
	#TIM5CH4Req
 0xE

	)

188 
	#TIM5TRIGReq
 0xE

	)

189 
	#TIM5UPReq
 0x6

	)

190 #i
defed
(
STM32F40_41xxx
)

191 
	#TIM6UPReq
 0xF

	)

192 
	#TIM7UPReq
 0x21

	)

193 
	#TIM8CH1Req
 0x10

	)

194 
	#TIM8CH2Req
 0x10

	)

195 
	#TIM8CH3Req
 0x10

	)

196 
	#TIM8CH4Req
 0x3F

	)

197 
	#TIM8TRIGReq
 0x3F

	)

198 
	#TIM8UPReq
 0xF

	)

199 
	#TIM8COMReq
 0x3F

	)

205 
	#SPI1RXReq
 0x13

	)

206 
	#SPI1TXReq
 0x1B

	)

207 
	#SPI2RXReq
 0x18

	)

208 
	#SPI2TXReq
 0x20

	)

209 
	#SPI3RXReq
 0x10

	)

210 
	#SPI3TXReq
 0x28

	)

215 
	#ADC1Req
 0x0

	)

216 #i
defed
(
STM32F40_41xxx
)

217 
	#ADC2Req
 0x19

	)

218 
	#ADC3Req
 0x2

	)

223 
	#DAC1Req
 0x2F

	)

224 
	#DAC2Req
 0x37

	)

230 
	#SDIOReq
 0x1C

	)

232 #i
defed
(
STM32F40_41xxx
)

236 
	#DCMIReq
 0x39

	)

241 
	#CRYPINReq
 0x2A

	)

242 
	#CRYPOUTReq
 0x32

	)

247 
	#HASHINReq
 0x3A

	)

253 
	#USART1RXReq
 0x14

	)

254 
	#USART1TXReq
 0x3C

	)

255 
	#USART2RXReq
 0x2C

	)

256 
	#USART2TXReq
 0x34

	)

258 #i
defed
(
STM32F40_41xxx
)

259 
	#USART3RXReq
 0xC

	)

260 
	#USART3TXReq
 0x1C

	)

261 
	#UART4RXReq
 0x14

	)

262 
	#UART4TXReq
 0x24

	)

263 
	#UART5RXReq
 0x4

	)

264 
	#UART5TXReq
 0x3C

	)

267 
	#USART6RXReq
 0x15

	)

268 
	#USART6TXReq
 0x3D

	)

273 
	#I2C1RXReq
 0x1

	)

274 
	#I2C1TXReq
 0x39

	)

275 
	#I2C2RXReq
 0x17

	)

276 
	#I2C2TXReq
 0x3F

	)

277 
	#I2C3RXReq
 0x13

	)

278 
	#I2C3TXReq
 0x23

	)

283 
	#I2S2RXReq
 0x1B

	)

284 
	#I2S3RXReq
 0x12

	)

285 
	#I2S3TXReq
 0x22

	)

288 
	#DMAID
(
DMA
{(DMA =
DMA1
? 
DMA1_BASE
 : (DMA =
DMA2
? 
DMA2_BASE
 : 0x00;}

	)

290 
	#DMADEFAULT
 1

	)

291 
	#DMAFIFO
 2

	)

293 
	#DMACHECKSTREAM
(
vious
,
evt
((
ut32_t
)((vious&0x1)*0x18 * ( (evt&0x38>> 3+ (((vious&0x2)>>1)*(0x24 * (vt&0x38>> 3)))))

	)

294 
	#DMACHECKCHANNEL
(
evt
((
ut32_t
)(vt&0x7<< 25))

	)

296 
	#DMAS
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1))

	)

297 
	#SDMADeModeIT
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 1))

	)

298 
	#SDMATnsrEIT
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 2))

	)

299 
	#SDMAHFTnsrIT
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 3))

	)

300 
	#SDMATnsrIT
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 4))

	)

301 
	#SDMApf
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 5))

	)

302 
	#SDMAD
(
DMA
,
EVENT
,
DIR
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(DIR << 6))

	)

303 
	#SDMACc
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 8))

	)

304 
	#SDMAPc
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 9))

	)

305 
	#SDMAMc
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 10))

	)

306 
	#SDMAPsize
(
DMA
,
EVENT
,
PSIZE
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(PSIZE << 11))

	)

307 
	#SDMAMsize
(
DMA
,
EVENT
,
MSIZE
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(MSIZE << 13))

	)

308 
	#SDMAPcos
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 15))

	)

309 
	#SDMAPriܙy
(
DMA
,
EVENT
,
PL
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(PL << 16))

	)

310 
	#SDMADBM
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 18))

	)

311 
	#SDMACT
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|(1 << 19))

	)

312 
	#SDMAChl
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|
	`DMACHECKCHANNEL
(EVENT))

	)

313 
	#SDMANDTR
(
DMA
,
EVENT
,
NDTR
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x14 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|((
ut16_t
)(NDTR)))

	)

314 
	#SDMAPAR
(
DMA
,
EVENT
,
PAR
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x18 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|((ut32_t)(PAR)))

	)

315 
	#SDMAMEMORY0
(
DMA
,
EVENT
,
M0A
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x1C + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|((ut32_t)(M0A)))

	)

316 
	#SDMAMEMORY1
(
DMA
,
EVENT
,
M1A
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x20 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))|((ut32_t)(M1A)))

	)

317 
	#SDMADeMDIS
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x24 + 
	`DMACHECKSTREAM
(
DMAFIFO
,EVENT))|(1 << 2))

	)

318 
	#SDMAFIFOTshd
(
DMA
,
EVENT
,
FTH
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x24 + 
	`DMACHECKSTREAM
(
DMAFIFO
,EVENT))|(FTH))

	)

319 
	#SDMAFIFOEIT
(
DMA
,
EVENT
,
FEIE
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x24 + 
	`DMACHECKSTREAM
(
DMAFIFO
,EVENT))|(FEIE << 7))

	)

321 
	#DMASt
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))&~
DMA_SxCR_EN
)

	)

322 
	#CˬDMAD
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))&~
DMA_SxCR_DIR
)

	)

323 
	#CˬDMAPc
(
DMA
,
EVENT
(* (
ut32_t
 *)((
	`DMAID
(DMA)+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))&~
DMA_SxCR_PINC
)

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\DMA_FI~1.H

10 #agm



11 
	~"FCfig.h
"

17 
	#ADC1_NUMB
 1

	)

19 #i
defed
(
STM32F40_41xxx
)

20 
	#ADC2_NUMB
 2

	)

21 
	#ADC3_NUMB
 3

	)

24 
	#USART1RX_NUMB
 8

	)

25 
	#USART1TX_NUMB
 8

	)

26 
	#USART2RX_NUMB
 8

	)

27 
	#USART2TX_NUMB
 8

	)

29 #i
defed
(
STM32F40_41xxx
)

30 
	#USART3RX_NUMB
 8

	)

31 
	#USART3TX_NUMB
 8

	)

32 
	#UART4RX_NUMB
 8

	)

33 
	#UART4TX_NUMB
 8

	)

34 
	#UART5RX_NUMB
 8

	)

35 
	#UART5TX_NUMB
 8

	)

38 
	#USART6RX_NUMB
 8

	)

39 
	#USART6TX_NUMB
 8

	)

46 
ut16_t
 
ADC1_Da
[
ADC1_NUMB
];

48 #i
defed
(
STM32F40_41xxx
)

53 
ut16_t
 
ADC2_Da
[
ADC2_NUMB
];

59 
ut16_t
 
ADC3_Da
[
ADC3_NUMB
];

66 
ut8_t
 
USART1RX_Da
[
USART1RX_NUMB
];

67 
ut8_t
 
USART1TX_Da
[
USART1TX_NUMB
];

73 
ut8_t
 
USART2RX_Da
[
USART2RX_NUMB
];

74 
ut8_t
 
USART2TX_Da
[
USART2TX_NUMB
];

76 #i
defed
(
STM32F40_41xxx
)

81 
ut8_t
 
USART3RX_Da
[
USART3RX_NUMB
];

82 
ut8_t
 
USART3TX_Da
[
USART3TX_NUMB
];

88 
ut8_t
 
UART4RX_Da
[
UART4RX_NUMB
];

89 
ut8_t
 
UART4TX_Da
[
UART4TX_NUMB
];

95 
ut8_t
 
UART5RX_Da
[
UART5RX_NUMB
];

96 
ut8_t
 
UART5TX_Da
[
UART5TX_NUMB
];

103 
ut8_t
 
USART6RX_Da
[
USART6RX_NUMB
];

104 
ut8_t
 
USART6TX_Da
[
USART6TX_NUMB
];

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\EXTI.c

1 
	~"EXTI.h
"

3 #if(
cfigUSE_EXTI
 == 1)

7 
	$EXTI0_IRQHdr
()

9 
EXTI
->
PR
=0x1;

10 
	}
}

12 
	$EXTI1_IRQHdr
()

14 
EXTI
->
PR
=0x2;

15 
	}
}

17 
	$EXTI2_IRQHdr
()

19 
EXTI
->
PR
=0x4;

20 
	}
}

22 
	$EXTI3_IRQHdr
()

24 
EXTI
->
PR
=0x8;

25 
	}
}

27 
	$EXTI4_IRQHdr
()

29 
EXTI
->
PR
=0x10;

30 
	}
}

32 
	$EXTI9_5_IRQHdr
()

35 i(
EXTI
->
PR
&(1<<6))

37 
EXTI
->
PR
=(1<<6);

40 i(
EXTI
->
PR
&(1<<7))

42 
EXTI
->
PR
=(1<<7);

45 i(
EXTI
->
PR
&(1<<8))

47 
EXTI
->
PR
=(1<<8);

50 i(
EXTI
->
PR
&(1<<9))

52 
EXTI
->
PR
=(1<<9);

54 
	}
}

56 
	$EXTI15_10_IRQHdr
()

59 i(
EXTI
->
PR
&(1<<10))

61 
EXTI
->
PR
=(1<<10);

64 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\EXTI.h

10 
	~"FCfig.h
"

12 #if(
cfigUSE_EXTI
 == 1)

15 
	#EXTI_RISING_EDGE
 1

	)

16 
	#EXTI_FALLING_EDGE
 2

	)

17 
	#EXTI_BOTH_EDGES
 3

	)

24 
	#AddEXTIIru
(
PIN
, 
EDGE
) {\

25 
SYSCFG
->
EXTICR
 [((
PIN
)&0xF) >> 0x02] |= (PIN>>4) << ((((PIN)&0xF) % 4) << 0x02); \

26 
EXTI
->
IMR
 |(1<<((
PIN
)&0xF)); \

27 
EDGE
) \

29 
EXTI_FALLING_EDGE
: \

31 
EXTI
->
FTSR
 |(1<<((
PIN
)&0xF)); \

32 
EXTI
->
RTSR
 &~(1<<((
PIN
)&0xF)); \

35 
EXTI_RISING_EDGE
: \

37 
EXTI
->
FTSR
 &~(1<<((
PIN
)&0xF)); \

38 
EXTI
->
RTSR
 |(1<<((
PIN
)&0xF)); \

41 
EXTI_BOTH_EDGES
: \

43 
EXTI
->
RTSR
 |(1<<((
PIN
)&0xF)); \

44 
EXTI
->
FTSR
 |(1<<((
PIN
)&0xF)); \

47 } }

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FILCON~1.H

16 #agm



17 
	~"ma.h
"

18 
	~"RCR_BrdSei.h
"

20 
	#FIL_RCC
 1

	)

21 
	#FIL_GPIO
 1

	)

22 
	#FIL_TIM
 0

	)

23 
	#FIL_USART
 0

	)

24 
	#FIL_DMA
 0

	)

25 
	#FIL_I2C
 0

	)

26 
	#FIL_ADC
 0

	)

27 
	#FIL_EXTI
 0

	)

28 
	#FIL_RTC
 0

	)

29 
	#FIL_FREERTOS
 0

	)

30 
	#FIL_Dd
 0

31 

	)

32 
	#FIL_CALC_RCC
 1

	)

33 
	#FIL_CALC_TIM
 0

	)

34 
	#FIL_CALC_USART
 0

	)

35 
	#CALC_REGULATOR
 0

	)

36 
	#CALC_MATRIX
 0

	)

37 
	#CALC_KINEMATICS
 0

	)

43 #i !
defed
(
STM32F40_41xxx
&& !defed(
STM32F401xx
)

44 #r 
N
 
su܋d
 

 
h
 
devis


45 #agm
mesge
 "Supported devices:"

46 #agm
mesge
 "STM32F407VGT6, STM32F407VET6"

47 #agm
mesge
 "STM32F401CCU6"

53 #if(
FIL_FREERTOS
 == 1)

59 
	~"FeRTOS.h
"

60 
	~"FeRTOSCfig.h
"

61 
	~"sk.h
"

62 
	~"queue.h
"

63 
	~"mphr.h
"

64 
	~"oute.h
"

65 
	~"tims.h
"

66 
	~"evt_groups.h
"

67 
	~"am_bufr.h
"

70 
	~"Tasks.h
"

74 #if(
FIL_RCC
 == 1)

75 
	~"RCC.h
"

77 #if(
FIL_GPIO
 == 1)

78 
	~"GPIO.h
"

80 #if(
FIL_TIM
 == 1)

81 
	~"TIM.h
"

83 #if(
FIL_USART
 == 1)

84 
	~"USART.h
"

86 #if(
FIL_DMA
 == 1)

87 
	~"DMA.h
"

88 
	~"DMA_FIFOBufrs.h
"

90 #if(
cfigUSE_ADC
 == 1)

91 
	~"ADC.h
"

93 #if(
FIL_I2C
 == 1)

94 
	~"I2C.h
"

96 #if(
FIL_EXTI
 == 1)

97 
	~"EXTI.h
"

99 #if(
CALC_MATRIX
 == 1)

100 
	~"Mrix.h
"

102 #if(
CALC_REGULATOR
 == 1)

103 
	~"Reguts.h
"

105 #if(
CALC_KINEMATICS
 == 1)

106 
	~"KINEMATICS.h
"

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\DEPREC~1.H

27 #ide
DEPRECATED_DEFINITIONS_H


28 
	#DEPRECATED_DEFINITIONS_H


	)

40 #ifde
OPEN_WATCOM_INDUSTRIAL_PC_PORT


41 
	~"..\..\Sour\p܏b\owcom\16bdos\pc\ptmao.h
"

42 
__u
 
	t__r
 * 
	tpxISR
 )();

45 #ifde
OPEN_WATCOM_FLASH_LITE_186_PORT


46 
	~"..\..\Sour\p܏b\owcom\16bdos\sh186\ptmao.h
"

47 
__u
 
	t__r
 * 
	tpxISR
 )();

50 #ifde
GCC_MEGA_AVR


51 
	~"../p܏b/GCC/ATMega323/ptmao.h
"

54 #ifde
IAR_MEGA_AVR


55 
	~"../p܏b/IAR/ATMega323/ptmao.h
"

58 #ifde
MPLAB_PIC24_PORT


59 
	~"../../Sour/p܏b/MPLAB/PIC24_dsPIC/ptmao.h
"

62 #ifde
MPLAB_DSPIC_PORT


63 
	~"../../Sour/p܏b/MPLAB/PIC24_dsPIC/ptmao.h
"

66 #ifde
MPLAB_PIC18F_PORT


67 
	~"../../Sour/p܏b/MPLAB/PIC18F/ptmao.h
"

70 #ifde
MPLAB_PIC32MX_PORT


71 
	~"../../Sour/p܏b/MPLAB/PIC32MX/ptmao.h
"

74 #ifde
_FEDPICC


75 
	~"libFeRTOS/Inude/ptmao.h
"

78 #ifde
SDCC_CYGNAL


79 
	~"../../Sour/p܏b/SDCC/Cygl/ptmao.h
"

82 #ifde
GCC_ARM7


83 
	~"../../Sour/p܏b/GCC/ARM7_LPC2000/ptmao.h
"

86 #ifde
GCC_ARM7_ECLIPSE


87 
	~"ptmao.h
"

90 #ifde
ROWLEY_LPC23xx


91 
	~"../../Sour/p܏b/GCC/ARM7_LPC23xx/ptmao.h
"

94 #ifde
IAR_MSP430


95 
	~"..\..\Sour\p܏b\IAR\MSP430\ptmao.h
"

98 #ifde
GCC_MSP430


99 
	~"../../Sour/p܏b/GCC/MSP430F449/ptmao.h
"

102 #ifde
ROWLEY_MSP430


103 
	~"../../Sour/p܏b/Rowy/MSP430F449/ptmao.h
"

106 #ifde
ARM7_LPC21xx_KEIL_RVDS


107 
	~"..\..\Sour\p܏b\RVDS\ARM7_LPC21xx\ptmao.h
"

110 #ifde
SAM7_GCC


111 
	~"../../Sour/p܏b/GCC/ARM7_AT91SAM7S/ptmao.h
"

114 #ifde
SAM7_IAR


115 
	~"..\..\Sour\p܏b\IAR\AtmSAM7S64\ptmao.h
"

118 #ifde
SAM9XE_IAR


119 
	~"..\..\Sour\p܏b\IAR\AtmSAM9XE\ptmao.h
"

122 #ifde
LPC2000_IAR


123 
	~"..\..\Sour\p܏b\IAR\LPC2000\ptmao.h
"

126 #ifde
STR71X_IAR


127 
	~"..\..\Sour\p܏b\IAR\STR71x\ptmao.h
"

130 #ifde
STR75X_IAR


131 
	~"..\..\Sour\p܏b\IAR\STR75x\ptmao.h
"

134 #ifde
STR75X_GCC


135 
	~"..\..\Sour\p܏b\GCC\STR75x\ptmao.h
"

138 #ifde
STR91X_IAR


139 
	~"..\..\Sour\p܏b\IAR\STR91x\ptmao.h
"

142 #ifde
GCC_H8S


143 
	~"../../Sour/p܏b/GCC/H8S2329/ptmao.h
"

146 #ifde
GCC_AT91FR40008


147 
	~"../../Sour/p܏b/GCC/ARM7_AT91FR40008/ptmao.h
"

150 #ifde
RVDS_ARMCM3_LM3S102


151 
	~"../../Sour/p܏b/RVDS/ARM_CM3/ptmao.h
"

154 #ifde
GCC_ARMCM3_LM3S102


155 
	~"../../Sour/p܏b/GCC/ARM_CM3/ptmao.h
"

158 #ifde
GCC_ARMCM3


159 
	~"../../Sour/p܏b/GCC/ARM_CM3/ptmao.h
"

162 #ifde
IAR_ARM_CM3


163 
	~"../../Sour/p܏b/IAR/ARM_CM3/ptmao.h
"

166 #ifde
IAR_ARMCM3_LM


167 
	~"../../Sour/p܏b/IAR/ARM_CM3/ptmao.h
"

170 #ifde
HCS12_CODE_WARRIOR


171 
	~"../../Sour/p܏b/CodeWri/HCS12/ptmao.h
"

174 #ifde
MICROBLAZE_GCC


175 
	~"../../Sour/p܏b/GCC/MioBze/ptmao.h
"

178 #ifde
TERN_EE


179 
	~"..\..\Sour\p܏b\Padigm\Tn_EE\sml\ptmao.h
"

182 #ifde
GCC_HCS12


183 
	~"../../Sour/p܏b/GCC/HCS12/ptmao.h
"

186 #ifde
GCC_MCF5235


187 
	~"../../Sour/p܏b/GCC/MCF5235/ptmao.h
"

190 #ifde
COLDFIRE_V2_GCC


191 
	~"../../../Sour/p܏b/GCC/CdFe_V2/ptmao.h
"

194 #ifde
COLDFIRE_V2_CODEWARRIOR


195 
	~"../../Sour/p܏b/CodeWri/CdFe_V2/ptmao.h
"

198 #ifde
GCC_PPC405


199 
	~"../../Sour/p܏b/GCC/PPC405_Xx/ptmao.h
"

202 #ifde
GCC_PPC440


203 
	~"../../Sour/p܏b/GCC/PPC440_Xx/ptmao.h
"

206 #ifde
_16FX_SOFTUNE


207 
	~"..\..\Sour\p܏b\Sou\MB96340\ptmao.h
"

210 #ifde
BCC_INDUSTRIAL_PC_PORT


214 
	~"cfig.h
"

215 
	~"..\p܏b\BCC\16BDOS\PC\tmao.h
"

216 
__u
 
	t__r
 * 
	tpxISR
 )();

219 #ifde
BCC_FLASH_LITE_186_PORT


223 
	~"cfig.h
"

224 
	~"..\p܏b\BCC\16BDOS\sh186\tmao.h
"

225 
__u
 
	t__r
 * 
	tpxISR
 )();

228 #ifde
__GNUC__


229 #ifde
__AVR32_AVR32A__


230 
	~"ptmao.h
"

234 #ifde
__ICCAVR32__


235 #ifde
__CORE__


236 #i
__CORE__
 =
__AVR32A__


237 
	~"ptmao.h
"

242 #ifde
__91467D


243 
	~"ptmao.h
"

246 #ifde
__96340


247 
	~"ptmao.h
"

251 #ifde
__IAR_V850ES_Fx3__


252 
	~"../../Sour/p܏b/IAR/V850ES/ptmao.h
"

255 #ifde
__IAR_V850ES_Jx3__


256 
	~"../../Sour/p܏b/IAR/V850ES/ptmao.h
"

259 #ifde
__IAR_V850ES_Jx3_L__


260 
	~"../../Sour/p܏b/IAR/V850ES/ptmao.h
"

263 #ifde
__IAR_V850ES_Jx2__


264 
	~"../../Sour/p܏b/IAR/V850ES/ptmao.h
"

267 #ifde
__IAR_V850ES_Hx2__


268 
	~"../../Sour/p܏b/IAR/V850ES/ptmao.h
"

271 #ifde
__IAR_78K0R_Kx3__


272 
	~"../../Sour/p܏b/IAR/78K0R/ptmao.h
"

275 #ifde
__IAR_78K0R_Kx3L__


276 
	~"../../Sour/p܏b/IAR/78K0R/ptmao.h
"

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\EVENT_~1.C

28 
	~<dlib.h
>

33 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

36 
	~"FeRTOS.h
"

37 
	~"sk.h
"

38 
	~"tims.h
"

39 
	~"evt_groups.h
"

45 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


50 #i
cfigUSE_16_BIT_TICKS
 == 1

51 
	#evtCLEAR_EVENTS_ON_EXIT_BIT
 0x0100U

	)

52 
	#evtUNBLOCKED_DUE_TO_BIT_SET
 0x0200U

	)

53 
	#evtWAIT_FOR_ALL_BITS
 0x0400U

	)

54 
	#evtEVENT_BITS_CONTROL_BYTES
 0xff00U

	)

56 
	#evtCLEAR_EVENTS_ON_EXIT_BIT
 0x01000000UL

	)

57 
	#evtUNBLOCKED_DUE_TO_BIT_SET
 0x02000000UL

	)

58 
	#evtWAIT_FOR_ALL_BITS
 0x04000000UL

	)

59 
	#evtEVENT_BITS_CONTROL_BYTES
 0xff000000UL

	)

62 
	sEvtGroupDef_t


64 
EvtBs_t
 
	muxEvtBs
;

65 
Li_t
 
	mxTasksWagFBs
;

67 #i
cfigUSE_TRACE_FACILITY
 == 1 )

68 
UBaTy_t
 
	muxEvtGroupNumb
;

71 #i
cfigSUPPORT_STATIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

72 
ut8_t
 
	mucStiyAod
;

74 } 
	tEvtGroup_t
;

86 
BaTy_t
 
	$vTeWaCdi
cڡ 
EvtBs_t
 
uxCutEvtBs
,

87 cڡ 
EvtBs_t
 
uxBsToWaF
,

88 cڡ 
BaTy_t
 
xWaFABs
 ) 
PRIVILEGED_FUNCTION
;

92 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

94 
EvtGroupHd_t
 
	$xEvtGroupCeStic

SticEvtGroup_t
 * 
pxEvtGroupBufr
 )

96 
EvtGroup_t
 * 
pxEvtBs
;

99 
	`cfigASSERT

pxEvtGroupBufr
 );

101 #i
cfigASSERT_DEFINED
 == 1 )

106 vީ
size_t
 
xSize
 = 
SticEvtGroup_t
 );

107 
	`cfigASSERT

xSize
 =
EvtGroup_t
 ) );

112 
pxEvtBs
 = ( 
EvtGroup_t
 * ) 
pxEvtGroupBufr
;

114 if
pxEvtBs
 !
NULL
 )

116 
pxEvtBs
->
uxEvtBs
 = 0;

117 
	`vLiInli
&
pxEvtBs
->
xTasksWagFBs
 ) );

119 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

124 
pxEvtBs
->
ucStiyAod
 = 
pdTRUE
;

128 
	`aEVENT_GROUP_CREATE

pxEvtBs
 );

135 
	`aEVENT_GROUP_CREATE_FAILED
();

138  
pxEvtBs
;

139 
	}
}

144 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

146 
EvtGroupHd_t
 
	$xEvtGroupCe
( )

148 
EvtGroup_t
 * 
pxEvtBs
;

163 
pxEvtBs
 = ( 
EvtGroup_t
 * ) 
	`pvPtMloc
( ( EventGroup_t ) );

165 if
pxEvtBs
 !
NULL
 )

167 
pxEvtBs
->
uxEvtBs
 = 0;

168 
	`vLiInli
&
pxEvtBs
->
xTasksWagFBs
 ) );

170 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

175 
pxEvtBs
->
ucStiyAod
 = 
pdFALSE
;

179 
	`aEVENT_GROUP_CREATE

pxEvtBs
 );

183 
	`aEVENT_GROUP_CREATE_FAILED
();

186  
pxEvtBs
;

187 
	}
}

192 
EvtBs_t
 
	$xEvtGroupSync

EvtGroupHd_t
 
xEvtGroup
,

193 cڡ 
EvtBs_t
 
uxBsToS
,

194 cڡ 
EvtBs_t
 
uxBsToWaF
,

195 
TickTy_t
 
xTicksToWa
 )

197 
EvtBs_t
 
uxOrigBVue
, 
uxRu
;

198 
EvtGroup_t
 * 
pxEvtBs
 = 
xEvtGroup
;

199 
BaTy_t
 
xA̗dyYlded
;

200 
BaTy_t
 
xTimeoutOccued
 = 
pdFALSE
;

202 
	`cfigASSERT

uxBsToWaF
 & 
evtEVENT_BITS_CONTROL_BYTES
 ) == 0 );

203 
	`cfigASSERT

uxBsToWaF
 != 0 );

204 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

206 
	`cfigASSERT
!
	`xTaskGSchedurS
(=
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa
 != 0 ) ) );

210 
	`vTaskSudA
();

212 
uxOrigBVue
 = 
pxEvtBs
->
uxEvtBs
;

214 
	`xEvtGroupSBs

xEvtGroup
, 
uxBsToS
 );

216 if
uxOrigBVue
 | 
uxBsToS
 ) & 
uxBsToWaF
 ) == uxBitsToWaitFor )

219 
uxRu
 = ( 
uxOrigBVue
 | 
uxBsToS
 );

223 
pxEvtBs
->
uxEvtBs
 &~
uxBsToWaF
;

225 
xTicksToWa
 = 0;

229 if
xTicksToWa
 !
TickTy_t
 ) 0 )

231 
	`aEVENT_GROUP_SYNC_BLOCK

xEvtGroup
, 
uxBsToS
, 
uxBsToWaF
 );

236 
	`vTaskPOnUndedEvtLi
&
pxEvtBs
->
xTasksWagFBs
 ), ( 
uxBsToWaF
 | 
evtCLEAR_EVENTS_ON_EXIT_BIT
 | 
evtWAIT_FOR_ALL_BITS
 ), 
xTicksToWa
 );

242 
uxRu
 = 0;

248 
uxRu
 = 
pxEvtBs
->
uxEvtBs
;

249 
xTimeoutOccued
 = 
pdTRUE
;

253 
xA̗dyYlded
 = 
	`xTaskResumeA
();

255 if
xTicksToWa
 !
TickTy_t
 ) 0 )

257 if
xA̗dyYlded
 =
pdFALSE
 )

259 
	`ptYIELD_WITHIN_API
();

263 
	`mtCOVERAGE_TEST_MARKER
();

270 
uxRu
 = 
	`uxTaskRetEvtImVue
();

272 if
uxRu
 & 
evtUNBLOCKED_DUE_TO_BIT_SET
 ) =
EvtBs_t
 ) 0 )

275 
	`skENTER_CRITICAL
();

277 
uxRu
 = 
pxEvtBs
->
uxEvtBs
;

283 if
uxRu
 & 
uxBsToWaF
 ) == uxBitsToWaitFor )

285 
pxEvtBs
->
uxEvtBs
 &~
uxBsToWaF
;

289 
	`mtCOVERAGE_TEST_MARKER
();

292 
	`skEXIT_CRITICAL
();

294 
xTimeoutOccued
 = 
pdTRUE
;

303 
uxRu
 &~
evtEVENT_BITS_CONTROL_BYTES
;

306 
	`aEVENT_GROUP_SYNC_END

xEvtGroup
, 
uxBsToS
, 
uxBsToWaF
, 
xTimeoutOccued
 );

309 
xTimeoutOccued
;

311  
uxRu
;

312 
	}
}

315 
EvtBs_t
 
	$xEvtGroupWaBs

EvtGroupHd_t
 
xEvtGroup
,

316 cڡ 
EvtBs_t
 
uxBsToWaF
,

317 cڡ 
BaTy_t
 
xCˬOnEx
,

318 cڡ 
BaTy_t
 
xWaFABs
,

319 
TickTy_t
 
xTicksToWa
 )

321 
EvtGroup_t
 * 
pxEvtBs
 = 
xEvtGroup
;

322 
EvtBs_t
 
uxRu
, 
uxCڌBs
 = 0;

323 
BaTy_t
 
xWaCdiM
, 
xA̗dyYlded
;

324 
BaTy_t
 
xTimeoutOccued
 = 
pdFALSE
;

328 
	`cfigASSERT

xEvtGroup
 );

329 
	`cfigASSERT

uxBsToWaF
 & 
evtEVENT_BITS_CONTROL_BYTES
 ) == 0 );

330 
	`cfigASSERT

uxBsToWaF
 != 0 );

331 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

333 
	`cfigASSERT
!
	`xTaskGSchedurS
(=
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa
 != 0 ) ) );

337 
	`vTaskSudA
();

339 cڡ 
EvtBs_t
 
uxCutEvtBs
 = 
pxEvtBs
->
uxEvtBs
;

342 
xWaCdiM
 = 
	`vTeWaCdi

uxCutEvtBs
, 
uxBsToWaF
, 
xWaFABs
 );

344 if
xWaCdiM
 !
pdFALSE
 )

348 
uxRu
 = 
uxCutEvtBs
;

349 
xTicksToWa
 = ( 
TickTy_t
 ) 0;

352 if
xCˬOnEx
 !
pdFALSE
 )

354 
pxEvtBs
->
uxEvtBs
 &~
uxBsToWaF
;

358 
	`mtCOVERAGE_TEST_MARKER
();

361 if
xTicksToWa
 =
TickTy_t
 ) 0 )

365 
uxRu
 = 
uxCutEvtBs
;

366 
xTimeoutOccued
 = 
pdTRUE
;

374 if
xCˬOnEx
 !
pdFALSE
 )

376 
uxCڌBs
 |
evtCLEAR_EVENTS_ON_EXIT_BIT
;

380 
	`mtCOVERAGE_TEST_MARKER
();

383 if
xWaFABs
 !
pdFALSE
 )

385 
uxCڌBs
 |
evtWAIT_FOR_ALL_BITS
;

389 
	`mtCOVERAGE_TEST_MARKER
();

395 
	`vTaskPOnUndedEvtLi
&
pxEvtBs
->
xTasksWagFBs
 ), ( 
uxBsToWaF
 | 
uxCڌBs
 ), 
xTicksToWa
 );

400 
uxRu
 = 0;

402 
	`aEVENT_GROUP_WAIT_BITS_BLOCK

xEvtGroup
, 
uxBsToWaF
 );

405 
xA̗dyYlded
 = 
	`xTaskResumeA
();

407 if
xTicksToWa
 !
TickTy_t
 ) 0 )

409 if
xA̗dyYlded
 =
pdFALSE
 )

411 
	`ptYIELD_WITHIN_API
();

415 
	`mtCOVERAGE_TEST_MARKER
();

422 
uxRu
 = 
	`uxTaskRetEvtImVue
();

424 if
uxRu
 & 
evtUNBLOCKED_DUE_TO_BIT_SET
 ) =
EvtBs_t
 ) 0 )

426 
	`skENTER_CRITICAL
();

429 
uxRu
 = 
pxEvtBs
->
uxEvtBs
;

433 if
	`vTeWaCdi

uxRu
, 
uxBsToWaF
, 
xWaFABs
 ) !
pdFALSE
 )

435 if
xCˬOnEx
 !
pdFALSE
 )

437 
pxEvtBs
->
uxEvtBs
 &~
uxBsToWaF
;

441 
	`mtCOVERAGE_TEST_MARKER
();

446 
	`mtCOVERAGE_TEST_MARKER
();

449 
xTimeoutOccued
 = 
pdTRUE
;

451 
	`skEXIT_CRITICAL
();

459 
uxRu
 &~
evtEVENT_BITS_CONTROL_BYTES
;

462 
	`aEVENT_GROUP_WAIT_BITS_END

xEvtGroup
, 
uxBsToWaF
, 
xTimeoutOccued
 );

465 
xTimeoutOccued
;

467  
uxRu
;

468 
	}
}

471 
EvtBs_t
 
	$xEvtGroupCˬBs

EvtGroupHd_t
 
xEvtGroup
,

472 cڡ 
EvtBs_t
 
uxBsToCˬ
 )

474 
EvtGroup_t
 * 
pxEvtBs
 = 
xEvtGroup
;

475 
EvtBs_t
 
uxRu
;

479 
	`cfigASSERT

xEvtGroup
 );

480 
	`cfigASSERT

uxBsToCˬ
 & 
evtEVENT_BITS_CONTROL_BYTES
 ) == 0 );

482 
	`skENTER_CRITICAL
();

484 
	`aEVENT_GROUP_CLEAR_BITS

xEvtGroup
, 
uxBsToCˬ
 );

488 
uxRu
 = 
pxEvtBs
->
uxEvtBs
;

491 
pxEvtBs
->
uxEvtBs
 &~
uxBsToCˬ
;

493 
	`skEXIT_CRITICAL
();

495  
uxRu
;

496 
	}
}

499 #i
cfigUSE_TRACE_FACILITY
 =1 ) && ( 
INCLUDE_xTimPdFuniCl
 =1 ) && ( 
cfigUSE_TIMERS
 == 1 ) )

501 
BaTy_t
 
	$xEvtGroupCˬBsFromISR

EvtGroupHd_t
 
xEvtGroup
,

502 cڡ 
EvtBs_t
 
uxBsToCˬ
 )

504 
BaTy_t
 
xRu
;

506 
	`aEVENT_GROUP_CLEAR_BITS_FROM_ISR

xEvtGroup
, 
uxBsToCˬ
 );

507 
xRu
 = 
	`xTimPdFuniClFromISR

vEvtGroupCˬBsClback
, ( * ) 
xEvtGroup
, ( 
ut32_t
 ) 
uxBsToCˬ
, 
NULL
 );

509  
xRu
;

510 
	}
}

515 
EvtBs_t
 
	$xEvtGroupGBsFromISR

EvtGroupHd_t
 
xEvtGroup
 )

517 
UBaTy_t
 
uxSavedIruStus
;

518 
EvtGroup_t
 cڡ * cڡ 
pxEvtBs
 = 
xEvtGroup
;

519 
EvtBs_t
 
uxRu
;

521 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

523 
uxRu
 = 
pxEvtBs
->
uxEvtBs
;

525 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

527  
uxRu
;

528 
	}
}

531 
EvtBs_t
 
	$xEvtGroupSBs

EvtGroupHd_t
 
xEvtGroup
,

532 cڡ 
EvtBs_t
 
uxBsToS
 )

534 
LiIm_t
 * 
pxLiIm
, * 
pxNext
;

535 
LiIm_t
 cڡ * 
pxLiEnd
;

536 
Li_t
 cڡ * 
pxLi
;

537 
EvtBs_t
 
uxBsToCˬ
 = 0, 
uxBsWaedF
, 
uxCڌBs
;

538 
EvtGroup_t
 * 
pxEvtBs
 = 
xEvtGroup
;

539 
BaTy_t
 
xMchFound
 = 
pdFALSE
;

543 
	`cfigASSERT

xEvtGroup
 );

544 
	`cfigASSERT

uxBsToS
 & 
evtEVENT_BITS_CONTROL_BYTES
 ) == 0 );

546 
pxLi
 = &
pxEvtBs
->
xTasksWagFBs
 );

547 
pxLiEnd
 = 
	`liGET_END_MARKER

pxLi
 );

548 
	`vTaskSudA
();

550 
	`aEVENT_GROUP_SET_BITS

xEvtGroup
, 
uxBsToS
 );

552 
pxLiIm
 = 
	`liGET_HEAD_ENTRY

pxLi
 );

555 
pxEvtBs
->
uxEvtBs
 |
uxBsToS
;

558  
pxLiIm
 !
pxLiEnd
 )

560 
pxNext
 = 
	`liGET_NEXT

pxLiIm
 );

561 
uxBsWaedF
 = 
	`liGET_LIST_ITEM_VALUE

pxLiIm
 );

562 
xMchFound
 = 
pdFALSE
;

565 
uxCڌBs
 = 
uxBsWaedF
 & 
evtEVENT_BITS_CONTROL_BYTES
;

566 
uxBsWaedF
 &~
evtEVENT_BITS_CONTROL_BYTES
;

568 if
uxCڌBs
 & 
evtWAIT_FOR_ALL_BITS
 ) =
EvtBs_t
 ) 0 )

571 if
uxBsWaedF
 & 
pxEvtBs
->
uxEvtBs
 ) !
EvtBs_t
 ) 0 )

573 
xMchFound
 = 
pdTRUE
;

577 
	`mtCOVERAGE_TEST_MARKER
();

580 if
uxBsWaedF
 & 
pxEvtBs
->
uxEvtBs
 ) == uxBitsWaitedFor )

583 
xMchFound
 = 
pdTRUE
;

590 if
xMchFound
 !
pdFALSE
 )

593 if
uxCڌBs
 & 
evtCLEAR_EVENTS_ON_EXIT_BIT
 ) !
EvtBs_t
 ) 0 )

595 
uxBsToCˬ
 |
uxBsWaedF
;

599 
	`mtCOVERAGE_TEST_MARKER
();

607 
	`vTaskRemoveFromUndedEvtLi

pxLiIm
, 
pxEvtBs
->
uxEvtBs
 | 
evtUNBLOCKED_DUE_TO_BIT_SET
 );

613 
pxLiIm
 = 
pxNext
;

618 
pxEvtBs
->
uxEvtBs
 &~
uxBsToCˬ
;

620 
	`xTaskResumeA
();

622  
pxEvtBs
->
uxEvtBs
;

623 
	}
}

626 
	$vEvtGroupDe

EvtGroupHd_t
 
xEvtGroup
 )

628 
EvtGroup_t
 * 
pxEvtBs
 = 
xEvtGroup
;

629 cڡ 
Li_t
 * 
pxTasksWagFBs
 = &
pxEvtBs
->
xTasksWagFBs
 );

631 
	`vTaskSudA
();

633 
	`aEVENT_GROUP_DELETE

xEvtGroup
 );

635  
	`liCURRENT_LIST_LENGTH

pxTasksWagFBs
 ) > ( 
UBaTy_t
 ) 0 )

639 
	`cfigASSERT

pxTasksWagFBs
->
xLiEnd
.
pxNext
 !cڡ 
LiIm_t
 * ) &(xTasksWaitingForBits->xListEnd ) );

640 
	`vTaskRemoveFromUndedEvtLi

pxTasksWagFBs
->
xLiEnd
.
pxNext
, 
evtUNBLOCKED_DUE_TO_BIT_SET
 );

643 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 0 ) )

647 
	`vPtFe

pxEvtBs
 );

649 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

653 if
pxEvtBs
->
ucStiyAod
 =
ut8_t
 ) 
pdFALSE
 )

655 
	`vPtFe

pxEvtBs
 );

659 
	`mtCOVERAGE_TEST_MARKER
();

664 
	`xTaskResumeA
();

665 
	}
}

670 
	$vEvtGroupSBsClback
* 
pvEvtGroup
,

671 cڡ 
ut32_t
 
ulBsToS
 )

673 
	`xEvtGroupSBs

pvEvtGroup
, ( 
EvtBs_t
 ) 
ulBsToS
 );

674 
	}
}

679 
	$vEvtGroupCˬBsClback
* 
pvEvtGroup
,

680 cڡ 
ut32_t
 
ulBsToCˬ
 )

682 
	`xEvtGroupCˬBs

pvEvtGroup
, ( 
EvtBs_t
 ) 
ulBsToCˬ
 );

683 
	}
}

686 
BaTy_t
 
	$vTeWaCdi
cڡ 
EvtBs_t
 
uxCutEvtBs
,

687 cڡ 
EvtBs_t
 
uxBsToWaF
,

688 cڡ 
BaTy_t
 
xWaFABs
 )

690 
BaTy_t
 
xWaCdiM
 = 
pdFALSE
;

692 if
xWaFABs
 =
pdFALSE
 )

696 if
uxCutEvtBs
 & 
uxBsToWaF
 ) !
EvtBs_t
 ) 0 )

698 
xWaCdiM
 = 
pdTRUE
;

702 
	`mtCOVERAGE_TEST_MARKER
();

709 if
uxCutEvtBs
 & 
uxBsToWaF
 ) == uxBitsToWaitFor )

711 
xWaCdiM
 = 
pdTRUE
;

715 
	`mtCOVERAGE_TEST_MARKER
();

719  
xWaCdiM
;

720 
	}
}

723 #i
cfigUSE_TRACE_FACILITY
 =1 ) && ( 
INCLUDE_xTimPdFuniCl
 =1 ) && ( 
cfigUSE_TIMERS
 == 1 ) )

725 
BaTy_t
 
	$xEvtGroupSBsFromISR

EvtGroupHd_t
 
xEvtGroup
,

726 cڡ 
EvtBs_t
 
uxBsToS
,

727 
BaTy_t
 * 
pxHighPriܙyTaskWok
 )

729 
BaTy_t
 
xRu
;

731 
	`aEVENT_GROUP_SET_BITS_FROM_ISR

xEvtGroup
, 
uxBsToS
 );

732 
xRu
 = 
	`xTimPdFuniClFromISR

vEvtGroupSBsClback
, ( * ) 
xEvtGroup
, ( 
ut32_t
 ) 
uxBsToS
, 
pxHighPriܙyTaskWok
 );

734  
xRu
;

735 
	}
}

740 #i
cfigUSE_TRACE_FACILITY
 == 1 )

742 
UBaTy_t
 
	$uxEvtGroupGNumb
* 
xEvtGroup
 )

744 
UBaTy_t
 
xRu
;

745 
EvtGroup_t
 cڡ * 
pxEvtBs
 = ( EvtGroup_* ) 
xEvtGroup
;

747 if
xEvtGroup
 =
NULL
 )

749 
xRu
 = 0;

753 
xRu
 = 
pxEvtBs
->
uxEvtGroupNumb
;

756  
xRu
;

757 
	}
}

762 #i
cfigUSE_TRACE_FACILITY
 == 1 )

764 
	$vEvtGroupSNumb
* 
xEvtGroup
,

765 
UBaTy_t
 
uxEvtGroupNumb
 )

767 
EvtGroup_t
 * ) 
xEvtGroup
 )->
uxEvtGroupNumb
 = uxEventGroupNumber;

768 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\EVENT_~1.H

27 #ide
EVENT_GROUPS_H


28 
	#EVENT_GROUPS_H


	)

30 #ide
INC_FREERTOS_H


31 #r "udFeRTOS.h" 
mu
 

 

 
sour
 
fes
 
befe
 "includevent_groups.h"

35 
	~"tims.h
"

38 #ifde
__lulus


82 
EvtGroupDef_t
;

83 
EvtGroupDef_t
 * 
	tEvtGroupHd_t
;

93 
TickTy_t
 
	tEvtBs_t
;

147 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

148 
EvtGroupHd_t
 
xEvtGroupCe

PRIVILEGED_FUNCTION
;

200 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

201 
EvtGroupHd_t
 
xEvtGroupCeStic

SticEvtGroup_t
 * 
pxEvtGroupBufr
 ) 
PRIVILEGED_FUNCTION
;

296 
EvtBs_t
 
xEvtGroupWaBs

EvtGroupHd_t
 
xEvtGroup
,

297 cڡ 
EvtBs_t
 
uxBsToWaF
,

298 cڡ 
BaTy_t
 
xCˬOnEx
,

299 cڡ 
BaTy_t
 
xWaFABs
,

300 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

357 
EvtBs_t
 
xEvtGroupCˬBs

EvtGroupHd_t
 
xEvtGroup
,

358 cڡ 
EvtBs_t
 
uxBsToCˬ
 ) 
PRIVILEGED_FUNCTION
;

413 #i
cfigUSE_TRACE_FACILITY
 == 1 )

414 
BaTy_t
 
xEvtGroupCˬBsFromISR

EvtGroupHd_t
 
xEvtGroup
,

415 cڡ 
EvtBs_t
 
uxBsToCˬ
 ) 
PRIVILEGED_FUNCTION
;

417 
	#xEvtGroupCˬBsFromISR

xEvtGroup
, 
uxBsToCˬ
 ) \

418 
	`xTimPdFuniClFromISR

vEvtGroupCˬBsClback
, ( * ) 
xEvtGroup
, ( 
ut32_t
 ) 
uxBsToCˬ
, 
NULL
 )

	)

493 
EvtBs_t
 
xEvtGroupSBs

EvtGroupHd_t
 
xEvtGroup
,

494 cڡ 
EvtBs_t
 
uxBsToS
 ) 
PRIVILEGED_FUNCTION
;

568 #i
cfigUSE_TRACE_FACILITY
 == 1 )

569 
BaTy_t
 
xEvtGroupSBsFromISR

EvtGroupHd_t
 
xEvtGroup
,

570 cڡ 
EvtBs_t
 
uxBsToS
,

571 
BaTy_t
 * 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

573 
	#xEvtGroupSBsFromISR

xEvtGroup
, 
uxBsToS
, 
pxHighPriܙyTaskWok
 ) \

574 
	`xTimPdFuniClFromISR

vEvtGroupSBsClback
, ( * ) 
xEvtGroup
, ( 
ut32_t
 ) 
uxBsToS
, 
pxHighPriܙyTaskWok
 )

	)

701 
EvtBs_t
 
xEvtGroupSync

EvtGroupHd_t
 
xEvtGroup
,

702 cڡ 
EvtBs_t
 
uxBsToS
,

703 cڡ 
EvtBs_t
 
uxBsToWaF
,

704 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

723 
	#xEvtGroupGBs

xEvtGroup
 ) 
	`xEvtGroupCˬBs
xEvtGroup, 0 )

	)

740 
EvtBs_t
 
xEvtGroupGBsFromISR

EvtGroupHd_t
 
xEvtGroup
 ) 
PRIVILEGED_FUNCTION
;

754 
vEvtGroupDe

EvtGroupHd_t
 
xEvtGroup
 ) 
PRIVILEGED_FUNCTION
;

757 
vEvtGroupSBsClback
* 
pvEvtGroup
,

758 cڡ 
ut32_t
 
ulBsToS
 ) 
PRIVILEGED_FUNCTION
;

759 
vEvtGroupCˬBsClback
* 
pvEvtGroup
,

760 cڡ 
ut32_t
 
ulBsToCˬ
 ) 
PRIVILEGED_FUNCTION
;

763 #i
cfigUSE_TRACE_FACILITY
 == 1 )

764 
UBaTy_t
 
uxEvtGroupGNumb
* 
xEvtGroup
 ) 
PRIVILEGED_FUNCTION
;

765 
vEvtGroupSNumb
* 
xEvtGroup
,

766 
UBaTy_t
 
uxEvtGroupNumb
 ) 
PRIVILEGED_FUNCTION
;

770 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\FREERT~1.H

29 #ide
FREERTOS_CONFIG_H


30 
	#FREERTOS_CONFIG_H


	)

31 
	~"m32f4xx.h
"

45 #ifde
__ICCARM__


46 
	~<dt.h
>

47 
ut32_t
 
SyemCeClock
;

50 
	#cfigUSE_PREEMPTION
 1

51 
	#cfigUSE_IDLE_HOOK
 1

	)

52 
	#cfigUSE_TICK_HOOK
 1

	)

53 
	#cfigCPU_CLOCK_HZ
 ( 
SyemCeClock
 )

	)

54 
	#cfigTICK_RATE_HZ
 ( ( 
TickTy_t
 ) 1000 )

	)

55 
	#cfigMAX_PRIORITIES
 ( 5 )

	)

56 
	#cfigMINIMAL_STACK_SIZE
 ( ( 130 )

	)

57 
	#cfigTOTAL_HEAP_SIZE
 ( ( 
size_t
 ) ( 75 * 1024 ) )

	)

58 
	#cfigMAX_TASK_NAME_LEN
 ( 10 )

	)

59 
	#cfigUSE_TRACE_FACILITY
 1

	)

60 
	#cfigUSE_16_BIT_TICKS
 0

	)

61 
	#cfigIDLE_SHOULD_YIELD
 1

	)

62 
	#cfigUSE_MUTEXES
 1

	)

63 
	#cfigQUEUE_REGISTRY_SIZE
 8

	)

64 
	#cfigCHECK_FOR_STACK_OVERFLOW
 2

	)

65 
	#cfigUSE_RECURSIVE_MUTEXES
 1

	)

66 
	#cfigUSE_MALLOC_FAILED_HOOK
 1

	)

67 
	#cfigUSE_APPLICATION_TASK_TAG
 0

	)

68 
	#cfigUSE_COUNTING_SEMAPHORES
 1

	)

69 
	#cfigGENERATE_RUN_TIME_STATS
 0

	)

72 
	#cfigUSE_CO_ROUTINES
 0

	)

73 
	#cfigMAX_CO_ROUTINE_PRIORITIES
 ( 2 )

	)

76 
	#cfigUSE_TIMERS
 1

	)

77 
	#cfigTIMER_TASK_PRIORITY
 ( 1 )

	)

78 
	#cfigTIMER_QUEUE_LENGTH
 10

	)

79 
	#cfigTIMER_TASK_STACK_DEPTH
 ( 
cfigMINIMAL_STACK_SIZE
 * 2 )

	)

83 
	#INCLUDE_vTaskPriܙyS
 1

	)

84 
	#INCLUDE_uxTaskPriܙyG
 1

	)

85 
	#INCLUDE_vTaskDe
 1

	)

86 
	#INCLUDE_vTaskC˪UpResours
 1

	)

87 
	#INCLUDE_vTaskSud
 1

	)

88 
	#INCLUDE_vTaskDayU
 1

	)

89 
	#INCLUDE_vTaskDay
 1

	)

92 #ifde
__NVIC_PRIO_BITS


94 
	#cfigPRIO_BITS
 
__NVIC_PRIO_BITS


	)

96 
	#cfigPRIO_BITS
 4

	)

101 
	#cfigLIBRARY_LOWEST_INTERRUPT_PRIORITY
 0xf

	)

107 
	#cfigLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 5

	)

111 
	#cfigKERNEL_INTERRUPT_PRIORITY
 ( 
cfigLIBRARY_LOWEST_INTERRUPT_PRIORITY
 << (8 - 
cfigPRIO_BITS
)

	)

114 
	#cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ( 
cfigLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 << (8 - 
cfigPRIO_BITS
)

	)

118 
	#cfigASSERT

x
 ) ifx ) =0 ) { 
	`skDISABLE_INTERRUPTS
();  ;; ); }

	)

122 
	#vPtSVCHdr
 
SVC_Hdr


	)

123 
	#xPtPdSVHdr
 
PdSV_Hdr


	)

124 
	#xPtSysTickHdr
 
SysTick_Hdr


	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\FreeRTOS.h

27 #ide
INC_FREERTOS_H


28 
	#INC_FREERTOS_H


	)

33 
	~<ddef.h
>

48 
	~<dt.h
>

51 #ifde
__lulus


57 
	~"FeRTOSCfig.h
"

60 
	~"ojdefs.h
"

63 
	~"p܏b.h
"

66 #ide
cfigUSE_NEWLIB_REENTRANT


67 
	#cfigUSE_NEWLIB_REENTRANT
 0

	)

71 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

72 
	~<t.h
>

81 #ide
cfigMINIMAL_STACK_SIZE


82 #r 
Missg
 
defi
: 
cfigMINIMAL_STACK_SIZE
 
mu
 
be
 
defed
 

 
FeRTOSCfig
.
h
. cfigMINIMAL_STACK_SIZE 
defes
 
the
 
size
 ( 
wds

of
h
ack
 
lod
 
to
h
id
 
sk
. 
Rer
th
demo
 
oje
 
ovided
 
your
 
pt
 
a
 
suab
 
vue
.

85 #ide
cfigMAX_PRIORITIES


86 #r 
Missg
 
defi
: 
cfigMAX_PRIORITIES
 
mu
 
be
 
defed
 

 
FeRTOSCfig
.
h
. 
S
 
the
 
Cfiguti
 
i
 
of
h
FeRTOS
 
API
 
documti
 
das
.

89 #i
cfigMAX_PRIORITIES
 < 1

90 #r 
cfigMAX_PRIORITIES
 
mu
 
be
 
defed
 
to
 b
g
 
th
 

 
equ
o 1.

93 #ide
cfigUSE_PREEMPTION


94 #r 
Missg
 
defi
: 
cfigUSE_PREEMPTION
 
mu
 
be
 
defed
 

 
FeRTOSCfig
.
h
 
as
 
eh
 1 

 0. 
S
 
the
 
Cfiguti
 
i
 
of
h
FeRTOS
 
API
 
documti
 
das
.

97 #ide
cfigUSE_IDLE_HOOK


98 #r 
Missg
 
defi
: 
cfigUSE_IDLE_HOOK
 
mu
 
be
 
defed
 

 
FeRTOSCfig
.
h
 
as
 
eh
 1 

 0. 
S
 
the
 
Cfiguti
 
i
 
of
h
FeRTOS
 
API
 
documti
 
das
.

101 #ide
cfigUSE_TICK_HOOK


102 #r 
Missg
 
defi
: 
cfigUSE_TICK_HOOK
 
mu
 
be
 
defed
 

 
FeRTOSCfig
.
h
 
as
 
eh
 1 

 0. 
S
 
the
 
Cfiguti
 
i
 
of
h
FeRTOS
 
API
 
documti
 
das
.

105 #ide
cfigUSE_16_BIT_TICKS


106 #r 
Missg
 
defi
: 
cfigUSE_16_BIT_TICKS
 
mu
 
be
 
defed
 

 
FeRTOSCfig
.
h
 
as
 
eh
 1 

 0. 
S
 
the
 
Cfiguti
 
i
 
of
h
FeRTOS
 
API
 
documti
 
das
.

109 #ide
cfigUSE_CO_ROUTINES


110 
	#cfigUSE_CO_ROUTINES
 0

	)

113 #ide
INCLUDE_vTaskPriܙyS


114 
	#INCLUDE_vTaskPriܙyS
 0

	)

117 #ide
INCLUDE_uxTaskPriܙyG


118 
	#INCLUDE_uxTaskPriܙyG
 0

	)

121 #ide
INCLUDE_vTaskDe


122 
	#INCLUDE_vTaskDe
 0

	)

125 #ide
INCLUDE_vTaskSud


126 
	#INCLUDE_vTaskSud
 0

	)

129 #ifde
INCLUDE_xTaskDayU


130 #ifde
INCLUDE_vTaskDayU


134 #r 
INCLUDE_vTaskDayU
 
d
 
INCLUDE_xTaskDayU
 
e
 
bh
 
defed
. INCLUDE_vTaskDayU 
is
 
no
 
lg
 
qued
nd 
should
 
be
 
moved


138 #ide
INCLUDE_xTaskDayU


139 #ifde
INCLUDE_vTaskDayU


145 
	#INCLUDE_xTaskDayU
 
INCLUDE_vTaskDayU


	)

149 #ide
INCLUDE_xTaskDayU


150 
	#INCLUDE_xTaskDayU
 0

	)

153 #ide
INCLUDE_vTaskDay


154 
	#INCLUDE_vTaskDay
 0

	)

157 #ide
INCLUDE_xTaskGIdTaskHd


158 
	#INCLUDE_xTaskGIdTaskHd
 0

	)

161 #ide
INCLUDE_xTaskAbtDay


162 
	#INCLUDE_xTaskAbtDay
 0

	)

165 #ide
INCLUDE_xQueueGMuxHd


166 
	#INCLUDE_xQueueGMuxHd
 0

	)

169 #ide
INCLUDE_xSemheGMuxHd


170 
	#INCLUDE_xSemheGMuxHd
 
INCLUDE_xQueueGMuxHd


	)

173 #ide
INCLUDE_xTaskGHd


174 
	#INCLUDE_xTaskGHd
 0

	)

177 #ide
INCLUDE_uxTaskGSckHighWMk


178 
	#INCLUDE_uxTaskGSckHighWMk
 0

	)

181 #ide
INCLUDE_uxTaskGSckHighWMk2


182 
	#INCLUDE_uxTaskGSckHighWMk2
 0

	)

185 #ide
INCLUDE_eTaskGS


186 
	#INCLUDE_eTaskGS
 0

	)

189 #ide
INCLUDE_xTaskResumeFromISR


190 
	#INCLUDE_xTaskResumeFromISR
 1

	)

193 #ide
INCLUDE_xTimPdFuniCl


194 
	#INCLUDE_xTimPdFuniCl
 0

	)

197 #ide
INCLUDE_xTaskGSchedurS


198 
	#INCLUDE_xTaskGSchedurS
 0

	)

201 #ide
INCLUDE_xTaskGCutTaskHd


202 
	#INCLUDE_xTaskGCutTaskHd
 0

	)

205 #i
cfigUSE_CO_ROUTINES
 != 0

206 #ide
cfigMAX_CO_ROUTINE_PRIORITIES


207 #r 
cfigMAX_CO_ROUTINE_PRIORITIES
 
mu
 
be
 
g
 
th
 

 
equ
 
to
 1.

211 #ide
cfigUSE_DAEMON_TASK_STARTUP_HOOK


212 
	#cfigUSE_DAEMON_TASK_STARTUP_HOOK
 0

	)

215 #ide
cfigUSE_APPLICATION_TASK_TAG


216 
	#cfigUSE_APPLICATION_TASK_TAG
 0

	)

219 #ide
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS


220 
	#cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 0

	)

223 #ide
cfigUSE_RECURSIVE_MUTEXES


224 
	#cfigUSE_RECURSIVE_MUTEXES
 0

	)

227 #ide
cfigUSE_MUTEXES


228 
	#cfigUSE_MUTEXES
 0

	)

231 #ide
cfigUSE_TIMERS


232 
	#cfigUSE_TIMERS
 0

	)

235 #ide
cfigUSE_COUNTING_SEMAPHORES


236 
	#cfigUSE_COUNTING_SEMAPHORES
 0

	)

239 #ide
cfigUSE_ALTERNATIVE_API


240 
	#cfigUSE_ALTERNATIVE_API
 0

	)

243 #ide
ptCRITICAL_NESTING_IN_TCB


244 
	#ptCRITICAL_NESTING_IN_TCB
 0

	)

247 #ide
cfigMAX_TASK_NAME_LEN


248 
	#cfigMAX_TASK_NAME_LEN
 16

	)

251 #ide
cfigIDLE_SHOULD_YIELD


252 
	#cfigIDLE_SHOULD_YIELD
 1

	)

255 #i
cfigMAX_TASK_NAME_LEN
 < 1

256 #r 
cfigMAX_TASK_NAME_LEN
 
mu
 
be
 
t
 
to
 
a
 
mimum
 
of
 1 

 
FeRTOSCfig
.
h


259 #ide
cfigASSERT


260 
	#cfigASSERT

x
 )

	)

261 
	#cfigASSERT_DEFINED
 0

	)

263 
	#cfigASSERT_DEFINED
 1

	)

271 #ide
cfigPRECONDITION


272 
	#cfigPRECONDITION

X
 ) 
	`cfigASSERT
X )

	)

273 
	#cfigPRECONDITION_DEFINED
 0

	)

275 
	#cfigPRECONDITION_DEFINED
 1

	)

278 #ide
ptMEMORY_BARRIER


279 
	#ptMEMORY_BARRIER
()

	)

282 #ide
ptSOFTWARE_BARRIER


283 
	#ptSOFTWARE_BARRIER
()

	)

287 #i
cfigUSE_TIMERS
 == 1

289 #ide
cfigTIMER_TASK_PRIORITY


290 #r 
If
 
cfigUSE_TIMERS
 
is
 
t
 
to
 1 
th
 
cfigTIMER_TASK_PRIORITY
 
mu
 
so
 
be
 
defed
.

293 #ide
cfigTIMER_QUEUE_LENGTH


294 #r 
If
 
cfigUSE_TIMERS
 
is
 
t
 
to
 1 
th
 
cfigTIMER_QUEUE_LENGTH
 
mu
 
so
 
be
 
defed
.

297 #ide
cfigTIMER_TASK_STACK_DEPTH


298 #r 
If
 
cfigUSE_TIMERS
 
is
 
t
 
to
 1 
th
 
cfigTIMER_TASK_STACK_DEPTH
 
mu
 
so
 
be
 
defed
.

303 #ide
ptSET_INTERRUPT_MASK_FROM_ISR


304 
	#ptSET_INTERRUPT_MASK_FROM_ISR
(0

	)

307 #ide
ptCLEAR_INTERRUPT_MASK_FROM_ISR


308 
	#ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedStusVue
 ) ( 
	)
uxSavedStatusValue

311 #ide
ptCLEAN_UP_TCB


312 
	#ptCLEAN_UP_TCB

pxTCB
 ) ( 
	)
pxTCB

315 #ide
ptPRE_TASK_DELETE_HOOK


316 
	#ptPRE_TASK_DELETE_HOOK

pvTaskToDe
, 
pxYldPdg
 )

	)

319 #ide
ptSETUP_TCB


320 
	#ptSETUP_TCB

pxTCB
 ) ( 
	)
pxTCB

323 #ide
cfigQUEUE_REGISTRY_SIZE


324 
	#cfigQUEUE_REGISTRY_SIZE
 0U

	)

327 #i
cfigQUEUE_REGISTRY_SIZE
 < 1 )

328 
	#vQueueAddToRegiry

xQueue
, 
pcName
 )

	)

329 
	#vQueueUegiQueue

xQueue
 )

	)

330 
	#pcQueueGName

xQueue
 )

	)

333 #ide
ptPOINTER_SIZE_TYPE


334 
	#ptPOINTER_SIZE_TYPE
 
ut32_t


	)

338 #ide
aSTART


342 
	#aSTART
()

	)

345 #ide
aEND


349 
	#aEND
()

	)

352 #ide
aTASK_SWITCHED_IN


356 
	#aTASK_SWITCHED_IN
()

	)

359 #ide
aINCREASE_TICK_COUNT


363 
	#aINCREASE_TICK_COUNT

x
 )

	)

366 #ide
aLOW_POWER_IDLE_BEGIN


368 
	#aLOW_POWER_IDLE_BEGIN
()

	)

371 #ide
aLOW_POWER_IDLE_END


373 
	#aLOW_POWER_IDLE_END
()

	)

376 #ide
aTASK_SWITCHED_OUT


380 
	#aTASK_SWITCHED_OUT
()

	)

383 #ide
aTASK_PRIORITY_INHERIT


390 
	#aTASK_PRIORITY_INHERIT

pxTCBOfMuxHd
, 
uxInhedPriܙy
 )

	)

393 #ide
aTASK_PRIORITY_DISINHERIT


399 
	#aTASK_PRIORITY_DISINHERIT

pxTCBOfMuxHd
, 
uxOrigPriܙy
 )

	)

402 #ide
aBLOCKING_ON_QUEUE_RECEIVE


408 
	#aBLOCKING_ON_QUEUE_RECEIVE

pxQueue
 )

	)

411 #ide
aBLOCKING_ON_QUEUE_PEEK


417 
	#aBLOCKING_ON_QUEUE_PEEK

pxQueue
 )

	)

420 #ide
aBLOCKING_ON_QUEUE_SEND


426 
	#aBLOCKING_ON_QUEUE_SEND

pxQueue
 )

	)

429 #ide
cfigCHECK_FOR_STACK_OVERFLOW


430 
	#cfigCHECK_FOR_STACK_OVERFLOW
 0

	)

433 #ide
cfigRECORD_STACK_HIGH_ADDRESS


434 
	#cfigRECORD_STACK_HIGH_ADDRESS
 0

	)

437 #ide
cfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H


438 
	#cfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H
 0

	)

443 #ide
aMOVED_TASK_TO_READY_STATE


444 
	#aMOVED_TASK_TO_READY_STATE

pxTCB
 )

	)

447 #ide
aPOST_MOVED_TASK_TO_READY_STATE


448 
	#aPOST_MOVED_TASK_TO_READY_STATE

pxTCB
 )

	)

451 #ide
aQUEUE_CREATE


452 
	#aQUEUE_CREATE

pxNewQueue
 )

	)

455 #ide
aQUEUE_CREATE_FAILED


456 
	#aQUEUE_CREATE_FAILED

ucQueueTy
 )

	)

459 #ide
aCREATE_MUTEX


460 
	#aCREATE_MUTEX

pxNewQueue
 )

	)

463 #ide
aCREATE_MUTEX_FAILED


464 
	#aCREATE_MUTEX_FAILED
()

	)

467 #ide
aGIVE_MUTEX_RECURSIVE


468 
	#aGIVE_MUTEX_RECURSIVE

pxMux
 )

	)

471 #ide
aGIVE_MUTEX_RECURSIVE_FAILED


472 
	#aGIVE_MUTEX_RECURSIVE_FAILED

pxMux
 )

	)

475 #ide
aTAKE_MUTEX_RECURSIVE


476 
	#aTAKE_MUTEX_RECURSIVE

pxMux
 )

	)

479 #ide
aTAKE_MUTEX_RECURSIVE_FAILED


480 
	#aTAKE_MUTEX_RECURSIVE_FAILED

pxMux
 )

	)

483 #ide
aCREATE_COUNTING_SEMAPHORE


484 
	#aCREATE_COUNTING_SEMAPHORE
()

	)

487 #ide
aCREATE_COUNTING_SEMAPHORE_FAILED


488 
	#aCREATE_COUNTING_SEMAPHORE_FAILED
()

	)

491 #ide
aQUEUE_SET_SEND


492 
	#aQUEUE_SET_SEND
 
aQUEUE_SEND


	)

495 #ide
aQUEUE_SEND


496 
	#aQUEUE_SEND

pxQueue
 )

	)

499 #ide
aQUEUE_SEND_FAILED


500 
	#aQUEUE_SEND_FAILED

pxQueue
 )

	)

503 #ide
aQUEUE_RECEIVE


504 
	#aQUEUE_RECEIVE

pxQueue
 )

	)

507 #ide
aQUEUE_PEEK


508 
	#aQUEUE_PEEK

pxQueue
 )

	)

511 #ide
aQUEUE_PEEK_FAILED


512 
	#aQUEUE_PEEK_FAILED

pxQueue
 )

	)

515 #ide
aQUEUE_PEEK_FROM_ISR


516 
	#aQUEUE_PEEK_FROM_ISR

pxQueue
 )

	)

519 #ide
aQUEUE_RECEIVE_FAILED


520 
	#aQUEUE_RECEIVE_FAILED

pxQueue
 )

	)

523 #ide
aQUEUE_SEND_FROM_ISR


524 
	#aQUEUE_SEND_FROM_ISR

pxQueue
 )

	)

527 #ide
aQUEUE_SEND_FROM_ISR_FAILED


528 
	#aQUEUE_SEND_FROM_ISR_FAILED

pxQueue
 )

	)

531 #ide
aQUEUE_RECEIVE_FROM_ISR


532 
	#aQUEUE_RECEIVE_FROM_ISR

pxQueue
 )

	)

535 #ide
aQUEUE_RECEIVE_FROM_ISR_FAILED


536 
	#aQUEUE_RECEIVE_FROM_ISR_FAILED

pxQueue
 )

	)

539 #ide
aQUEUE_PEEK_FROM_ISR_FAILED


540 
	#aQUEUE_PEEK_FROM_ISR_FAILED

pxQueue
 )

	)

543 #ide
aQUEUE_DELETE


544 
	#aQUEUE_DELETE

pxQueue
 )

	)

547 #ide
aTASK_CREATE


548 
	#aTASK_CREATE

pxNewTCB
 )

	)

551 #ide
aTASK_CREATE_FAILED


552 
	#aTASK_CREATE_FAILED
()

	)

555 #ide
aTASK_DELETE


556 
	#aTASK_DELETE

pxTaskToDe
 )

	)

559 #ide
aTASK_DELAY_UNTIL


560 
	#aTASK_DELAY_UNTIL

x
 )

	)

563 #ide
aTASK_DELAY


564 
	#aTASK_DELAY
()

	)

567 #ide
aTASK_PRIORITY_SET


568 
	#aTASK_PRIORITY_SET

pxTask
, 
uxNewPriܙy
 )

	)

571 #ide
aTASK_SUSPEND


572 
	#aTASK_SUSPEND

pxTaskToSud
 )

	)

575 #ide
aTASK_RESUME


576 
	#aTASK_RESUME

pxTaskToResume
 )

	)

579 #ide
aTASK_RESUME_FROM_ISR


580 
	#aTASK_RESUME_FROM_ISR

pxTaskToResume
 )

	)

583 #ide
aTASK_INCREMENT_TICK


584 
	#aTASK_INCREMENT_TICK

xTickCou
 )

	)

587 #ide
aTIMER_CREATE


588 
	#aTIMER_CREATE

pxNewTim
 )

	)

591 #ide
aTIMER_CREATE_FAILED


592 
	#aTIMER_CREATE_FAILED
()

	)

595 #ide
aTIMER_COMMAND_SEND


596 
	#aTIMER_COMMAND_SEND

xTim
, 
xMesgeID
, 
xMesgeVueVue
, 
xRu
 )

	)

599 #ide
aTIMER_EXPIRED


600 
	#aTIMER_EXPIRED

pxTim
 )

	)

603 #ide
aTIMER_COMMAND_RECEIVED


604 
	#aTIMER_COMMAND_RECEIVED

pxTim
, 
xMesgeID
, 
xMesgeVue
 )

	)

607 #ide
aMALLOC


608 
	#aMALLOC

pvAddss
, 
uiSize
 )

	)

611 #ide
aFREE


612 
	#aFREE

pvAddss
, 
uiSize
 )

	)

615 #ide
aEVENT_GROUP_CREATE


616 
	#aEVENT_GROUP_CREATE

xEvtGroup
 )

	)

619 #ide
aEVENT_GROUP_CREATE_FAILED


620 
	#aEVENT_GROUP_CREATE_FAILED
()

	)

623 #ide
aEVENT_GROUP_SYNC_BLOCK


624 
	#aEVENT_GROUP_SYNC_BLOCK

xEvtGroup
, 
uxBsToS
, 
uxBsToWaF
 )

	)

627 #ide
aEVENT_GROUP_SYNC_END


628 
	#aEVENT_GROUP_SYNC_END

xEvtGroup
, 
uxBsToS
, 
uxBsToWaF
, 
xTimeoutOccued
 ) ( 
	)
xTimeoutOccurred

631 #ide
aEVENT_GROUP_WAIT_BITS_BLOCK


632 
	#aEVENT_GROUP_WAIT_BITS_BLOCK

xEvtGroup
, 
uxBsToWaF
 )

	)

635 #ide
aEVENT_GROUP_WAIT_BITS_END


636 
	#aEVENT_GROUP_WAIT_BITS_END

xEvtGroup
, 
uxBsToWaF
, 
xTimeoutOccued
 ) ( 
	)
xTimeoutOccurred

639 #ide
aEVENT_GROUP_CLEAR_BITS


640 
	#aEVENT_GROUP_CLEAR_BITS

xEvtGroup
, 
uxBsToCˬ
 )

	)

643 #ide
aEVENT_GROUP_CLEAR_BITS_FROM_ISR


644 
	#aEVENT_GROUP_CLEAR_BITS_FROM_ISR

xEvtGroup
, 
uxBsToCˬ
 )

	)

647 #ide
aEVENT_GROUP_SET_BITS


648 
	#aEVENT_GROUP_SET_BITS

xEvtGroup
, 
uxBsToS
 )

	)

651 #ide
aEVENT_GROUP_SET_BITS_FROM_ISR


652 
	#aEVENT_GROUP_SET_BITS_FROM_ISR

xEvtGroup
, 
uxBsToS
 )

	)

655 #ide
aEVENT_GROUP_DELETE


656 
	#aEVENT_GROUP_DELETE

xEvtGroup
 )

	)

659 #ide
aPEND_FUNC_CALL


660 
	#aPEND_FUNC_CALL

xFuniToPd
, 
pvPam1
, 
ulPam2
, 
t
 )

	)

663 #ide
aPEND_FUNC_CALL_FROM_ISR


664 
	#aPEND_FUNC_CALL_FROM_ISR

xFuniToPd
, 
pvPam1
, 
ulPam2
, 
t
 )

	)

667 #ide
aQUEUE_REGISTRY_ADD


668 
	#aQUEUE_REGISTRY_ADD

xQueue
, 
pcQueueName
 )

	)

671 #ide
aTASK_NOTIFY_TAKE_BLOCK


672 
	#aTASK_NOTIFY_TAKE_BLOCK

uxIndexToWa
 )

	)

675 #ide
aTASK_NOTIFY_TAKE


676 
	#aTASK_NOTIFY_TAKE

uxIndexToWa
 )

	)

679 #ide
aTASK_NOTIFY_WAIT_BLOCK


680 
	#aTASK_NOTIFY_WAIT_BLOCK

uxIndexToWa
 )

	)

683 #ide
aTASK_NOTIFY_WAIT


684 
	#aTASK_NOTIFY_WAIT

uxIndexToWa
 )

	)

687 #ide
aTASK_NOTIFY


688 
	#aTASK_NOTIFY

uxIndexToNify
 )

	)

691 #ide
aTASK_NOTIFY_FROM_ISR


692 
	#aTASK_NOTIFY_FROM_ISR

uxIndexToNify
 )

	)

695 #ide
aTASK_NOTIFY_GIVE_FROM_ISR


696 
	#aTASK_NOTIFY_GIVE_FROM_ISR

uxIndexToNify
 )

	)

699 #ide
aSTREAM_BUFFER_CREATE_FAILED


700 
	#aSTREAM_BUFFER_CREATE_FAILED

xIsMesgeBufr
 )

	)

703 #ide
aSTREAM_BUFFER_CREATE_STATIC_FAILED


704 
	#aSTREAM_BUFFER_CREATE_STATIC_FAILED

xRu
, 
xIsMesgeBufr
 )

	)

707 #ide
aSTREAM_BUFFER_CREATE


708 
	#aSTREAM_BUFFER_CREATE

pxSmBufr
, 
xIsMesgeBufr
 )

	)

711 #ide
aSTREAM_BUFFER_DELETE


712 
	#aSTREAM_BUFFER_DELETE

xSmBufr
 )

	)

715 #ide
aSTREAM_BUFFER_RESET


716 
	#aSTREAM_BUFFER_RESET

xSmBufr
 )

	)

719 #ide
aBLOCKING_ON_STREAM_BUFFER_SEND


720 
	#aBLOCKING_ON_STREAM_BUFFER_SEND

xSmBufr
 )

	)

723 #ide
aSTREAM_BUFFER_SEND


724 
	#aSTREAM_BUFFER_SEND

xSmBufr
, 
xBysSt
 )

	)

727 #ide
aSTREAM_BUFFER_SEND_FAILED


728 
	#aSTREAM_BUFFER_SEND_FAILED

xSmBufr
 )

	)

731 #ide
aSTREAM_BUFFER_SEND_FROM_ISR


732 
	#aSTREAM_BUFFER_SEND_FROM_ISR

xSmBufr
, 
xBysSt
 )

	)

735 #ide
aBLOCKING_ON_STREAM_BUFFER_RECEIVE


736 
	#aBLOCKING_ON_STREAM_BUFFER_RECEIVE

xSmBufr
 )

	)

739 #ide
aSTREAM_BUFFER_RECEIVE


740 
	#aSTREAM_BUFFER_RECEIVE

xSmBufr
, 
xReivedLgth
 )

	)

743 #ide
aSTREAM_BUFFER_RECEIVE_FAILED


744 
	#aSTREAM_BUFFER_RECEIVE_FAILED

xSmBufr
 )

	)

747 #ide
aSTREAM_BUFFER_RECEIVE_FROM_ISR


748 
	#aSTREAM_BUFFER_RECEIVE_FROM_ISR

xSmBufr
, 
xReivedLgth
 )

	)

751 #ide
cfigGENERATE_RUN_TIME_STATS


752 
	#cfigGENERATE_RUN_TIME_STATS
 0

	)

755 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

757 #ide
ptCONFIGURE_TIMER_FOR_RUN_TIME_STATS


758 #r 
If
 
cfigGENERATE_RUN_TIME_STATS
 
is
 
defed
 
th
 
ptCONFIGURE_TIMER_FOR_RUN_TIME_STATS
 
mu
 
so
 
be
 defed.tCONFIGURE_TIMER_FOR_RUN_TIME_STATS 
should
 

 
a
 
pt
 
y
 
funi
 
to
 
tup
 
rh
 
tim
/
cou
 
th
 
n
h b
ud
 
as
 
the
 
run
 
time
 couim
ba
.

761 #ide
ptGET_RUN_TIME_COUNTER_VALUE


762 #ide
ptALT_GET_RUN_TIME_COUNTER_VALUE


763 #r 
If
 
cfigGENERATE_RUN_TIME_STATS
 
is
 
defed
 
th
 
eh
 
ptGET_RUN_TIME_COUNTER_VALUE
 

 
ptALT_GET_RUN_TIME_COUNTER_VALUE
 
mu
 
so
 
be
 defed. 
S
 
the
 
exames
 
ovided
 
d
h
FeRTOS
 
web
 
se
 
me
 
fmi
.

769 #ide
ptCONFIGURE_TIMER_FOR_RUN_TIME_STATS


770 
	#ptCONFIGURE_TIMER_FOR_RUN_TIME_STATS
()

	)

773 #ide
cfigUSE_MALLOC_FAILED_HOOK


774 
	#cfigUSE_MALLOC_FAILED_HOOK
 0

	)

777 #ide
ptPRIVILEGE_BIT


778 
	#ptPRIVILEGE_BIT
 ( ( 
UBaTy_t
 ) 0x00 )

	)

781 #ide
ptYIELD_WITHIN_API


782 
	#ptYIELD_WITHIN_API
 
ptYIELD


	)

785 #ide
ptSUPPRESS_TICKS_AND_SLEEP


786 
	#ptSUPPRESS_TICKS_AND_SLEEP

xExedIdTime
 )

	)

789 #ide
cfigEXPECTED_IDLE_TIME_BEFORE_SLEEP


790 
	#cfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 2

	)

793 #i
cfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 < 2

794 #r 
cfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 
mu
 
n
 
be
 
ss
 
th
 2

797 #ide
cfigUSE_TICKLESS_IDLE


798 
	#cfigUSE_TICKLESS_IDLE
 0

	)

801 #ide
cfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING


802 
	#cfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING

x
 )

	)

805 #ide
cfigPRE_SLEEP_PROCESSING


806 
	#cfigPRE_SLEEP_PROCESSING

x
 )

	)

809 #ide
cfigPOST_SLEEP_PROCESSING


810 
	#cfigPOST_SLEEP_PROCESSING

x
 )

	)

813 #ide
cfigUSE_QUEUE_SETS


814 
	#cfigUSE_QUEUE_SETS
 0

	)

817 #ide
ptTASK_USES_FLOATING_POINT


818 
	#ptTASK_USES_FLOATING_POINT
()

	)

821 #ide
ptALLOCATE_SECURE_CONTEXT


822 
	#ptALLOCATE_SECURE_CONTEXT

ulSecuSckSize
 )

	)

825 #ide
ptDONT_DISCARD


826 
	#ptDONT_DISCARD


	)

829 #ide
cfigUSE_TIME_SLICING


830 
	#cfigUSE_TIME_SLICING
 1

	)

833 #ide
cfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS


834 
	#cfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 0

	)

837 #ide
cfigUSE_STATS_FORMATTING_FUNCTIONS


838 
	#cfigUSE_STATS_FORMATTING_FUNCTIONS
 0

	)

841 #ide
ptASSERT_IF_INTERRUPT_PRIORITY_INVALID


842 
	#ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
()

	)

845 #ide
cfigUSE_TRACE_FACILITY


846 
	#cfigUSE_TRACE_FACILITY
 0

	)

849 #ide
mtCOVERAGE_TEST_MARKER


850 
	#mtCOVERAGE_TEST_MARKER
()

	)

853 #ide
mtCOVERAGE_TEST_DELAY


854 
	#mtCOVERAGE_TEST_DELAY
()

	)

857 #ide
ptASSERT_IF_IN_ISR


858 
	#ptASSERT_IF_IN_ISR
()

	)

861 #ide
cfigUSE_PORT_OPTIMISED_TASK_SELECTION


862 
	#cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 0

	)

865 #ide
cfigAPPLICATION_ALLOCATED_HEAP


866 
	#cfigAPPLICATION_ALLOCATED_HEAP
 0

	)

869 #ide
cfigUSE_TASK_NOTIFICATIONS


870 
	#cfigUSE_TASK_NOTIFICATIONS
 1

	)

873 #ide
cfigTASK_NOTIFICATION_ARRAY_ENTRIES


874 
	#cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 1

	)

877 #i
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 < 1

878 #r 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 
mu
 
be
 

 
a
 1

881 #ide
cfigUSE_POSIX_ERRNO


882 
	#cfigUSE_POSIX_ERRNO
 0

	)

885 #ide
ptTICK_TYPE_IS_ATOMIC


886 
	#ptTICK_TYPE_IS_ATOMIC
 0

	)

889 #ide
cfigSUPPORT_STATIC_ALLOCATION


891 
	#cfigSUPPORT_STATIC_ALLOCATION
 0

	)

894 #ide
cfigSUPPORT_DYNAMIC_ALLOCATION


896 
	#cfigSUPPORT_DYNAMIC_ALLOCATION
 1

	)

899 #ide
cfigSTACK_DEPTH_TYPE


903 
	#cfigSTACK_DEPTH_TYPE
 
ut16_t


	)

906 #ide
cfigMESSAGE_BUFFER_LENGTH_TYPE


911 
	#cfigMESSAGE_BUFFER_LENGTH_TYPE
 
size_t


	)

915 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

916 #i
INCLUDE_vTaskSud
 != 1 )

917 #r 
INCLUDE_vTaskSud
 
mu
 
be
 
t
 
to
 1 
cfigUSE_TICKLESS_IDLE
 
is
 
n
 seto 0

921 #i
cfigSUPPORT_STATIC_ALLOCATION
 =0 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 0 ) )

922 #r 
cfigSUPPORT_STATIC_ALLOCATION
 
d
 
cfigSUPPORT_DYNAMIC_ALLOCATION
 

 
bh
 
be
 0, 
but
 
n
 both be 1.

925 #i
cfigUSE_RECURSIVE_MUTEXES
 =1 ) && ( 
cfigUSE_MUTEXES
 != 1 ) )

926 #r 
cfigUSE_MUTEXES
 
mu
 
be
 
t
 
to
 1
u
 
cursive
 
muxes


929 #ide
cfigINITIAL_TICK_COUNT


930 
	#cfigINITIAL_TICK_COUNT
 0

	)

933 #i
ptTICK_TYPE_IS_ATOMIC
 == 0 )

938 
	#ptTICK_TYPE_ENTER_CRITICAL
(
	`ptENTER_CRITICAL
()

	)

939 
	#ptTICK_TYPE_EXIT_CRITICAL
(
	`ptEXIT_CRITICAL
()

	)

940 
	#ptTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR
(
	`ptSET_INTERRUPT_MASK_FROM_ISR
()

	)

941 
	#ptTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR

x
 ) 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR
x ) )

	)

946 
	#ptTICK_TYPE_ENTER_CRITICAL
()

	)

947 
	#ptTICK_TYPE_EXIT_CRITICAL
()

	)

948 
	#ptTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR
(0

	)

949 
	#ptTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR

x
 ) ( 
	)
x

954 #ide
cfigENABLE_BACKWARD_COMPATIBILITY


955 
	#cfigENABLE_BACKWARD_COMPATIBILITY
 1

	)

958 #ide
cfigPRINTF


970 
	#cfigPRINTF

X
 )

	)

973 #ide
cfigMAX


977 
	#cfigMAX

a
, 
b
 ) ( ( ( ) > ( b ) ) ? ( ) : ( b ) )

	)

980 #ide
cfigMIN


984 
	#cfigMIN

a
, 
b
 ) ( ( ( ) < ( b ) ) ? ( ) : ( b ) )

	)

987 #i
cfigENABLE_BACKWARD_COMPATIBILITY
 == 1

988 
	#eTaskSG
 
eTaskGS


	)

989 
	#ptTickTy
 
TickTy_t


	)

990 
	#xTaskHd
 
TaskHd_t


	)

991 
	#xQueueHd
 
QueueHd_t


	)

992 
	#xSemheHd
 
SemheHd_t


	)

993 
	#xQueueSHd
 
QueueSHd_t


	)

994 
	#xQueueSMembHd
 
QueueSMembHd_t


	)

995 
	#xTimeOutTy
 
TimeOut_t


	)

996 
	#xMemyRegi
 
MemyRegi_t


	)

997 
	#xTaskPams
 
TaskPams_t


	)

998 
	#xTaskStusTy
 
TaskStus_t


	)

999 
	#xTimHd
 
TimHd_t


	)

1000 
	#xCoRouteHd
 
CoRouteHd_t


	)

1001 
	#pdTASK_HOOK_CODE
 
TaskHookFuni_t


	)

1002 
	#ptTICK_RATE_MS
 
ptTICK_PERIOD_MS


	)

1003 
	#pcTaskGTaskName
 
pcTaskGName


	)

1004 
	#pcTimGTimName
 
pcTimGName


	)

1005 
	#pcQueueGQueueName
 
pcQueueGName


	)

1006 
	#vTaskGTaskInfo
 
vTaskGInfo


	)

1007 
	#xTaskGIdRunTimeCou
 
ulTaskGIdRunTimeCou


	)

1011 
	#tmrTIMER_CALLBACK
 
TimClbackFuni_t


	)

1012 
	#pdTASK_CODE
 
TaskFuni_t


	)

1013 
	#xLiIm
 
LiIm_t


	)

1014 
	#xLi
 
Li_t


	)

1018 
	#pxCڏ
 
pvCڏ


	)

1021 #i
cfigUSE_ALTERNATIVE_API
 != 0 )

1022 #r 
The
 
ive
 
API
 
was
 
dd
 
some
 
time
 
ago
, 
d
 wa
moved
 

 
FeRTOS
 
V9
.0 0

1029 #ide
cfigUSE_TASK_FPU_SUPPORT


1030 
	#cfigUSE_TASK_FPU_SUPPORT
 1

	)

1035 #ide
cfigENABLE_MPU


1036 
	#cfigENABLE_MPU
 0

	)

1041 #ide
cfigENABLE_FPU


1042 
	#cfigENABLE_FPU
 1

	)

1047 #ide
cfigENABLE_TRUSTZONE


1048 
	#cfigENABLE_TRUSTZONE
 1

	)

1053 #ide
cfigRUN_FREERTOS_SECURE_ONLY


1054 
	#cfigRUN_FREERTOS_SECURE_ONLY
 0

	)

1099 
	#tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 \

1100 
ptUSING_MPU_WRAPPERS
 =0 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) ) || \

1101 
ptUSING_MPU_WRAPPERS
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) ) )

	)

1113 
	sxSTATIC_LIST_ITEM


1115 #i
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 1 )

1116 
TickTy_t
 
xDummy1
;

1118 
TickTy_t
 
xDummy2
;

1119 * 
pvDummy3
[ 4 ];

1120 #i
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 1 )

1121 
TickTy_t
 
xDummy4
;

1124 
xSTATIC_LIST_ITEM
 
	tSticLiIm_t
;

1127 
	sxSTATIC_MINI_LIST_ITEM


1129 #i
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 1 )

1130 
TickTy_t
 
xDummy1
;

1132 
TickTy_t
 
xDummy2
;

1133 * 
pvDummy3
[ 2 ];

1135 
xSTATIC_MINI_LIST_ITEM
 
	tSticMiLiIm_t
;

1138 
	sxSTATIC_LIST


1140 #i
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 1 )

1141 
TickTy_t
 
xDummy1
;

1143 
UBaTy_t
 
uxDummy2
;

1144 * 
pvDummy3
;

1145 
SticMiLiIm_t
 
xDummy4
;

1146 #i
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 1 )

1147 
TickTy_t
 
xDummy5
;

1149 } 
	tSticLi_t
;

1164 
	sxSTATIC_TCB


1166 * 
pxDummy1
;

1167 #i
ptUSING_MPU_WRAPPERS
 == 1 )

1168 
xMPU_SETTINGS
 
xDummy2
;

1170 
SticLiIm_t
 
xDummy3
[ 2 ];

1171 
UBaTy_t
 
uxDummy5
;

1172 * 
pxDummy6
;

1173 
ut8_t
 
ucDummy7
[ 
cfigMAX_TASK_NAME_LEN
 ];

1174 #i
ptSTACK_GROWTH
 > 0 ) || ( 
cfigRECORD_STACK_HIGH_ADDRESS
 == 1 ) )

1175 * 
pxDummy8
;

1177 #i
ptCRITICAL_NESTING_IN_TCB
 == 1 )

1178 
UBaTy_t
 
uxDummy9
;

1180 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1181 
UBaTy_t
 
uxDummy10
[ 2 ];

1183 #i
cfigUSE_MUTEXES
 == 1 )

1184 
UBaTy_t
 
uxDummy12
[ 2 ];

1186 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

1187 * 
pxDummy14
;

1189 #i
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 > 0 )

1190 * 
pvDummy15
[ 
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 ];

1192 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

1193 
ut32_t
 
ulDummy16
;

1195 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

1196 
_t
 
xDummy17
;

1198 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

1199 
ut32_t
 
ulDummy18
[ 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 ];

1200 
ut8_t
 
ucDummy19
[ 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 ];

1202 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

1203 
ut8_t
 
uxDummy20
;

1206 #i
INCLUDE_xTaskAbtDay
 == 1 )

1207 
ut8_t
 
ucDummy21
;

1209 #i
cfigUSE_POSIX_ERRNO
 == 1 )

1210 
iDummy22
;

1212 } 
	tSticTask_t
;

1228 
	sxSTATIC_QUEUE


1230 * 
pvDummy1
[ 3 ];

1234 * 
pvDummy2
;

1235 
UBaTy_t
 
uxDummy2
;

1236 } 
u
;

1238 
SticLi_t
 
xDummy3
[ 2 ];

1239 
UBaTy_t
 
uxDummy4
[ 3 ];

1240 
ut8_t
 
ucDummy5
[ 2 ];

1242 #i
cfigSUPPORT_STATIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

1243 
ut8_t
 
ucDummy6
;

1246 #i
cfigUSE_QUEUE_SETS
 == 1 )

1247 * 
pvDummy7
;

1250 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1251 
UBaTy_t
 
uxDummy8
;

1252 
ut8_t
 
ucDummy9
;

1254 } 
	tSticQueue_t
;

1255 
SticQueue_t
 
	tSticSemhe_t
;

1271 
	sxSTATIC_EVENT_GROUP


1273 
TickTy_t
 
xDummy1
;

1274 
SticLi_t
 
xDummy2
;

1276 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1277 
UBaTy_t
 
uxDummy3
;

1280 #i
cfigSUPPORT_STATIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

1281 
ut8_t
 
ucDummy4
;

1283 } 
	tSticEvtGroup_t
;

1299 
	sxSTATIC_TIMER


1301 * 
pvDummy1
;

1302 
SticLiIm_t
 
xDummy2
;

1303 
TickTy_t
 
xDummy3
;

1304 * 
pvDummy5
;

1305 
TaskFuni_t
 
pvDummy6
;

1306 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1307 
UBaTy_t
 
uxDummy7
;

1309 
ut8_t
 
ucDummy8
;

1310 } 
	tSticTim_t
;

1326 
	sxSTATIC_STREAM_BUFFER


1328 
size_t
 
uxDummy1
[ 4 ];

1329 * 
pvDummy2
[ 3 ];

1330 
ut8_t
 
ucDummy3
;

1331 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1332 
UBaTy_t
 
uxDummy4
;

1334 } 
	tSticSmBufr_t
;

1337 
SticSmBufr_t
 
	tSticMesgeBufr_t
;

1340 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\MESSAG~1.H

61 #ide
FREERTOS_MESSAGE_BUFFER_H


62 
	#FREERTOS_MESSAGE_BUFFER_H


	)

64 #ide
INC_FREERTOS_H


69 
	~"am_bufr.h
"

72 #i
defed

__lulus
 )

83 * 
	tMesgeBufrHd_t
;

143 
	#xMesgeBufrCe

xBufrSizeBys
 ) \

144 
MesgeBufrHd_t
 ) 
	`xSmBufrGicCe

xBufrSizeBys
, ( 
size_t
 ) 0, 
pdTRUE
 )

	)

210 
	#xMesgeBufrCeStic

xBufrSizeBys
, 
pucMesgeBufrStageAa
, 
pxSticMesgeBufr
 ) \

211 
MesgeBufrHd_t
 ) 
	`xSmBufrGicCeStic

xBufrSizeBys
, 0, 
pdTRUE
, 
pucMesgeBufrStageAa
, 
pxSticMesgeBufr
 )

	)

310 
	#xMesgeBufrSd

xMesgeBufr
, 
pvTxDa
, 
xDaLgthBys
, 
xTicksToWa
 ) \

311 
	`xSmBufrSd

SmBufrHd_t
 ) 
xMesgeBufr
, 
pvTxDa
, 
xDaLgthBys
, 
xTicksToWa
 )

	)

415 
	#xMesgeBufrSdFromISR

xMesgeBufr
, 
pvTxDa
, 
xDaLgthBys
, 
pxHighPriܙyTaskWok
 ) \

416 
	`xSmBufrSdFromISR

SmBufrHd_t
 ) 
xMesgeBufr
, 
pvTxDa
, 
xDaLgthBys
, 
pxHighPriܙyTaskWok
 )

	)

504 
	#xMesgeBufrReive

xMesgeBufr
, 
pvRxDa
, 
xBufrLgthBys
, 
xTicksToWa
 ) \

505 
	`xSmBufrReive

SmBufrHd_t
 ) 
xMesgeBufr
, 
pvRxDa
, 
xBufrLgthBys
, 
xTicksToWa
 )

	)

606 
	#xMesgeBufrReiveFromISR

xMesgeBufr
, 
pvRxDa
, 
xBufrLgthBys
, 
pxHighPriܙyTaskWok
 ) \

607 
	`xSmBufrReiveFromISR

SmBufrHd_t
 ) 
xMesgeBufr
, 
pvRxDa
, 
xBufrLgthBys
, 
pxHighPriܙyTaskWok
 )

	)

627 
	#vMesgeBufrDe

xMesgeBufr
 ) \

628 
	`vSmBufrDe

SmBufrHd_t
 ) 
xMesgeBufr
 )

	)

645 
	#xMesgeBufrIsFu

xMesgeBufr
 ) \

646 
	`xSmBufrIsFu

SmBufrHd_t
 ) 
xMesgeBufr
 )

	)

662 
	#xMesgeBufrIsEmy

xMesgeBufr
 ) \

663 
	`xSmBufrIsEmy

SmBufrHd_t
 ) 
xMesgeBufr
 )

	)

686 
	#xMesgeBufrRet

xMesgeBufr
 ) \

687 
	`xSmBufrRet

SmBufrHd_t
 ) 
xMesgeBufr
 )

	)

709 
	#xMesgeBufrSAvaab

xMesgeBufr
 ) \

710 
	`xSmBufrSsAvaab

SmBufrHd_t
 ) 
xMesgeBufr
 )

	)

711 
	#xMesgeBufrSsAvaab

xMesgeBufr
 ) \

712 
	`xSmBufrSsAvaab

SmBufrHd_t
 ) 
xMesgeBufr
 )

	)

731 
	#xMesgeBufrNextLgthBys

xMesgeBufr
 ) \

732 
	`xSmBufrNextMesgeLgthBys

SmBufrHd_t
 ) 
xMesgeBufr
 ) 
PRIVILEGED_FUNCTION
;

	)

771 
	#xMesgeBufrSdComedFromISR

xMesgeBufr
, 
pxHighPriܙyTaskWok
 ) \

772 
	`xSmBufrSdComedFromISR

SmBufrHd_t
 ) 
xMesgeBufr
, 
pxHighPriܙyTaskWok
 )

	)

812 
	#xMesgeBufrReiveComedFromISR

xMesgeBufr
, 
pxHighPriܙyTaskWok
 ) \

813 
	`xSmBufrReiveComedFromISR

SmBufrHd_t
 ) 
xMesgeBufr
, 
pxHighPriܙyTaskWok
 )

	)

816 #i
defed

__lulus
 )

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\MPU_PR~1.H

36 #ide
MPU_PROTOTYPES_H


37 
	#MPU_PROTOTYPES_H


	)

40 
BaTy_t
 
	$MPU_xTaskCe

TaskFuni_t
 
pxTaskCode
,

41 cڡ * cڡ 
pcName
,

42 cڡ 
ut16_t
 
usSckDth
,

43 * cڡ 
pvPams
,

44 
UBaTy_t
 
uxPriܙy
,

45 
TaskHd_t
 * cڡ 
pxCedTask
 ) 
FREERTOS_SYSTEM_CALL
;

46 
TaskHd_t
 
	$MPU_xTaskCeStic

TaskFuni_t
 
pxTaskCode
,

47 cڡ * cڡ 
pcName
,

48 cڡ 
ut32_t
 
ulSckDth
,

49 * cڡ 
pvPams
,

50 
UBaTy_t
 
uxPriܙy
,

51 
SckTy_t
 * cڡ 
puxSckBufr
,

52 
SticTask_t
 * cڡ 
pxTaskBufr
 ) 
FREERTOS_SYSTEM_CALL
;

53 
	$MPU_vTaskDe

TaskHd_t
 
xTaskToDe
 ) 
FREERTOS_SYSTEM_CALL
;

54 
	$MPU_vTaskDay
cڡ 
TickTy_t
 
xTicksToDay
 ) 
FREERTOS_SYSTEM_CALL
;

55 
BaTy_t
 
	$MPU_xTaskDayU

TickTy_t
 * cڡ 
pxPviousWakeTime
,

56 cڡ 
TickTy_t
 
xTimeInemt
 ) 
FREERTOS_SYSTEM_CALL
;

57 
BaTy_t
 
	$MPU_xTaskAbtDay

TaskHd_t
 
xTask
 ) 
FREERTOS_SYSTEM_CALL
;

58 
UBaTy_t
 
	$MPU_uxTaskPriܙyG
cڡ 
TaskHd_t
 
xTask
 ) 
FREERTOS_SYSTEM_CALL
;

59 
eTaskS
 
	$MPU_eTaskGS

TaskHd_t
 
xTask
 ) 
FREERTOS_SYSTEM_CALL
;

60 
	$MPU_vTaskGInfo

TaskHd_t
 
xTask
,

61 
TaskStus_t
 * 
pxTaskStus
,

62 
BaTy_t
 
xGFeSckS
,

63 
eTaskS
 
eS
 ) 
FREERTOS_SYSTEM_CALL
;

64 
	$MPU_vTaskPriܙyS

TaskHd_t
 
xTask
,

65 
UBaTy_t
 
uxNewPriܙy
 ) 
FREERTOS_SYSTEM_CALL
;

66 
	$MPU_vTaskSud

TaskHd_t
 
xTaskToSud
 ) 
FREERTOS_SYSTEM_CALL
;

67 
	$MPU_vTaskResume

TaskHd_t
 
xTaskToResume
 ) 
FREERTOS_SYSTEM_CALL
;

68 
	$MPU_vTaskSSchedur

FREERTOS_SYSTEM_CALL
;

69 
	$MPU_vTaskSudA

FREERTOS_SYSTEM_CALL
;

70 
BaTy_t
 
	$MPU_xTaskResumeA

FREERTOS_SYSTEM_CALL
;

71 
TickTy_t
 
	$MPU_xTaskGTickCou

FREERTOS_SYSTEM_CALL
;

72 
UBaTy_t
 
	$MPU_uxTaskGNumbOfTasks

FREERTOS_SYSTEM_CALL
;

73 * 
	$MPU_pcTaskGName

TaskHd_t
 
xTaskToQuy
 ) 
FREERTOS_SYSTEM_CALL
;

74 
TaskHd_t
 
	$MPU_xTaskGHd
cڡ * 
pcNameToQuy
 ) 
FREERTOS_SYSTEM_CALL
;

75 
UBaTy_t
 
	$MPU_uxTaskGSckHighWMk

TaskHd_t
 
xTask
 ) 
FREERTOS_SYSTEM_CALL
;

76 
cfigSTACK_DEPTH_TYPE
 
	$MPU_uxTaskGSckHighWMk2

TaskHd_t
 
xTask
 ) 
FREERTOS_SYSTEM_CALL
;

77 
	$MPU_vTaskSAlitiTaskTag

TaskHd_t
 
xTask
,

78 
TaskHookFuni_t
 
pxHookFuni
 ) 
FREERTOS_SYSTEM_CALL
;

79 
TaskHookFuni_t
 
	$MPU_xTaskGAlitiTaskTag

TaskHd_t
 
xTask
 ) 
FREERTOS_SYSTEM_CALL
;

80 
	$MPU_vTaskSThadLolStagePor

TaskHd_t
 
xTaskToS
,

81 
BaTy_t
 
xIndex
,

82 * 
pvVue
 ) 
FREERTOS_SYSTEM_CALL
;

83 * 
	$MPU_pvTaskGThadLolStagePor

TaskHd_t
 
xTaskToQuy
,

84 
BaTy_t
 
xIndex
 ) 
FREERTOS_SYSTEM_CALL
;

85 
BaTy_t
 
	$MPU_xTaskClAlitiTaskHook

TaskHd_t
 
xTask
,

86 * 
pvPam
 ) 
FREERTOS_SYSTEM_CALL
;

87 
TaskHd_t
 
	$MPU_xTaskGIdTaskHd

FREERTOS_SYSTEM_CALL
;

88 
UBaTy_t
 
	$MPU_uxTaskGSyemS

TaskStus_t
 * cڡ 
pxTaskStusAay
,

89 cڡ 
UBaTy_t
 
uxAaySize
,

90 
ut32_t
 * cڡ 
pulTٮRunTime
 ) 
FREERTOS_SYSTEM_CALL
;

91 
ut32_t
 
	$MPU_ulTaskGIdRunTimeCou

FREERTOS_SYSTEM_CALL
;

92 
	$MPU_vTaskLi
* 
pcWreBufr
 ) 
FREERTOS_SYSTEM_CALL
;

93 
	$MPU_vTaskGRunTimeSts
* 
pcWreBufr
 ) 
FREERTOS_SYSTEM_CALL
;

94 
BaTy_t
 
	$MPU_xTaskGicNify

TaskHd_t
 
xTaskToNify
,

95 
UBaTy_t
 
uxIndexToNify
,

96 
ut32_t
 
ulVue
,

97 
eNifyAi
 
eAi
,

98 
ut32_t
 * 
pulPviousNifitiVue
 ) 
FREERTOS_SYSTEM_CALL
;

99 
BaTy_t
 
	$MPU_xTaskGicNifyWa

UBaTy_t
 
uxIndexToWaOn
,

100 
ut32_t
 
ulBsToCˬOnEry
,

101 
ut32_t
 
ulBsToCˬOnEx
,

102 
ut32_t
 * 
pulNifitiVue
,

103 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

104 
ut32_t
 
	$MPU_ulTaskGicNifyTake

UBaTy_t
 
uxIndexToWaOn
,

105 
BaTy_t
 
xCˬCouOnEx
,

106 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

107 
BaTy_t
 
	$MPU_xTaskGicNifySCˬ

TaskHd_t
 
xTask
,

108 
UBaTy_t
 
uxIndexToCˬ
 ) 
FREERTOS_SYSTEM_CALL
;

109 
ut32_t
 
	$MPU_ulTaskGicNifyVueCˬ

TaskHd_t
 
xTask
,

110 
UBaTy_t
 
uxIndexToCˬ
,

111 
ut32_t
 
ulBsToCˬ
 ) 
FREERTOS_SYSTEM_CALL
;

112 
BaTy_t
 
	$MPU_xTaskInemtTick

FREERTOS_SYSTEM_CALL
;

113 
TaskHd_t
 
	$MPU_xTaskGCutTaskHd

FREERTOS_SYSTEM_CALL
;

114 
	$MPU_vTaskSTimeOutS

TimeOut_t
 * cڡ 
pxTimeOut
 ) 
FREERTOS_SYSTEM_CALL
;

115 
BaTy_t
 
	$MPU_xTaskCheckFTimeOut

TimeOut_t
 * cڡ 
pxTimeOut
,

116 
TickTy_t
 * cڡ 
pxTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

117 
	$MPU_vTaskMisdYld

FREERTOS_SYSTEM_CALL
;

118 
BaTy_t
 
	$MPU_xTaskGSchedurS

FREERTOS_SYSTEM_CALL
;

119 
BaTy_t
 
	$MPU_xTaskCchUpTicks

TickTy_t
 
xTicksToCchUp
 ) 
FREERTOS_SYSTEM_CALL
;

122 
BaTy_t
 
	$MPU_xQueueGicSd

QueueHd_t
 
xQueue
,

123 cڡ * cڡ 
pvImToQueue
,

124 
TickTy_t
 
xTicksToWa
,

125 cڡ 
BaTy_t
 
xCyPosi
 ) 
FREERTOS_SYSTEM_CALL
;

126 
BaTy_t
 
	$MPU_xQueueReive

QueueHd_t
 
xQueue
,

127 * cڡ 
pvBufr
,

128 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

129 
BaTy_t
 
	$MPU_xQueuePk

QueueHd_t
 
xQueue
,

130 * cڡ 
pvBufr
,

131 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

132 
BaTy_t
 
	$MPU_xQueueSemheTake

QueueHd_t
 
xQueue
,

133 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

134 
UBaTy_t
 
	$MPU_uxQueueMesgesWag
cڡ 
QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

135 
UBaTy_t
 
	$MPU_uxQueueSsAvaab
cڡ 
QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

136 
	$MPU_vQueueDe

QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

137 
QueueHd_t
 
	$MPU_xQueueCeMux
cڡ 
ut8_t
 
ucQueueTy
 ) 
FREERTOS_SYSTEM_CALL
;

138 
QueueHd_t
 
	$MPU_xQueueCeMuxStic
cڡ 
ut8_t
 
ucQueueTy
,

139 
SticQueue_t
 * 
pxSticQueue
 ) 
FREERTOS_SYSTEM_CALL
;

140 
QueueHd_t
 
	$MPU_xQueueCeCougSemhe
cڡ 
UBaTy_t
 
uxMaxCou
,

141 cڡ 
UBaTy_t
 
uxInlCou
 ) 
FREERTOS_SYSTEM_CALL
;

142 
QueueHd_t
 
	$MPU_xQueueCeCougSemheStic
cڡ 
UBaTy_t
 
uxMaxCou
,

143 cڡ 
UBaTy_t
 
uxInlCou
,

144 
SticQueue_t
 * 
pxSticQueue
 ) 
FREERTOS_SYSTEM_CALL
;

145 
TaskHd_t
 
	$MPU_xQueueGMuxHd

QueueHd_t
 
xSemhe
 ) 
FREERTOS_SYSTEM_CALL
;

146 
BaTy_t
 
	$MPU_xQueueTakeMuxRecursive

QueueHd_t
 
xMux
,

147 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

148 
BaTy_t
 
	$MPU_xQueueGiveMuxRecursive

QueueHd_t
 
pxMux
 ) 
FREERTOS_SYSTEM_CALL
;

149 
	$MPU_vQueueAddToRegiry

QueueHd_t
 
xQueue
,

150 cڡ * 
pcName
 ) 
FREERTOS_SYSTEM_CALL
;

151 
	$MPU_vQueueUegiQueue

QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

152 cڡ * 
	$MPU_pcQueueGName

QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

153 
QueueHd_t
 
	$MPU_xQueueGicCe
cڡ 
UBaTy_t
 
uxQueueLgth
,

154 cڡ 
UBaTy_t
 
uxImSize
,

155 cڡ 
ut8_t
 
ucQueueTy
 ) 
FREERTOS_SYSTEM_CALL
;

156 
QueueHd_t
 
	$MPU_xQueueGicCeStic
cڡ 
UBaTy_t
 
uxQueueLgth
,

157 cڡ 
UBaTy_t
 
uxImSize
,

158 
ut8_t
 * 
pucQueueStage
,

159 
SticQueue_t
 * 
pxSticQueue
,

160 cڡ 
ut8_t
 
ucQueueTy
 ) 
FREERTOS_SYSTEM_CALL
;

161 
QueueSHd_t
 
	$MPU_xQueueCeS
cڡ 
UBaTy_t
 
uxEvtQueueLgth
 ) 
FREERTOS_SYSTEM_CALL
;

162 
BaTy_t
 
	$MPU_xQueueAddToS

QueueSMembHd_t
 
xQueueOrSemhe
,

163 
QueueSHd_t
 
xQueueS
 ) 
FREERTOS_SYSTEM_CALL
;

164 
BaTy_t
 
	$MPU_xQueueRemoveFromS

QueueSMembHd_t
 
xQueueOrSemhe
,

165 
QueueSHd_t
 
xQueueS
 ) 
FREERTOS_SYSTEM_CALL
;

166 
QueueSMembHd_t
 
	$MPU_xQueueSeFromS

QueueSHd_t
 
xQueueS
,

167 cڡ 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

168 
BaTy_t
 
	$MPU_xQueueGicRet

QueueHd_t
 
xQueue
,

169 
BaTy_t
 
xNewQueue
 ) 
FREERTOS_SYSTEM_CALL
;

170 
	$MPU_vQueueSQueueNumb

QueueHd_t
 
xQueue
,

171 
UBaTy_t
 
uxQueueNumb
 ) 
FREERTOS_SYSTEM_CALL
;

172 
UBaTy_t
 
	$MPU_uxQueueGQueueNumb

QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

173 
ut8_t
 
	$MPU_ucQueueGQueueTy

QueueHd_t
 
xQueue
 ) 
FREERTOS_SYSTEM_CALL
;

176 
TimHd_t
 
	$MPU_xTimCe
cڡ * cڡ 
pcTimName
,

177 cڡ 
TickTy_t
 
xTimPiodInTicks
,

178 cڡ 
UBaTy_t
 
uxAutoRd
,

179 * cڡ 
pvTimID
,

180 
TimClbackFuni_t
 
pxClbackFuni
 ) 
FREERTOS_SYSTEM_CALL
;

181 
TimHd_t
 
	$MPU_xTimCeStic
cڡ * cڡ 
pcTimName
,

182 cڡ 
TickTy_t
 
xTimPiodInTicks
,

183 cڡ 
UBaTy_t
 
uxAutoRd
,

184 * cڡ 
pvTimID
,

185 
TimClbackFuni_t
 
pxClbackFuni
,

186 
SticTim_t
 * 
pxTimBufr
 ) 
FREERTOS_SYSTEM_CALL
;

187 * 
	$MPU_pvTimGTimID
cڡ 
TimHd_t
 
xTim
 ) 
FREERTOS_SYSTEM_CALL
;

188 
	$MPU_vTimSTimID

TimHd_t
 
xTim
,

189 * 
pvNewID
 ) 
FREERTOS_SYSTEM_CALL
;

190 
BaTy_t
 
	$MPU_xTimIsTimAive

TimHd_t
 
xTim
 ) 
FREERTOS_SYSTEM_CALL
;

191 
TaskHd_t
 
	$MPU_xTimGTimDmTaskHd

FREERTOS_SYSTEM_CALL
;

192 
BaTy_t
 
	$MPU_xTimPdFuniCl

PdedFuni_t
 
xFuniToPd
,

193 * 
pvPam1
,

194 
ut32_t
 
ulPam2
,

195 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

196 cڡ * 
	$MPU_pcTimGName

TimHd_t
 
xTim
 ) 
FREERTOS_SYSTEM_CALL
;

197 
	$MPU_vTimSRdMode

TimHd_t
 
xTim
,

198 cڡ 
UBaTy_t
 
uxAutoRd
 ) 
FREERTOS_SYSTEM_CALL
;

199 
UBaTy_t
 
	$MPU_uxTimGRdMode

TimHd_t
 
xTim
 ) 
FREERTOS_SYSTEM_CALL
;

200 
TickTy_t
 
	$MPU_xTimGPiod

TimHd_t
 
xTim
 ) 
FREERTOS_SYSTEM_CALL
;

201 
TickTy_t
 
	$MPU_xTimGExpyTime

TimHd_t
 
xTim
 ) 
FREERTOS_SYSTEM_CALL
;

202 
BaTy_t
 
	$MPU_xTimCeTimTask

FREERTOS_SYSTEM_CALL
;

203 
BaTy_t
 
	$MPU_xTimGicCommd

TimHd_t
 
xTim
,

204 cڡ 
BaTy_t
 
xCommdID
,

205 cڡ 
TickTy_t
 
xOiڮVue
,

206 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
,

207 cڡ 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

210 
EvtGroupHd_t
 
	$MPU_xEvtGroupCe

FREERTOS_SYSTEM_CALL
;

211 
EvtGroupHd_t
 
	$MPU_xEvtGroupCeStic

SticEvtGroup_t
 * 
pxEvtGroupBufr
 ) 
FREERTOS_SYSTEM_CALL
;

212 
EvtBs_t
 
	$MPU_xEvtGroupWaBs

EvtGroupHd_t
 
xEvtGroup
,

213 cڡ 
EvtBs_t
 
uxBsToWaF
,

214 cڡ 
BaTy_t
 
xCˬOnEx
,

215 cڡ 
BaTy_t
 
xWaFABs
,

216 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

217 
EvtBs_t
 
	$MPU_xEvtGroupCˬBs

EvtGroupHd_t
 
xEvtGroup
,

218 cڡ 
EvtBs_t
 
uxBsToCˬ
 ) 
FREERTOS_SYSTEM_CALL
;

219 
EvtBs_t
 
	$MPU_xEvtGroupSBs

EvtGroupHd_t
 
xEvtGroup
,

220 cڡ 
EvtBs_t
 
uxBsToS
 ) 
FREERTOS_SYSTEM_CALL
;

221 
EvtBs_t
 
	$MPU_xEvtGroupSync

EvtGroupHd_t
 
xEvtGroup
,

222 cڡ 
EvtBs_t
 
uxBsToS
,

223 cڡ 
EvtBs_t
 
uxBsToWaF
,

224 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

225 
	$MPU_vEvtGroupDe

EvtGroupHd_t
 
xEvtGroup
 ) 
FREERTOS_SYSTEM_CALL
;

226 
UBaTy_t
 
	$MPU_uxEvtGroupGNumb
* 
xEvtGroup
 ) 
FREERTOS_SYSTEM_CALL
;

229 
size_t
 
	$MPU_xSmBufrSd

SmBufrHd_t
 
xSmBufr
,

230 cڡ * 
pvTxDa
,

231 
size_t
 
xDaLgthBys
,

232 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

233 
size_t
 
	$MPU_xSmBufrReive

SmBufrHd_t
 
xSmBufr
,

234 * 
pvRxDa
,

235 
size_t
 
xBufrLgthBys
,

236 
TickTy_t
 
xTicksToWa
 ) 
FREERTOS_SYSTEM_CALL
;

237 
size_t
 
	$MPU_xSmBufrNextMesgeLgthBys

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

238 
	$MPU_vSmBufrDe

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

239 
BaTy_t
 
	$MPU_xSmBufrIsFu

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

240 
BaTy_t
 
	$MPU_xSmBufrIsEmy

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

241 
BaTy_t
 
	$MPU_xSmBufrRet

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

242 
size_t
 
	$MPU_xSmBufrSsAvaab

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

243 
size_t
 
	$MPU_xSmBufrBysAvaab

SmBufrHd_t
 
xSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

244 
BaTy_t
 
	$MPU_xSmBufrSTriggLev

SmBufrHd_t
 
xSmBufr
,

245 
size_t
 
xTriggLev
 ) 
FREERTOS_SYSTEM_CALL
;

246 
SmBufrHd_t
 
	$MPU_xSmBufrGicCe

size_t
 
xBufrSizeBys
,

247 
size_t
 
xTriggLevBys
,

248 
BaTy_t
 
xIsMesgeBufr
 ) 
FREERTOS_SYSTEM_CALL
;

249 
SmBufrHd_t
 
	$MPU_xSmBufrGicCeStic

size_t
 
xBufrSizeBys
,

250 
size_t
 
xTriggLevBys
,

251 
BaTy_t
 
xIsMesgeBufr
,

252 
ut8_t
 * cڡ 
pucSmBufrStageAa
,

253 
SticSmBufr_t
 * cڡ 
pxSticSmBufr
 ) 
FREERTOS_SYSTEM_CALL
;

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\MPU_WR~1.H

27 #ide
MPU_WRAPPERS_H


28 
	#MPU_WRAPPERS_H


	)

32 #ifde
ptUSING_MPU_WRAPPERS


37 #ide
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


48 
	#xTaskCe
 
MPU_xTaskCe


	)

49 
	#xTaskCeStic
 
MPU_xTaskCeStic


	)

50 
	#vTaskDe
 
MPU_vTaskDe


	)

51 
	#vTaskDay
 
MPU_vTaskDay


	)

52 
	#xTaskDayU
 
MPU_xTaskDayU


	)

53 
	#xTaskAbtDay
 
MPU_xTaskAbtDay


	)

54 
	#uxTaskPriܙyG
 
MPU_uxTaskPriܙyG


	)

55 
	#eTaskGS
 
MPU_eTaskGS


	)

56 
	#vTaskGInfo
 
MPU_vTaskGInfo


	)

57 
	#vTaskPriܙyS
 
MPU_vTaskPriܙyS


	)

58 
	#vTaskSud
 
MPU_vTaskSud


	)

59 
	#vTaskResume
 
MPU_vTaskResume


	)

60 
	#vTaskSudA
 
MPU_vTaskSudA


	)

61 
	#xTaskResumeA
 
MPU_xTaskResumeA


	)

62 
	#xTaskGTickCou
 
MPU_xTaskGTickCou


	)

63 
	#uxTaskGNumbOfTasks
 
MPU_uxTaskGNumbOfTasks


	)

64 
	#pcTaskGName
 
MPU_pcTaskGName


	)

65 
	#xTaskGHd
 
MPU_xTaskGHd


	)

66 
	#uxTaskGSckHighWMk
 
MPU_uxTaskGSckHighWMk


	)

67 
	#uxTaskGSckHighWMk2
 
MPU_uxTaskGSckHighWMk2


	)

68 
	#vTaskSAlitiTaskTag
 
MPU_vTaskSAlitiTaskTag


	)

69 
	#xTaskGAlitiTaskTag
 
MPU_xTaskGAlitiTaskTag


	)

70 
	#vTaskSThadLolStagePor
 
MPU_vTaskSThadLolStagePor


	)

71 
	#pvTaskGThadLolStagePor
 
MPU_pvTaskGThadLolStagePor


	)

72 
	#xTaskClAlitiTaskHook
 
MPU_xTaskClAlitiTaskHook


	)

73 
	#xTaskGIdTaskHd
 
MPU_xTaskGIdTaskHd


	)

74 
	#uxTaskGSyemS
 
MPU_uxTaskGSyemS


	)

75 
	#vTaskLi
 
MPU_vTaskLi


	)

76 
	#vTaskGRunTimeSts
 
MPU_vTaskGRunTimeSts


	)

77 
	#ulTaskGIdRunTimeCou
 
MPU_ulTaskGIdRunTimeCou


	)

78 
	#xTaskGicNify
 
MPU_xTaskGicNify


	)

79 
	#xTaskGicNifyWa
 
MPU_xTaskGicNifyWa


	)

80 
	#ulTaskGicNifyTake
 
MPU_ulTaskGicNifyTake


	)

81 
	#xTaskGicNifySCˬ
 
MPU_xTaskGicNifySCˬ


	)

82 
	#ulTaskGicNifyVueCˬ
 
MPU_ulTaskGicNifyVueCˬ


	)

83 
	#xTaskCchUpTicks
 
MPU_xTaskCchUpTicks


	)

85 
	#xTaskGCutTaskHd
 
MPU_xTaskGCutTaskHd


	)

86 
	#vTaskSTimeOutS
 
MPU_vTaskSTimeOutS


	)

87 
	#xTaskCheckFTimeOut
 
MPU_xTaskCheckFTimeOut


	)

88 
	#xTaskGSchedurS
 
MPU_xTaskGSchedurS


	)

91 
	#xQueueGicSd
 
MPU_xQueueGicSd


	)

92 
	#xQueueReive
 
MPU_xQueueReive


	)

93 
	#xQueuePk
 
MPU_xQueuePk


	)

94 
	#xQueueSemheTake
 
MPU_xQueueSemheTake


	)

95 
	#uxQueueMesgesWag
 
MPU_uxQueueMesgesWag


	)

96 
	#uxQueueSsAvaab
 
MPU_uxQueueSsAvaab


	)

97 
	#vQueueDe
 
MPU_vQueueDe


	)

98 
	#xQueueCeMux
 
MPU_xQueueCeMux


	)

99 
	#xQueueCeMuxStic
 
MPU_xQueueCeMuxStic


	)

100 
	#xQueueCeCougSemhe
 
MPU_xQueueCeCougSemhe


	)

101 
	#xQueueCeCougSemheStic
 
MPU_xQueueCeCougSemheStic


	)

102 
	#xQueueGMuxHd
 
MPU_xQueueGMuxHd


	)

103 
	#xQueueTakeMuxRecursive
 
MPU_xQueueTakeMuxRecursive


	)

104 
	#xQueueGiveMuxRecursive
 
MPU_xQueueGiveMuxRecursive


	)

105 
	#xQueueGicCe
 
MPU_xQueueGicCe


	)

106 
	#xQueueGicCeStic
 
MPU_xQueueGicCeStic


	)

107 
	#xQueueCeS
 
MPU_xQueueCeS


	)

108 
	#xQueueAddToS
 
MPU_xQueueAddToS


	)

109 
	#xQueueRemoveFromS
 
MPU_xQueueRemoveFromS


	)

110 
	#xQueueSeFromS
 
MPU_xQueueSeFromS


	)

111 
	#xQueueGicRet
 
MPU_xQueueGicRet


	)

113 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

114 
	#vQueueAddToRegiry
 
MPU_vQueueAddToRegiry


	)

115 
	#vQueueUegiQueue
 
MPU_vQueueUegiQueue


	)

116 
	#pcQueueGName
 
MPU_pcQueueGName


	)

120 
	#xTimCe
 
MPU_xTimCe


	)

121 
	#xTimCeStic
 
MPU_xTimCeStic


	)

122 
	#pvTimGTimID
 
MPU_pvTimGTimID


	)

123 
	#vTimSTimID
 
MPU_vTimSTimID


	)

124 
	#xTimIsTimAive
 
MPU_xTimIsTimAive


	)

125 
	#xTimGTimDmTaskHd
 
MPU_xTimGTimDmTaskHd


	)

126 
	#xTimPdFuniCl
 
MPU_xTimPdFuniCl


	)

127 
	#pcTimGName
 
MPU_pcTimGName


	)

128 
	#vTimSRdMode
 
MPU_vTimSRdMode


	)

129 
	#uxTimGRdMode
 
MPU_uxTimGRdMode


	)

130 
	#xTimGPiod
 
MPU_xTimGPiod


	)

131 
	#xTimGExpyTime
 
MPU_xTimGExpyTime


	)

132 
	#xTimGicCommd
 
MPU_xTimGicCommd


	)

135 
	#xEvtGroupCe
 
MPU_xEvtGroupCe


	)

136 
	#xEvtGroupCeStic
 
MPU_xEvtGroupCeStic


	)

137 
	#xEvtGroupWaBs
 
MPU_xEvtGroupWaBs


	)

138 
	#xEvtGroupCˬBs
 
MPU_xEvtGroupCˬBs


	)

139 
	#xEvtGroupSBs
 
MPU_xEvtGroupSBs


	)

140 
	#xEvtGroupSync
 
MPU_xEvtGroupSync


	)

141 
	#vEvtGroupDe
 
MPU_vEvtGroupDe


	)

145 
	#xSmBufrSd
 
MPU_xSmBufrSd


	)

146 
	#xSmBufrReive
 
MPU_xSmBufrReive


	)

147 
	#xSmBufrNextMesgeLgthBys
 
MPU_xSmBufrNextMesgeLgthBys


	)

148 
	#vSmBufrDe
 
MPU_vSmBufrDe


	)

149 
	#xSmBufrIsFu
 
MPU_xSmBufrIsFu


	)

150 
	#xSmBufrIsEmy
 
MPU_xSmBufrIsEmy


	)

151 
	#xSmBufrRet
 
MPU_xSmBufrRet


	)

152 
	#xSmBufrSsAvaab
 
MPU_xSmBufrSsAvaab


	)

153 
	#xSmBufrBysAvaab
 
MPU_xSmBufrBysAvaab


	)

154 
	#xSmBufrSTriggLev
 
MPU_xSmBufrSTriggLev


	)

155 
	#xSmBufrGicCe
 
MPU_xSmBufrGicCe


	)

156 
	#xSmBufrGicCeStic
 
MPU_xSmBufrGicCeStic


	)

162 
	#PRIVILEGED_FUNCTION


	)

163 
	#PRIVILEGED_DATA
 
	`__ibu__

	`i
"iveged_da" ) ) )

	)

164 
	#FREERTOS_SYSTEM_CALL


	)

169 
	#PRIVILEGED_FUNCTION
 
	`__ibu__

	`i
"iveged_funis" ) ) )

	)

170 
	#PRIVILEGED_DATA
 
	`__ibu__

	`i
"iveged_da" ) ) )

	)

171 
	#FREERTOS_SYSTEM_CALL
 
	`__ibu__

	`i
"䓹os_syem_s" ) ) )

	)

177 
	#PRIVILEGED_FUNCTION


	)

178 
	#PRIVILEGED_DATA


	)

179 
	#FREERTOS_SYSTEM_CALL


	)

180 
	#ptUSING_MPU_WRAPPERS
 0

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\PORTMA~1.H

29 #ide
PORTMACRO_H


30 
	#PORTMACRO_H


	)

32 #ifde
__lulus


47 
	#ptCHAR
 

	)

48 
	#ptFLOAT
 

	)

49 
	#ptDOUBLE
 

	)

50 
	#ptLONG
 

	)

51 
	#ptSHORT
 

	)

52 
	#ptSTACK_TYPE
 
ut32_t


	)

53 
	#ptBASE_TYPE
 

	)

55 
ptSTACK_TYPE
 
	tSckTy_t
;

56 
	tBaTy_t
;

57 
	tUBaTy_t
;

59 #i
cfigUSE_16_BIT_TICKS
 == 1 )

60 
ut16_t
 
	tTickTy_t
;

61 
	#ptMAX_DELAY
 ( 
TickTy_t
 ) 0xffff

	)

63 
ut32_t
 
	tTickTy_t
;

64 
	#ptMAX_DELAY
 ( 
TickTy_t
 ) 0xffffffffUL

	)

68 
	#ptTICK_TYPE_IS_ATOMIC
 1

	)

73 
	#ptSTACK_GROWTH
 ( -1 )

	)

74 
	#ptTICK_PERIOD_MS
 ( ( 
TickTy_t
 ) 1000 / 
cfigTICK_RATE_HZ
 )

	)

75 
	#ptBYTE_ALIGNMENT
 8

	)

76 
	#ptDONT_DISCARD
 
	`__ibu__

ud
 ) )

	)

80 
	#ptYIELD
() \

83 
ptNVIC_INT_CTRL_REG
 = 
ptNVIC_PENDSVSET_BIT
; \

87 
__asm
 volatile ( "dsb" ::: "memory" ); \

88 
__asm
 volatile ( "isb" ); \

89 }

	)

91 
	#ptNVIC_INT_CTRL_REG
 ( *vީ
ut32_t
 * ) 0xe000ed04 ) )

	)

92 
	#ptNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

93 
	#ptEND_SWITCHING_ISR

xSwchRequed
 ) ifxSwchRequed !
pdFALSE
 ) 
	`ptYIELD
()

	)

94 
	#ptYIELD_FROM_ISR

x
 ) 
	`ptEND_SWITCHING_ISR
x )

	)

98 
vPtECril
( );

99 
vPtExCril
( );

100 
	#ptSET_INTERRUPT_MASK_FROM_ISR
(
	`ulPtRaiBASEPRI
()

	)

101 
	#ptCLEAR_INTERRUPT_MASK_FROM_ISR

x
 ) 
	`vPtSBASEPRI
x )

	)

102 
	#ptDISABLE_INTERRUPTS
(
	`vPtRaiBASEPRI
()

	)

103 
	#ptENABLE_INTERRUPTS
(
	`vPtSBASEPRI
0 )

	)

104 
	#ptENTER_CRITICAL
(
	`vPtECril
()

	)

105 
	#ptEXIT_CRITICAL
(
	`vPtExCril
()

	)

112 
	#ptTASK_FUNCTION_PROTO

vFuni
, 
pvPams
 ) 
	`vFuni
*vPam)

	)

113 
	#ptTASK_FUNCTION

vFuni
, 
pvPams
 ) 
	`vFuni
*vPam)

	)

117 #ide
ptSUPPRESS_TICKS_AND_SLEEP


118 
vPtSussTicksAndS˕

TickTy_t
 
xExedIdTime
 );

119 
	#ptSUPPRESS_TICKS_AND_SLEEP

xExedIdTime
 ) 
	`vPtSussTicksAndS˕
xExedIdTim)

	)

124 #ide
cfigUSE_PORT_OPTIMISED_TASK_SELECTION


125 
	#cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 1

	)

128 #i
cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

131 
__ibu__

ways_le
 ) ) 
le
 
ut8_t
 
ucPtCouLdgZos

ut32_t
 
ulBm
 )

133 
ut8_t
 
	gucRu
;

135 
__asm
 vީ"z %0, %1" : "" ( 
ucRu
 ) : "r" ( 
ulBm
 ) : "memory" );

137  
	gucRu
;

141 #i
cfigMAX_PRIORITIES
 > 32 )

142 #r 
cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
n
 
ly
 
be
 
t
 
to
 1 
wh
 
cfigMAX_PRIORITIES
 
is
 
ss
 
th
 

 
equ
32. 
It
 i
vy
 

 
th
 
a
 
syem
 
ques
 
me
h 1015 
difn
 
iܙs
 
as
 
sks
h 
she
 
iܙy
 
wl
 
time
 
i
.

146 
	#ptRECORD_READY_PRIORITY

uxPriܙy
, 
uxRdyPriܙs
 ) ( uxRdyPriܙ|1UL << ( uxPriܙy ) )

	)

147 
	#ptRESET_READY_PRIORITY

uxPriܙy
, 
uxRdyPriܙs
 ) ( uxRdyPriܙ&~1UL << ( uxPriܙy ) )

	)

151 
	#ptGET_HIGHEST_PRIORITY

uxTPriܙy
, 
uxRdyPriܙs
 ) uxTPriܙy = ( 31UL - ( 
ut32_t
 ) 
	`ucPtCouLdgZos
uxRdyPriܙ)

	)

157 #ifde
cfigASSERT


158 
vPtVideIruPriܙy
( );

159 
	#ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
(
	`vPtVideIruPriܙy
()

	)

163 
	#ptNOP
()

	)

165 
	#ptINLINE
 
__le


	)

167 #ide
ptFORCE_INLINE


168 
	#ptFORCE_INLINE
 
le
 
	`__ibu__

ways_le
 ) )

	)

171 
ptFORCE_INLINE
 
BaTy_t
 
xPtIsInsideIru
( )

173 
ut32_t
 
	gulCutIru
;

174 
BaTy_t
 
	gxRu
;

177 
__asm
 vީ"mr%0, ip" : "" ( 
ulCutIru
 )::"memory" );

179 if
	gulCutIru
 == 0 )

181 
xRu
 = 
pdFALSE
;

185 
	gxRu
 = 
pdTRUE
;

188  
	gxRu
;

193 
ptFORCE_INLINE
 
vPtRaiBASEPRI
( )

195 
ut32_t
 
	gulNewBASEPRI
;

197 
__asm
 volatile

203 : "" ( 
ulNewBASEPRI
 ) : "i" ( 
cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "memory"

209 
ptFORCE_INLINE
 
ut32_t
 
ulPtRaiBASEPRI
( )

211 
ut32_t
 
	gulOrigBASEPRI
, 
	gulNewBASEPRI
;

213 
__asm
 volatile

220 : "" ( 
ulOrigBASEPRI
 ), "" ( 
	gulNewBASEPRI
 ) : "i" ( 
cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "memory"

225  
	gulOrigBASEPRI
;

229 
ptFORCE_INLINE
 
vPtSBASEPRI

ut32_t
 
ulNewMaskVue
 )

231 
__asm
 volatile

233 " m bai, %0 "::"r" ( 
ulNewMaskVue
 ) : "memory"

238 
	#ptMEMORY_BARRIER
(
__asm
 vީ"" ::: "memy" )

	)

240 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STACKM~1.H

28 #ide
_MSC_VER


29 #wng 
The
 
me
 
of
 
this
 
fe
 
has
 
chged
 
to
 
ack_maos
.
h
. 
Pa
 
upde
 
your
 
code
 
accdgly
. 
This
 
sour
 f(
which
 ha
the
 
ig
ame
wl
 
be
 
moved
 

 
futu
 
ad
.

32 
	~"ack_maos.h
"

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STACK_~1.H

27 #ide
STACK_MACROS_H


28 
	#STACK_MACROS_H


	)

46 #i
cfigCHECK_FOR_STACK_OVERFLOW
 =1 ) && ( 
ptSTACK_GROWTH
 < 0 ) )

49 
	#skCHECK_FOR_STACK_OVERFLOW
() \

52 if
pxCutTCB
->
pxTOfSck
 <pxCutTCB->
pxSck
 ) \

54 
	`vAlitiSckOvowHook

TaskHd_t
 ) 
pxCutTCB
,xCutTCB->
pcTaskName
 ); \

56 }

	)

61 #i
cfigCHECK_FOR_STACK_OVERFLOW
 =1 ) && ( 
ptSTACK_GROWTH
 > 0 ) )

64 
	#skCHECK_FOR_STACK_OVERFLOW
() \

68 if
pxCutTCB
->
pxTOfSck
 >pxCutTCB->
pxEndOfSck
 ) \

70 
	`vAlitiSckOvowHook

TaskHd_t
 ) 
pxCutTCB
,xCutTCB->
pcTaskName
 ); \

72 }

	)

77 #i
cfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
ptSTACK_GROWTH
 < 0 ) )

79 
	#skCHECK_FOR_STACK_OVERFLOW
() \

81 cڡ 
ut32_t
 * cڡ 
pulSck
 = ( ut32_* ) 
pxCutTCB
->
pxSck
; \

82 cڡ 
ut32_t
 
ulCheckVue
 = ( uint32_t ) 0xa5a5a5a5; \

84 if
pulSck
[ 0 ] !
ulCheckVue
 ) || \

85 
pulSck
[ 1 ] !
ulCheckVue
 ) || \

86 
pulSck
[ 2 ] !
ulCheckVue
 ) || \

87 
pulSck
[ 3 ] !
ulCheckVue
 ) ) \

89 
	`vAlitiSckOvowHook

TaskHd_t
 ) 
pxCutTCB
,xCutTCB->
pcTaskName
 ); \

91 }

	)

96 #i
cfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
ptSTACK_GROWTH
 > 0 ) )

98 
	#skCHECK_FOR_STACK_OVERFLOW
() \

100 
t8_t
 * 
pcEndOfSck
 = ( i8_* ) 
pxCutTCB
->
pxEndOfSck
; \

101 cڡ 
ut8_t
 
ucExedSckBys
[] = { 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

102 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

103 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

104 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

105 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE }; \

108 
pcEndOfSck
 -
ucExedSckBys
 ); \

111 if
	`memcmp
* ) 
pcEndOfSck
, ( * ) 
ucExedSckBys
, ( ucExpectedStackBytes ) ) != 0 ) \

113 
	`vAlitiSckOvowHook

TaskHd_t
 ) 
pxCutTCB
,xCutTCB->
pcTaskName
 ); \

115 }

	)

121 #ide
skCHECK_FOR_STACK_OVERFLOW


122 
	#skCHECK_FOR_STACK_OVERFLOW
()

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STDINT~1.REA

27 #ide
FREERTOS_STDINT


28 
	#FREERTOS_STDINT


	)

45 sigd 
	tt8_t
;

46 
	tut8_t
;

47 
	tt16_t
;

48 
	tut16_t
;

49 
	tt32_t
;

50 
	tut32_t
;

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STREAM~1.C

28 
	~<dt.h
>

29 
	~<rg.h
>

34 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

37 
	~"FeRTOS.h
"

38 
	~"sk.h
"

39 
	~"am_bufr.h
"

41 #i
cfigUSE_TASK_NOTIFICATIONS
 != 1 )

42 #r 
cfigUSE_TASK_NOTIFICATIONS
 
mu
 
be
 
t
 
to
 1
bud
 
am_bufr
.
c


49 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


55 #ide
sbRECEIVE_COMPLETED


56 
	#sbRECEIVE_COMPLETED

pxSmBufr
 ) \

57 
	`vTaskSudA
(); \

59 if
pxSmBufr
 )->
xTaskWagToSd
 !
NULL
 ) \

61 
	`xTaskNify

pxSmBufr
 )->
xTaskWagToSd
, \

62 
ut32_t
 ) 0, \

63 
eNoAi
 ); \

64 
pxSmBufr
 )->
xTaskWagToSd
 = 
NULL
; \

67 
	`xTaskResumeA
();

	)

70 #ide
sbRECEIVE_COMPLETED_FROM_ISR


71 
	#sbRECEIVE_COMPLETED_FROM_ISR

pxSmBufr
, \

72 
pxHighPriܙyTaskWok
 ) \

74 
UBaTy_t
 
uxSavedIruStus
; \

76 
uxSavedIruStus
 = ( 
UBaTy_t
 ) 
	`ptSET_INTERRUPT_MASK_FROM_ISR
(); \

78 if
pxSmBufr
 )->
xTaskWagToSd
 !
NULL
 ) \

80 
	`xTaskNifyFromISR

pxSmBufr
 )->
xTaskWagToSd
, \

81 
ut32_t
 ) 0, \

82 
eNoAi
, \

83 
pxHighPriܙyTaskWok
 ); \

84 
pxSmBufr
 )->
xTaskWagToSd
 = 
NULL
; \

87 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 ); \

88 }

	)

94 #ide
sbSEND_COMPLETED


95 
	#sbSEND_COMPLETED

pxSmBufr
 ) \

96 
	`vTaskSudA
(); \

98 if
pxSmBufr
 )->
xTaskWagToReive
 !
NULL
 ) \

100 
	`xTaskNify

pxSmBufr
 )->
xTaskWagToReive
, \

101 
ut32_t
 ) 0, \

102 
eNoAi
 ); \

103 
pxSmBufr
 )->
xTaskWagToReive
 = 
NULL
; \

106 
	`xTaskResumeA
();

	)

109 #ide
sbSEND_COMPLETE_FROM_ISR


110 
	#sbSEND_COMPLETE_FROM_ISR

pxSmBufr
, 
pxHighPriܙyTaskWok
 ) \

112 
UBaTy_t
 
uxSavedIruStus
; \

114 
uxSavedIruStus
 = ( 
UBaTy_t
 ) 
	`ptSET_INTERRUPT_MASK_FROM_ISR
(); \

116 if
pxSmBufr
 )->
xTaskWagToReive
 !
NULL
 ) \

118 
	`xTaskNifyFromISR

pxSmBufr
 )->
xTaskWagToReive
, \

119 
ut32_t
 ) 0, \

120 
eNoAi
, \

121 
pxHighPriܙyTaskWok
 ); \

122 
pxSmBufr
 )->
xTaskWagToReive
 = 
NULL
; \

125 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 ); \

126 }

	)

131 
	#sbBYTES_TO_STORE_MESSAGE_LENGTH
 ( 
cfigMESSAGE_BUFFER_LENGTH_TYPE
 ) )

	)

134 
	#sbFLAGS_IS_MESSAGE_BUFFER
 ( ( 
ut8_t
 ) 1 )

	)

135 
	#sbFLAGS_IS_STATICALLY_ALLOCATED
 ( ( 
ut8_t
 ) 2 )

	)

140 
	sSmBufrDef_t


142 vީ
size_t
 
	mxTa
;

143 vީ
size_t
 
	mxHd
;

144 
size_t
 
	mxLgth
;

145 
size_t
 
	mxTriggLevBys
;

146 vީ
TaskHd_t
 
	mxTaskWagToReive
;

147 vީ
TaskHd_t
 
	mxTaskWagToSd
;

148 
ut8_t
 * 
	mpucBufr
;

149 
ut8_t
 
	mucFgs
;

151 #i
cfigUSE_TRACE_FACILITY
 == 1 )

152 
UBaTy_t
 
	muxSmBufrNumb
;

154 } 
	tSmBufr_t
;

159 
size_t
 
	$vBysInBufr
cڡ 
SmBufr_t
 * cڡ 
pxSmBufr
 ) 
PRIVILEGED_FUNCTION
;

167 
size_t
 
	$vWreBysToBufr

SmBufr_t
 * cڡ 
pxSmBufr
,

168 cڡ 
ut8_t
 * 
pucDa
,

169 
size_t
 
xCou
 ) 
PRIVILEGED_FUNCTION
;

178 
size_t
 
	$vRdMesgeFromBufr

SmBufr_t
 * 
pxSmBufr
,

179 * 
pvRxDa
,

180 
size_t
 
xBufrLgthBys
,

181 
size_t
 
xBysAvaab
,

182 
size_t
 
xBysToSteMesgeLgth
 ) 
PRIVILEGED_FUNCTION
;

191 
size_t
 
	$vWreMesgeToBufr

SmBufr_t
 * cڡ 
pxSmBufr
,

192 cڡ * 
pvTxDa
,

193 
size_t
 
xDaLgthBys
,

194 
size_t
 
xS
,

195 
size_t
 
xRequedS
 ) 
PRIVILEGED_FUNCTION
;

201 
size_t
 
	$vRdBysFromBufr

SmBufr_t
 * 
pxSmBufr
,

202 
ut8_t
 * 
pucDa
,

203 
size_t
 
xMaxCou
,

204 
size_t
 
xBysAvaab
 ) 
PRIVILEGED_FUNCTION
;

210 
	$vInliNewSmBufr

SmBufr_t
 * cڡ 
pxSmBufr
,

211 
ut8_t
 * cڡ 
pucBufr
,

212 
size_t
 
xBufrSizeBys
,

213 
size_t
 
xTriggLevBys
,

214 
ut8_t
 
ucFgs
 ) 
PRIVILEGED_FUNCTION
;

218 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

220 
SmBufrHd_t
 
	$xSmBufrGicCe

size_t
 
xBufrSizeBys
,

221 
size_t
 
xTriggLevBys
,

222 
BaTy_t
 
xIsMesgeBufr
 )

224 
ut8_t
 * 
pucAodMemy
;

225 
ut8_t
 
ucFgs
;

231 if
xIsMesgeBufr
 =
pdTRUE
 )

234 
ucFgs
 = 
sbFLAGS_IS_MESSAGE_BUFFER
;

235 
	`cfigASSERT

xBufrSizeBys
 > 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 );

240 
ucFgs
 = 0;

241 
	`cfigASSERT

xBufrSizeBys
 > 0 );

244 
	`cfigASSERT

xTriggLevBys
 <
xBufrSizeBys
 );

248 if
xTriggLevBys
 =
size_t
 ) 0 )

250 
xTriggLevBys
 = ( 
size_t
 ) 1;

261 if
xBufrSizeBys
 < ( xBufrSizeBy+ 1 + 
SmBufr_t
 ) ) )

263 
xBufrSizeBys
++;

264 
pucAodMemy
 = ( 
ut8_t
 * ) 
	`pvPtMloc

xBufrSizeBys
 + 
SmBufr_t
 ) );

268 
pucAodMemy
 = 
NULL
;

272 if
pucAodMemy
 !
NULL
 )

274 
	`vInliNewSmBufr

SmBufr_t
 * ) 
pucAodMemy
,

275 
pucAodMemy
 + 
SmBufr_t
 ),

276 
xBufrSizeBys
,

277 
xTriggLevBys
,

278 
ucFgs
 );

280 
	`aSTREAM_BUFFER_CREATE

SmBufr_t
 * ) 
pucAodMemy
 ), 
xIsMesgeBufr
 );

284 
	`aSTREAM_BUFFER_CREATE_FAILED

xIsMesgeBufr
 );

287  ( 
SmBufrHd_t
 ) 
pucAodMemy
;

288 
	}
}

293 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

295 
SmBufrHd_t
 
	$xSmBufrGicCeStic

size_t
 
xBufrSizeBys
,

296 
size_t
 
xTriggLevBys
,

297 
BaTy_t
 
xIsMesgeBufr
,

298 
ut8_t
 * cڡ 
pucSmBufrStageAa
,

299 
SticSmBufr_t
 * cڡ 
pxSticSmBufr
 )

301 
SmBufr_t
 * cڡ 
pxSmBufr
 = ( SmBufr_* ) 
pxSticSmBufr
;

302 
SmBufrHd_t
 
xRu
;

303 
ut8_t
 
ucFgs
;

305 
	`cfigASSERT

pucSmBufrStageAa
 );

306 
	`cfigASSERT

pxSticSmBufr
 );

307 
	`cfigASSERT

xTriggLevBys
 <
xBufrSizeBys
 );

311 if
xTriggLevBys
 =
size_t
 ) 0 )

313 
xTriggLevBys
 = ( 
size_t
 ) 1;

316 if
xIsMesgeBufr
 !
pdFALSE
 )

319 
ucFgs
 = 
sbFLAGS_IS_MESSAGE_BUFFER
 | 
sbFLAGS_IS_STATICALLY_ALLOCATED
;

324 
ucFgs
 = 
sbFLAGS_IS_STATICALLY_ALLOCATED
;

331 
	`cfigASSERT

xBufrSizeBys
 > 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 );

333 #i
cfigASSERT_DEFINED
 == 1 )

338 vީ
size_t
 
xSize
 = 
SticSmBufr_t
 );

339 
	`cfigASSERT

xSize
 =
SmBufr_t
 ) );

343 if
pucSmBufrStageAa
 !
NULL
 ) && ( 
pxSticSmBufr
 != NULL ) )

345 
	`vInliNewSmBufr

pxSmBufr
,

346 
pucSmBufrStageAa
,

347 
xBufrSizeBys
,

348 
xTriggLevBys
,

349 
ucFgs
 );

353 
pxSmBufr
->
ucFgs
 |
sbFLAGS_IS_STATICALLY_ALLOCATED
;

355 
	`aSTREAM_BUFFER_CREATE

pxSmBufr
, 
xIsMesgeBufr
 );

357 
xRu
 = ( 
SmBufrHd_t
 ) 
pxSticSmBufr
;

361 
xRu
 = 
NULL
;

362 
	`aSTREAM_BUFFER_CREATE_STATIC_FAILED

xRu
, 
xIsMesgeBufr
 );

365  
xRu
;

366 
	}
}

371 
	$vSmBufrDe

SmBufrHd_t
 
xSmBufr
 )

373 
SmBufr_t
 * 
pxSmBufr
 = 
xSmBufr
;

375 
	`cfigASSERT

pxSmBufr
 );

377 
	`aSTREAM_BUFFER_DELETE

xSmBufr
 );

379 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_STATICALLY_ALLOCATED
 ) =
ut8_t
 ) 
pdFALSE
 )

381 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

385 
	`vPtFe
* ) 
pxSmBufr
 );

391 
	`cfigASSERT

xSmBufr
 =
SmBufrHd_t
 ) ~0 );

399 
	`memt

pxSmBufr
, 0x00, 
SmBufr_t
 ) );

401 
	}
}

404 
BaTy_t
 
	$xSmBufrRet

SmBufrHd_t
 
xSmBufr
 )

406 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

407 
BaTy_t
 
xRu
 = 
pdFAIL
;

409 #i
cfigUSE_TRACE_FACILITY
 == 1 )

410 
UBaTy_t
 
uxSmBufrNumb
;

413 
	`cfigASSERT

pxSmBufr
 );

415 #i
cfigUSE_TRACE_FACILITY
 == 1 )

419 
uxSmBufrNumb
 = 
pxSmBufr
->uxStreamBufferNumber;

424 
	`skENTER_CRITICAL
();

426 if
pxSmBufr
->
xTaskWagToReive
 =
NULL
 )

428 if
pxSmBufr
->
xTaskWagToSd
 =
NULL
 )

430 
	`vInliNewSmBufr

pxSmBufr
,

431 
pxSmBufr
->
pucBufr
,

432 
pxSmBufr
->
xLgth
,

433 
pxSmBufr
->
xTriggLevBys
,

434 
pxSmBufr
->
ucFgs
 );

435 
xRu
 = 
pdPASS
;

437 #i
cfigUSE_TRACE_FACILITY
 == 1 )

439 
pxSmBufr
->
uxSmBufrNumb
 = uxStreamBufferNumber;

443 
	`aSTREAM_BUFFER_RESET

xSmBufr
 );

447 
	`skEXIT_CRITICAL
();

449  
xRu
;

450 
	}
}

453 
BaTy_t
 
	$xSmBufrSTriggLev

SmBufrHd_t
 
xSmBufr
,

454 
size_t
 
xTriggLev
 )

456 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

457 
BaTy_t
 
xRu
;

459 
	`cfigASSERT

pxSmBufr
 );

462 if
xTriggLev
 =
size_t
 ) 0 )

464 
xTriggLev
 = ( 
size_t
 ) 1;

469 if
xTriggLev
 <
pxSmBufr
->
xLgth
 )

471 
pxSmBufr
->
xTriggLevBys
 = 
xTriggLev
;

472 
xRu
 = 
pdPASS
;

476 
xRu
 = 
pdFALSE
;

479  
xRu
;

480 
	}
}

483 
size_t
 
	$xSmBufrSsAvaab

SmBufrHd_t
 
xSmBufr
 )

485 cڡ 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

486 
size_t
 
xS
;

488 
	`cfigASSERT

pxSmBufr
 );

490 
xS
 = 
pxSmBufr
->
xLgth
 +xSmBufr->
xTa
;

491 
xS
 -
pxSmBufr
->
xHd
;

492 
xS
 -
size_t
 ) 1;

494 if
xS
 >
pxSmBufr
->
xLgth
 )

496 
xS
 -
pxSmBufr
->
xLgth
;

500 
	`mtCOVERAGE_TEST_MARKER
();

503  
xS
;

504 
	}
}

507 
size_t
 
	$xSmBufrBysAvaab

SmBufrHd_t
 
xSmBufr
 )

509 cڡ 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

510 
size_t
 
xRu
;

512 
	`cfigASSERT

pxSmBufr
 );

514 
xRu
 = 
	`vBysInBufr

pxSmBufr
 );

515  
xRu
;

516 
	}
}

519 
size_t
 
	$xSmBufrSd

SmBufrHd_t
 
xSmBufr
,

520 cڡ * 
pvTxDa
,

521 
size_t
 
xDaLgthBys
,

522 
TickTy_t
 
xTicksToWa
 )

524 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

525 
size_t
 
xRu
, 
xS
 = 0;

526 
size_t
 
xRequedS
 = 
xDaLgthBys
;

527 
TimeOut_t
 
xTimeOut
;

531 cڡ 
size_t
 
xMaxR܋dS
 = 
pxSmBufr
->
xLgth
 - ( size_t ) 1;

533 
	`cfigASSERT

pvTxDa
 );

534 
	`cfigASSERT

pxSmBufr
 );

540 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !
ut8_t
 ) 0 )

542 
xRequedS
 +
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

545 
	`cfigASSERT

xRequedS
 > 
xDaLgthBys
 );

549 if
xRequedS
 > 
xMaxR܋dS
 )

553 
xTicksToWa
 = ( 
TickTy_t
 ) 0;

557 
	`mtCOVERAGE_TEST_MARKER
();

565 if
xRequedS
 > 
xMaxR܋dS
 )

567 
xRequedS
 = 
xMaxR܋dS
;

571 
	`mtCOVERAGE_TEST_MARKER
();

575 if
xTicksToWa
 !
TickTy_t
 ) 0 )

577 
	`vTaskSTimeOutS
&
xTimeOut
 );

583 
	`skENTER_CRITICAL
();

585 
xS
 = 
	`xSmBufrSsAvaab

pxSmBufr
 );

587 if
xS
 < 
xRequedS
 )

590 
	`xTaskNifySCˬ

NULL
 );

593 
	`cfigASSERT

pxSmBufr
->
xTaskWagToSd
 =
NULL
 );

594 
pxSmBufr
->
xTaskWagToSd
 = 
	`xTaskGCutTaskHd
();

598 
	`skEXIT_CRITICAL
();

602 
	`skEXIT_CRITICAL
();

604 
	`aBLOCKING_ON_STREAM_BUFFER_SEND

xSmBufr
 );

605 
	`xTaskNifyWa

ut32_t
 ) 0, ( ut32_0, 
NULL
, 
xTicksToWa
 );

606 
pxSmBufr
->
xTaskWagToSd
 = 
NULL
;

607 }  
	`xTaskCheckFTimeOut
&
xTimeOut
, &
xTicksToWa
 ) =
pdFALSE
 );

611 
	`mtCOVERAGE_TEST_MARKER
();

614 if
xS
 =
size_t
 ) 0 )

616 
xS
 = 
	`xSmBufrSsAvaab

pxSmBufr
 );

620 
	`mtCOVERAGE_TEST_MARKER
();

623 
xRu
 = 
	`vWreMesgeToBufr

pxSmBufr
, 
pvTxDa
, 
xDaLgthBys
, 
xS
, 
xRequedS
 );

625 if
xRu
 > ( 
size_t
 ) 0 )

627 
	`aSTREAM_BUFFER_SEND

xSmBufr
, 
xRu
 );

630 if
	`vBysInBufr

pxSmBufr
 ) >pxSmBufr->
xTriggLevBys
 )

632 
	`sbSEND_COMPLETED

pxSmBufr
 );

636 
	`mtCOVERAGE_TEST_MARKER
();

641 
	`mtCOVERAGE_TEST_MARKER
();

642 
	`aSTREAM_BUFFER_SEND_FAILED

xSmBufr
 );

645  
xRu
;

646 
	}
}

649 
size_t
 
	$xSmBufrSdFromISR

SmBufrHd_t
 
xSmBufr
,

650 cڡ * 
pvTxDa
,

651 
size_t
 
xDaLgthBys
,

652 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 )

654 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

655 
size_t
 
xRu
, 
xS
;

656 
size_t
 
xRequedS
 = 
xDaLgthBys
;

658 
	`cfigASSERT

pvTxDa
 );

659 
	`cfigASSERT

pxSmBufr
 );

665 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !
ut8_t
 ) 0 )

667 
xRequedS
 +
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

671 
	`mtCOVERAGE_TEST_MARKER
();

674 
xS
 = 
	`xSmBufrSsAvaab

pxSmBufr
 );

675 
xRu
 = 
	`vWreMesgeToBufr

pxSmBufr
, 
pvTxDa
, 
xDaLgthBys
, 
xS
, 
xRequedS
 );

677 if
xRu
 > ( 
size_t
 ) 0 )

680 if
	`vBysInBufr

pxSmBufr
 ) >pxSmBufr->
xTriggLevBys
 )

682 
	`sbSEND_COMPLETE_FROM_ISR

pxSmBufr
, 
pxHighPriܙyTaskWok
 );

686 
	`mtCOVERAGE_TEST_MARKER
();

691 
	`mtCOVERAGE_TEST_MARKER
();

694 
	`aSTREAM_BUFFER_SEND_FROM_ISR

xSmBufr
, 
xRu
 );

696  
xRu
;

697 
	}
}

700 
size_t
 
	$vWreMesgeToBufr

SmBufr_t
 * cڡ 
pxSmBufr
,

701 cڡ * 
pvTxDa
,

702 
size_t
 
xDaLgthBys
,

703 
size_t
 
xS
,

704 
size_t
 
xRequedS
 )

706 
BaTy_t
 
xShouldWre
;

707 
size_t
 
xRu
;

709 if
xS
 =
size_t
 ) 0 )

713 
xShouldWre
 = 
pdFALSE
;

715 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) =
ut8_t
 ) 0 )

720 
xShouldWre
 = 
pdTRUE
;

721 
xDaLgthBys
 = 
	`cfigMIN
xDaLgthBys, 
xS
 );

723 if
xS
 >
xRequedS
 )

729 
xShouldWre
 = 
pdTRUE
;

730 
	`vWreBysToBufr

pxSmBufr
, ( cڡ 
ut8_t
 * ) &
xDaLgthBys
 ), 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 );

735 
xShouldWre
 = 
pdFALSE
;

738 if
xShouldWre
 !
pdFALSE
 )

741 
xRu
 = 
	`vWreBysToBufr

pxSmBufr
, ( cڡ 
ut8_t
 * ) 
pvTxDa
, 
xDaLgthBys
 );

745 
xRu
 = 0;

748  
xRu
;

749 
	}
}

752 
size_t
 
	$xSmBufrReive

SmBufrHd_t
 
xSmBufr
,

753 * 
pvRxDa
,

754 
size_t
 
xBufrLgthBys
,

755 
TickTy_t
 
xTicksToWa
 )

757 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

758 
size_t
 
xReivedLgth
 = 0, 
xBysAvaab
, 
xBysToSteMesgeLgth
;

760 
	`cfigASSERT

pvRxDa
 );

761 
	`cfigASSERT

pxSmBufr
 );

768 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !
ut8_t
 ) 0 )

770 
xBysToSteMesgeLgth
 = 
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

774 
xBysToSteMesgeLgth
 = 0;

777 if
xTicksToWa
 !
TickTy_t
 ) 0 )

781 
	`skENTER_CRITICAL
();

783 
xBysAvaab
 = 
	`vBysInBufr

pxSmBufr
 );

790 if
xBysAvaab
 <
xBysToSteMesgeLgth
 )

793 
	`xTaskNifySCˬ

NULL
 );

796 
	`cfigASSERT

pxSmBufr
->
xTaskWagToReive
 =
NULL
 );

797 
pxSmBufr
->
xTaskWagToReive
 = 
	`xTaskGCutTaskHd
();

801 
	`mtCOVERAGE_TEST_MARKER
();

804 
	`skEXIT_CRITICAL
();

806 if
xBysAvaab
 <
xBysToSteMesgeLgth
 )

809 
	`aBLOCKING_ON_STREAM_BUFFER_RECEIVE

xSmBufr
 );

810 
	`xTaskNifyWa

ut32_t
 ) 0, ( ut32_0, 
NULL
, 
xTicksToWa
 );

811 
pxSmBufr
->
xTaskWagToReive
 = 
NULL
;

814 
xBysAvaab
 = 
	`vBysInBufr

pxSmBufr
 );

818 
	`mtCOVERAGE_TEST_MARKER
();

823 
xBysAvaab
 = 
	`vBysInBufr

pxSmBufr
 );

831 if
xBysAvaab
 > 
xBysToSteMesgeLgth
 )

833 
xReivedLgth
 = 
	`vRdMesgeFromBufr

pxSmBufr
, 
pvRxDa
, 
xBufrLgthBys
, 
xBysAvaab
, 
xBysToSteMesgeLgth
 );

836 if
xReivedLgth
 !
size_t
 ) 0 )

838 
	`aSTREAM_BUFFER_RECEIVE

xSmBufr
, 
xReivedLgth
 );

839 
	`sbRECEIVE_COMPLETED

pxSmBufr
 );

843 
	`mtCOVERAGE_TEST_MARKER
();

848 
	`aSTREAM_BUFFER_RECEIVE_FAILED

xSmBufr
 );

849 
	`mtCOVERAGE_TEST_MARKER
();

852  
xReivedLgth
;

853 
	}
}

856 
size_t
 
	$xSmBufrNextMesgeLgthBys

SmBufrHd_t
 
xSmBufr
 )

858 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

859 
size_t
 
xRu
, 
xBysAvaab
, 
xOrigTa
;

860 
cfigMESSAGE_BUFFER_LENGTH_TYPE
 
xTempRu
;

862 
	`cfigASSERT

pxSmBufr
 );

865 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !
ut8_t
 ) 0 )

867 
xBysAvaab
 = 
	`vBysInBufr

pxSmBufr
 );

869 if
xBysAvaab
 > 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 )

877 
xOrigTa
 = 
pxSmBufr
->
xTa
;

878 
	`vRdBysFromBufr

pxSmBufr
, ( 
ut8_t
 * ) &
xTempRu
, 
sbBYTES_TO_STORE_MESSAGE_LENGTH
, 
xBysAvaab
 );

879 
xRu
 = ( 
size_t
 ) 
xTempRu
;

880 
pxSmBufr
->
xTa
 = 
xOrigTa
;

888 
	`cfigASSERT

xBysAvaab
 == 0 );

889 
xRu
 = 0;

894 
xRu
 = 0;

897  
xRu
;

898 
	}
}

901 
size_t
 
	$xSmBufrReiveFromISR

SmBufrHd_t
 
xSmBufr
,

902 * 
pvRxDa
,

903 
size_t
 
xBufrLgthBys
,

904 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 )

906 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

907 
size_t
 
xReivedLgth
 = 0, 
xBysAvaab
, 
xBysToSteMesgeLgth
;

909 
	`cfigASSERT

pvRxDa
 );

910 
	`cfigASSERT

pxSmBufr
 );

917 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !
ut8_t
 ) 0 )

919 
xBysToSteMesgeLgth
 = 
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

923 
xBysToSteMesgeLgth
 = 0;

926 
xBysAvaab
 = 
	`vBysInBufr

pxSmBufr
 );

933 if
xBysAvaab
 > 
xBysToSteMesgeLgth
 )

935 
xReivedLgth
 = 
	`vRdMesgeFromBufr

pxSmBufr
, 
pvRxDa
, 
xBufrLgthBys
, 
xBysAvaab
, 
xBysToSteMesgeLgth
 );

938 if
xReivedLgth
 !
size_t
 ) 0 )

940 
	`sbRECEIVE_COMPLETED_FROM_ISR

pxSmBufr
, 
pxHighPriܙyTaskWok
 );

944 
	`mtCOVERAGE_TEST_MARKER
();

949 
	`mtCOVERAGE_TEST_MARKER
();

952 
	`aSTREAM_BUFFER_RECEIVE_FROM_ISR

xSmBufr
, 
xReivedLgth
 );

954  
xReivedLgth
;

955 
	}
}

958 
size_t
 
	$vRdMesgeFromBufr

SmBufr_t
 * 
pxSmBufr
,

959 * 
pvRxDa
,

960 
size_t
 
xBufrLgthBys
,

961 
size_t
 
xBysAvaab
,

962 
size_t
 
xBysToSteMesgeLgth
 )

964 
size_t
 
xOrigTa
, 
xReivedLgth
, 
xNextMesgeLgth
;

965 
cfigMESSAGE_BUFFER_LENGTH_TYPE
 
xTempNextMesgeLgth
;

967 if
xBysToSteMesgeLgth
 !
size_t
 ) 0 )

973 
xOrigTa
 = 
pxSmBufr
->
xTa
;

974 
	`vRdBysFromBufr

pxSmBufr
, ( 
ut8_t
 * ) &
xTempNextMesgeLgth
, 
xBysToSteMesgeLgth
, 
xBysAvaab
 );

975 
xNextMesgeLgth
 = ( 
size_t
 ) 
xTempNextMesgeLgth
;

979 
xBysAvaab
 -
xBysToSteMesgeLgth
;

983 if
xNextMesgeLgth
 > 
xBufrLgthBys
 )

988 
pxSmBufr
->
xTa
 = 
xOrigTa
;

989 
xNextMesgeLgth
 = 0;

993 
	`mtCOVERAGE_TEST_MARKER
();

1000 
xNextMesgeLgth
 = 
xBufrLgthBys
;

1004 
xReivedLgth
 = 
	`vRdBysFromBufr

pxSmBufr
, ( 
ut8_t
 * ) 
pvRxDa
, 
xNextMesgeLgth
, 
xBysAvaab
 );

1006  
xReivedLgth
;

1007 
	}
}

1010 
BaTy_t
 
	$xSmBufrIsEmy

SmBufrHd_t
 
xSmBufr
 )

1012 cڡ 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

1013 
BaTy_t
 
xRu
;

1014 
size_t
 
xTa
;

1016 
	`cfigASSERT

pxSmBufr
 );

1019 
xTa
 = 
pxSmBufr
->xTail;

1021 if
pxSmBufr
->
xHd
 =
xTa
 )

1023 
xRu
 = 
pdTRUE
;

1027 
xRu
 = 
pdFALSE
;

1030  
xRu
;

1031 
	}
}

1034 
BaTy_t
 
	$xSmBufrIsFu

SmBufrHd_t
 
xSmBufr
 )

1036 
BaTy_t
 
xRu
;

1037 
size_t
 
xBysToSteMesgeLgth
;

1038 cڡ 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

1040 
	`cfigASSERT

pxSmBufr
 );

1046 if
pxSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !
ut8_t
 ) 0 )

1048 
xBysToSteMesgeLgth
 = 
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

1052 
xBysToSteMesgeLgth
 = 0;

1056 if
	`xSmBufrSsAvaab

xSmBufr
 ) <
xBysToSteMesgeLgth
 )

1058 
xRu
 = 
pdTRUE
;

1062 
xRu
 = 
pdFALSE
;

1065  
xRu
;

1066 
	}
}

1069 
BaTy_t
 
	$xSmBufrSdComedFromISR

SmBufrHd_t
 
xSmBufr
,

1070 
BaTy_t
 * 
pxHighPriܙyTaskWok
 )

1072 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

1073 
BaTy_t
 
xRu
;

1074 
UBaTy_t
 
uxSavedIruStus
;

1076 
	`cfigASSERT

pxSmBufr
 );

1078 
uxSavedIruStus
 = ( 
UBaTy_t
 ) 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1080 if
pxSmBufr
 )->
xTaskWagToReive
 !
NULL
 )

1082 
	`xTaskNifyFromISR

pxSmBufr
 )->
xTaskWagToReive
,

1083 
ut32_t
 ) 0,

1084 
eNoAi
,

1085 
pxHighPriܙyTaskWok
 );

1086 
pxSmBufr
 )->
xTaskWagToReive
 = 
NULL
;

1087 
xRu
 = 
pdTRUE
;

1091 
xRu
 = 
pdFALSE
;

1094 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1096  
xRu
;

1097 
	}
}

1100 
BaTy_t
 
	$xSmBufrReiveComedFromISR

SmBufrHd_t
 
xSmBufr
,

1101 
BaTy_t
 * 
pxHighPriܙyTaskWok
 )

1103 
SmBufr_t
 * cڡ 
pxSmBufr
 = 
xSmBufr
;

1104 
BaTy_t
 
xRu
;

1105 
UBaTy_t
 
uxSavedIruStus
;

1107 
	`cfigASSERT

pxSmBufr
 );

1109 
uxSavedIruStus
 = ( 
UBaTy_t
 ) 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1111 if
pxSmBufr
 )->
xTaskWagToSd
 !
NULL
 )

1113 
	`xTaskNifyFromISR

pxSmBufr
 )->
xTaskWagToSd
,

1114 
ut32_t
 ) 0,

1115 
eNoAi
,

1116 
pxHighPriܙyTaskWok
 );

1117 
pxSmBufr
 )->
xTaskWagToSd
 = 
NULL
;

1118 
xRu
 = 
pdTRUE
;

1122 
xRu
 = 
pdFALSE
;

1125 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1127  
xRu
;

1128 
	}
}

1131 
size_t
 
	$vWreBysToBufr

SmBufr_t
 * cڡ 
pxSmBufr
,

1132 cڡ 
ut8_t
 * 
pucDa
,

1133 
size_t
 
xCou
 )

1135 
size_t
 
xNextHd
, 
xFLgth
;

1137 
	`cfigASSERT

xCou
 > ( 
size_t
 ) 0 );

1139 
xNextHd
 = 
pxSmBufr
->
xHd
;

1144 
xFLgth
 = 
	`cfigMIN

pxSmBufr
->
xLgth
 - 
xNextHd
, 
xCou
 );

1147 
	`cfigASSERT

xNextHd
 + 
xFLgth
 ) <
pxSmBufr
->
xLgth
 );

1148 
	`memy
* ) ( &
pxSmBufr
->
pucBufr
[ 
xNextHd
 ] ) ), ( cڡ * ) 
pucDa
, 
xFLgth
 );

1152 if
xCou
 > 
xFLgth
 )

1155 
	`cfigASSERT

xCou
 - 
xFLgth
 ) <
pxSmBufr
->
xLgth
 );

1156 
	`memy
* ) 
pxSmBufr
->
pucBufr
, ( cڡ * ) &
pucDa
[ 
xFLgth
 ] ), 
xCou
 - xFirstLength );

1160 
	`mtCOVERAGE_TEST_MARKER
();

1163 
xNextHd
 +
xCou
;

1165 if
xNextHd
 >
pxSmBufr
->
xLgth
 )

1167 
xNextHd
 -
pxSmBufr
->
xLgth
;

1171 
	`mtCOVERAGE_TEST_MARKER
();

1174 
pxSmBufr
->
xHd
 = 
xNextHd
;

1176  
xCou
;

1177 
	}
}

1180 
size_t
 
	$vRdBysFromBufr

SmBufr_t
 * 
pxSmBufr
,

1181 
ut8_t
 * 
pucDa
,

1182 
size_t
 
xMaxCou
,

1183 
size_t
 
xBysAvaab
 )

1185 
size_t
 
xCou
, 
xFLgth
, 
xNextTa
;

1188 
xCou
 = 
	`cfigMIN

xBysAvaab
, 
xMaxCou
 );

1190 if
xCou
 > ( 
size_t
 ) 0 )

1192 
xNextTa
 = 
pxSmBufr
->
xTa
;

1197 
xFLgth
 = 
	`cfigMIN

pxSmBufr
->
xLgth
 - 
xNextTa
, 
xCou
 );

1201 
	`cfigASSERT

xFLgth
 <
xMaxCou
 );

1202 
	`cfigASSERT

xNextTa
 + 
xFLgth
 ) <
pxSmBufr
->
xLgth
 );

1203 
	`memy
* ) 
pucDa
, ( cڡ * ) &
pxSmBufr
->
pucBufr
[ 
xNextTa
 ] ), 
xFLgth
 );

1207 if
xCou
 > 
xFLgth
 )

1210 
	`cfigASSERT

xCou
 <
xMaxCou
 );

1211 
	`memy
* ) &
pucDa
[ 
xFLgth
 ] ), ( * ) ( 
pxSmBufr
->
pucBufr
 ), 
xCou
 - xFirstLength );

1215 
	`mtCOVERAGE_TEST_MARKER
();

1220 
xNextTa
 +
xCou
;

1222 if
xNextTa
 >
pxSmBufr
->
xLgth
 )

1224 
xNextTa
 -
pxSmBufr
->
xLgth
;

1227 
pxSmBufr
->
xTa
 = 
xNextTa
;

1231 
	`mtCOVERAGE_TEST_MARKER
();

1234  
xCou
;

1235 
	}
}

1238 
size_t
 
	$vBysInBufr
cڡ 
SmBufr_t
 * cڡ 
pxSmBufr
 )

1241 
size_t
 
xCou
;

1243 
xCou
 = 
pxSmBufr
->
xLgth
 +xSmBufr->
xHd
;

1244 
xCou
 -
pxSmBufr
->
xTa
;

1246 if
xCou
 >
pxSmBufr
->
xLgth
 )

1248 
xCou
 -
pxSmBufr
->
xLgth
;

1252 
	`mtCOVERAGE_TEST_MARKER
();

1255  
xCou
;

1256 
	}
}

1259 
	$vInliNewSmBufr

SmBufr_t
 * cڡ 
pxSmBufr
,

1260 
ut8_t
 * cڡ 
pucBufr
,

1261 
size_t
 
xBufrSizeBys
,

1262 
size_t
 
xTriggLevBys
,

1263 
ut8_t
 
ucFgs
 )

1268 #i
cfigASSERT_DEFINED
 == 1 )

1273 cڡ 
BaTy_t
 
xWreVue
 = 0x55;

1274 
	`cfigASSERT

	`memt

pucBufr
, ( 
xWreVue
, 
xBufrSizeBys
 ) ==ucBuffer );

1278 
	`memt
* ) 
pxSmBufr
, 0x00, 
SmBufr_t
 ) );

1279 
pxSmBufr
->
pucBufr
 =ucBuffer;

1280 
pxSmBufr
->
xLgth
 = 
xBufrSizeBys
;

1281 
pxSmBufr
->
xTriggLevBys
 = xTriggerLevelBytes;

1282 
pxSmBufr
->
ucFgs
 = ucFlags;

1283 
	}
}

1285 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1287 
UBaTy_t
 
	$uxSmBufrGSmBufrNumb

SmBufrHd_t
 
xSmBufr
 )

1289  
xSmBufr
->
uxSmBufrNumb
;

1290 
	}
}

1295 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1297 
	$vSmBufrSSmBufrNumb

SmBufrHd_t
 
xSmBufr
,

1298 
UBaTy_t
 
uxSmBufrNumb
 )

1300 
xSmBufr
->
uxSmBufrNumb
 = uxStreamBufferNumber;

1301 
	}
}

1306 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1308 
ut8_t
 
	$ucSmBufrGSmBufrTy

SmBufrHd_t
 
xSmBufr
 )

1310 
xSmBufr
->
ucFgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 );

1311 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STREAM~1.H

50 #ide
STREAM_BUFFER_H


51 
	#STREAM_BUFFER_H


	)

53 #ide
INC_FREERTOS_H


58 #i
defed

__lulus
 )

69 
SmBufrDef_t
;

70 
SmBufrDef_t
 * 
	tSmBufrHd_t
;

138 
	#xSmBufrCe

xBufrSizeBys
, 
xTriggLevBys
 ) 
	`xSmBufrGicCe
xBufrSizeBys, xTriggLevBys, 
pdFALSE
 )

	)

219 
	#xSmBufrCeStic

xBufrSizeBys
, 
xTriggLevBys
, 
pucSmBufrStageAa
, 
pxSticSmBufr
 ) \

220 
	`xSmBufrGicCeStic

xBufrSizeBys
, 
xTriggLevBys
, 
pdFALSE
, 
pucSmBufrStageAa
, 
pxSticSmBufr
 )

	)

314 
size_t
 
xSmBufrSd

SmBufrHd_t
 
xSmBufr
,

315 cڡ * 
pvTxDa
,

316 
size_t
 
xDaLgthBys
,

317 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

415 
size_t
 
xSmBufrSdFromISR

SmBufrHd_t
 
xSmBufr
,

416 cڡ * 
pvTxDa
,

417 
size_t
 
xDaLgthBys
,

418 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

504 
size_t
 
xSmBufrReive

SmBufrHd_t
 
xSmBufr
,

505 * 
pvRxDa
,

506 
size_t
 
xBufrLgthBys
,

507 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

590 
size_t
 
xSmBufrReiveFromISR

SmBufrHd_t
 
xSmBufr
,

591 * 
pvRxDa
,

592 
size_t
 
xBufrLgthBys
,

593 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

615 
vSmBufrDe

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

635 
BaTy_t
 
xSmBufrIsFu

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

655 
BaTy_t
 
xSmBufrIsEmy

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

678 
BaTy_t
 
xSmBufrRet

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

699 
size_t
 
xSmBufrSsAvaab

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

720 
size_t
 
xSmBufrBysAvaab

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

757 
BaTy_t
 
xSmBufrSTriggLev

SmBufrHd_t
 
xSmBufr
,

758 
size_t
 
xTriggLev
 ) 
PRIVILEGED_FUNCTION
;

797 
BaTy_t
 
xSmBufrSdComedFromISR

SmBufrHd_t
 
xSmBufr
,

798 
BaTy_t
 * 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

838 
BaTy_t
 
xSmBufrReiveComedFromISR

SmBufrHd_t
 
xSmBufr
,

839 
BaTy_t
 * 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

842 
SmBufrHd_t
 
xSmBufrGicCe

size_t
 
xBufrSizeBys
,

843 
size_t
 
xTriggLevBys
,

844 
BaTy_t
 
xIsMesgeBufr
 ) 
PRIVILEGED_FUNCTION
;

846 
SmBufrHd_t
 
xSmBufrGicCeStic

size_t
 
xBufrSizeBys
,

847 
size_t
 
xTriggLevBys
,

848 
BaTy_t
 
xIsMesgeBufr
,

849 
ut8_t
 * cڡ 
pucSmBufrStageAa
,

850 
SticSmBufr_t
 * cڡ 
pxSticSmBufr
 ) 
PRIVILEGED_FUNCTION
;

852 
size_t
 
xSmBufrNextMesgeLgthBys

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

854 #i
cfigUSE_TRACE_FACILITY
 == 1 )

855 
vSmBufrSSmBufrNumb

SmBufrHd_t
 
xSmBufr
,

856 
UBaTy_t
 
uxSmBufrNumb
 ) 
PRIVILEGED_FUNCTION
;

857 
UBaTy_t
 
uxSmBufrGSmBufrNumb

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

858 
ut8_t
 
ucSmBufrGSmBufrTy

SmBufrHd_t
 
xSmBufr
 ) 
PRIVILEGED_FUNCTION
;

862 #i
defed

__lulus
 )

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\atomic.h

36 #ide
ATOMIC_H


37 
	#ATOMIC_H


	)

39 #ide
INC_FREERTOS_H


44 
	~<dt.h
>

47 #ifde
__lulus


60 #i
defed

ptSET_INTERRUPT_MASK_FROM_ISR
 )

63 
	#ATOMIC_ENTER_CRITICAL
() \

64 
UBaTy_t
 
uxCrilSeiTy
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
()

	)

66 
	#ATOMIC_EXIT_CRITICAL
() \

67 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxCrilSeiTy
 )

	)

72 
	#ATOMIC_ENTER_CRITICAL
(
	`ptENTER_CRITICAL
()

	)

73 
	#ATOMIC_EXIT_CRITICAL
(
	`ptEXIT_CRITICAL
()

	)

84 #ide
ptFORCE_INLINE


85 
	#ptFORCE_INLINE


	)

88 
	#ATOMIC_COMPARE_AND_SWAP_SUCCESS
 0x1U

	)

89 
	#ATOMIC_COMPARE_AND_SWAP_FAILURE
 0x0U

	)

108 
ptFORCE_INLINE
 
ut32_t
 
Atomic_ComAndSw_u32
ut32_vީ* 
pulDei
,

109 
ut32_t
 
ulExchge
,

110 
ut32_t
 
ulComnd
 )

112 
ut32_t
 
ulRuVue
;

114 
ATOMIC_ENTER_CRITICAL
();

116 if*
pulDei
 =
ulComnd
 )

118 *
pulDei
 = 
ulExchge
;

119 
ulRuVue
 = 
ATOMIC_COMPARE_AND_SWAP_SUCCESS
;

123 
ulRuVue
 = 
ATOMIC_COMPARE_AND_SWAP_FAILURE
;

126 
ATOMIC_EXIT_CRITICAL
();

128  
ulRuVue
;

144 
ptFORCE_INLINE
 * 
Atomic_SwPors_p32
* vީ* 
vDei
,

145 * 
pvExchge
 )

147 * 
pRuVue
;

149 
ATOMIC_ENTER_CRITICAL
();

151 
pRuVue
 = *
vDei
;

152 *
vDei
 = 
pvExchge
;

154 
ATOMIC_EXIT_CRITICAL
();

156  
pRuVue
;

176 
ptFORCE_INLINE
 
ut32_t
 
Atomic_ComAndSwPors_p32
* vީ* 
vDei
,

177 * 
pvExchge
,

178 * 
pvComnd
 )

180 
ut32_t
 
ulRuVue
 = 
ATOMIC_COMPARE_AND_SWAP_FAILURE
;

182 
ATOMIC_ENTER_CRITICAL
();

184 if*
vDei
 =
pvComnd
 )

186 *
vDei
 = 
pvExchge
;

187 
ulRuVue
 = 
ATOMIC_COMPARE_AND_SWAP_SUCCESS
;

190 
ATOMIC_EXIT_CRITICAL
();

192  
ulRuVue
;

209 
ptFORCE_INLINE
 
ut32_t
 
Atomic_Add_u32
ut32_vީ* 
pulAddd
,

210 
ut32_t
 
ulCou
 )

212 
ut32_t
 
ulCut
;

214 
ATOMIC_ENTER_CRITICAL
();

216 
ulCut
 = *
pulAddd
;

217 *
pulAddd
 +
ulCou
;

219 
ATOMIC_EXIT_CRITICAL
();

221  
ulCut
;

237 
ptFORCE_INLINE
 
ut32_t
 
Atomic_Suba_u32
ut32_vީ* 
pulAddd
,

238 
ut32_t
 
ulCou
 )

240 
ut32_t
 
ulCut
;

242 
ATOMIC_ENTER_CRITICAL
();

244 
ulCut
 = *
pulAddd
;

245 *
pulAddd
 -
ulCou
;

247 
ATOMIC_EXIT_CRITICAL
();

249  
ulCut
;

263 
ptFORCE_INLINE
 
ut32_t
 
Atomic_Inemt_u32
ut32_vީ* 
pulAddd
 )

265 
ut32_t
 
ulCut
;

267 
ATOMIC_ENTER_CRITICAL
();

269 
ulCut
 = *
pulAddd
;

270 *
pulAddd
 += 1;

272 
ATOMIC_EXIT_CRITICAL
();

274  
ulCut
;

288 
ptFORCE_INLINE
 
ut32_t
 
Atomic_Deemt_u32
ut32_vީ* 
pulAddd
 )

290 
ut32_t
 
ulCut
;

292 
ATOMIC_ENTER_CRITICAL
();

294 
ulCut
 = *
pulAddd
;

295 *
pulAddd
 -= 1;

297 
ATOMIC_EXIT_CRITICAL
();

299  
ulCut
;

315 
ptFORCE_INLINE
 
ut32_t
 
Atomic_OR_u32
ut32_vީ* 
pulDei
,

316 
ut32_t
 
ulVue
 )

318 
ut32_t
 
ulCut
;

320 
ATOMIC_ENTER_CRITICAL
();

322 
ulCut
 = *
pulDei
;

323 *
pulDei
 |
ulVue
;

325 
ATOMIC_EXIT_CRITICAL
();

327  
ulCut
;

342 
ptFORCE_INLINE
 
ut32_t
 
Atomic_AND_u32
ut32_vީ* 
pulDei
,

343 
ut32_t
 
ulVue
 )

345 
ut32_t
 
ulCut
;

347 
ATOMIC_ENTER_CRITICAL
();

349 
ulCut
 = *
pulDei
;

350 *
pulDei
 &
ulVue
;

352 
ATOMIC_EXIT_CRITICAL
();

354  
ulCut
;

369 
ptFORCE_INLINE
 
ut32_t
 
Atomic_NAND_u32
ut32_vީ* 
pulDei
,

370 
ut32_t
 
ulVue
 )

372 
ut32_t
 
ulCut
;

374 
ATOMIC_ENTER_CRITICAL
();

376 
ulCut
 = *
pulDei
;

377 *
pulDei
 = ~
ulCut
 & 
ulVue
 );

379 
ATOMIC_EXIT_CRITICAL
();

381  
ulCut
;

396 
ptFORCE_INLINE
 
ut32_t
 
Atomic_XOR_u32
ut32_vީ* 
pulDei
,

397 
ut32_t
 
ulVue
 )

399 
ut32_t
 
ulCut
;

401 
ATOMIC_ENTER_CRITICAL
();

403 
ulCut
 = *
pulDei
;

404 *
pulDei
 ^
ulVue
;

406 
ATOMIC_EXIT_CRITICAL
();

408  
ulCut
;

412 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\croutine.c

27 
	~"FeRTOS.h
"

28 
	~"sk.h
"

29 
	~"oute.h
"

32 #i
cfigUSE_CO_ROUTINES
 != 0 )

38 #ifde
ptREMOVE_STATIC_QUALIFIER


39 

	)

44 
Li_t
 
	gpxRdyCoRouteLis
[ 
cfigMAX_CO_ROUTINE_PRIORITIES
 ];

45 
Li_t
 
	gxDayedCoRouteLi1
;

46 
Li_t
 
	gxDayedCoRouteLi2
;

47 
Li_t
 * 
	gpxDayedCoRouteLi
 = 
NULL
;

48 
Li_t
 * 
	gpxOvowDayedCoRouteLi
 = 
NULL
;

49 
Li_t
 
	gxPdgRdyCoRouteLi
;

52 
CRCB_t
 * 
	gpxCutCoRoute
 = 
NULL
;

53 
UBaTy_t
 
	guxTCoRouteRdyPriܙy
 = 0;

54 
TickTy_t
 
	gxCoRouteTickCou
 = 0, 
	gxLaTickCou
 = 0, 
	gxPasdTicks
 = 0;

57 
	#cINITIAL_STATE
 ( 0 )

	)

66 
	#vAddCoRouteToRdyQueue

pxCRCB
 ) \

68 if
pxCRCB
->
uxPriܙy
 > 
uxTCoRouteRdyPriܙy
 ) \

70 
uxTCoRouteRdyPriܙy
 = 
pxCRCB
->
uxPriܙy
; \

72 
	`vLiInEnd

Li_t
 * ) &
pxRdyCoRouteLis
[ 
pxCRCB
->
uxPriܙy
 ] ), &pxCRCB->
xGicLiIm
 ) ); \

73 }

	)

79 
vInliCoRouteLis
( );

87 
vCheckPdgRdyLi
( );

97 
vCheckDayedLi
( );

101 
BaTy_t
 
	$xCoRouteCe

COROUTINE_CODE
 
pxCoRouteCode
,

102 
UBaTy_t
 
uxPriܙy
,

103 
UBaTy_t
 
uxIndex
 )

105 
BaTy_t
 
xRu
;

106 
CRCB_t
 * 
pxCoRoute
;

109 
pxCoRoute
 = ( 
CRCB_t
 * ) 
	`pvPtMloc
( ( CRCB_t ) );

111 if
pxCoRoute
 )

115 if
pxCutCoRoute
 =
NULL
 )

117 
pxCutCoRoute
 = 
pxCoRoute
;

118 
	`vInliCoRouteLis
();

122 if
uxPriܙy
 >
cfigMAX_CO_ROUTINE_PRIORITIES
 )

124 
uxPriܙy
 = 
cfigMAX_CO_ROUTINE_PRIORITIES
 - 1;

128 
pxCoRoute
->
uxS
 = 
cINITIAL_STATE
;

129 
pxCoRoute
->
uxPriܙy
 = uxPriority;

130 
pxCoRoute
->
uxIndex
 = uxIndex;

131 
pxCoRoute
->
pxCoRouteFuni
 = 
pxCoRouteCode
;

134 
	`vLiInliIm
&
pxCoRoute
->
xGicLiIm
 ) );

135 
	`vLiInliIm
&
pxCoRoute
->
xEvtLiIm
 ) );

140 
	`liSET_LIST_ITEM_OWNER
&
pxCoRoute
->
xGicLiIm
 ),xCoRoutine );

141 
	`liSET_LIST_ITEM_OWNER
&
pxCoRoute
->
xEvtLiIm
 ),xCoRoutine );

144 
	`liSET_LIST_ITEM_VALUE
&
pxCoRoute
->
xEvtLiIm
 ), ( ( 
TickTy_t
 ) 
cfigMAX_CO_ROUTINE_PRIORITIES
 - ( TickTy_
uxPriܙy
 ) );

148 
	`vAddCoRouteToRdyQueue

pxCoRoute
 );

150 
xRu
 = 
pdPASS
;

154 
xRu
 = 
rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

157  
xRu
;

158 
	}
}

161 
	$vCoRouteAddToDayedLi

TickTy_t
 
xTicksToDay
,

162 
Li_t
 * 
pxEvtLi
 )

164 
TickTy_t
 
xTimeToWake
;

168 
xTimeToWake
 = 
xCoRouteTickCou
 + 
xTicksToDay
;

173 
	`uxLiRemove

LiIm_t
 * ) &
pxCutCoRoute
->
xGicLiIm
 ) );

176 
	`liSET_LIST_ITEM_VALUE
&
pxCutCoRoute
->
xGicLiIm
 ), 
xTimeToWake
 );

178 if
xTimeToWake
 < 
xCoRouteTickCou
 )

182 
	`vLiIn

Li_t
 * ) 
pxOvowDayedCoRouteLi
, ( 
LiIm_t
 * ) &
pxCutCoRoute
->
xGicLiIm
 ) );

188 
	`vLiIn

Li_t
 * ) 
pxDayedCoRouteLi
, ( 
LiIm_t
 * ) &
pxCutCoRoute
->
xGicLiIm
 ) );

191 if
pxEvtLi
 )

195 
	`vLiIn

pxEvtLi
, &
pxCutCoRoute
->
xEvtLiIm
 ) );

197 
	}
}

200 
	$vCheckPdgRdyLi
( )

205  
	`liLIST_IS_EMPTY
&
xPdgRdyCoRouteLi
 ) =
pdFALSE
 )

207 
CRCB_t
 * 
pxUnblockedCRCB
;

210 
	`ptDISABLE_INTERRUPTS
();

212 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`liGET_OWNER_OF_HEAD_ENTRY
&
xPdgRdyCoRouteLi
 ) );

213 
	`uxLiRemove
&
pxUnblockedCRCB
->
xEvtLiIm
 ) );

215 
	`ptENABLE_INTERRUPTS
();

217 
	`uxLiRemove
&
pxUnblockedCRCB
->
xGicLiIm
 ) );

218 
	`vAddCoRouteToRdyQueue

pxUnblockedCRCB
 );

220 
	}
}

223 
	$vCheckDayedLi
( )

225 
CRCB_t
 * 
pxCRCB
;

227 
xPasdTicks
 = 
	`xTaskGTickCou
(- 
xLaTickCou
;

229  
xPasdTicks
 )

231 
xCoRouteTickCou
++;

232 
xPasdTicks
--;

235 if
xCoRouteTickCou
 == 0 )

237 
Li_t
 * 
pxTemp
;

241 
pxTemp
 = 
pxDayedCoRouteLi
;

242 
pxDayedCoRouteLi
 = 
pxOvowDayedCoRouteLi
;

243 
pxOvowDayedCoRouteLi
 = 
pxTemp
;

247  
	`liLIST_IS_EMPTY

pxDayedCoRouteLi
 ) =
pdFALSE
 )

249 
pxCRCB
 = ( 
CRCB_t
 * ) 
	`liGET_OWNER_OF_HEAD_ENTRY

pxDayedCoRouteLi
 );

251 if
xCoRouteTickCou
 < 
	`liGET_LIST_ITEM_VALUE
&
pxCRCB
->
xGicLiIm
 ) ) )

257 
	`ptDISABLE_INTERRUPTS
();

264 
	`uxLiRemove
&
pxCRCB
->
xGicLiIm
 ) );

267 if
pxCRCB
->
xEvtLiIm
.
pxCڏ
 )

269 
	`uxLiRemove
&
pxCRCB
->
xEvtLiIm
 ) );

272 
	`ptENABLE_INTERRUPTS
();

274 
	`vAddCoRouteToRdyQueue

pxCRCB
 );

278 
xLaTickCou
 = 
xCoRouteTickCou
;

279 
	}
}

282 
	$vCoRouteSchedu
( )

287 if
pxDayedCoRouteLi
 !
NULL
 )

290 
	`vCheckPdgRdyLi
();

293 
	`vCheckDayedLi
();

296  
	`liLIST_IS_EMPTY
&
pxRdyCoRouteLis
[ 
uxTCoRouteRdyPriܙy
 ] ) ) )

298 if
uxTCoRouteRdyPriܙy
 == 0 )

304 --
uxTCoRouteRdyPriܙy
;

309 
	`liGET_OWNER_OF_NEXT_ENTRY

pxCutCoRoute
, &
pxRdyCoRouteLis
[ 
uxTCoRouteRdyPriܙy
 ] ) );

312 
pxCutCoRoute
->
pxCoRouteFuni
 )pxCutCoRoute,xCutCoRoute->
uxIndex
 );

314 
	}
}

317 
	$vInliCoRouteLis
( )

319 
UBaTy_t
 
uxPriܙy
;

321  
uxPriܙy
 = 0; uxPriܙy < 
cfigMAX_CO_ROUTINE_PRIORITIES
; uxPriority++ )

323 
	`vLiInli

Li_t
 * ) &
pxRdyCoRouteLis
[ 
uxPriܙy
 ] ) );

326 
	`vLiInli

Li_t
 * ) &
xDayedCoRouteLi1
 );

327 
	`vLiInli

Li_t
 * ) &
xDayedCoRouteLi2
 );

328 
	`vLiInli

Li_t
 * ) &
xPdgRdyCoRouteLi
 );

332 
pxDayedCoRouteLi
 = &
xDayedCoRouteLi1
;

333 
pxOvowDayedCoRouteLi
 = &
xDayedCoRouteLi2
;

334 
	}
}

337 
BaTy_t
 
	$xCoRouteRemoveFromEvtLi
cڡ 
Li_t
 * 
pxEvtLi
 )

339 
CRCB_t
 * 
pxUnblockedCRCB
;

340 
BaTy_t
 
xRu
;

345 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`liGET_OWNER_OF_HEAD_ENTRY

pxEvtLi
 );

346 
	`uxLiRemove
&
pxUnblockedCRCB
->
xEvtLiIm
 ) );

347 
	`vLiInEnd

Li_t
 * ) &
xPdgRdyCoRouteLi
 ), &
pxUnblockedCRCB
->
xEvtLiIm
 ) );

349 if
pxUnblockedCRCB
->
uxPriܙy
 >
pxCutCoRoute
->uxPriority )

351 
xRu
 = 
pdTRUE
;

355 
xRu
 = 
pdFALSE
;

358  
xRu
;

359 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\croutine.h

27 #ide
CO_ROUTINE_H


28 
	#CO_ROUTINE_H


	)

30 #ide
INC_FREERTOS_H


34 
	~"li.h
"

37 #ifde
__lulus


45 * 
	tCoRouteHd_t
;

48 (* 
COROUTINE_CODE
)
	tCoRouteHd_t
,

49 
	tUBaTy_t
 );

51 
	scCoRouteCڌBlock


53 
COROUTINE_CODE
 
pxCoRouteFuni
;

54 
LiIm_t
 
xGicLiIm
;

55 
LiIm_t
 
xEvtLiIm
;

56 
UBaTy_t
 
uxPriܙy
;

57 
UBaTy_t
 
uxIndex
;

58 
ut16_t
 
uxS
;

59 } 
	tCRCB_t
;

134 
BaTy_t
 
xCoRouteCe

COROUTINE_CODE
 
pxCoRouteCode
,

135 
UBaTy_t
 
uxPriܙy
,

136 
UBaTy_t
 
uxIndex
 );

179 
vCoRouteSchedu
( );

212 
	#START

pxCRCB
 ) \

213  ( ( 
CRCB_t
 * ) ( 
pxCRCB
 ) )->
uxS
 ) { \

214 0:

	)

247 
	#END
(}

	)

253 
	#SET_STATE0

xHd
 ) \

254 
CRCB_t
 * ) ( 
xHd
 ) )->
uxS
 = ( 
__LINE__
 * 2 ); ; \

255 
__LINE__
 * 2 ):

	)

256 
	#SET_STATE1

xHd
 ) \

257 
CRCB_t
 * ) ( 
xHd
 ) )->
uxS
 = ( ( 
__LINE__
 * 2 ) + 1 ); ; \

258 
__LINE__
 * 2 ) + 1 ):

	)

308 
	#DELAY

xHd
, 
xTicksToDay
 ) \

309 if
xTicksToDay
 ) > 0 ) \

311 
	`vCoRouteAddToDayedLi

xTicksToDay
 ), 
NULL
 ); \

313 
	`SET_STATE0

xHd
 ) );

	)

400 
	#QUEUE_SEND

xHd
, 
pxQueue
, 
pvImToQueue
, 
xTicksToWa
, 
pxResu
 ) \

402 *
pxResu
 ) = 
	`xQueueCRSd

pxQueue
 ), ( 
pvImToQueue
 ), ( 
xTicksToWa
 ) ); \

403 if*
pxResu
 ) =
rQUEUE_BLOCKED
 ) \

405 
	`SET_STATE0

xHd
 ) ); \

406 *
pxResu
 = 
	`xQueueCRSd

pxQueue
 ), ( 
pvImToQueue
 ), 0 ); \

408 if*
pxResu
 =
rQUEUE_YIELD
 ) \

410 
	`SET_STATE1

xHd
 ) ); \

411 *
pxResu
 = 
pdPASS
; \

413 }

	)

494 
	#QUEUE_RECEIVE

xHd
, 
pxQueue
, 
pvBufr
, 
xTicksToWa
, 
pxResu
 ) \

496 *
pxResu
 ) = 
	`xQueueCRReive

pxQueue
 ), ( 
pvBufr
 ), ( 
xTicksToWa
 ) ); \

497 if*
pxResu
 ) =
rQUEUE_BLOCKED
 ) \

499 
	`SET_STATE0

xHd
 ) ); \

500 *
pxResu
 ) = 
	`xQueueCRReive

pxQueue
 ), ( 
pvBufr
 ), 0 ); \

502 if*
pxResu
 ) =
rQUEUE_YIELD
 ) \

504 
	`SET_STATE1

xHd
 ) ); \

505 *
pxResu
 ) = 
pdPASS
; \

507 }

	)

605 
	#QUEUE_SEND_FROM_ISR

pxQueue
, 
pvImToQueue
, 
xCoRoutePviouyWok
 ) \

606 
	`xQueueCRSdFromISR

pxQueue
 ), ( 
pvImToQueue
 ), ( 
xCoRoutePviouyWok
 ) )

	)

721 
	#QUEUE_RECEIVE_FROM_ISR

pxQueue
, 
pvBufr
, 
pxCoRouteWok
 ) \

722 
	`xQueueCRReiveFromISR

pxQueue
 ), ( 
pvBufr
 ), ( 
pxCoRouteWok
 ) )

	)

733 
vCoRouteAddToDayedLi

TickTy_t
 
xTicksToDay
,

734 
Li_t
 * 
pxEvtLi
 );

743 
BaTy_t
 
xCoRouteRemoveFromEvtLi
cڡ 
Li_t
 * 
pxEvtLi
 );

746 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\heap_2.c

36 
	~<dlib.h
>

41 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

43 
	~"FeRTOS.h
"

44 
	~"sk.h
"

46 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


48 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 0 )

49 #r 
This
 
fe
 
mu
 
n
 
be
 
ud
 
cfigSUPPORT_DYNAMIC_ALLOCATION
 
is
 0

53 
	#cfigADJUSTED_HEAP_SIZE
 ( 
cfigTOTAL_HEAP_SIZE
 - 
ptBYTE_ALIGNMENT
 )

	)

58 
vHpIn
( );

61 #i
cfigAPPLICATION_ALLOCATED_HEAP
 == 1 )

65 
ut8_t
 
ucHp
[ 
cfigTOTAL_HEAP_SIZE
 ];

67 
ut8_t
 
	gucHp
[ 
cfigTOTAL_HEAP_SIZE
 ];

73 
	sA_BLOCK_LINK


75 
A_BLOCK_LINK
 * 
	mpxNextFeBlock
;

76 
size_t
 
	mxBlockSize
;

77 } 
	tBlockLk_t
;

80 cڡ 
ut16_t
 
	ghpSTRUCT_SIZE
 = ( ( 
BlockLk_t
 ) + ( 
ptBYTE_ALIGNMENT
 - 1 ) ) & ~
ptBYTE_ALIGNMENT_MASK
 );

81 
	#hpMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
hpSTRUCT_SIZE
 * 2 ) )

	)

84 
BlockLk_t
 
	gxS
, 
	gxEnd
;

88 
size_t
 
	gxFeBysRemag
 = 
cfigADJUSTED_HEAP_SIZE
;

97 
	#vInBlockIoFeLi

pxBlockToIn
 ) \

99 
BlockLk_t
 * 
pxIt
; \

100 
size_t
 
xBlockSize
; \

102 
xBlockSize
 = 
pxBlockToIn
->xBlockSize; \

106  
pxIt
 = &
xS
;xIt->
pxNextFeBlock
->
xBlockSize
 < xBlockSize;xIterator =xIterator->pxNextFreeBlock ) \

113 
pxBlockToIn
->
pxNextFeBlock
 = 
pxIt
->pxNextFreeBlock; \

114 
pxIt
->
pxNextFeBlock
 = 
pxBlockToIn
; \

115 }

	)

118 * 
	$pvPtMloc

size_t
 
xWdSize
 )

120 
BlockLk_t
 * 
pxBlock
, * 
pxPviousBlock
, * 
pxNewBlockLk
;

121 
BaTy_t
 
xHpHasBnInlid
 = 
pdFALSE
;

122 * 
pvRu
 = 
NULL
;

124 
	`vTaskSudA
();

128 if
xHpHasBnInlid
 =
pdFALSE
 )

130 
	`vHpIn
();

131 
xHpHasBnInlid
 = 
pdTRUE
;

136 if
xWdSize
 > 0 ) &&

137 
xWdSize
 + 
hpSTRUCT_SIZE
 ) > xWantedSize ) )

139 
xWdSize
 +
hpSTRUCT_SIZE
;

142 if
xWdSize
 + ( 
ptBYTE_ALIGNMENT
 - ( xWdSiz& 
ptBYTE_ALIGNMENT_MASK
 ) ) )

143 > 
xWdSize
 )

145 
xWdSize
 +
ptBYTE_ALIGNMENT
 - ( xWdSiz& 
ptBYTE_ALIGNMENT_MASK
 ) );

146 
	`cfigASSERT

xWdSize
 & 
ptBYTE_ALIGNMENT_MASK
 ) == 0 );

150 
xWdSize
 = 0;

155 
xWdSize
 = 0;

159 if
xWdSize
 > 0 ) && ( xWdSiz<
xFeBysRemag
 ) )

163 
pxPviousBlock
 = &
xS
;

164 
pxBlock
 = 
xS
.
pxNextFeBlock
;

166  ( 
pxBlock
->
xBlockSize
 < 
xWdSize
 ) && (xBlock->
pxNextFeBlock
 !
NULL
 ) )

168 
pxPviousBlock
 = 
pxBlock
;

169 
pxBlock
 =xBlock->
pxNextFeBlock
;

173 if
pxBlock
 !&
xEnd
 )

177 
pvRu
 = ( * ) ( ( ( 
ut8_t
 * ) 
pxPviousBlock
->
pxNextFeBlock
 ) + 
hpSTRUCT_SIZE
 );

181 
pxPviousBlock
->
pxNextFeBlock
 = 
pxBlock
->pxNextFreeBlock;

184 if
pxBlock
->
xBlockSize
 - 
xWdSize
 ) > 
hpMINIMUM_BLOCK_SIZE
 )

189 
pxNewBlockLk
 = ( * ) ( ( ( 
ut8_t
 * ) 
pxBlock
 ) + 
xWdSize
 );

193 
pxNewBlockLk
->
xBlockSize
 = 
pxBlock
->xBlockSiz- 
xWdSize
;

194 
pxBlock
->
xBlockSize
 = 
xWdSize
;

197 
	`vInBlockIoFeLi

pxNewBlockLk
 ) );

200 
xFeBysRemag
 -
pxBlock
->
xBlockSize
;

204 
	`aMALLOC

pvRu
, 
xWdSize
 );

206 
	`xTaskResumeA
();

208 #i
cfigUSE_MALLOC_FAILED_HOOK
 == 1 )

210 if
pvRu
 =
NULL
 )

212 
	`vAlitiMlocFaedHook
( );

213 
	`vAlitiMlocFaedHook
();

218  
pvRu
;

219 
	}
}

222 
	$vPtFe
* 
pv
 )

224 
ut8_t
 * 
puc
 = ( ut8_* ) 
pv
;

225 
BlockLk_t
 * 
pxLk
;

227 if
pv
 !
NULL
 )

231 
puc
 -
hpSTRUCT_SIZE
;

235 
pxLk
 = ( * ) 
puc
;

237 
	`vTaskSudA
();

240 
	`vInBlockIoFeLi

BlockLk_t
 * ) 
pxLk
 ) );

241 
xFeBysRemag
 +
pxLk
->
xBlockSize
;

242 
	`aFREE

pv
, 
pxLk
->
xBlockSize
 );

244 
	`xTaskResumeA
();

246 
	}
}

249 
size_t
 
	$xPtGFeHpSize
( )

251  
xFeBysRemag
;

252 
	}
}

255 
	$vPtInliBlocks
( )

258 
	}
}

261 
	$vHpIn
( )

263 
BlockLk_t
 * 
pxFFeBlock
;

264 
ut8_t
 * 
pucAligdHp
;

267 
pucAligdHp
 = ( 
ut8_t
 * ) ( ( ( 
ptPOINTER_SIZE_TYPE
 ) & 
ucHp
[ 
ptBYTE_ALIGNMENT
 ] ) & ( ~ptPOINTER_SIZE_TYPE ) 
ptBYTE_ALIGNMENT_MASK
 ) ) );

271 
xS
.
pxNextFeBlock
 = ( * ) 
pucAligdHp
;

272 
xS
.
xBlockSize
 = ( 
size_t
 ) 0;

275 
xEnd
.
xBlockSize
 = 
cfigADJUSTED_HEAP_SIZE
;

276 
xEnd
.
pxNextFeBlock
 = 
NULL
;

280 
pxFFeBlock
 = ( * ) 
pucAligdHp
;

281 
pxFFeBlock
->
xBlockSize
 = 
cfigADJUSTED_HEAP_SIZE
;

282 
pxFFeBlock
->
pxNextFeBlock
 = &
xEnd
;

283 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\list.c

28 
	~<dlib.h
>

33 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

35 
	~"FeRTOS.h
"

36 
	~"li.h
"

42 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


48 
	$vLiInli

Li_t
 * cڡ 
pxLi
 )

53 
pxLi
->
pxIndex
 = ( 
LiIm_t
 * ) &pxLi->
xLiEnd
 );

57 
pxLi
->
xLiEnd
.
xImVue
 = 
ptMAX_DELAY
;

61 
pxLi
->
xLiEnd
.
pxNext
 = ( 
LiIm_t
 * ) &(xList->xListEnd );

62 
pxLi
->
xLiEnd
.
pxPvious
 = ( 
LiIm_t
 * ) &(xList->xListEnd );

64 
pxLi
->
uxNumbOfIms
 = ( 
UBaTy_t
 ) 0U;

68 
	`liSET_LIST_INTEGRITY_CHECK_1_VALUE

pxLi
 );

69 
	`liSET_LIST_INTEGRITY_CHECK_2_VALUE

pxLi
 );

70 
	}
}

73 
	$vLiInliIm

LiIm_t
 * cڡ 
pxIm
 )

76 
pxIm
->
pxCڏ
 = 
NULL
;

80 
	`liSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE

pxIm
 );

81 
	`liSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE

pxIm
 );

82 
	}
}

85 
	$vLiInEnd

Li_t
 * cڡ 
pxLi
,

86 
LiIm_t
 * cڡ 
pxNewLiIm
 )

88 
LiIm_t
 * cڡ 
pxIndex
 = 
pxLi
->pxIndex;

93 
	`liTEST_LIST_INTEGRITY

pxLi
 );

94 
	`liTEST_LIST_ITEM_INTEGRITY

pxNewLiIm
 );

99 
pxNewLiIm
->
pxNext
 = 
pxIndex
;

100 
pxNewLiIm
->
pxPvious
 = 
pxIndex
->pxPrevious;

103 
	`mtCOVERAGE_TEST_DELAY
();

105 
pxIndex
->
pxPvious
->
pxNext
 = 
pxNewLiIm
;

106 
pxIndex
->
pxPvious
 = 
pxNewLiIm
;

109 
pxNewLiIm
->
pxCڏ
 = 
pxLi
;

111 
pxLi
->
uxNumbOfIms
 )++;

112 
	}
}

115 
	$vLiIn

Li_t
 * cڡ 
pxLi
,

116 
LiIm_t
 * cڡ 
pxNewLiIm
 )

118 
LiIm_t
 * 
pxIt
;

119 cڡ 
TickTy_t
 
xVueOfIni
 = 
pxNewLiIm
->
xImVue
;

124 
	`liTEST_LIST_INTEGRITY

pxLi
 );

125 
	`liTEST_LIST_ITEM_INTEGRITY

pxNewLiIm
 );

135 if
xVueOfIni
 =
ptMAX_DELAY
 )

137 
pxIt
 = 
pxLi
->
xLiEnd
.
pxPvious
;

163  
pxIt
 = ( 
LiIm_t
 * ) &
pxLi
->
xLiEnd
 );xIt->
pxNext
->
xImVue
 <
xVueOfIni
;xIterator =xIterator->pxNext )

170 
pxNewLiIm
->
pxNext
 = 
pxIt
->pxNext;

171 
pxNewLiIm
->
pxNext
->
pxPvious
 =xNewListItem;

172 
pxNewLiIm
->
pxPvious
 = 
pxIt
;

173 
pxIt
->
pxNext
 = 
pxNewLiIm
;

177 
pxNewLiIm
->
pxCڏ
 = 
pxLi
;

179 
pxLi
->
uxNumbOfIms
 )++;

180 
	}
}

183 
UBaTy_t
 
	$uxLiRemove

LiIm_t
 * cڡ 
pxImToRemove
 )

187 
Li_t
 * cڡ 
pxLi
 = 
pxImToRemove
->
pxCڏ
;

189 
pxImToRemove
->
pxNext
->
pxPvious
 =xItemToRemove->pxPrevious;

190 
pxImToRemove
->
pxPvious
->
pxNext
 =xItemToRemove->pxNext;

193 
	`mtCOVERAGE_TEST_DELAY
();

196 if
pxLi
->
pxIndex
 =
pxImToRemove
 )

198 
pxLi
->
pxIndex
 = 
pxImToRemove
->
pxPvious
;

202 
	`mtCOVERAGE_TEST_MARKER
();

205 
pxImToRemove
->
pxCڏ
 = 
NULL
;

206 
pxLi
->
uxNumbOfIms
 )--;

208  
pxLi
->
uxNumbOfIms
;

209 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\list.h

56 #ide
LIST_H


57 
	#LIST_H


	)

59 #ide
INC_FREERTOS_H


91 #ide
cfigLIST_VOLATILE


92 
	#cfigLIST_VOLATILE


	)

96 #ifde
__lulus


106 #i
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 0 )

108 
	#liFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE


	)

109 
	#liSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE


	)

110 
	#liFIRST_LIST_INTEGRITY_CHECK_VALUE


	)

111 
	#liSECOND_LIST_INTEGRITY_CHECK_VALUE


	)

112 
	#liSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE

pxIm
 )

	)

113 
	#liSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE

pxIm
 )

	)

114 
	#liSET_LIST_INTEGRITY_CHECK_1_VALUE

pxLi
 )

	)

115 
	#liSET_LIST_INTEGRITY_CHECK_2_VALUE

pxLi
 )

	)

116 
	#liTEST_LIST_ITEM_INTEGRITY

pxIm
 )

	)

117 
	#liTEST_LIST_INTEGRITY

pxLi
 )

	)

120 
	#liFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE
 
TickTy_t
 
xLiImIegryVue1
;

	)

121 
	#liSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE
 
TickTy_t
 
xLiImIegryVue2
;

	)

122 
	#liFIRST_LIST_INTEGRITY_CHECK_VALUE
 
TickTy_t
 
xLiIegryVue1
;

	)

123 
	#liSECOND_LIST_INTEGRITY_CHECK_VALUE
 
TickTy_t
 
xLiIegryVue2
;

	)

126 
	#liSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE

pxIm
 ) (xIm )->
xLiImIegryVue1
 = 
pdINTEGRITY_CHECK_VALUE


	)

127 
	#liSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE

pxIm
 ) (xIm )->
xLiImIegryVue2
 = 
pdINTEGRITY_CHECK_VALUE


	)

128 
	#liSET_LIST_INTEGRITY_CHECK_1_VALUE

pxLi
 ) (xLi )->
xLiIegryVue1
 = 
pdINTEGRITY_CHECK_VALUE


	)

129 
	#liSET_LIST_INTEGRITY_CHECK_2_VALUE

pxLi
 ) (xLi )->
xLiIegryVue2
 = 
pdINTEGRITY_CHECK_VALUE


	)

133 
	#liTEST_LIST_ITEM_INTEGRITY

pxIm
 ) 
	`cfigASSERT
pxIm )->
xLiImIegryVue1
 =
pdINTEGRITY_CHECK_VALUE
 ) && ( (xIm )->
xLiImIegryVue2
 =pdINTEGRITY_CHECK_VALUE ) )

	)

134 
	#liTEST_LIST_INTEGRITY

pxLi
 ) 
	`cfigASSERT
pxLi )->
xLiIegryVue1
 =
pdINTEGRITY_CHECK_VALUE
 ) && ( (xLi )->
xLiIegryVue2
 =pdINTEGRITY_CHECK_VALUE ) )

	)

141 
	gxLIST
;

142 
	sxLIST_ITEM


144 
liFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE


145 
cfigLIST_VOLATILE
 
TickTy_t
 
	gxImVue
;

146 
xLIST_ITEM
 * 
cfigLIST_VOLATILE
 
	gpxNext
;

147 
xLIST_ITEM
 * 
cfigLIST_VOLATILE
 
	gpxPvious
;

148 * 
	gpvOwr
;

149 
xLIST
 * 
cfigLIST_VOLATILE
 
	gpxCڏ
;

150 
	gliSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE


152 
xLIST_ITEM
 
	tLiIm_t
;

154 
	sxMINI_LIST_ITEM


156 
liFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE


157 
cfigLIST_VOLATILE
 
TickTy_t
 
	gxImVue
;

158 
xLIST_ITEM
 * 
cfigLIST_VOLATILE
 
	gpxNext
;

159 
xLIST_ITEM
 * 
cfigLIST_VOLATILE
 
	gpxPvious
;

161 
xMINI_LIST_ITEM
 
	tMiLiIm_t
;

166 
	sxLIST


168 
liFIRST_LIST_INTEGRITY_CHECK_VALUE


169 vީ
UBaTy_t
 
	guxNumbOfIms
;

170 
LiIm_t
 * 
cfigLIST_VOLATILE
 
	gpxIndex
;

171 
MiLiIm_t
 
	gxLiEnd
;

172 
	gliSECOND_LIST_INTEGRITY_CHECK_VALUE


173 } 
	tLi_t
;

182 
	#liSET_LIST_ITEM_OWNER

pxLiIm
, 
pxOwr
 ) ( (xLiIm )->
pvOwr
 = ( * ) (xOwø)

	)

191 
	#liGET_LIST_ITEM_OWNER

pxLiIm
 ) ( (xLiIm )->
pvOwr
 )

	)

200 
	#liSET_LIST_ITEM_VALUE

pxLiIm
, 
xVue
 ) ( (xLiIm )->
xImVue
 = ( xVu)

	)

210 
	#liGET_LIST_ITEM_VALUE

pxLiIm
 ) ( (xLiIm )->
xImVue
 )

	)

219 
	#liGET_ITEM_VALUE_OF_HEAD_ENTRY

pxLi
 ) ( ( (xLi )->
xLiEnd
 ).
pxNext
->
xImVue
 )

	)

227 
	#liGET_HEAD_ENTRY

pxLi
 ) ( ( (xLi )->
xLiEnd
 ).
pxNext
 )

	)

235 
	#liGET_NEXT

pxLiIm
 ) ( (xLiIm )->
pxNext
 )

	)

243 
	#liGET_END_MARKER

pxLi
 ) ( ( 
LiIm_t
 cڡ * ) ( &pxLi )->
xLiEnd
 ) ) )

	)

252 
	#liLIST_IS_EMPTY

pxLi
 ) ( ( (xLi )->
uxNumbOfIms
 =
UBaTy_t
 ) 0 ) ? 
pdTRUE
 : 
pdFALSE
 )

	)

257 
	#liCURRENT_LIST_LENGTH

pxLi
 ) ( (xLi )->
uxNumbOfIms
 )

	)

279 
	#liGET_OWNER_OF_NEXT_ENTRY

pxTCB
, 
pxLi
 ) \

281 
Li_t
 * cڡ 
pxCڡLi
 = ( 
pxLi
 ); \

284 
pxCڡLi
 )->
pxIndex
 = (xCڡLi )->pxIndex->
pxNext
; \

285 if* ) ( 
pxCڡLi
 )->
pxIndex
 =* ) &pxCڡLi )->
xLiEnd
 ) ) \

287 
pxCڡLi
 )->
pxIndex
 = (xCڡLi )->pxIndex->
pxNext
; \

289 
pxTCB
 ) = ( 
pxCڡLi
 )->
pxIndex
->
pvOwr
; \

290 }

	)

309 
	#liGET_OWNER_OF_HEAD_ENTRY

pxLi
 ) ( ( &pxLi )->
xLiEnd
 ) )->
pxNext
->
pvOwr
 )

	)

320 
	#liIS_CONTAINED_WITHIN

pxLi
, 
pxLiIm
 ) ( ( (xLiIm )->
pxCڏ
 =pxLi ) ) ? ( 
pdTRUE
 ) : ( 
pdFALSE
 ) )

	)

328 
	#liLIST_ITEM_CONTAINER

pxLiIm
 ) ( (xLiIm )->
pxCڏ
 )

	)

335 
	#liLIST_IS_INITIALISED

pxLi
 ) ( (xLi )->
xLiEnd
.
xImVue
 =
ptMAX_DELAY
 )

	)

347 
vLiInli

Li_t
 * cڡ 
pxLi
 ) 
	gPRIVILEGED_FUNCTION
;

358 
vLiInliIm

LiIm_t
 * cڡ 
pxIm
 ) 
	gPRIVILEGED_FUNCTION
;

371 
vLiIn

Li_t
 * cڡ 
pxLi
,

372 
LiIm_t
 * cڡ 
pxNewLiIm
 ) 
	gPRIVILEGED_FUNCTION
;

393 
vLiInEnd

Li_t
 * cڡ 
pxLi
,

394 
LiIm_t
 * cڡ 
pxNewLiIm
 ) 
	gPRIVILEGED_FUNCTION
;

409 
UBaTy_t
 
uxLiRemove

LiIm_t
 * cڡ 
pxImToRemove
 ) 
	gPRIVILEGED_FUNCTION
;

412 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\port.c

30 #if(
cfigUSE_FREERTOS
 == 1)

32 
	~"FeRTOS.h
"

33 
	~"sk.h
"

35 #ide
__VFP_FP__


36 #r 
This
 
pt
 
n
 
ly
 
be
 
ud
 
wh
 
the
 
oje
 
tis
 
e
 
cfigud
 
to
 
ab
 
hdwe
 
tg
 
pot
 
sut
.

39 #ide
cfigSYSTICK_CLOCK_HZ


40 
	#cfigSYSTICK_CLOCK_HZ
 
cfigCPU_CLOCK_HZ


	)

42 
	#ptNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

47 
	#ptNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

51 
	#ptNVIC_SYSTICK_CTRL_REG
 ( *vީ
ut32_t
 * ) 0xe000e010 ) )

	)

52 
	#ptNVIC_SYSTICK_LOAD_REG
 ( *vީ
ut32_t
 * ) 0xe000e014 ) )

	)

53 
	#ptNVIC_SYSTICK_CURRENT_VALUE_REG
 ( *vީ
ut32_t
 * ) 0xe000e018 ) )

	)

54 
	#ptNVIC_SHPR3_REG
 ( *vީ
ut32_t
 * ) 0xe000ed20 ) )

	)

56 
	#ptNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

57 
	#ptNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

58 
	#ptNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

59 
	#ptNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

60 
	#ptNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

64 
	#ptCPUID
 ( *vީ
ut32_t
 * ) 0xE000ed00 ) )

	)

65 
	#ptCORTEX_M7_r0p1_ID
 ( 0x410FC271UL )

	)

66 
	#ptCORTEX_M7_r0p0_ID
 ( 0x410FC270UL )

	)

68 
	#ptNVIC_PENDSV_PRI
 ( ( ( 
ut32_t
 ) 
cfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

69 
	#ptNVIC_SYSTICK_PRI
 ( ( ( 
ut32_t
 ) 
cfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

72 
	#ptFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

73 
	#ptNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

74 
	#ptAIRCR_REG
 ( *vީ
ut32_t
 * ) 0xE000ED0C ) )

	)

75 
	#ptMAX_8_BIT_VALUE
 ( ( 
ut8_t
 ) 0xf)

	)

76 
	#ptTOP_BIT_OF_BYTE
 ( ( 
ut8_t
 ) 0x80 )

	)

77 
	#ptMAX_PRIGROUP_BITS
 ( ( 
ut8_t
 ) 7 )

	)

78 
	#ptPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

79 
	#ptPRIGROUP_SHIFT
 ( 8UL )

	)

82 
	#ptVECTACTIVE_MASK
 ( 0xFFUL )

	)

85 
	#ptFPCCR
 ( ( vީ
ut32_t
 * ) 0xe000ef34 )

	)

86 
	#ptASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

89 
	#ptINITIAL_XPSR
 ( 0x01000000 )

	)

90 
	#ptINITIAL_EXC_RETURN
 ( 0xfffffffd )

	)

93 
	#ptMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

97 
	#ptSTART_ADDRESS_MASK
 ( ( 
SckTy_t
 ) 0xffffffUL )

	)

102 
	#ptMISSED_COUNTS_FACTOR
 ( 45UL )

	)

107 #ifde
cfigTASK_RETURN_ADDRESS


108 
	#ptTASK_RETURN_ADDRESS
 
cfigTASK_RETURN_ADDRESS


	)

110 
	#ptTASK_RETURN_ADDRESS
 
vTaskExE


	)

118 
vPtSupTimIru
( );

123 
	$xPtPdSVHdr

	`__ibu__

ked
 ) );

124 
	`xPtSysTickHdr
( );

125 
	$vPtSVCHdr

	`__ibu__

ked
 ) );

130 
	$vPtSFTask

	`__ibu__

ked
 ) );

135 
	$vPtEbVFP

	`__ibu__

ked
 ) );

140 
	`vTaskExE
( );

146 
UBaTy_t
 
uxCrilNeg
 = 0xaaaaaaaa;

151 #i
cfigUSE_TICKLESS_IDLE
 == 1 )

152 
ut32_t
 
ulTimCousFOTick
 = 0;

159 #i
cfigUSE_TICKLESS_IDLE
 == 1 )

160 
ut32_t
 
xMaximumPossibSusdTicks
 = 0;

167 #i
cfigUSE_TICKLESS_IDLE
 == 1 )

168 
ut32_t
 
ulStݳdTimComnti
 = 0;

176 #i
cfigASSERT_DEFINED
 == 1 )

177 
ut8_t
 
ucMaxSysClPriܙy
 = 0;

178 
ut32_t
 
ulMaxPRIGROUPVue
 = 0;

179 cڡ vީ
ut8_t
 * cڡ 
pcIruPriܙyRegis
 = ( cڡ vީut8_* cڡ ) 
ptNVIC_IP_REGISTERS_OFFSET_16
;

187 
SckTy_t
 * 
	$pxPtInliSck

SckTy_t
 * 
pxTOfSck
,

188 
TaskFuni_t
 
pxCode
,

189 * 
pvPams
 )

196 
pxTOfSck
--;

198 *
pxTOfSck
 = 
ptINITIAL_XPSR
;

199 
pxTOfSck
--;

200 *
pxTOfSck
 = ( ( 
SckTy_t
 ) 
pxCode
 ) & 
ptSTART_ADDRESS_MASK
;

201 
pxTOfSck
--;

202 *
pxTOfSck
 = ( 
SckTy_t
 ) 
ptTASK_RETURN_ADDRESS
;

205 
pxTOfSck
 -= 5;

206 *
pxTOfSck
 = ( 
SckTy_t
 ) 
pvPams
;

210 
pxTOfSck
--;

211 *
pxTOfSck
 = 
ptINITIAL_EXC_RETURN
;

213 
pxTOfSck
 -= 8;

215  
pxTOfSck
;

216 
	}
}

219 
	$vTaskExE
( )

221 vީ
ut32_t
 
ulDummy
 = 0;

229 
	`cfigASSERT

uxCrilNeg
 == ~0UL );

230 
	`ptDISABLE_INTERRUPTS
();

232  
ulDummy
 == 0 )

242 
	}
}

245 
	$vPtSVCHdr
( )

247 
__asm
 volatile (

261 
	}
}

264 
	$vPtSFTask
( )

270 
__asm
 volatile (

285 
	}
}

291 
BaTy_t
 
	$xPtSSchedur
( )

295 
	`cfigASSERT

cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

300 
	`cfigASSERT

ptCPUID
 !
ptCORTEX_M7_r0p1_ID
 );

301 
	`cfigASSERT

ptCPUID
 !
ptCORTEX_M7_r0p0_ID
 );

303 #i
cfigASSERT_DEFINED
 == 1 )

305 vީ
ut32_t
 
ulOrigPriܙy
;

306 vީ
ut8_t
 * cڡ 
pucFUrPriܙyRegi
 = ( vީut8_* cڡ ) ( 
ptNVIC_IP_REGISTERS_OFFSET_16
 + 
ptFIRST_USER_INTERRUPT_NUMBER
 );

307 vީ
ut8_t
 
ucMaxPriܙyVue
;

315 
ulOrigPriܙy
 = *
pucFUrPriܙyRegi
;

319 *
pucFUrPriܙyRegi
 = 
ptMAX_8_BIT_VALUE
;

322 
ucMaxPriܙyVue
 = *
pucFUrPriܙyRegi
;

325 
ucMaxSysClPriܙy
 = 
cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriܙyVue
;

329 
ulMaxPRIGROUPVue
 = 
ptMAX_PRIGROUP_BITS
;

331  ( 
ucMaxPriܙyVue
 & 
ptTOP_BIT_OF_BYTE
 ) ==ortTOP_BIT_OF_BYTE )

333 
ulMaxPRIGROUPVue
--;

334 
ucMaxPriܙyVue
 <<
ut8_t
 ) 0x01;

337 #ifde
__NVIC_PRIO_BITS


342 
	`cfigASSERT

ptMAX_PRIGROUP_BITS
 - 
ulMaxPRIGROUPVue
 ) =
__NVIC_PRIO_BITS
 );

346 #ifde
cfigPRIO_BITS


351 
	`cfigASSERT

ptMAX_PRIGROUP_BITS
 - 
ulMaxPRIGROUPVue
 ) =
cfigPRIO_BITS
 );

357 
ulMaxPRIGROUPVue
 <<
ptPRIGROUP_SHIFT
;

358 
ulMaxPRIGROUPVue
 &
ptPRIORITY_GROUP_MASK
;

362 *
pucFUrPriܙyRegi
 = 
ulOrigPriܙy
;

367 
ptNVIC_SHPR3_REG
 |
ptNVIC_PENDSV_PRI
;

368 
ptNVIC_SHPR3_REG
 |
ptNVIC_SYSTICK_PRI
;

372 
	`vPtSupTimIru
();

375 
uxCrilNeg
 = 0;

378 
	`vPtEbVFP
();

381 *
ptFPCCR
 ) |
ptASPEN_AND_LSPEN_BITS
;

384 
	`vPtSFTask
();

392 
	`vTaskSwchCڋxt
();

393 
	`vTaskExE
();

397 
	}
}

400 
	$vPtEndSchedur
( )

404 
	`cfigASSERT

uxCrilNeg
 == 1000UL );

405 
	}
}

408 
	$vPtECril
( )

410 
	`ptDISABLE_INTERRUPTS
();

411 
uxCrilNeg
++;

418 if
uxCrilNeg
 == 1 )

420 
	`cfigASSERT

ptNVIC_INT_CTRL_REG
 & 
ptVECTACTIVE_MASK
 ) == 0 );

422 
	}
}

425 
	$vPtExCril
( )

427 
	`cfigASSERT

uxCrilNeg
 );

428 
uxCrilNeg
--;

430 if
uxCrilNeg
 == 0 )

432 
	`ptENABLE_INTERRUPTS
();

434 
	}
}

437 
	$xPtPdSVHdr
( )

441 
__asm
 volatile

478 #ifde
WORKAROUND_PMU_CM001


479 #i
WORKAROUND_PMU_CM001
 == 1

489 ::"i" ( 
cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

491 
	}
}

494 
	$xPtSysTickHdr
( )

500 
	`ptDISABLE_INTERRUPTS
();

503 if
	`xTaskInemtTick
(!
pdFALSE
 )

507 
ptNVIC_INT_CTRL_REG
 = 
ptNVIC_PENDSVSET_BIT
;

510 
	`ptENABLE_INTERRUPTS
();

511 
	}
}

514 #i
cfigUSE_TICKLESS_IDLE
 == 1 )

516 
__ibu__

wk
 ) ) 
	$vPtSussTicksAndS˕

TickTy_t
 
xExedIdTime
 )

518 
ut32_t
 
ulRdVue
, 
ulComeTickPiods
, 
ulComedSysTickDeemts
;

519 
TickTy_t
 
xModifbIdTime
;

522 if
xExedIdTime
 > 
xMaximumPossibSusdTicks
 )

524 
xExedIdTime
 = 
xMaximumPossibSusdTicks
;

531 
ptNVIC_SYSTICK_CTRL_REG
 &~
ptNVIC_SYSTICK_ENABLE_BIT
;

536 
ulRdVue
 = 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimCousFOTick
 * ( 
xExedIdTime
 - 1UL ) );

538 if
ulRdVue
 > 
ulStݳdTimComnti
 )

540 
ulRdVue
 -
ulStݳdTimComnti
;

545 
__asm
 volatile ( "cpsid i" ::: "memory" );

546 
__asm
 volatile ( "dsb" );

547 
__asm
 volatile ( "isb" );

551 if
	`eTaskCfmS˕ModeStus
(=
eAbtS˕
 )

555 
ptNVIC_SYSTICK_LOAD_REG
 = 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
;

558 
ptNVIC_SYSTICK_CTRL_REG
 |
ptNVIC_SYSTICK_ENABLE_BIT
;

562 
ptNVIC_SYSTICK_LOAD_REG
 = 
ulTimCousFOTick
 - 1UL;

566 
__asm
 volatile ( "cpsie i" ::: "memory" );

571 
ptNVIC_SYSTICK_LOAD_REG
 = 
ulRdVue
;

575 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

578 
ptNVIC_SYSTICK_CTRL_REG
 |
ptNVIC_SYSTICK_ENABLE_BIT
;

585 
xModifbIdTime
 = 
xExedIdTime
;

586 
	`cfigPRE_SLEEP_PROCESSING

xModifbIdTime
 );

588 if
xModifbIdTime
 > 0 )

590 
__asm
 volatile ( "dsb" ::: "memory" );

591 
__asm
 volatile ( "wfi" );

592 
__asm
 volatile ( "isb" );

595 
	`cfigPOST_SLEEP_PROCESSING

xExedIdTime
 );

600 
__asm
 volatile ( "cpsie i" ::: "memory" );

601 
__asm
 volatile ( "dsb" );

602 
__asm
 volatile ( "isb" );

608 
__asm
 volatile ( "cpsid i" ::: "memory" );

609 
__asm
 volatile ( "dsb" );

610 
__asm
 volatile ( "isb" );

619 
ptNVIC_SYSTICK_CTRL_REG
 = ( 
ptNVIC_SYSTICK_CLK_BIT
 | 
ptNVIC_SYSTICK_INT_BIT
 );

626 if
ptNVIC_SYSTICK_CTRL_REG
 & 
ptNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

628 
ut32_t
 
ulCcuϋdLdVue
;

634 
ulCcuϋdLdVue
 = ( 
ulTimCousFOTick
 - 1UL ) - ( 
ulRdVue
 - 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
 );

639 if
ulCcuϋdLdVue
 < 
ulStݳdTimComnti
 ) || ( ulCcuϋdLdVu> 
ulTimCousFOTick
 ) )

641 
ulCcuϋdLdVue
 = ( 
ulTimCousFOTick
 - 1UL );

644 
ptNVIC_SYSTICK_LOAD_REG
 = 
ulCcuϋdLdVue
;

649 
ulComeTickPiods
 = 
xExedIdTime
 - 1UL;

657 
ulComedSysTickDeemts
 = ( 
xExedIdTime
 * 
ulTimCousFOTick
 ) - 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
;

661 
ulComeTickPiods
 = 
ulComedSysTickDeemts
 / 
ulTimCousFOTick
;

665 
ptNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulComeTickPiods
 + 1UL ) * 
ulTimCousFOTick
 ) - 
ulComedSysTickDeemts
;

671 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

672 
ptNVIC_SYSTICK_CTRL_REG
 |
ptNVIC_SYSTICK_ENABLE_BIT
;

673 
	`vTaskSpTick

ulComeTickPiods
 );

674 
ptNVIC_SYSTICK_LOAD_REG
 = 
ulTimCousFOTick
 - 1UL;

677 
__asm
 volatile ( "cpsie i" ::: "memory" );

679 
	}
}

688 
__ibu__

wk
 ) ) 
	$vPtSupTimIru
( )

691 #i
cfigUSE_TICKLESS_IDLE
 == 1 )

693 
ulTimCousFOTick
 = ( 
cfigSYSTICK_CLOCK_HZ
 / 
cfigTICK_RATE_HZ
 );

694 
xMaximumPossibSusdTicks
 = 
ptMAX_24_BIT_NUMBER
 / 
ulTimCousFOTick
;

695 
ulStݳdTimComnti
 = 
ptMISSED_COUNTS_FACTOR
 / ( 
cfigCPU_CLOCK_HZ
 / 
cfigSYSTICK_CLOCK_HZ
 );

700 
ptNVIC_SYSTICK_CTRL_REG
 = 0UL;

701 
ptNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

704 
ptNVIC_SYSTICK_LOAD_REG
 = ( 
cfigSYSTICK_CLOCK_HZ
 / 
cfigTICK_RATE_HZ
 ) - 1UL;

705 
ptNVIC_SYSTICK_CTRL_REG
 = ( 
ptNVIC_SYSTICK_CLK_BIT
 | 
ptNVIC_SYSTICK_INT_BIT
 | 
ptNVIC_SYSTICK_ENABLE_BIT
 );

706 
	}
}

710 
	$vPtEbVFP
( )

712 
__asm
 volatile

722 
	}
}

725 #i
cfigASSERT_DEFINED
 == 1 )

727 
	$vPtVideIruPriܙy
( )

729 
ut32_t
 
ulCutIru
;

730 
ut8_t
 
ucCutPriܙy
;

733 
__asm
 vީ"mr%0, ip" : "" ( 
ulCutIru
 )::"memory" );

736 if
ulCutIru
 >
ptFIRST_USER_INTERRUPT_NUMBER
 )

739 
ucCutPriܙy
 = 
pcIruPriܙyRegis
[ 
ulCutIru
 ];

764 
	`cfigASSERT

ucCutPriܙy
 >
ucMaxSysClPriܙy
 );

780 
	`cfigASSERT

ptAIRCR_REG
 & 
ptPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVue
 );

781 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\portable.h

31 #ide
PORTABLE_H


32 
	#PORTABLE_H


	)

44 
	~"dd_defis.h
"

50 #ide
ptENTER_CRITICAL


51 
	~"ptmao.h
"

54 #i
ptBYTE_ALIGNMENT
 == 32

55 
	#ptBYTE_ALIGNMENT_MASK
 ( 0x001)

	)

58 #i
ptBYTE_ALIGNMENT
 == 16

59 
	#ptBYTE_ALIGNMENT_MASK
 ( 0x000)

	)

62 #i
ptBYTE_ALIGNMENT
 == 8

63 
	#ptBYTE_ALIGNMENT_MASK
 ( 0x0007 )

	)

66 #i
ptBYTE_ALIGNMENT
 == 4

67 
	#ptBYTE_ALIGNMENT_MASK
 ( 0x0003 )

	)

70 #i
ptBYTE_ALIGNMENT
 == 2

71 
	#ptBYTE_ALIGNMENT_MASK
 ( 0x0001 )

	)

74 #i
ptBYTE_ALIGNMENT
 == 1

75 
	#ptBYTE_ALIGNMENT_MASK
 ( 0x0000 )

	)

78 #ide
ptBYTE_ALIGNMENT_MASK


82 #ide
ptNUM_CONFIGURABLE_REGIONS


83 
	#ptNUM_CONFIGURABLE_REGIONS
 1

	)

86 #ide
ptHAS_STACK_OVERFLOW_CHECKING


87 
	#ptHAS_STACK_OVERFLOW_CHECKING
 0

	)

90 #ide
ptARCH_NAME


91 
	#ptARCH_NAME
 
NULL


	)

95 #ifde
__lulus


100 
	~"mpu_ws.h
"

108 #i
ptUSING_MPU_WRAPPERS
 == 1 )

109 #i
ptHAS_STACK_OVERFLOW_CHECKING
 == 1 )

110 
SckTy_t
 * 
pxPtInliSck
SckTy_* 
pxTOfSck
,

111 
SckTy_t
 * 
pxEndOfSck
,

112 
TaskFuni_t
 
pxCode
,

113 * 
pvPams
,

114 
BaTy_t
 
xRunPriveged
 ) 
PRIVILEGED_FUNCTION
;

116 
SckTy_t
 * 
pxPtInliSck
SckTy_* 
pxTOfSck
,

117 
TaskFuni_t
 
pxCode
,

118 * 
pvPams
,

119 
BaTy_t
 
xRunPriveged
 ) 
PRIVILEGED_FUNCTION
;

122 #i
ptHAS_STACK_OVERFLOW_CHECKING
 == 1 )

123 
SckTy_t
 * 
pxPtInliSck
SckTy_* 
pxTOfSck
,

124 
SckTy_t
 * 
pxEndOfSck
,

125 
TaskFuni_t
 
pxCode
,

126 * 
pvPams
 ) 
PRIVILEGED_FUNCTION
;

128 
SckTy_t
 * 
pxPtInliSck
SckTy_* 
pxTOfSck
,

129 
TaskFuni_t
 
pxCode
,

130 * 
pvPams
 ) 
PRIVILEGED_FUNCTION
;

136 
	sHpRegi


138 
ut8_t
 * 
pucSAddss
;

139 
size_t
 
xSizeInBys
;

140 } 
	tHpRegi_t
;

143 
	sxHpSts


145 
size_t
 
xAvaabHpSInBys
;

146 
size_t
 
xSizeOfLgeFeBlockInBys
;

147 
size_t
 
xSizeOfSmˡFeBlockInBys
;

148 
size_t
 
xNumbOfFeBlocks
;

149 
size_t
 
xMimumEvFeBysRemag
;

150 
size_t
 
xNumbOfSucssfulAotis
;

151 
size_t
 
xNumbOfSucssfulFes
;

152 } 
	tHpSts_t
;

165 
vPtDefeHpRegis
cڡ 
HpRegi_t
 * cڡ 
pxHpRegis
 ) 
PRIVILEGED_FUNCTION
;

171 
vPtGHpSts

HpSts_t
 * 
pxHpSts
 );

176 * 
pvPtMloc

size_t
 
xSize
 ) 
PRIVILEGED_FUNCTION
;

177 
vPtFe
* 
pv
 ) 
PRIVILEGED_FUNCTION
;

178 
vPtInliBlocks

PRIVILEGED_FUNCTION
;

179 
size_t
 
xPtGFeHpSize

PRIVILEGED_FUNCTION
;

180 
size_t
 
xPtGMimumEvFeHpSize

PRIVILEGED_FUNCTION
;

186 
BaTy_t
 
xPtSSchedur

PRIVILEGED_FUNCTION
;

193 
vPtEndSchedur

PRIVILEGED_FUNCTION
;

202 #i
ptUSING_MPU_WRAPPERS
 == 1 )

203 
xMEMORY_REGION
;

204 
vPtSteTaskMPUStgs

xMPU_SETTINGS
 * 
xMPUStgs
,

205 cڡ 
xMEMORY_REGION
 * cڡ 
xRegis
,

206 
SckTy_t
 * 
pxBtomOfSck
,

207 
ut32_t
 
ulSckDth
 ) 
PRIVILEGED_FUNCTION
;

211 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\projdefs.h

27 #ide
PROJDEFS_H


28 
	#PROJDEFS_H


	)

34 (* 
	tTaskFuni_t
)( * );

39 #ide
pdMS_TO_TICKS


40 
	#pdMS_TO_TICKS

xTimeInMs
 ) ( ( 
TickTy_t
 ) ( ( ( TickTy_xTimeInM* ( TickTy_
cfigTICK_RATE_HZ
 ) / ( TickTy_1000U ) )

	)

43 
	#pdFALSE
 ( ( 
BaTy_t
 ) 0 )

	)

44 
	#pdTRUE
 ( ( 
BaTy_t
 ) 1 )

	)

46 
	#pdPASS
 ( 
pdTRUE
 )

	)

47 
	#pdFAIL
 ( 
pdFALSE
 )

	)

48 
	#rQUEUE_EMPTY
 ( ( 
BaTy_t
 ) 0 )

	)

49 
	#rQUEUE_FULL
 ( ( 
BaTy_t
 ) 0 )

	)

52 
	#rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 ( -1 )

	)

53 
	#rQUEUE_BLOCKED
 ( -4 )

	)

54 
	#rQUEUE_YIELD
 ( -5 )

	)

57 #ide
cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES


58 
	#cfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 0

	)

61 #i
cfigUSE_16_BIT_TICKS
 == 1 )

62 
	#pdINTEGRITY_CHECK_VALUE
 0x5a5a

	)

64 
	#pdINTEGRITY_CHECK_VALUE
 0x5a5a5a5aUL

	)

69 
	#pdFREERTOS_ERRNO_NONE
 0

	)

70 
	#pdFREERTOS_ERRNO_ENOENT
 2

	)

71 
	#pdFREERTOS_ERRNO_EINTR
 4

	)

72 
	#pdFREERTOS_ERRNO_EIO
 5

	)

73 
	#pdFREERTOS_ERRNO_ENXIO
 6

	)

74 
	#pdFREERTOS_ERRNO_EBADF
 9

	)

75 
	#pdFREERTOS_ERRNO_EAGAIN
 11

	)

76 
	#pdFREERTOS_ERRNO_EWOULDBLOCK
 11

	)

77 
	#pdFREERTOS_ERRNO_ENOMEM
 12

	)

78 
	#pdFREERTOS_ERRNO_EACCES
 13

	)

79 
	#pdFREERTOS_ERRNO_EFAULT
 14

	)

80 
	#pdFREERTOS_ERRNO_EBUSY
 16

	)

81 
	#pdFREERTOS_ERRNO_EEXIST
 17

	)

82 
	#pdFREERTOS_ERRNO_EXDEV
 18

	)

83 
	#pdFREERTOS_ERRNO_ENODEV
 19

	)

84 
	#pdFREERTOS_ERRNO_ENOTDIR
 20

	)

85 
	#pdFREERTOS_ERRNO_EISDIR
 21

	)

86 
	#pdFREERTOS_ERRNO_EINVAL
 22

	)

87 
	#pdFREERTOS_ERRNO_ENOSPC
 28

	)

88 
	#pdFREERTOS_ERRNO_ESPIPE
 29

	)

89 
	#pdFREERTOS_ERRNO_EROFS
 30

	)

90 
	#pdFREERTOS_ERRNO_EUNATCH
 42

	)

91 
	#pdFREERTOS_ERRNO_EBADE
 50

	)

92 
	#pdFREERTOS_ERRNO_EFTYPE
 79

	)

93 
	#pdFREERTOS_ERRNO_ENMFILE
 89

	)

94 
	#pdFREERTOS_ERRNO_ENOTEMPTY
 90

	)

95 
	#pdFREERTOS_ERRNO_ENAMETOOLONG
 91

	)

96 
	#pdFREERTOS_ERRNO_EOPNOTSUPP
 95

	)

97 
	#pdFREERTOS_ERRNO_ENOBUFS
 105

	)

98 
	#pdFREERTOS_ERRNO_ENOPROTOOPT
 109

	)

99 
	#pdFREERTOS_ERRNO_EADDRINUSE
 112

	)

100 
	#pdFREERTOS_ERRNO_ETIMEDOUT
 116

	)

101 
	#pdFREERTOS_ERRNO_EINPROGRESS
 119

	)

102 
	#pdFREERTOS_ERRNO_EALREADY
 120

	)

103 
	#pdFREERTOS_ERRNO_EADDRNOTAVAIL
 125

	)

104 
	#pdFREERTOS_ERRNO_EISCONN
 127

	)

105 
	#pdFREERTOS_ERRNO_ENOTCONN
 128

	)

106 
	#pdFREERTOS_ERRNO_ENOMEDIUM
 135

	)

107 
	#pdFREERTOS_ERRNO_EILSEQ
 138

	)

108 
	#pdFREERTOS_ERRNO_ECANCELED
 140

	)

112 
	#pdFREERTOS_LITTLE_ENDIAN
 0

	)

113 
	#pdFREERTOS_BIG_ENDIAN
 1

	)

116 
	#pdLITTLE_ENDIAN
 
pdFREERTOS_LITTLE_ENDIAN


	)

117 
	#pdBIG_ENDIAN
 
pdFREERTOS_BIG_ENDIAN


	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\queue.c

27 
	~<dlib.h
>

28 
	~<rg.h
>

33 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

35 
	~"FeRTOS.h
"

36 
	~"sk.h
"

37 
	~"queue.h
"

39 #i
cfigUSE_CO_ROUTINES
 == 1 )

40 
	~"oute.h
"

47 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


51 
	#queueUNLOCKED
 ( ( 
t8_t
 ) -1 )

	)

52 
	#queueLOCKED_UNMODIFIED
 ( ( 
t8_t
 ) 0 )

	)

53 
	#queueINT8_MAX
 ( ( 
t8_t
 ) 127 )

	)

64 
	#uxQueueTy
 
pcHd


	)

65 
	#queueQUEUE_IS_MUTEX
 
NULL


	)

67 
	sQueuePors


69 
t8_t
 * 
	mpcTa
;

70 
t8_t
 * 
	mpcRdFrom
;

71 } 
	tQueuePors_t
;

73 
	sSemheDa


75 
TaskHd_t
 
	mxMuxHd
;

76 
UBaTy_t
 
	muxRecursiveClCou
;

77 } 
	tSemheDa_t
;

81 
	#queueSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
UBaTy_t
 ) 0 )

	)

82 
	#queueMUTEX_GIVE_BLOCK_TIME
 ( ( 
TickTy_t
 ) 0U )

	)

84 #i
cfigUSE_PREEMPTION
 == 0 )

88 
	#queueYIELD_IF_USING_PREEMPTION
()

	)

90 
	#queueYIELD_IF_USING_PREEMPTION
(
	`ptYIELD_WITHIN_API
()

	)

98 
	sQueueDefi


100 
t8_t
 * 
	mpcHd
;

101 
t8_t
 * 
	mpcWreTo
;

105 
QueuePors_t
 
	mxQueue
;

106 
SemheDa_t
 
	mxSemhe
;

107 } 
	mu
;

109 
Li_t
 
	mxTasksWagToSd
;

110 
Li_t
 
	mxTasksWagToReive
;

112 vީ
UBaTy_t
 
	muxMesgesWag
;

113 
UBaTy_t
 
	muxLgth
;

114 
UBaTy_t
 
	muxImSize
;

116 vީ
t8_t
 
	mcRxLock
;

117 vީ
t8_t
 
	mcTxLock
;

119 #i
cfigSUPPORT_STATIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

120 
ut8_t
 
	mucStiyAod
;

123 #i
cfigUSE_QUEUE_SETS
 == 1 )

124 
QueueDefi
 * 
	mpxQueueSCڏ
;

127 #i
cfigUSE_TRACE_FACILITY
 == 1 )

128 
UBaTy_t
 
	muxQueueNumb
;

129 
ut8_t
 
	mucQueueTy
;

131 } 
	txQUEUE
;

135 
xQUEUE
 
	tQueue_t
;

143 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

148 
	sQUEUE_REGISTRY_ITEM


150 cڡ * 
	mpcQueueName
;

151 
QueueHd_t
 
	mxHd
;

152 } 
	txQueueRegiryIm
;

157 
xQueueRegiryIm
 
	tQueueRegiryIm_t
;

162 
PRIVILEGED_DATA
 
QueueRegiryIm_t
 
	gxQueueRegiry
[ 
cfigQUEUE_REGISTRY_SIZE
 ];

174 
	$vUockQueue

Queue_t
 * cڡ 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

181 
BaTy_t
 
	$vIsQueueEmy
cڡ 
Queue_t
 * 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

188 
BaTy_t
 
	$vIsQueueFu
cڡ 
Queue_t
 * 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

194 
BaTy_t
 
	$vCyDaToQueue

Queue_t
 * cڡ 
pxQueue
,

195 cڡ * 
pvImToQueue
,

196 cڡ 
BaTy_t
 
xPosi
 ) 
PRIVILEGED_FUNCTION
;

201 
	$vCyDaFromQueue

Queue_t
 * cڡ 
pxQueue
,

202 * cڡ 
pvBufr
 ) 
PRIVILEGED_FUNCTION
;

204 #i
cfigUSE_QUEUE_SETS
 == 1 )

210 
BaTy_t
 
	$vNifyQueueSCڏ
cڡ 
Queue_t
 * cڡ 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

217 
	$vInliNewQueue
cڡ 
UBaTy_t
 
uxQueueLgth
,

218 cڡ 
UBaTy_t
 
uxImSize
,

219 
ut8_t
 * 
pucQueueStage
,

220 cڡ 
ut8_t
 
ucQueueTy
,

221 
Queue_t
 * 
pxNewQueue
 ) 
PRIVILEGED_FUNCTION
;

228 #i
cfigUSE_MUTEXES
 == 1 )

229 
	$vInliMux

Queue_t
 * 
pxNewQueue
 ) 
PRIVILEGED_FUNCTION
;

232 #i
cfigUSE_MUTEXES
 == 1 )

241 
UBaTy_t
 
	$vGDishPriܙyATimeout
cڡ 
Queue_t
 * cڡ 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

249 
	#vLockQueue

pxQueue
 ) \

250 
	`skENTER_CRITICAL
(); \

252 if
pxQueue
 )->
cRxLock
 =
queueUNLOCKED
 ) \

254 
pxQueue
 )->
cRxLock
 = 
queueLOCKED_UNMODIFIED
; \

256 if
pxQueue
 )->
cTxLock
 =
queueUNLOCKED
 ) \

258 
pxQueue
 )->
cTxLock
 = 
queueLOCKED_UNMODIFIED
; \

260 
	}
} \

261 
	`skEXIT_CRITICAL
()

	)

264 
BaTy_t
 
	$xQueueGicRet

QueueHd_t
 
xQueue
,

265 
BaTy_t
 
xNewQueue
 )

267 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

269 
	`cfigASSERT

pxQueue
 );

271 
	`skENTER_CRITICAL
();

273 
pxQueue
->
u
.
xQueue
.
pcTa
 =xQueue->
pcHd
 + (xQueue->
uxLgth
 *xQueue->
uxImSize
 );

274 
pxQueue
->
uxMesgesWag
 = ( 
UBaTy_t
 ) 0U;

275 
pxQueue
->
pcWreTo
 =xQueue->
pcHd
;

276 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 =xQueue->
pcHd
 + ( (xQueue->
uxLgth
 - 1U ) *xQueue->
uxImSize
 );

277 
pxQueue
->
cRxLock
 = 
queueUNLOCKED
;

278 
pxQueue
->
cTxLock
 = 
queueUNLOCKED
;

280 if
xNewQueue
 =
pdFALSE
 )

287 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

289 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

291 
	`queueYIELD_IF_USING_PREEMPTION
();

295 
	`mtCOVERAGE_TEST_MARKER
();

300 
	`mtCOVERAGE_TEST_MARKER
();

306 
	`vLiInli
&
pxQueue
->
xTasksWagToSd
 ) );

307 
	`vLiInli
&
pxQueue
->
xTasksWagToReive
 ) );

310 
	`skEXIT_CRITICAL
();

314  
pdPASS
;

315 
	}
}

318 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

320 
QueueHd_t
 
	$xQueueGicCeStic
cڡ 
UBaTy_t
 
uxQueueLgth
,

321 cڡ 
UBaTy_t
 
uxImSize
,

322 
ut8_t
 * 
pucQueueStage
,

323 
SticQueue_t
 * 
pxSticQueue
,

324 cڡ 
ut8_t
 
ucQueueTy
 )

326 
Queue_t
 * 
pxNewQueue
;

328 
	`cfigASSERT

uxQueueLgth
 > ( 
UBaTy_t
 ) 0 );

332 
	`cfigASSERT

pxSticQueue
 !
NULL
 );

336 
	`cfigASSERT
!
pucQueueStage
 !
NULL
 ) && ( 
uxImSize
 == 0 ) ) );

337 
	`cfigASSERT
!
pucQueueStage
 =
NULL
 ) && ( 
uxImSize
 != 0 ) ) );

339 #i
cfigASSERT_DEFINED
 == 1 )

344 vީ
size_t
 
xSize
 = 
SticQueue_t
 );

345 
	`cfigASSERT

xSize
 =
Queue_t
 ) );

346 
xSize
;

353 
pxNewQueue
 = ( 
Queue_t
 * ) 
pxSticQueue
;

355 if
pxNewQueue
 !
NULL
 )

357 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

362 
pxNewQueue
->
ucStiyAod
 = 
pdTRUE
;

366 
	`vInliNewQueue

uxQueueLgth
, 
uxImSize
, 
pucQueueStage
, 
ucQueueTy
, 
pxNewQueue
 );

370 
	`aQUEUE_CREATE_FAILED

ucQueueTy
 );

371 
	`mtCOVERAGE_TEST_MARKER
();

374  
pxNewQueue
;

375 
	}
}

380 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

382 
QueueHd_t
 
	$xQueueGicCe
cڡ 
UBaTy_t
 
uxQueueLgth
,

383 cڡ 
UBaTy_t
 
uxImSize
,

384 cڡ 
ut8_t
 
ucQueueTy
 )

386 
Queue_t
 * 
pxNewQueue
;

387 
size_t
 
xQueueSizeInBys
;

388 
ut8_t
 * 
pucQueueStage
;

390 
	`cfigASSERT

uxQueueLgth
 > ( 
UBaTy_t
 ) 0 );

395 
xQueueSizeInBys
 = ( 
size_t
 ) ( 
uxQueueLgth
 * 
uxImSize
 );

398 
	`cfigASSERT

uxImSize
 =0 ) || ( 
uxQueueLgth
 =
xQueueSizeInBys
 / uxItemSize ) ) );

401 
	`cfigASSERT

Queue_t
 ) + 
xQueueSizeInBys
 ) > xQueueSizeInBytes );

412 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`pvPtMloc
Queue_+ 
xQueueSizeInBys
 );

414 if
pxNewQueue
 !
NULL
 )

418 
pucQueueStage
 = ( 
ut8_t
 * ) 
pxNewQueue
;

419 
pucQueueStage
 +
Queue_t
 );

421 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

426 
pxNewQueue
->
ucStiyAod
 = 
pdFALSE
;

430 
	`vInliNewQueue

uxQueueLgth
, 
uxImSize
, 
pucQueueStage
, 
ucQueueTy
, 
pxNewQueue
 );

434 
	`aQUEUE_CREATE_FAILED

ucQueueTy
 );

435 
	`mtCOVERAGE_TEST_MARKER
();

438  
pxNewQueue
;

439 
	}
}

444 
	$vInliNewQueue
cڡ 
UBaTy_t
 
uxQueueLgth
,

445 cڡ 
UBaTy_t
 
uxImSize
,

446 
ut8_t
 * 
pucQueueStage
,

447 cڡ 
ut8_t
 
ucQueueTy
,

448 
Queue_t
 * 
pxNewQueue
 )

452 
ucQueueTy
;

454 if
uxImSize
 =
UBaTy_t
 ) 0 )

460 
pxNewQueue
->
pcHd
 = ( 
t8_t
 * )xNewQueue;

465 
pxNewQueue
->
pcHd
 = ( 
t8_t
 * ) 
pucQueueStage
;

470 
pxNewQueue
->
uxLgth
 = 
uxQueueLgth
;

471 
pxNewQueue
->
uxImSize
 = uxItemSize;

472 
	`xQueueGicRet

pxNewQueue
, 
pdTRUE
 );

474 #i
cfigUSE_TRACE_FACILITY
 == 1 )

476 
pxNewQueue
->
ucQueueTy
 = ucQueueType;

480 #i
cfigUSE_QUEUE_SETS
 == 1 )

482 
pxNewQueue
->
pxQueueSCڏ
 = 
NULL
;

486 
	`aQUEUE_CREATE

pxNewQueue
 );

487 
	}
}

490 #i
cfigUSE_MUTEXES
 == 1 )

492 
	$vInliMux

Queue_t
 * 
pxNewQueue
 )

494 if
pxNewQueue
 !
NULL
 )

500 
pxNewQueue
->
u
.
xSemhe
.
xMuxHd
 = 
NULL
;

501 
pxNewQueue
->
uxQueueTy
 = 
queueQUEUE_IS_MUTEX
;

504 
pxNewQueue
->
u
.
xSemhe
.
uxRecursiveClCou
 = 0;

506 
	`aCREATE_MUTEX

pxNewQueue
 );

509 
	`xQueueGicSd

pxNewQueue
, 
NULL
, ( 
TickTy_t
 ) 0U, 
queueSEND_TO_BACK
 );

513 
	`aCREATE_MUTEX_FAILED
();

515 
	}
}

520 #i
cfigUSE_MUTEXES
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

522 
QueueHd_t
 
	$xQueueCeMux
cڡ 
ut8_t
 
ucQueueTy
 )

524 
QueueHd_t
 
xNewQueue
;

525 cڡ 
UBaTy_t
 
uxMuxLgth
 = ( UBaTy_1, 
uxMuxSize
 = ( UBaseType_t ) 0;

527 
xNewQueue
 = 
	`xQueueGicCe

uxMuxLgth
, 
uxMuxSize
, 
ucQueueTy
 );

528 
	`vInliMux

Queue_t
 * ) 
xNewQueue
 );

530  
xNewQueue
;

531 
	}
}

536 #i
cfigUSE_MUTEXES
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

538 
QueueHd_t
 
	$xQueueCeMuxStic
cڡ 
ut8_t
 
ucQueueTy
,

539 
SticQueue_t
 * 
pxSticQueue
 )

541 
QueueHd_t
 
xNewQueue
;

542 cڡ 
UBaTy_t
 
uxMuxLgth
 = ( UBaTy_1, 
uxMuxSize
 = ( UBaseType_t ) 0;

546 
ucQueueTy
;

548 
xNewQueue
 = 
	`xQueueGicCeStic

uxMuxLgth
, 
uxMuxSize
, 
NULL
, 
pxSticQueue
, 
ucQueueTy
 );

549 
	`vInliMux

Queue_t
 * ) 
xNewQueue
 );

551  
xNewQueue
;

552 
	}
}

557 #i
cfigUSE_MUTEXES
 =1 ) && ( 
INCLUDE_xSemheGMuxHd
 == 1 ) )

559 
TaskHd_t
 
	$xQueueGMuxHd

QueueHd_t
 
xSemhe
 )

561 
TaskHd_t
 
pxRu
;

562 
Queue_t
 * cڡ 
pxSemhe
 = ( Queue_* ) 
xSemhe
;

569 
	`skENTER_CRITICAL
();

571 if
pxSemhe
->
uxQueueTy
 =
queueQUEUE_IS_MUTEX
 )

573 
pxRu
 = 
pxSemhe
->
u
.
xSemhe
.
xMuxHd
;

577 
pxRu
 = 
NULL
;

580 
	`skEXIT_CRITICAL
();

582  
pxRu
;

583 
	}
}

588 #i
cfigUSE_MUTEXES
 =1 ) && ( 
INCLUDE_xSemheGMuxHd
 == 1 ) )

590 
TaskHd_t
 
	$xQueueGMuxHdFromISR

QueueHd_t
 
xSemhe
 )

592 
TaskHd_t
 
pxRu
;

594 
	`cfigASSERT

xSemhe
 );

599 if
Queue_t
 * ) 
xSemhe
 )->
uxQueueTy
 =
queueQUEUE_IS_MUTEX
 )

601 
pxRu
 = ( ( 
Queue_t
 * ) 
xSemhe
 )->
u
.xSemhe.
xMuxHd
;

605 
pxRu
 = 
NULL
;

608  
pxRu
;

609 
	}
}

614 #i
cfigUSE_RECURSIVE_MUTEXES
 == 1 )

616 
BaTy_t
 
	$xQueueGiveMuxRecursive

QueueHd_t
 
xMux
 )

618 
BaTy_t
 
xRu
;

619 
Queue_t
 * cڡ 
pxMux
 = ( Queue_* ) 
xMux
;

621 
	`cfigASSERT

pxMux
 );

629 if
pxMux
->
u
.
xSemhe
.
xMuxHd
 =
	`xTaskGCutTaskHd
() )

631 
	`aGIVE_MUTEX_RECURSIVE

pxMux
 );

638 
pxMux
->
u
.
xSemhe
.
uxRecursiveClCou
 )--;

641 if
pxMux
->
u
.
xSemhe
.
uxRecursiveClCou
 =
UBaTy_t
 ) 0 )

645 
	`xQueueGicSd

pxMux
, 
NULL
, 
queueMUTEX_GIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 );

649 
	`mtCOVERAGE_TEST_MARKER
();

652 
xRu
 = 
pdPASS
;

658 
xRu
 = 
pdFAIL
;

660 
	`aGIVE_MUTEX_RECURSIVE_FAILED

pxMux
 );

663  
xRu
;

664 
	}
}

669 #i
cfigUSE_RECURSIVE_MUTEXES
 == 1 )

671 
BaTy_t
 
	$xQueueTakeMuxRecursive

QueueHd_t
 
xMux
,

672 
TickTy_t
 
xTicksToWa
 )

674 
BaTy_t
 
xRu
;

675 
Queue_t
 * cڡ 
pxMux
 = ( Queue_* ) 
xMux
;

677 
	`cfigASSERT

pxMux
 );

682 
	`aTAKE_MUTEX_RECURSIVE

pxMux
 );

684 if
pxMux
->
u
.
xSemhe
.
xMuxHd
 =
	`xTaskGCutTaskHd
() )

686 
pxMux
->
u
.
xSemhe
.
uxRecursiveClCou
 )++;

687 
xRu
 = 
pdPASS
;

691 
xRu
 = 
	`xQueueSemheTake

pxMux
, 
xTicksToWa
 );

696 if
xRu
 !
pdFAIL
 )

698 
pxMux
->
u
.
xSemhe
.
uxRecursiveClCou
 )++;

702 
	`aTAKE_MUTEX_RECURSIVE_FAILED

pxMux
 );

706  
xRu
;

707 
	}
}

712 #i
cfigUSE_COUNTING_SEMAPHORES
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

714 
QueueHd_t
 
	$xQueueCeCougSemheStic
cڡ 
UBaTy_t
 
uxMaxCou
,

715 cڡ 
UBaTy_t
 
uxInlCou
,

716 
SticQueue_t
 * 
pxSticQueue
 )

718 
QueueHd_t
 
xHd
;

720 
	`cfigASSERT

uxMaxCou
 != 0 );

721 
	`cfigASSERT

uxInlCou
 <
uxMaxCou
 );

723 
xHd
 = 
	`xQueueGicCeStic

uxMaxCou
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
, 
NULL
, 
pxSticQueue
, 
queueQUEUE_TYPE_COUNTING_SEMAPHORE
 );

725 if
xHd
 !
NULL
 )

727 
Queue_t
 * ) 
xHd
 )->
uxMesgesWag
 = 
uxInlCou
;

729 
	`aCREATE_COUNTING_SEMAPHORE
();

733 
	`aCREATE_COUNTING_SEMAPHORE_FAILED
();

736  
xHd
;

737 
	}
}

742 #i
cfigUSE_COUNTING_SEMAPHORES
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

744 
QueueHd_t
 
	$xQueueCeCougSemhe
cڡ 
UBaTy_t
 
uxMaxCou
,

745 cڡ 
UBaTy_t
 
uxInlCou
 )

747 
QueueHd_t
 
xHd
;

749 
	`cfigASSERT

uxMaxCou
 != 0 );

750 
	`cfigASSERT

uxInlCou
 <
uxMaxCou
 );

752 
xHd
 = 
	`xQueueGicCe

uxMaxCou
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_COUNTING_SEMAPHORE
 );

754 if
xHd
 !
NULL
 )

756 
Queue_t
 * ) 
xHd
 )->
uxMesgesWag
 = 
uxInlCou
;

758 
	`aCREATE_COUNTING_SEMAPHORE
();

762 
	`aCREATE_COUNTING_SEMAPHORE_FAILED
();

765  
xHd
;

766 
	}
}

771 
BaTy_t
 
	$xQueueGicSd

QueueHd_t
 
xQueue
,

772 cڡ * cڡ 
pvImToQueue
,

773 
TickTy_t
 
xTicksToWa
,

774 cڡ 
BaTy_t
 
xCyPosi
 )

776 
BaTy_t
 
xEryTimeS
 = 
pdFALSE
, 
xYldRequed
;

777 
TimeOut_t
 
xTimeOut
;

778 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

780 
	`cfigASSERT

pxQueue
 );

781 
	`cfigASSERT
!
pvImToQueue
 =
NULL
 ) && ( 
pxQueue
->
uxImSize
 !
UBaTy_t
 ) 0U ) ) );

782 
	`cfigASSERT
!
xCyPosi
 =
queueOVERWRITE
 ) && ( 
pxQueue
->
uxLgth
 != 1 ) ) );

783 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

785 
	`cfigASSERT
!
	`xTaskGSchedurS
(=
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa
 != 0 ) ) );

794 
	`skENTER_CRITICAL
();

800 if
pxQueue
->
uxMesgesWag
 <xQueue->
uxLgth
 ) || ( 
xCyPosi
 =
queueOVERWRITE
 ) )

802 
	`aQUEUE_SEND

pxQueue
 );

804 #i
cfigUSE_QUEUE_SETS
 == 1 )

806 cڡ 
UBaTy_t
 
uxPviousMesgesWag
 = 
pxQueue
->
uxMesgesWag
;

808 
xYldRequed
 = 
	`vCyDaToQueue

pxQueue
, 
pvImToQueue
, 
xCyPosi
 );

810 if
pxQueue
->
pxQueueSCڏ
 !
NULL
 )

812 if
xCyPosi
 =
queueOVERWRITE
 ) && ( 
uxPviousMesgesWag
 !
UBaTy_t
 ) 0 ) )

817 
	`mtCOVERAGE_TEST_MARKER
();

819 if
	`vNifyQueueSCڏ

pxQueue
 ) !
pdFALSE
 )

824 
	`queueYIELD_IF_USING_PREEMPTION
();

828 
	`mtCOVERAGE_TEST_MARKER
();

835 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

837 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

843 
	`queueYIELD_IF_USING_PREEMPTION
();

847 
	`mtCOVERAGE_TEST_MARKER
();

850 if
xYldRequed
 !
pdFALSE
 )

856 
	`queueYIELD_IF_USING_PREEMPTION
();

860 
	`mtCOVERAGE_TEST_MARKER
();

866 
xYldRequed
 = 
	`vCyDaToQueue

pxQueue
, 
pvImToQueue
, 
xCyPosi
 );

870 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

872 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

878 
	`queueYIELD_IF_USING_PREEMPTION
();

882 
	`mtCOVERAGE_TEST_MARKER
();

885 if
xYldRequed
 !
pdFALSE
 )

891 
	`queueYIELD_IF_USING_PREEMPTION
();

895 
	`mtCOVERAGE_TEST_MARKER
();

900 
	`skEXIT_CRITICAL
();

901  
pdPASS
;

905 if
xTicksToWa
 =
TickTy_t
 ) 0 )

909 
	`skEXIT_CRITICAL
();

913 
	`aQUEUE_SEND_FAILED

pxQueue
 );

914  
rQUEUE_FULL
;

916 if
xEryTimeS
 =
pdFALSE
 )

920 
	`vTaskIlSTimeOutS
&
xTimeOut
 );

921 
xEryTimeS
 = 
pdTRUE
;

926 
	`mtCOVERAGE_TEST_MARKER
();

930 
	`skEXIT_CRITICAL
();

935 
	`vTaskSudA
();

936 
	`vLockQueue

pxQueue
 );

939 if
	`xTaskCheckFTimeOut
&
xTimeOut
, &
xTicksToWa
 ) =
pdFALSE
 )

941 if
	`vIsQueueFu

pxQueue
 ) !
pdFALSE
 )

943 
	`aBLOCKING_ON_QUEUE_SEND

pxQueue
 );

944 
	`vTaskPOnEvtLi
&
pxQueue
->
xTasksWagToSd
 ), 
xTicksToWa
 );

951 
	`vUockQueue

pxQueue
 );

958 if
	`xTaskResumeA
(=
pdFALSE
 )

960 
	`ptYIELD_WITHIN_API
();

966 
	`vUockQueue

pxQueue
 );

967 
	`xTaskResumeA
();

973 
	`vUockQueue

pxQueue
 );

974 
	`xTaskResumeA
();

976 
	`aQUEUE_SEND_FAILED

pxQueue
 );

977  
rQUEUE_FULL
;

980 
	}
}

983 
BaTy_t
 
	$xQueueGicSdFromISR

QueueHd_t
 
xQueue
,

984 cڡ * cڡ 
pvImToQueue
,

985 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
,

986 cڡ 
BaTy_t
 
xCyPosi
 )

988 
BaTy_t
 
xRu
;

989 
UBaTy_t
 
uxSavedIruStus
;

990 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

992 
	`cfigASSERT

pxQueue
 );

993 
	`cfigASSERT
!
pvImToQueue
 =
NULL
 ) && ( 
pxQueue
->
uxImSize
 !
UBaTy_t
 ) 0U ) ) );

994 
	`cfigASSERT
!
xCyPosi
 =
queueOVERWRITE
 ) && ( 
pxQueue
->
uxLgth
 != 1 ) ) );

1010 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1017 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1019 if
pxQueue
->
uxMesgesWag
 <xQueue->
uxLgth
 ) || ( 
xCyPosi
 =
queueOVERWRITE
 ) )

1021 cڡ 
t8_t
 
cTxLock
 = 
pxQueue
->cTxLock;

1022 cڡ 
UBaTy_t
 
uxPviousMesgesWag
 = 
pxQueue
->
uxMesgesWag
;

1024 
	`aQUEUE_SEND_FROM_ISR

pxQueue
 );

1031 
	`vCyDaToQueue

pxQueue
, 
pvImToQueue
, 
xCyPosi
 );

1035 if
cTxLock
 =
queueUNLOCKED
 )

1037 #i
cfigUSE_QUEUE_SETS
 == 1 )

1039 if
pxQueue
->
pxQueueSCڏ
 !
NULL
 )

1041 if
xCyPosi
 =
queueOVERWRITE
 ) && ( 
uxPviousMesgesWag
 !
UBaTy_t
 ) 0 ) )

1046 
	`mtCOVERAGE_TEST_MARKER
();

1048 if
	`vNifyQueueSCڏ

pxQueue
 ) !
pdFALSE
 )

1053 if
pxHighPriܙyTaskWok
 !
NULL
 )

1055 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1059 
	`mtCOVERAGE_TEST_MARKER
();

1064 
	`mtCOVERAGE_TEST_MARKER
();

1069 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

1071 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

1075 if
pxHighPriܙyTaskWok
 !
NULL
 )

1077 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1081 
	`mtCOVERAGE_TEST_MARKER
();

1086 
	`mtCOVERAGE_TEST_MARKER
();

1091 
	`mtCOVERAGE_TEST_MARKER
();

1097 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

1099 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

1103 if
pxHighPriܙyTaskWok
 !
NULL
 )

1105 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1109 
	`mtCOVERAGE_TEST_MARKER
();

1114 
	`mtCOVERAGE_TEST_MARKER
();

1119 
	`mtCOVERAGE_TEST_MARKER
();

1123 
uxPviousMesgesWag
;

1131 
	`cfigASSERT

cTxLock
 !
queueINT8_MAX
 );

1133 
pxQueue
->
cTxLock
 = ( 
t8_t
 ) ( cTxLock + 1 );

1136 
xRu
 = 
pdPASS
;

1140 
	`aQUEUE_SEND_FROM_ISR_FAILED

pxQueue
 );

1141 
xRu
 = 
rQUEUE_FULL
;

1144 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1146  
xRu
;

1147 
	}
}

1150 
BaTy_t
 
	$xQueueGiveFromISR

QueueHd_t
 
xQueue
,

1151 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 )

1153 
BaTy_t
 
xRu
;

1154 
UBaTy_t
 
uxSavedIruStus
;

1155 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

1163 
	`cfigASSERT

pxQueue
 );

1167 
	`cfigASSERT

pxQueue
->
uxImSize
 == 0 );

1172 
	`cfigASSERT
!
pxQueue
->
uxQueueTy
 =
queueQUEUE_IS_MUTEX
 ) && (xQueue->
u
.
xSemhe
.
xMuxHd
 !
NULL
 ) ) );

1188 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1190 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1192 cڡ 
UBaTy_t
 
uxMesgesWag
 = 
pxQueue
->uxMessagesWaiting;

1197 if
uxMesgesWag
 < 
pxQueue
->
uxLgth
 )

1199 cڡ 
t8_t
 
cTxLock
 = 
pxQueue
->cTxLock;

1201 
	`aQUEUE_SEND_FROM_ISR

pxQueue
 );

1209 
pxQueue
->
uxMesgesWag
 = uxMesgesWag + ( 
UBaTy_t
 ) 1;

1213 if
cTxLock
 =
queueUNLOCKED
 )

1215 #i
cfigUSE_QUEUE_SETS
 == 1 )

1217 if
pxQueue
->
pxQueueSCڏ
 !
NULL
 )

1219 if
	`vNifyQueueSCڏ

pxQueue
 ) !
pdFALSE
 )

1224 if
pxHighPriܙyTaskWok
 !
NULL
 )

1226 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1230 
	`mtCOVERAGE_TEST_MARKER
();

1235 
	`mtCOVERAGE_TEST_MARKER
();

1240 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

1242 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

1246 if
pxHighPriܙyTaskWok
 !
NULL
 )

1248 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1252 
	`mtCOVERAGE_TEST_MARKER
();

1257 
	`mtCOVERAGE_TEST_MARKER
();

1262 
	`mtCOVERAGE_TEST_MARKER
();

1268 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

1270 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

1274 if
pxHighPriܙyTaskWok
 !
NULL
 )

1276 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1280 
	`mtCOVERAGE_TEST_MARKER
();

1285 
	`mtCOVERAGE_TEST_MARKER
();

1290 
	`mtCOVERAGE_TEST_MARKER
();

1299 
	`cfigASSERT

cTxLock
 !
queueINT8_MAX
 );

1301 
pxQueue
->
cTxLock
 = ( 
t8_t
 ) ( cTxLock + 1 );

1304 
xRu
 = 
pdPASS
;

1308 
	`aQUEUE_SEND_FROM_ISR_FAILED

pxQueue
 );

1309 
xRu
 = 
rQUEUE_FULL
;

1312 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1314  
xRu
;

1315 
	}
}

1318 
BaTy_t
 
	$xQueueReive

QueueHd_t
 
xQueue
,

1319 * cڡ 
pvBufr
,

1320 
TickTy_t
 
xTicksToWa
 )

1322 
BaTy_t
 
xEryTimeS
 = 
pdFALSE
;

1323 
TimeOut_t
 
xTimeOut
;

1324 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

1327 
	`cfigASSERT

pxQueue
 ) );

1331 
	`cfigASSERT
!
pvBufr
 ) =
NULL
 ) && ( ( 
pxQueue
 )->
uxImSize
 !
UBaTy_t
 ) 0U ) ) );

1334 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

1336 
	`cfigASSERT
!
	`xTaskGSchedurS
(=
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa
 != 0 ) ) );

1345 
	`skENTER_CRITICAL
();

1347 cڡ 
UBaTy_t
 
uxMesgesWag
 = 
pxQueue
->uxMessagesWaiting;

1351 if
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

1354 
	`vCyDaFromQueue

pxQueue
, 
pvBufr
 );

1355 
	`aQUEUE_RECEIVE

pxQueue
 );

1356 
pxQueue
->
uxMesgesWag
 = uxMesgesWag - ( 
UBaTy_t
 ) 1;

1361 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

1363 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

1365 
	`queueYIELD_IF_USING_PREEMPTION
();

1369 
	`mtCOVERAGE_TEST_MARKER
();

1374 
	`mtCOVERAGE_TEST_MARKER
();

1377 
	`skEXIT_CRITICAL
();

1378  
pdPASS
;

1382 if
xTicksToWa
 =
TickTy_t
 ) 0 )

1386 
	`skEXIT_CRITICAL
();

1387 
	`aQUEUE_RECEIVE_FAILED

pxQueue
 );

1388  
rQUEUE_EMPTY
;

1390 if
xEryTimeS
 =
pdFALSE
 )

1394 
	`vTaskIlSTimeOutS
&
xTimeOut
 );

1395 
xEryTimeS
 = 
pdTRUE
;

1400 
	`mtCOVERAGE_TEST_MARKER
();

1404 
	`skEXIT_CRITICAL
();

1409 
	`vTaskSudA
();

1410 
	`vLockQueue

pxQueue
 );

1413 if
	`xTaskCheckFTimeOut
&
xTimeOut
, &
xTicksToWa
 ) =
pdFALSE
 )

1417 if
	`vIsQueueEmy

pxQueue
 ) !
pdFALSE
 )

1419 
	`aBLOCKING_ON_QUEUE_RECEIVE

pxQueue
 );

1420 
	`vTaskPOnEvtLi
&
pxQueue
->
xTasksWagToReive
 ), 
xTicksToWa
 );

1421 
	`vUockQueue

pxQueue
 );

1423 if
	`xTaskResumeA
(=
pdFALSE
 )

1425 
	`ptYIELD_WITHIN_API
();

1429 
	`mtCOVERAGE_TEST_MARKER
();

1436 
	`vUockQueue

pxQueue
 );

1437 
	`xTaskResumeA
();

1444 
	`vUockQueue

pxQueue
 );

1445 
	`xTaskResumeA
();

1447 if
	`vIsQueueEmy

pxQueue
 ) !
pdFALSE
 )

1449 
	`aQUEUE_RECEIVE_FAILED

pxQueue
 );

1450  
rQUEUE_EMPTY
;

1454 
	`mtCOVERAGE_TEST_MARKER
();

1458 
	}
}

1461 
BaTy_t
 
	$xQueueSemheTake

QueueHd_t
 
xQueue
,

1462 
TickTy_t
 
xTicksToWa
 )

1464 
BaTy_t
 
xEryTimeS
 = 
pdFALSE
;

1465 
TimeOut_t
 
xTimeOut
;

1466 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

1468 #i
cfigUSE_MUTEXES
 == 1 )

1469 
BaTy_t
 
xInhOccued
 = 
pdFALSE
;

1473 
	`cfigASSERT

pxQueue
 ) );

1477 
	`cfigASSERT

pxQueue
->
uxImSize
 == 0 );

1480 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

1482 
	`cfigASSERT
!
	`xTaskGSchedurS
(=
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa
 != 0 ) ) );

1491 
	`skENTER_CRITICAL
();

1495 cڡ 
UBaTy_t
 
uxSemheCou
 = 
pxQueue
->
uxMesgesWag
;

1499 if
uxSemheCou
 > ( 
UBaTy_t
 ) 0 )

1501 
	`aQUEUE_RECEIVE

pxQueue
 );

1505 
pxQueue
->
uxMesgesWag
 = 
uxSemheCou
 - ( 
UBaTy_t
 ) 1;

1507 #i
cfigUSE_MUTEXES
 == 1 )

1509 if
pxQueue
->
uxQueueTy
 =
queueQUEUE_IS_MUTEX
 )

1513 
pxQueue
->
u
.
xSemhe
.
xMuxHd
 = 
	`pvTaskInemtMuxHdCou
();

1517 
	`mtCOVERAGE_TEST_MARKER
();

1524 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

1526 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

1528 
	`queueYIELD_IF_USING_PREEMPTION
();

1532 
	`mtCOVERAGE_TEST_MARKER
();

1537 
	`mtCOVERAGE_TEST_MARKER
();

1540 
	`skEXIT_CRITICAL
();

1541  
pdPASS
;

1545 if
xTicksToWa
 =
TickTy_t
 ) 0 )

1550 #i
cfigUSE_MUTEXES
 == 1 )

1552 
	`cfigASSERT

xInhOccued
 =
pdFALSE
 );

1558 
	`skEXIT_CRITICAL
();

1559 
	`aQUEUE_RECEIVE_FAILED

pxQueue
 );

1560  
rQUEUE_EMPTY
;

1562 if
xEryTimeS
 =
pdFALSE
 )

1566 
	`vTaskIlSTimeOutS
&
xTimeOut
 );

1567 
xEryTimeS
 = 
pdTRUE
;

1572 
	`mtCOVERAGE_TEST_MARKER
();

1576 
	`skEXIT_CRITICAL
();

1581 
	`vTaskSudA
();

1582 
	`vLockQueue

pxQueue
 );

1585 if
	`xTaskCheckFTimeOut
&
xTimeOut
, &
xTicksToWa
 ) =
pdFALSE
 )

1591 if
	`vIsQueueEmy

pxQueue
 ) !
pdFALSE
 )

1593 
	`aBLOCKING_ON_QUEUE_RECEIVE

pxQueue
 );

1595 #i
cfigUSE_MUTEXES
 == 1 )

1597 if
pxQueue
->
uxQueueTy
 =
queueQUEUE_IS_MUTEX
 )

1599 
	`skENTER_CRITICAL
();

1601 
xInhOccued
 = 
	`xTaskPriܙyInh

pxQueue
->
u
.
xSemhe
.
xMuxHd
 );

1603 
	`skEXIT_CRITICAL
();

1607 
	`mtCOVERAGE_TEST_MARKER
();

1612 
	`vTaskPOnEvtLi
&
pxQueue
->
xTasksWagToReive
 ), 
xTicksToWa
 );

1613 
	`vUockQueue

pxQueue
 );

1615 if
	`xTaskResumeA
(=
pdFALSE
 )

1617 
	`ptYIELD_WITHIN_API
();

1621 
	`mtCOVERAGE_TEST_MARKER
();

1628 
	`vUockQueue

pxQueue
 );

1629 
	`xTaskResumeA
();

1635 
	`vUockQueue

pxQueue
 );

1636 
	`xTaskResumeA
();

1642 if
	`vIsQueueEmy

pxQueue
 ) !
pdFALSE
 )

1644 #i
cfigUSE_MUTEXES
 == 1 )

1649 if
xInhOccued
 !
pdFALSE
 )

1651 
	`skENTER_CRITICAL
();

1653 
UBaTy_t
 
uxHigheWagPriܙy
;

1660 
uxHigheWagPriܙy
 = 
	`vGDishPriܙyATimeout

pxQueue
 );

1661 
	`vTaskPriܙyDishATimeout

pxQueue
->
u
.
xSemhe
.
xMuxHd
, 
uxHigheWagPriܙy
 );

1663 
	`skEXIT_CRITICAL
();

1668 
	`aQUEUE_RECEIVE_FAILED

pxQueue
 );

1669  
rQUEUE_EMPTY
;

1673 
	`mtCOVERAGE_TEST_MARKER
();

1677 
	}
}

1680 
BaTy_t
 
	$xQueuePk

QueueHd_t
 
xQueue
,

1681 * cڡ 
pvBufr
,

1682 
TickTy_t
 
xTicksToWa
 )

1684 
BaTy_t
 
xEryTimeS
 = 
pdFALSE
;

1685 
TimeOut_t
 
xTimeOut
;

1686 
t8_t
 * 
pcOrigRdPosi
;

1687 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

1690 
	`cfigASSERT

pxQueue
 ) );

1694 
	`cfigASSERT
!
pvBufr
 ) =
NULL
 ) && ( ( 
pxQueue
 )->
uxImSize
 !
UBaTy_t
 ) 0U ) ) );

1697 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

1699 
	`cfigASSERT
!
	`xTaskGSchedurS
(=
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa
 != 0 ) ) );

1708 
	`skENTER_CRITICAL
();

1710 cڡ 
UBaTy_t
 
uxMesgesWag
 = 
pxQueue
->uxMessagesWaiting;

1714 if
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

1719 
pcOrigRdPosi
 = 
pxQueue
->
u
.
xQueue
.
pcRdFrom
;

1721 
	`vCyDaFromQueue

pxQueue
, 
pvBufr
 );

1722 
	`aQUEUE_PEEK

pxQueue
 );

1725 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 = 
pcOrigRdPosi
;

1729 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

1731 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

1734 
	`queueYIELD_IF_USING_PREEMPTION
();

1738 
	`mtCOVERAGE_TEST_MARKER
();

1743 
	`mtCOVERAGE_TEST_MARKER
();

1746 
	`skEXIT_CRITICAL
();

1747  
pdPASS
;

1751 if
xTicksToWa
 =
TickTy_t
 ) 0 )

1755 
	`skEXIT_CRITICAL
();

1756 
	`aQUEUE_PEEK_FAILED

pxQueue
 );

1757  
rQUEUE_EMPTY
;

1759 if
xEryTimeS
 =
pdFALSE
 )

1764 
	`vTaskIlSTimeOutS
&
xTimeOut
 );

1765 
xEryTimeS
 = 
pdTRUE
;

1770 
	`mtCOVERAGE_TEST_MARKER
();

1774 
	`skEXIT_CRITICAL
();

1779 
	`vTaskSudA
();

1780 
	`vLockQueue

pxQueue
 );

1783 if
	`xTaskCheckFTimeOut
&
xTimeOut
, &
xTicksToWa
 ) =
pdFALSE
 )

1787 if
	`vIsQueueEmy

pxQueue
 ) !
pdFALSE
 )

1789 
	`aBLOCKING_ON_QUEUE_PEEK

pxQueue
 );

1790 
	`vTaskPOnEvtLi
&
pxQueue
->
xTasksWagToReive
 ), 
xTicksToWa
 );

1791 
	`vUockQueue

pxQueue
 );

1793 if
	`xTaskResumeA
(=
pdFALSE
 )

1795 
	`ptYIELD_WITHIN_API
();

1799 
	`mtCOVERAGE_TEST_MARKER
();

1806 
	`vUockQueue

pxQueue
 );

1807 
	`xTaskResumeA
();

1814 
	`vUockQueue

pxQueue
 );

1815 
	`xTaskResumeA
();

1817 if
	`vIsQueueEmy

pxQueue
 ) !
pdFALSE
 )

1819 
	`aQUEUE_PEEK_FAILED

pxQueue
 );

1820  
rQUEUE_EMPTY
;

1824 
	`mtCOVERAGE_TEST_MARKER
();

1828 
	}
}

1831 
BaTy_t
 
	$xQueueReiveFromISR

QueueHd_t
 
xQueue
,

1832 * cڡ 
pvBufr
,

1833 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 )

1835 
BaTy_t
 
xRu
;

1836 
UBaTy_t
 
uxSavedIruStus
;

1837 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

1839 
	`cfigASSERT

pxQueue
 );

1840 
	`cfigASSERT
!
pvBufr
 =
NULL
 ) && ( 
pxQueue
->
uxImSize
 !
UBaTy_t
 ) 0U ) ) );

1856 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1858 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1860 cڡ 
UBaTy_t
 
uxMesgesWag
 = 
pxQueue
->uxMessagesWaiting;

1863 if
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

1865 cڡ 
t8_t
 
cRxLock
 = 
pxQueue
->cRxLock;

1867 
	`aQUEUE_RECEIVE_FROM_ISR

pxQueue
 );

1869 
	`vCyDaFromQueue

pxQueue
, 
pvBufr
 );

1870 
pxQueue
->
uxMesgesWag
 = uxMesgesWag - ( 
UBaTy_t
 ) 1;

1876 if
cRxLock
 =
queueUNLOCKED
 )

1878 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

1880 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

1884 if
pxHighPriܙyTaskWok
 !
NULL
 )

1886 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

1890 
	`mtCOVERAGE_TEST_MARKER
();

1895 
	`mtCOVERAGE_TEST_MARKER
();

1900 
	`mtCOVERAGE_TEST_MARKER
();

1907 
	`cfigASSERT

cRxLock
 !
queueINT8_MAX
 );

1909 
pxQueue
->
cRxLock
 = ( 
t8_t
 ) ( cRxLock + 1 );

1912 
xRu
 = 
pdPASS
;

1916 
xRu
 = 
pdFAIL
;

1917 
	`aQUEUE_RECEIVE_FROM_ISR_FAILED

pxQueue
 );

1920 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1922  
xRu
;

1923 
	}
}

1926 
BaTy_t
 
	$xQueuePkFromISR

QueueHd_t
 
xQueue
,

1927 * cڡ 
pvBufr
 )

1929 
BaTy_t
 
xRu
;

1930 
UBaTy_t
 
uxSavedIruStus
;

1931 
t8_t
 * 
pcOrigRdPosi
;

1932 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

1934 
	`cfigASSERT

pxQueue
 );

1935 
	`cfigASSERT
!
pvBufr
 =
NULL
 ) && ( 
pxQueue
->
uxImSize
 !
UBaTy_t
 ) 0U ) ) );

1936 
	`cfigASSERT

pxQueue
->
uxImSize
 != 0 );

1952 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1954 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1957 if
pxQueue
->
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

1959 
	`aQUEUE_PEEK_FROM_ISR

pxQueue
 );

1963 
pcOrigRdPosi
 = 
pxQueue
->
u
.
xQueue
.
pcRdFrom
;

1964 
	`vCyDaFromQueue

pxQueue
, 
pvBufr
 );

1965 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 = 
pcOrigRdPosi
;

1967 
xRu
 = 
pdPASS
;

1971 
xRu
 = 
pdFAIL
;

1972 
	`aQUEUE_PEEK_FROM_ISR_FAILED

pxQueue
 );

1975 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1977  
xRu
;

1978 
	}
}

1981 
UBaTy_t
 
	$uxQueueMesgesWag
cڡ 
QueueHd_t
 
xQueue
 )

1983 
UBaTy_t
 
uxRu
;

1985 
	`cfigASSERT

xQueue
 );

1987 
	`skENTER_CRITICAL
();

1989 
uxRu
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMesgesWag
;

1991 
	`skEXIT_CRITICAL
();

1993  
uxRu
;

1994 
	}
}

1997 
UBaTy_t
 
	$uxQueueSsAvaab
cڡ 
QueueHd_t
 
xQueue
 )

1999 
UBaTy_t
 
uxRu
;

2000 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2002 
	`cfigASSERT

pxQueue
 );

2004 
	`skENTER_CRITICAL
();

2006 
uxRu
 = 
pxQueue
->
uxLgth
 -xQueue->
uxMesgesWag
;

2008 
	`skEXIT_CRITICAL
();

2010  
uxRu
;

2011 
	}
}

2014 
UBaTy_t
 
	$uxQueueMesgesWagFromISR
cڡ 
QueueHd_t
 
xQueue
 )

2016 
UBaTy_t
 
uxRu
;

2017 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2019 
	`cfigASSERT

pxQueue
 );

2020 
uxRu
 = 
pxQueue
->
uxMesgesWag
;

2022  
uxRu
;

2023 
	}
}

2026 
	$vQueueDe

QueueHd_t
 
xQueue
 )

2028 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2030 
	`cfigASSERT

pxQueue
 );

2031 
	`aQUEUE_DELETE

pxQueue
 );

2033 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

2035 
	`vQueueUegiQueue

pxQueue
 );

2039 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 0 ) )

2043 
	`vPtFe

pxQueue
 );

2045 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

2049 if
pxQueue
->
ucStiyAod
 =
ut8_t
 ) 
pdFALSE
 )

2051 
	`vPtFe

pxQueue
 );

2055 
	`mtCOVERAGE_TEST_MARKER
();

2062 
pxQueue
;

2065 
	}
}

2068 #i
cfigUSE_TRACE_FACILITY
 == 1 )

2070 
UBaTy_t
 
	$uxQueueGQueueNumb

QueueHd_t
 
xQueue
 )

2072  ( ( 
Queue_t
 * ) 
xQueue
 )->
uxQueueNumb
;

2073 
	}
}

2078 #i
cfigUSE_TRACE_FACILITY
 == 1 )

2080 
	$vQueueSQueueNumb

QueueHd_t
 
xQueue
,

2081 
UBaTy_t
 
uxQueueNumb
 )

2083 
Queue_t
 * ) 
xQueue
 )->
uxQueueNumb
 = uxQueueNumber;

2084 
	}
}

2089 #i
cfigUSE_TRACE_FACILITY
 == 1 )

2091 
ut8_t
 
	$ucQueueGQueueTy

QueueHd_t
 
xQueue
 )

2093  ( ( 
Queue_t
 * ) 
xQueue
 )->
ucQueueTy
;

2094 
	}
}

2099 #i
cfigUSE_MUTEXES
 == 1 )

2101 
UBaTy_t
 
	$vGDishPriܙyATimeout
cڡ 
Queue_t
 * cڡ 
pxQueue
 )

2103 
UBaTy_t
 
uxHighePriܙyOfWagTasks
;

2111 if
	`liCURRENT_LIST_LENGTH
&
pxQueue
->
xTasksWagToReive
 ) ) > 0U )

2113 
uxHighePriܙyOfWagTasks
 = ( 
UBaTy_t
 ) 
cfigMAX_PRIORITIES
 - ( UBaTy_
	`liGET_ITEM_VALUE_OF_HEAD_ENTRY
&
pxQueue
->
xTasksWagToReive
 ) );

2117 
uxHighePriܙyOfWagTasks
 = 
tskIDLE_PRIORITY
;

2120  
uxHighePriܙyOfWagTasks
;

2121 
	}
}

2126 
BaTy_t
 
	$vCyDaToQueue

Queue_t
 * cڡ 
pxQueue
,

2127 cڡ * 
pvImToQueue
,

2128 cڡ 
BaTy_t
 
xPosi
 )

2130 
BaTy_t
 
xRu
 = 
pdFALSE
;

2131 
UBaTy_t
 
uxMesgesWag
;

2135 
uxMesgesWag
 = 
pxQueue
->uxMessagesWaiting;

2137 if
pxQueue
->
uxImSize
 =
UBaTy_t
 ) 0 )

2139 #i
cfigUSE_MUTEXES
 == 1 )

2141 if
pxQueue
->
uxQueueTy
 =
queueQUEUE_IS_MUTEX
 )

2144 
xRu
 = 
	`xTaskPriܙyDish

pxQueue
->
u
.
xSemhe
.
xMuxHd
 );

2145 
pxQueue
->
u
.
xSemhe
.
xMuxHd
 = 
NULL
;

2149 
	`mtCOVERAGE_TEST_MARKER
();

2154 if
xPosi
 =
queueSEND_TO_BACK
 )

2156 
	`memy
* ) 
pxQueue
->
pcWreTo
, 
pvImToQueue
, ( 
size_t
 )xQueue->
uxImSize
 );

2157 
pxQueue
->
pcWreTo
 +pxQueue->
uxImSize
;

2159 if
pxQueue
->
pcWreTo
 >pxQueue->
u
.
xQueue
.
pcTa
 )

2161 
pxQueue
->
pcWreTo
 =xQueue->
pcHd
;

2165 
	`mtCOVERAGE_TEST_MARKER
();

2170 
	`memy
* ) 
pxQueue
->
u
.
xQueue
.
pcRdFrom
, 
pvImToQueue
, ( 
size_t
 )xQueue->
uxImSize
 );

2171 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 -pxQueue->
uxImSize
;

2173 if
pxQueue
->
u
.
xQueue
.
pcRdFrom
 <xQueue->
pcHd
 )

2175 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 = (xQueue->u.xQueue.
pcTa
 -xQueue->
uxImSize
 );

2179 
	`mtCOVERAGE_TEST_MARKER
();

2182 if
xPosi
 =
queueOVERWRITE
 )

2184 if
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

2190 --
uxMesgesWag
;

2194 
	`mtCOVERAGE_TEST_MARKER
();

2199 
	`mtCOVERAGE_TEST_MARKER
();

2203 
pxQueue
->
uxMesgesWag
 = uxMesgesWag + ( 
UBaTy_t
 ) 1;

2205  
xRu
;

2206 
	}
}

2209 
	$vCyDaFromQueue

Queue_t
 * cڡ 
pxQueue
,

2210 * cڡ 
pvBufr
 )

2212 if
pxQueue
->
uxImSize
 !
UBaTy_t
 ) 0 )

2214 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 +pxQueue->
uxImSize
;

2216 if
pxQueue
->
u
.
xQueue
.
pcRdFrom
 >pxQueue->u.xQueue.
pcTa
 )

2218 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 =xQueue->
pcHd
;

2222 
	`mtCOVERAGE_TEST_MARKER
();

2225 
	`memy
* ) 
pvBufr
, ( * ) 
pxQueue
->
u
.
xQueue
.
pcRdFrom
, ( 
size_t
 )xQueue->
uxImSize
 );

2227 
	}
}

2230 
	$vUockQueue

Queue_t
 * cڡ 
pxQueue
 )

2238 
	`skENTER_CRITICAL
();

2240 
t8_t
 
cTxLock
 = 
pxQueue
->cTxLock;

2243  
cTxLock
 > 
queueLOCKED_UNMODIFIED
 )

2247 #i
cfigUSE_QUEUE_SETS
 == 1 )

2249 if
pxQueue
->
pxQueueSCڏ
 !
NULL
 )

2251 if
	`vNifyQueueSCڏ

pxQueue
 ) !
pdFALSE
 )

2256 
	`vTaskMisdYld
();

2260 
	`mtCOVERAGE_TEST_MARKER
();

2268 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

2270 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

2274 
	`vTaskMisdYld
();

2278 
	`mtCOVERAGE_TEST_MARKER
();

2291 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

2293 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

2297 
	`vTaskMisdYld
();

2301 
	`mtCOVERAGE_TEST_MARKER
();

2311 --
cTxLock
;

2314 
pxQueue
->
cTxLock
 = 
queueUNLOCKED
;

2316 
	`skEXIT_CRITICAL
();

2319 
	`skENTER_CRITICAL
();

2321 
t8_t
 
cRxLock
 = 
pxQueue
->cRxLock;

2323  
cRxLock
 > 
queueLOCKED_UNMODIFIED
 )

2325 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

2327 if
	`xTaskRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

2329 
	`vTaskMisdYld
();

2333 
	`mtCOVERAGE_TEST_MARKER
();

2336 --
cRxLock
;

2344 
pxQueue
->
cRxLock
 = 
queueUNLOCKED
;

2346 
	`skEXIT_CRITICAL
();

2347 
	}
}

2350 
BaTy_t
 
	$vIsQueueEmy
cڡ 
Queue_t
 * 
pxQueue
 )

2352 
BaTy_t
 
xRu
;

2354 
	`skENTER_CRITICAL
();

2356 if
pxQueue
->
uxMesgesWag
 =
UBaTy_t
 ) 0 )

2358 
xRu
 = 
pdTRUE
;

2362 
xRu
 = 
pdFALSE
;

2365 
	`skEXIT_CRITICAL
();

2367  
xRu
;

2368 
	}
}

2371 
BaTy_t
 
	$xQueueIsQueueEmyFromISR
cڡ 
QueueHd_t
 
xQueue
 )

2373 
BaTy_t
 
xRu
;

2374 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2376 
	`cfigASSERT

pxQueue
 );

2378 if
pxQueue
->
uxMesgesWag
 =
UBaTy_t
 ) 0 )

2380 
xRu
 = 
pdTRUE
;

2384 
xRu
 = 
pdFALSE
;

2387  
xRu
;

2388 
	}
}

2391 
BaTy_t
 
	$vIsQueueFu
cڡ 
Queue_t
 * 
pxQueue
 )

2393 
BaTy_t
 
xRu
;

2395 
	`skENTER_CRITICAL
();

2397 if
pxQueue
->
uxMesgesWag
 =pxQueue->
uxLgth
 )

2399 
xRu
 = 
pdTRUE
;

2403 
xRu
 = 
pdFALSE
;

2406 
	`skEXIT_CRITICAL
();

2408  
xRu
;

2409 
	}
}

2412 
BaTy_t
 
	$xQueueIsQueueFuFromISR
cڡ 
QueueHd_t
 
xQueue
 )

2414 
BaTy_t
 
xRu
;

2415 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2417 
	`cfigASSERT

pxQueue
 );

2419 if
pxQueue
->
uxMesgesWag
 =pxQueue->
uxLgth
 )

2421 
xRu
 = 
pdTRUE
;

2425 
xRu
 = 
pdFALSE
;

2428  
xRu
;

2429 
	}
}

2432 #i
cfigUSE_CO_ROUTINES
 == 1 )

2434 
BaTy_t
 
	$xQueueCRSd

QueueHd_t
 
xQueue
,

2435 cڡ * 
pvImToQueue
,

2436 
TickTy_t
 
xTicksToWa
 )

2438 
BaTy_t
 
xRu
;

2439 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2444 
	`ptDISABLE_INTERRUPTS
();

2446 if
	`vIsQueueFu

pxQueue
 ) !
pdFALSE
 )

2450 if
xTicksToWa
 > ( 
TickTy_t
 ) 0 )

2454 
	`vCoRouteAddToDayedLi

xTicksToWa
, &
pxQueue
->
xTasksWagToSd
 ) );

2455 
	`ptENABLE_INTERRUPTS
();

2456  
rQUEUE_BLOCKED
;

2460 
	`ptENABLE_INTERRUPTS
();

2461  
rQUEUE_FULL
;

2465 
	`ptENABLE_INTERRUPTS
();

2467 
	`ptDISABLE_INTERRUPTS
();

2469 if
pxQueue
->
uxMesgesWag
 <xQueue->
uxLgth
 )

2472 
	`vCyDaToQueue

pxQueue
, 
pvImToQueue
, 
queueSEND_TO_BACK
 );

2473 
xRu
 = 
pdPASS
;

2476 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

2482 if
	`xCoRouteRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

2486 
xRu
 = 
rQUEUE_YIELD
;

2490 
	`mtCOVERAGE_TEST_MARKER
();

2495 
	`mtCOVERAGE_TEST_MARKER
();

2500 
xRu
 = 
rQUEUE_FULL
;

2503 
	`ptENABLE_INTERRUPTS
();

2505  
xRu
;

2506 
	}
}

2511 #i
cfigUSE_CO_ROUTINES
 == 1 )

2513 
BaTy_t
 
	$xQueueCRReive

QueueHd_t
 
xQueue
,

2514 * 
pvBufr
,

2515 
TickTy_t
 
xTicksToWa
 )

2517 
BaTy_t
 
xRu
;

2518 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2523 
	`ptDISABLE_INTERRUPTS
();

2525 if
pxQueue
->
uxMesgesWag
 =
UBaTy_t
 ) 0 )

2529 if
xTicksToWa
 > ( 
TickTy_t
 ) 0 )

2533 
	`vCoRouteAddToDayedLi

xTicksToWa
, &
pxQueue
->
xTasksWagToReive
 ) );

2534 
	`ptENABLE_INTERRUPTS
();

2535  
rQUEUE_BLOCKED
;

2539 
	`ptENABLE_INTERRUPTS
();

2540  
rQUEUE_FULL
;

2545 
	`mtCOVERAGE_TEST_MARKER
();

2548 
	`ptENABLE_INTERRUPTS
();

2550 
	`ptDISABLE_INTERRUPTS
();

2552 if
pxQueue
->
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

2555 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 +pxQueue->
uxImSize
;

2557 if
pxQueue
->
u
.
xQueue
.
pcRdFrom
 >pxQueue->u.xQueue.
pcTa
 )

2559 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 =xQueue->
pcHd
;

2563 
	`mtCOVERAGE_TEST_MARKER
();

2566 --
pxQueue
->
uxMesgesWag
 );

2567 
	`memy
* ) 
pvBufr
, ( * ) 
pxQueue
->
u
.
xQueue
.
pcRdFrom
, ( pxQueue->
uxImSize
 );

2569 
xRu
 = 
pdPASS
;

2572 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

2578 if
	`xCoRouteRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

2580 
xRu
 = 
rQUEUE_YIELD
;

2584 
	`mtCOVERAGE_TEST_MARKER
();

2589 
	`mtCOVERAGE_TEST_MARKER
();

2594 
xRu
 = 
pdFAIL
;

2597 
	`ptENABLE_INTERRUPTS
();

2599  
xRu
;

2600 
	}
}

2605 #i
cfigUSE_CO_ROUTINES
 == 1 )

2607 
BaTy_t
 
	$xQueueCRSdFromISR

QueueHd_t
 
xQueue
,

2608 cڡ * 
pvImToQueue
,

2609 
BaTy_t
 
xCoRoutePviouyWok
 )

2611 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2615 if
pxQueue
->
uxMesgesWag
 <xQueue->
uxLgth
 )

2617 
	`vCyDaToQueue

pxQueue
, 
pvImToQueue
, 
queueSEND_TO_BACK
 );

2621 if
xCoRoutePviouyWok
 =
pdFALSE
 )

2623 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

2625 if
	`xCoRouteRemoveFromEvtLi
&
pxQueue
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

2627  
pdTRUE
;

2631 
	`mtCOVERAGE_TEST_MARKER
();

2636 
	`mtCOVERAGE_TEST_MARKER
();

2641 
	`mtCOVERAGE_TEST_MARKER
();

2646 
	`mtCOVERAGE_TEST_MARKER
();

2649  
xCoRoutePviouyWok
;

2650 
	}
}

2655 #i
cfigUSE_CO_ROUTINES
 == 1 )

2657 
BaTy_t
 
	$xQueueCRReiveFromISR

QueueHd_t
 
xQueue
,

2658 * 
pvBufr
,

2659 
BaTy_t
 * 
pxCoRouteWok
 )

2661 
BaTy_t
 
xRu
;

2662 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2666 if
pxQueue
->
uxMesgesWag
 > ( 
UBaTy_t
 ) 0 )

2669 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 +pxQueue->
uxImSize
;

2671 if
pxQueue
->
u
.
xQueue
.
pcRdFrom
 >pxQueue->u.xQueue.
pcTa
 )

2673 
pxQueue
->
u
.
xQueue
.
pcRdFrom
 =xQueue->
pcHd
;

2677 
	`mtCOVERAGE_TEST_MARKER
();

2680 --
pxQueue
->
uxMesgesWag
 );

2681 
	`memy
* ) 
pvBufr
, ( * ) 
pxQueue
->
u
.
xQueue
.
pcRdFrom
, ( pxQueue->
uxImSize
 );

2683 if*
pxCoRouteWok
 ) =
pdFALSE
 )

2685 if
	`liLIST_IS_EMPTY
&
pxQueue
->
xTasksWagToSd
 ) ) =
pdFALSE
 )

2687 if
	`xCoRouteRemoveFromEvtLi
&
pxQueue
->
xTasksWagToSd
 ) ) !
pdFALSE
 )

2689 *
pxCoRouteWok
 = 
pdTRUE
;

2693 
	`mtCOVERAGE_TEST_MARKER
();

2698 
	`mtCOVERAGE_TEST_MARKER
();

2703 
	`mtCOVERAGE_TEST_MARKER
();

2706 
xRu
 = 
pdPASS
;

2710 
xRu
 = 
pdFAIL
;

2713  
xRu
;

2714 
	}
}

2719 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

2721 
	$vQueueAddToRegiry

QueueHd_t
 
xQueue
,

2722 cڡ * 
pcQueueName
 )

2724 
UBaTy_t
 
ux
;

2728  
ux
 = ( 
UBaTy_t
 ) 0U; ux < ( UBaTy_
cfigQUEUE_REGISTRY_SIZE
; ux++ )

2730 if
xQueueRegiry
[ 
ux
 ].
pcQueueName
 =
NULL
 )

2733 
xQueueRegiry
[ 
ux
 ].
pcQueueName
 =cQueueName;

2734 
xQueueRegiry
[ 
ux
 ].
xHd
 = 
xQueue
;

2736 
	`aQUEUE_REGISTRY_ADD

xQueue
, 
pcQueueName
 );

2741 
	`mtCOVERAGE_TEST_MARKER
();

2744 
	}
}

2749 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

2751 cڡ * 
	$pcQueueGName

QueueHd_t
 
xQueue
 )

2753 
UBaTy_t
 
ux
;

2754 cڡ * 
pcRu
 = 
NULL
;

2759  
ux
 = ( 
UBaTy_t
 ) 0U; ux < ( UBaTy_
cfigQUEUE_REGISTRY_SIZE
; ux++ )

2761 if
xQueueRegiry
[ 
ux
 ].
xHd
 =
xQueue
 )

2763 
pcRu
 = 
xQueueRegiry
[ 
ux
 ].
pcQueueName
;

2768 
	`mtCOVERAGE_TEST_MARKER
();

2772  
pcRu
;

2773 
	}
}

2778 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

2780 
	$vQueueUegiQueue

QueueHd_t
 
xQueue
 )

2782 
UBaTy_t
 
ux
;

2786  
ux
 = ( 
UBaTy_t
 ) 0U; ux < ( UBaTy_
cfigQUEUE_REGISTRY_SIZE
; ux++ )

2788 if
xQueueRegiry
[ 
ux
 ].
xHd
 =
xQueue
 )

2791 
xQueueRegiry
[ 
ux
 ].
pcQueueName
 = 
NULL
;

2796 
xQueueRegiry
[ 
ux
 ].
xHd
 = ( 
QueueHd_t
 ) 0;

2801 
	`mtCOVERAGE_TEST_MARKER
();

2804 
	}
}

2809 #i
cfigUSE_TIMERS
 == 1 )

2811 
	$vQueueWaFMesgeReried

QueueHd_t
 
xQueue
,

2812 
TickTy_t
 
xTicksToWa
,

2813 cڡ 
BaTy_t
 
xWaIndefy
 )

2815 
Queue_t
 * cڡ 
pxQueue
 = 
xQueue
;

2831 
	`vLockQueue

pxQueue
 );

2833 if
pxQueue
->
uxMesgesWag
 =
UBaTy_t
 ) 0U )

2836 
	`vTaskPOnEvtLiReried
&
pxQueue
->
xTasksWagToReive
 ), 
xTicksToWa
, 
xWaIndefy
 );

2840 
	`mtCOVERAGE_TEST_MARKER
();

2843 
	`vUockQueue

pxQueue
 );

2844 
	}
}

2849 #i
cfigUSE_QUEUE_SETS
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

2851 
QueueSHd_t
 
	$xQueueCeS
cڡ 
UBaTy_t
 
uxEvtQueueLgth
 )

2853 
QueueSHd_t
 
pxQueue
;

2855 
pxQueue
 = 
	`xQueueGicCe

uxEvtQueueLgth
, ( 
UBaTy_t
 ) 
Queue_t
 * ), 
queueQUEUE_TYPE_SET
 );

2857  
pxQueue
;

2858 
	}
}

2863 #i
cfigUSE_QUEUE_SETS
 == 1 )

2865 
BaTy_t
 
	$xQueueAddToS

QueueSMembHd_t
 
xQueueOrSemhe
,

2866 
QueueSHd_t
 
xQueueS
 )

2868 
BaTy_t
 
xRu
;

2870 
	`skENTER_CRITICAL
();

2872 if
Queue_t
 * ) 
xQueueOrSemhe
 )->
pxQueueSCڏ
 !
NULL
 )

2875 
xRu
 = 
pdFAIL
;

2877 if
Queue_t
 * ) 
xQueueOrSemhe
 )->
uxMesgesWag
 !
UBaTy_t
 ) 0 )

2881 
xRu
 = 
pdFAIL
;

2885 
Queue_t
 * ) 
xQueueOrSemhe
 )->
pxQueueSCڏ
 = 
xQueueS
;

2886 
xRu
 = 
pdPASS
;

2889 
	`skEXIT_CRITICAL
();

2891  
xRu
;

2892 
	}
}

2897 #i
cfigUSE_QUEUE_SETS
 == 1 )

2899 
BaTy_t
 
	$xQueueRemoveFromS

QueueSMembHd_t
 
xQueueOrSemhe
,

2900 
QueueSHd_t
 
xQueueS
 )

2902 
BaTy_t
 
xRu
;

2903 
Queue_t
 * cڡ 
pxQueueOrSemhe
 = ( Queue_* ) 
xQueueOrSemhe
;

2905 if
pxQueueOrSemhe
->
pxQueueSCڏ
 !
xQueueS
 )

2908 
xRu
 = 
pdFAIL
;

2910 if
pxQueueOrSemhe
->
uxMesgesWag
 !
UBaTy_t
 ) 0 )

2915 
xRu
 = 
pdFAIL
;

2919 
	`skENTER_CRITICAL
();

2922 
pxQueueOrSemhe
->
pxQueueSCڏ
 = 
NULL
;

2924 
	`skEXIT_CRITICAL
();

2925 
xRu
 = 
pdPASS
;

2928  
xRu
;

2929 
	}
}

2934 #i
cfigUSE_QUEUE_SETS
 == 1 )

2936 
QueueSMembHd_t
 
	$xQueueSeFromS

QueueSHd_t
 
xQueueS
,

2937 
TickTy_t
 cڡ 
xTicksToWa
 )

2939 
QueueSMembHd_t
 
xRu
 = 
NULL
;

2941 
	`xQueueReive

QueueHd_t
 ) 
xQueueS
, &
xRu
, 
xTicksToWa
 );

2942  
xRu
;

2943 
	}
}

2948 #i
cfigUSE_QUEUE_SETS
 == 1 )

2950 
QueueSMembHd_t
 
	$xQueueSeFromSFromISR

QueueSHd_t
 
xQueueS
 )

2952 
QueueSMembHd_t
 
xRu
 = 
NULL
;

2954 
	`xQueueReiveFromISR

QueueHd_t
 ) 
xQueueS
, &
xRu
, 
NULL
 );

2955  
xRu
;

2956 
	}
}

2961 #i
cfigUSE_QUEUE_SETS
 == 1 )

2963 
BaTy_t
 
	$vNifyQueueSCڏ
cڡ 
Queue_t
 * cڡ 
pxQueue
 )

2965 
Queue_t
 * 
pxQueueSCڏ
 = 
pxQueue
->pxQueueSetContainer;

2966 
BaTy_t
 
xRu
 = 
pdFALSE
;

2970 
	`cfigASSERT

pxQueueSCڏ
 );

2971 
	`cfigASSERT

pxQueueSCڏ
->
uxMesgesWag
 <xQueueSCڏ->
uxLgth
 );

2973 if
pxQueueSCڏ
->
uxMesgesWag
 <xQueueSCڏ->
uxLgth
 )

2975 cڡ 
t8_t
 
cTxLock
 = 
pxQueueSCڏ
->cTxLock;

2977 
	`aQUEUE_SET_SEND

pxQueueSCڏ
 );

2980 
xRu
 = 
	`vCyDaToQueue

pxQueueSCڏ
, &
pxQueue
, 
queueSEND_TO_BACK
 );

2982 if
cTxLock
 =
queueUNLOCKED
 )

2984 if
	`liLIST_IS_EMPTY
&
pxQueueSCڏ
->
xTasksWagToReive
 ) ) =
pdFALSE
 )

2986 if
	`xTaskRemoveFromEvtLi
&
pxQueueSCڏ
->
xTasksWagToReive
 ) ) !
pdFALSE
 )

2989 
xRu
 = 
pdTRUE
;

2993 
	`mtCOVERAGE_TEST_MARKER
();

2998 
	`mtCOVERAGE_TEST_MARKER
();

3003 
	`cfigASSERT

cTxLock
 !
queueINT8_MAX
 );

3005 
pxQueueSCڏ
->
cTxLock
 = ( 
t8_t
 ) ( cTxLock + 1 );

3010 
	`mtCOVERAGE_TEST_MARKER
();

3013  
xRu
;

3014 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\queue.h

28 #ide
QUEUE_H


29 
	#QUEUE_H


	)

31 #ide
INC_FREERTOS_H


32 #r "udFeRTOS.h" 
mu
 

 

 
sour
 
fes
 
befe
 "include queue.h"

36 #ifde
__lulus


41 
	~"sk.h
"

48 
QueueDefi
;

49 
QueueDefi
 * 
	tQueueHd_t
;

56 
QueueDefi
 * 
	tQueueSHd_t
;

63 
QueueDefi
 * 
	tQueueSMembHd_t
;

66 
	#queueSEND_TO_BACK
 ( ( 
BaTy_t
 ) 0 )

	)

67 
	#queueSEND_TO_FRONT
 ( ( 
BaTy_t
 ) 1 )

	)

68 
	#queueOVERWRITE
 ( ( 
BaTy_t
 ) 2 )

	)

71 
	#queueQUEUE_TYPE_BASE
 ( ( 
ut8_t
 ) 0U )

	)

72 
	#queueQUEUE_TYPE_SET
 ( ( 
ut8_t
 ) 0U )

	)

73 
	#queueQUEUE_TYPE_MUTEX
 ( ( 
ut8_t
 ) 1U )

	)

74 
	#queueQUEUE_TYPE_COUNTING_SEMAPHORE
 ( ( 
ut8_t
 ) 2U )

	)

75 
	#queueQUEUE_TYPE_BINARY_SEMAPHORE
 ( ( 
ut8_t
 ) 3U )

	)

76 
	#queueQUEUE_TYPE_RECURSIVE_MUTEX
 ( ( 
ut8_t
 ) 4U )

	)

146 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

147 
	#xQueueCe

uxQueueLgth
, 
uxImSize
 ) 
	`xQueueGicCe
uxQueueLgth ), ( uxImSiz), ( 
queueQUEUE_TYPE_BASE
 ) )

	)

232 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

233 
	#xQueueCeStic

uxQueueLgth
, 
uxImSize
, 
pucQueueStage
, 
pxQueueBufr
 ) 
	`xQueueGicCeStic
uxQueueLgth ), ( uxImSiz), (ucQueueStag), (xQueueBuf), ( 
queueQUEUE_TYPE_BASE
 ) )

	)

314 
	#xQueueSdToFrt

xQueue
, 
pvImToQueue
, 
xTicksToWa
 ) \

315 
	`xQueueGicSd

xQueue
 ), ( 
pvImToQueue
 ), ( 
xTicksToWa
 ), 
queueSEND_TO_FRONT
 )

	)

397 
	#xQueueSdToBack

xQueue
, 
pvImToQueue
, 
xTicksToWa
 ) \

398 
	`xQueueGicSd

xQueue
 ), ( 
pvImToQueue
 ), ( 
xTicksToWa
 ), 
queueSEND_TO_BACK
 )

	)

482 
	#xQueueSd

xQueue
, 
pvImToQueue
, 
xTicksToWa
 ) \

483 
	`xQueueGicSd

xQueue
 ), ( 
pvImToQueue
 ), ( 
xTicksToWa
 ), 
queueSEND_TO_BACK
 )

	)

566 
	#xQueueOvwre

xQueue
, 
pvImToQueue
 ) \

567 
	`xQueueGicSd

xQueue
 ), ( 
pvImToQueue
 ), 0, 
queueOVERWRITE
 )

	)

655 
BaTy_t
 
xQueueGicSd

QueueHd_t
 
xQueue
,

656 cڡ * cڡ 
pvImToQueue
,

657 
TickTy_t
 
xTicksToWa
,

658 cڡ 
BaTy_t
 
xCyPosi
 ) 
PRIVILEGED_FUNCTION
;

753 
BaTy_t
 
xQueuePk

QueueHd_t
 
xQueue
,

754 * cڡ 
pvBufr
,

755 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

789 
BaTy_t
 
xQueuePkFromISR

QueueHd_t
 
xQueue
,

790 * cڡ 
pvBufr
 ) 
PRIVILEGED_FUNCTION
;

882 
BaTy_t
 
xQueueReive

QueueHd_t
 
xQueue
,

883 * cڡ 
pvBufr
,

884 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

901 
UBaTy_t
 
uxQueueMesgesWag
cڡ 
QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

920 
UBaTy_t
 
uxQueueSsAvaab
cڡ 
QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

936 
vQueueDe

QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1006 
	#xQueueSdToFrtFromISR

xQueue
, 
pvImToQueue
, 
pxHighPriܙyTaskWok
 ) \

1007 
	`xQueueGicSdFromISR

xQueue
 ), ( 
pvImToQueue
 ), ( 
pxHighPriܙyTaskWok
 ), 
queueSEND_TO_FRONT
 )

	)

1078 
	#xQueueSdToBackFromISR

xQueue
, 
pvImToQueue
, 
pxHighPriܙyTaskWok
 ) \

1079 
	`xQueueGicSdFromISR

xQueue
 ), ( 
pvImToQueue
 ), ( 
pxHighPriܙyTaskWok
 ), 
queueSEND_TO_BACK
 )

	)

1166 
	#xQueueOvwreFromISR

xQueue
, 
pvImToQueue
, 
pxHighPriܙyTaskWok
 ) \

1167 
	`xQueueGicSdFromISR

xQueue
 ), ( 
pvImToQueue
 ), ( 
pxHighPriܙyTaskWok
 ), 
queueOVERWRITE
 )

	)

1241 
	#xQueueSdFromISR

xQueue
, 
pvImToQueue
, 
pxHighPriܙyTaskWok
 ) \

1242 
	`xQueueGicSdFromISR

xQueue
 ), ( 
pvImToQueue
 ), ( 
pxHighPriܙyTaskWok
 ), 
queueSEND_TO_BACK
 )

	)

1321 
BaTy_t
 
xQueueGicSdFromISR

QueueHd_t
 
xQueue
,

1322 cڡ * cڡ 
pvImToQueue
,

1323 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
,

1324 cڡ 
BaTy_t
 
xCyPosi
 ) 
PRIVILEGED_FUNCTION
;

1325 
BaTy_t
 
xQueueGiveFromISR

QueueHd_t
 
xQueue
,

1326 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

1415 
BaTy_t
 
xQueueReiveFromISR

QueueHd_t
 
xQueue
,

1416 * cڡ 
pvBufr
,

1417 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

1423 
BaTy_t
 
xQueueIsQueueEmyFromISR
cڡ 
QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1424 
BaTy_t
 
xQueueIsQueueFuFromISR
cڡ 
QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1425 
UBaTy_t
 
uxQueueMesgesWagFromISR
cڡ 
QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1436 
BaTy_t
 
xQueueCRSdFromISR

QueueHd_t
 
xQueue
,

1437 cڡ * 
pvImToQueue
,

1438 
BaTy_t
 
xCoRoutePviouyWok
 );

1439 
BaTy_t
 
xQueueCRReiveFromISR

QueueHd_t
 
xQueue
,

1440 * 
pvBufr
,

1441 
BaTy_t
 * 
pxTaskWok
 );

1442 
BaTy_t
 
xQueueCRSd

QueueHd_t
 
xQueue
,

1443 cڡ * 
pvImToQueue
,

1444 
TickTy_t
 
xTicksToWa
 );

1445 
BaTy_t
 
xQueueCRReive

QueueHd_t
 
xQueue
,

1446 * 
pvBufr
,

1447 
TickTy_t
 
xTicksToWa
 );

1454 
QueueHd_t
 
xQueueCeMux
cڡ 
ut8_t
 
ucQueueTy
 ) 
PRIVILEGED_FUNCTION
;

1455 
QueueHd_t
 
xQueueCeMuxStic
cڡ 
ut8_t
 
ucQueueTy
,

1456 
SticQueue_t
 * 
pxSticQueue
 ) 
PRIVILEGED_FUNCTION
;

1457 
QueueHd_t
 
xQueueCeCougSemhe
cڡ 
UBaTy_t
 
uxMaxCou
,

1458 cڡ 
UBaTy_t
 
uxInlCou
 ) 
PRIVILEGED_FUNCTION
;

1459 
QueueHd_t
 
xQueueCeCougSemheStic
cڡ 
UBaTy_t
 
uxMaxCou
,

1460 cڡ 
UBaTy_t
 
uxInlCou
,

1461 
SticQueue_t
 * 
pxSticQueue
 ) 
PRIVILEGED_FUNCTION
;

1462 
BaTy_t
 
xQueueSemheTake

QueueHd_t
 
xQueue
,

1463 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

1464 
TaskHd_t
 
xQueueGMuxHd

QueueHd_t
 
xSemhe
 ) 
PRIVILEGED_FUNCTION
;

1465 
TaskHd_t
 
xQueueGMuxHdFromISR

QueueHd_t
 
xSemhe
 ) 
PRIVILEGED_FUNCTION
;

1471 
BaTy_t
 
xQueueTakeMuxRecursive

QueueHd_t
 
xMux
,

1472 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

1473 
BaTy_t
 
xQueueGiveMuxRecursive

QueueHd_t
 
xMux
 ) 
PRIVILEGED_FUNCTION
;

1479 
	#xQueueRet

xQueue
 ) 
	`xQueueGicRet
xQueue, 
pdFALSE
 )

	)

1503 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

1504 
vQueueAddToRegiry

QueueHd_t
 
xQueue
,

1505 cڡ * 
pcQueueName
 ) 
PRIVILEGED_FUNCTION
;

1518 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

1519 
vQueueUegiQueue

QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1533 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

1534 cڡ * 
pcQueueGName

QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1542 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

1543 
QueueHd_t
 
xQueueGicCe
cڡ 
UBaTy_t
 
uxQueueLgth
,

1544 cڡ 
UBaTy_t
 
uxImSize
,

1545 cڡ 
ut8_t
 
ucQueueTy
 ) 
PRIVILEGED_FUNCTION
;

1553 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1554 
QueueHd_t
 
xQueueGicCeStic
cڡ 
UBaTy_t
 
uxQueueLgth
,

1555 cڡ 
UBaTy_t
 
uxImSize
,

1556 
ut8_t
 * 
pucQueueStage
,

1557 
SticQueue_t
 * 
pxSticQueue
,

1558 cڡ 
ut8_t
 
ucQueueTy
 ) 
PRIVILEGED_FUNCTION
;

1609 
QueueSHd_t
 
xQueueCeS
cڡ 
UBaTy_t
 
uxEvtQueueLgth
 ) 
PRIVILEGED_FUNCTION
;

1633 
BaTy_t
 
xQueueAddToS

QueueSMembHd_t
 
xQueueOrSemhe
,

1634 
QueueSHd_t
 
xQueueS
 ) 
PRIVILEGED_FUNCTION
;

1653 
BaTy_t
 
xQueueRemoveFromS

QueueSMembHd_t
 
xQueueOrSemhe
,

1654 
QueueSHd_t
 
xQueueS
 ) 
PRIVILEGED_FUNCTION
;

1690 
QueueSMembHd_t
 
xQueueSeFromS

QueueSHd_t
 
xQueueS
,

1691 cڡ 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

1696 
QueueSMembHd_t
 
xQueueSeFromSFromISR

QueueSHd_t
 
xQueueS
 ) 
PRIVILEGED_FUNCTION
;

1699 
vQueueWaFMesgeReried

QueueHd_t
 
xQueue
,

1700 
TickTy_t
 
xTicksToWa
,

1701 cڡ 
BaTy_t
 
xWaIndefy
 ) 
PRIVILEGED_FUNCTION
;

1702 
BaTy_t
 
xQueueGicRet

QueueHd_t
 
xQueue
,

1703 
BaTy_t
 
xNewQueue
 ) 
PRIVILEGED_FUNCTION
;

1704 
vQueueSQueueNumb

QueueHd_t
 
xQueue
,

1705 
UBaTy_t
 
uxQueueNumb
 ) 
PRIVILEGED_FUNCTION
;

1706 
UBaTy_t
 
uxQueueGQueueNumb

QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1707 
ut8_t
 
ucQueueGQueueTy

QueueHd_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1711 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\semphr.h

27 #ide
SEMAPHORE_H


28 
	#SEMAPHORE_H


	)

30 #ide
INC_FREERTOS_H


31 #r "udFeRTOS.h" 
mu
 

 

 
sour
 
fes
 
befe
 "include semphr.h"

34 
	~"queue.h
"

36 
QueueHd_t
 
	tSemheHd_t
;

38 
	#mBINARY_SEMAPHORE_QUEUE_LENGTH
 ( ( 
ut8_t
 ) 1U )

	)

39 
	#mSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
ut8_t
 ) 0U )

	)

40 
	#mGIVE_BLOCK_TIME
 ( ( 
TickTy_t
 ) 0U )

	)

94 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

95 
	#vSemheCeBy

xSemhe
 ) \

97 
xSemhe
 ) = 
	`xQueueGicCe

UBaTy_t
 ) 1, 
mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 ); \

98 if
xSemhe
 ) !
NULL
 ) \

100 
	`xSemheGive

xSemhe
 ) ); \

102 }

	)

164 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

165 
	#xSemheCeBy
(
	`xQueueGicCe

UBaTy_t
 ) 1, 
mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 )

	)

225 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

226 
	#xSemheCeByStic

pxSticSemhe
 ) 
	`xQueueGicCeStic

UBaTy_t
 ) 1, 
mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
NULL
,xSticSemhe, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 )

	)

296 
	#xSemheTake

xSemhe
, 
xBlockTime
 ) 
	`xQueueSemheTake
xSemhܐ), ( xBlockTim)

	)

391 #i
cfigUSE_RECURSIVE_MUTEXES
 == 1 )

392 
	#xSemheTakeRecursive

xMux
, 
xBlockTime
 ) 
	`xQueueTakeMuxRecursive
xMux ), ( xBlockTim)

	)

458 
	#xSemheGive

xSemhe
 ) 
	`xQueueGicSd

QueueHd_t
 ) ( xSemhܐ), 
NULL
, 
mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

544 #i
cfigUSE_RECURSIVE_MUTEXES
 == 1 )

545 
	#xSemheGiveRecursive

xMux
 ) 
	`xQueueGiveMuxRecursive
xMux ) )

	)

638 
	#xSemheGiveFromISR

xSemhe
, 
pxHighPriܙyTaskWok
 ) 
	`xQueueGiveFromISR

QueueHd_t
 ) ( xSemhܐ), (xHighPriܙyTaskWok ) )

	)

673 
	#xSemheTakeFromISR

xSemhe
, 
pxHighPriܙyTaskWok
 ) 
	`xQueueReiveFromISR

QueueHd_t
 ) ( xSemhܐ), 
NULL
, (xHighPriܙyTaskWok ) )

	)

732 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

733 
	#xSemheCeMux
(
	`xQueueCeMux

queueQUEUE_TYPE_MUTEX
 )

	)

795 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

796 
	#xSemheCeMuxStic

pxMuxBufr
 ) 
	`xQueueCeMuxStic

queueQUEUE_TYPE_MUTEX
, (xMuxBuf)

	)

865 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigUSE_RECURSIVE_MUTEXES
 == 1 ) )

866 
	#xSemheCeRecursiveMux
(
	`xQueueCeMux

queueQUEUE_TYPE_RECURSIVE_MUTEX
 )

	)

940 #i
cfigSUPPORT_STATIC_ALLOCATION
 =1 ) && ( 
cfigUSE_RECURSIVE_MUTEXES
 == 1 ) )

941 
	#xSemheCeRecursiveMuxStic

pxSticSemhe
 ) 
	`xQueueCeMuxStic

queueQUEUE_TYPE_RECURSIVE_MUTEX
,xSticSemhܐ)

	)

1022 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

1023 
	#xSemheCeCoug

uxMaxCou
, 
uxInlCou
 ) 
	`xQueueCeCougSemhe
uxMaxCou ), ( uxInlCou ) )

	)

1109 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1110 
	#xSemheCeCougStic

uxMaxCou
, 
uxInlCou
, 
pxSemheBufr
 ) 
	`xQueueCeCougSemheStic
uxMaxCou ), ( uxInlCou ), (xSemheBuf)

	)

1127 
	#vSemheDe

xSemhe
 ) 
	`vQueueDe

QueueHd_t
 ) ( xSemhܐ)

	)

1144 
	#xSemheGMuxHd

xSemhe
 ) 
	`xQueueGMuxHd
xSemhܐ)

	)

1157 
	#xSemheGMuxHdFromISR

xSemhe
 ) 
	`xQueueGMuxHdFromISR
xSemhܐ)

	)

1171 
	#uxSemheGCou

xSemhe
 ) 
	`uxQueueMesgesWag

QueueHd_t
 ) ( xSemhܐ)

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\task.h

28 #ide
INC_TASK_H


29 
	#INC_TASK_H


	)

31 #ide
INC_FREERTOS_H


35 
	~"li.h
"

38 #ifde
__lulus


47 
	#tskKERNEL_VERSION_NUMBER
 "V10.4.3"

	)

48 
	#tskKERNEL_VERSION_MAJOR
 10

	)

49 
	#tskKERNEL_VERSION_MINOR
 4

	)

50 
	#tskKERNEL_VERSION_BUILD
 3

	)

54 
	#tskMPU_REGION_READ_ONLY
 ( 1UL << 0UL )

	)

55 
	#tskMPU_REGION_READ_WRITE
 ( 1UL << 1UL )

	)

56 
	#tskMPU_REGION_EXECUTE_NEVER
 ( 1UL << 2UL )

	)

57 
	#tskMPU_REGION_NORMAL_MEMORY
 ( 1UL << 3UL )

	)

58 
	#tskMPU_REGION_DEVICE_MEMORY
 ( 1UL << 4UL )

	)

65 
	#tskDEFAULT_INDEX_TO_NOTIFY
 ( 0 )

	)

77 
tskTaskCڌBlock
;

78 
tskTaskCڌBlock
 * 
	tTaskHd_t
;

84 
BaTy_t
 (* 
	tTaskHookFuni_t
)( * );

89 
eRug
 = 0,

90 
eRdy
,

91 
eBlocked
,

92 
eSuded
,

93 
eDed
,

94 
eInvid


95 } 
	teTaskS
;

100 
eNoAi
 = 0,

101 
eSBs
,

102 
eInemt
,

103 
eSVueWhOvwre
,

104 
eSVueWhoutOvwre


105 } 
	teNifyAi
;

110 
	sxTIME_OUT


112 
BaTy_t
 
xOvowCou
;

113 
TickTy_t
 
xTimeOnEg
;

114 } 
	tTimeOut_t
;

119 
	sxMEMORY_REGION


121 * 
pvBaAddss
;

122 
ut32_t
 
ulLgthInBys
;

123 
ut32_t
 
ulPams
;

124 } 
	tMemyRegi_t
;

129 
	sxTASK_PARAMETERS


131 
TaskFuni_t
 
pvTaskCode
;

132 cڡ * 
pcName
;

133 
cfigSTACK_DEPTH_TYPE
 
usSckDth
;

134 * 
pvPams
;

135 
UBaTy_t
 
uxPriܙy
;

136 
SckTy_t
 * 
puxSckBufr
;

137 
MemyRegi_t
 
xRegis
[ 
ptNUM_CONFIGURABLE_REGIONS
 ];

138 #i
ptUSING_MPU_WRAPPERS
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

139 
SticTask_t
 * cڡ 
pxTaskBufr
;

141 } 
	tTaskPams_t
;

145 
	sxTASK_STATUS


147 
TaskHd_t
 
xHd
;

148 cڡ * 
pcTaskName
;

149 
UBaTy_t
 
xTaskNumb
;

150 
eTaskS
 
eCutS
;

151 
UBaTy_t
 
uxCutPriܙy
;

152 
UBaTy_t
 
uxBaPriܙy
;

153 
ut32_t
 
ulRunTimeCou
;

154 
SckTy_t
 * 
pxSckBa
;

155 
cfigSTACK_DEPTH_TYPE
 
usSckHighWMk
;

156 } 
	tTaskStus_t
;

161 
eAbtS˕
 = 0,

162 
eSnddS˕
,

163 
eNoTasksWagTimeout


164 } 
	teS˕ModeStus
;

171 
	#tskIDLE_PRIORITY
 ( ( 
UBaTy_t
 ) 0U )

	)

181 
	#skYIELD
(
	`ptYIELD
()

	)

195 
	#skENTER_CRITICAL
(
	`ptENTER_CRITICAL
()

	)

196 
	#skENTER_CRITICAL_FROM_ISR
(
	`ptSET_INTERRUPT_MASK_FROM_ISR
()

	)

210 
	#skEXIT_CRITICAL
(
	`ptEXIT_CRITICAL
()

	)

211 
	#skEXIT_CRITICAL_FROM_ISR

x
 ) 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR
x )

	)

221 
	#skDISABLE_INTERRUPTS
(
	`ptDISABLE_INTERRUPTS
()

	)

231 
	#skENABLE_INTERRUPTS
(
	`ptENABLE_INTERRUPTS
()

	)

236 
	#skSCHEDULER_SUSPENDED
 ( ( 
BaTy_t
 ) 0 )

	)

237 
	#skSCHEDULER_NOT_STARTED
 ( ( 
BaTy_t
 ) 1 )

	)

238 
	#skSCHEDULER_RUNNING
 ( ( 
BaTy_t
 ) 2 )

	)

339 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

340 
BaTy_t
 
xTaskCe

TaskFuni_t
 
pxTaskCode
,

341 cڡ * cڡ 
pcName
,

342 cڡ 
cfigSTACK_DEPTH_TYPE
 
usSckDth
,

343 * cڡ 
pvPams
,

344 
UBaTy_t
 
uxPriܙy
,

345 
TaskHd_t
 * cڡ 
pxCedTask
 ) 
PRIVILEGED_FUNCTION
;

456 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

457 
TaskHd_t
 
xTaskCeStic

TaskFuni_t
 
pxTaskCode
,

458 cڡ * cڡ 
pcName
,

459 cڡ 
ut32_t
 
ulSckDth
,

460 * cڡ 
pvPams
,

461 
UBaTy_t
 
uxPriܙy
,

462 
SckTy_t
 * cڡ 
puxSckBufr
,

463 
SticTask_t
 * cڡ 
pxTaskBufr
 ) 
PRIVILEGED_FUNCTION
;

539 #i
ptUSING_MPU_WRAPPERS
 == 1 )

540 
BaTy_t
 
xTaskCeReried
cڡ 
TaskPams_t
 * cڡ 
pxTaskDefi
,

541 
TaskHd_t
 * 
pxCedTask
 ) 
PRIVILEGED_FUNCTION
;

629 #i
ptUSING_MPU_WRAPPERS
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

630 
BaTy_t
 
xTaskCeReriedStic
cڡ 
TaskPams_t
 * cڡ 
pxTaskDefi
,

631 
TaskHd_t
 * 
pxCedTask
 ) 
PRIVILEGED_FUNCTION
;

681 
vTaskAoMPURegis

TaskHd_t
 
xTask
,

682 cڡ 
MemyRegi_t
 * cڡ 
pxRegis
 ) 
PRIVILEGED_FUNCTION
;

725 
vTaskDe

TaskHd_t
 
xTaskToDe
 ) 
PRIVILEGED_FUNCTION
;

779 
vTaskDay
cڡ 
TickTy_t
 
xTicksToDay
 ) 
PRIVILEGED_FUNCTION
;

846 
BaTy_t
 
xTaskDayU

TickTy_t
 * cڡ 
pxPviousWakeTime
,

847 cڡ 
TickTy_t
 
xTimeInemt
 ) 
PRIVILEGED_FUNCTION
;

853 
	#vTaskDayU

pxPviousWakeTime
, 
xTimeInemt
 ) \

855 
	`xTaskDayU

pxPviousWakeTime
, 
xTimeInemt
 ); \

856 }

	)

889 
BaTy_t
 
xTaskAbtDay

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

938 
UBaTy_t
 
uxTaskPriܙyG
cڡ 
TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

948 
UBaTy_t
 
uxTaskPriܙyGFromISR
cڡ 
TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

968 
eTaskS
 
eTaskGS

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1026 
vTaskGInfo

TaskHd_t
 
xTask
,

1027 
TaskStus_t
 * 
pxTaskStus
,

1028 
BaTy_t
 
xGFeSckS
,

1029 
eTaskS
 
eS
 ) 
PRIVILEGED_FUNCTION
;

1073 
vTaskPriܙyS

TaskHd_t
 
xTask
,

1074 
UBaTy_t
 
uxNewPriܙy
 ) 
PRIVILEGED_FUNCTION
;

1127 
vTaskSud

TaskHd_t
 
xTaskToSud
 ) 
PRIVILEGED_FUNCTION
;

1178 
vTaskResume

TaskHd_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

1209 
BaTy_t
 
xTaskResumeFromISR

TaskHd_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

1244 
vTaskSSchedur

PRIVILEGED_FUNCTION
;

1302 
vTaskEndSchedur

PRIVILEGED_FUNCTION
;

1355 
vTaskSudA

PRIVILEGED_FUNCTION
;

1411 
BaTy_t
 
xTaskResumeA

PRIVILEGED_FUNCTION
;

1426 
TickTy_t
 
xTaskGTickCou

PRIVILEGED_FUNCTION
;

1442 
TickTy_t
 
xTaskGTickCouFromISR

PRIVILEGED_FUNCTION
;

1456 
UBaTy_t
 
uxTaskGNumbOfTasks

PRIVILEGED_FUNCTION
;

1469 * 
pcTaskGName

TaskHd_t
 
xTaskToQuy
 ) 
PRIVILEGED_FUNCTION
;

1485 
TaskHd_t
 
xTaskGHd
cڡ * 
pcNameToQuy
 ) 
PRIVILEGED_FUNCTION
;

1512 
UBaTy_t
 
uxTaskGSckHighWMk

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1539 
cfigSTACK_DEPTH_TYPE
 
uxTaskGSckHighWMk2

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1547 #ifde
cfigUSE_APPLICATION_TASK_TAG


1548 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1

1560 
vTaskSAlitiTaskTag

TaskHd_t
 
xTask
,

1561 
TaskHookFuni_t
 
pxHookFuni
 ) 
PRIVILEGED_FUNCTION
;

1573 
TaskHookFuni_t
 
xTaskGAlitiTaskTag

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1584 
TaskHookFuni_t
 
xTaskGAlitiTaskTagFromISR

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1588 #i
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 > 0 )

1595 
vTaskSThadLolStagePor

TaskHd_t
 
xTaskToS
,

1596 
BaTy_t
 
xIndex
,

1597 * 
pvVue
 ) 
PRIVILEGED_FUNCTION
;

1598 * 
pvTaskGThadLolStagePor

TaskHd_t
 
xTaskToQuy
,

1599 
BaTy_t
 
xIndex
 ) 
PRIVILEGED_FUNCTION
;

1603 #i
cfigCHECK_FOR_STACK_OVERFLOW
 > 0 )

1616 
vAlitiSckOvowHook

TaskHd_t
 
xTask
,

1617 * 
pcTaskName
 );

1621 #i ( 
cfigUSE_TICK_HOOK
 > 0 )

1628 
vAlitiTickHook
( );

1632 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1644 
vAlitiGIdTaskMemy

SticTask_t
 ** 
xIdTaskTCBBufr
,

1645 
SckTy_t
 ** 
xIdTaskSckBufr
,

1646 
ut32_t
 * 
pulIdTaskSckSize
 );

1662 
BaTy_t
 
xTaskClAlitiTaskHook

TaskHd_t
 
xTask
,

1663 * 
pvPam
 ) 
PRIVILEGED_FUNCTION
;

1672 
TaskHd_t
 
xTaskGIdTaskHd

PRIVILEGED_FUNCTION
;

1771 
UBaTy_t
 
uxTaskGSyemS

TaskStus_t
 * cڡ 
pxTaskStusAay
,

1772 cڡ 
UBaTy_t
 
uxAaySize
,

1773 
ut32_t
 * cڡ 
pulTٮRunTime
 ) 
PRIVILEGED_FUNCTION
;

1820 
vTaskLi
* 
pcWreBufr
 ) 
PRIVILEGED_FUNCTION
;

1874 
vTaskGRunTimeSts
* 
pcWreBufr
 ) 
PRIVILEGED_FUNCTION
;

1904 
ut32_t
 
ulTaskGIdRunTimeCou

PRIVILEGED_FUNCTION
;

2013 
BaTy_t
 
xTaskGicNify

TaskHd_t
 
xTaskToNify
,

2014 
UBaTy_t
 
uxIndexToNify
,

2015 
ut32_t
 
ulVue
,

2016 
eNifyAi
 
eAi
,

2017 
ut32_t
 * 
pulPviousNifitiVue
 ) 
PRIVILEGED_FUNCTION
;

2018 
	#xTaskNify

xTaskToNify
, 
ulVue
, 
eAi
 ) \

2019 
	`xTaskGicNify

xTaskToNify
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
ulVue
 ), ( 
eAi
 ), 
NULL
 )

	)

2020 
	#xTaskNifyIndexed

xTaskToNify
, 
uxIndexToNify
, 
ulVue
, 
eAi
 ) \

2021 
	`xTaskGicNify

xTaskToNify
 ), ( 
uxIndexToNify
 ), ( 
ulVue
 ), ( 
eAi
 ), 
NULL
 )

	)

2045 
	#xTaskNifyAndQuy

xTaskToNify
, 
ulVue
, 
eAi
, 
pulPviousNifyVue
 ) \

2046 
	`xTaskGicNify

xTaskToNify
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
ulVue
 ), ( 
eAi
 ), ( 
pulPviousNifyVue
 ) )

	)

2047 
	#xTaskNifyAndQuyIndexed

xTaskToNify
, 
uxIndexToNify
, 
ulVue
, 
eAi
, 
pulPviousNifyVue
 ) \

2048 
	`xTaskGicNify

xTaskToNify
 ), ( 
uxIndexToNify
 ), ( 
ulVue
 ), ( 
eAi
 ), ( 
pulPviousNifyVue
 ) )

	)

2161 
BaTy_t
 
xTaskGicNifyFromISR

TaskHd_t
 
xTaskToNify
,

2162 
UBaTy_t
 
uxIndexToNify
,

2163 
ut32_t
 
ulVue
,

2164 
eNifyAi
 
eAi
,

2165 
ut32_t
 * 
pulPviousNifitiVue
,

2166 
BaTy_t
 * 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

2167 
	#xTaskNifyFromISR

xTaskToNify
, 
ulVue
, 
eAi
, 
pxHighPriܙyTaskWok
 ) \

2168 
	`xTaskGicNifyFromISR

xTaskToNify
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
ulVue
 ), ( 
eAi
 ), 
NULL
, ( 
pxHighPriܙyTaskWok
 ) )

	)

2169 
	#xTaskNifyIndexedFromISR

xTaskToNify
, 
uxIndexToNify
, 
ulVue
, 
eAi
, 
pxHighPriܙyTaskWok
 ) \

2170 
	`xTaskGicNifyFromISR

xTaskToNify
 ), ( 
uxIndexToNify
 ), ( 
ulVue
 ), ( 
eAi
 ), 
NULL
, ( 
pxHighPriܙyTaskWok
 ) )

	)

2194 
	#xTaskNifyAndQuyIndexedFromISR

xTaskToNify
, 
uxIndexToNify
, 
ulVue
, 
eAi
, 
pulPviousNifitiVue
, 
pxHighPriܙyTaskWok
 ) \

2195 
	`xTaskGicNifyFromISR

xTaskToNify
 ), ( 
uxIndexToNify
 ), ( 
ulVue
 ), ( 
eAi
 ), ( 
pulPviousNifitiVue
 ), ( 
pxHighPriܙyTaskWok
 ) )

	)

2196 
	#xTaskNifyAndQuyFromISR

xTaskToNify
, 
ulVue
, 
eAi
, 
pulPviousNifitiVue
, 
pxHighPriܙyTaskWok
 ) \

2197 
	`xTaskGicNifyFromISR

xTaskToNify
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
ulVue
 ), ( 
eAi
 ), ( 
pulPviousNifitiVue
 ), ( 
pxHighPriܙyTaskWok
 ) )

	)

2303 
BaTy_t
 
xTaskGicNifyWa

UBaTy_t
 
uxIndexToWaOn
,

2304 
ut32_t
 
ulBsToCˬOnEry
,

2305 
ut32_t
 
ulBsToCˬOnEx
,

2306 
ut32_t
 * 
pulNifitiVue
,

2307 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

2308 
	#xTaskNifyWa

ulBsToCˬOnEry
, 
ulBsToCˬOnEx
, 
pulNifitiVue
, 
xTicksToWa
 ) \

2309 
	`xTaskGicNifyWa

tskDEFAULT_INDEX_TO_NOTIFY
, ( 
ulBsToCˬOnEry
 ), ( 
ulBsToCˬOnEx
 ), ( 
pulNifitiVue
 ), ( 
xTicksToWa
 ) )

	)

2310 
	#xTaskNifyWaIndexed

uxIndexToWaOn
, 
ulBsToCˬOnEry
, 
ulBsToCˬOnEx
, 
pulNifitiVue
, 
xTicksToWa
 ) \

2311 
	`xTaskGicNifyWa

uxIndexToWaOn
 ), ( 
ulBsToCˬOnEry
 ), ( 
ulBsToCˬOnEx
 ), ( 
pulNifitiVue
 ), ( 
xTicksToWa
 ) )

	)

2383 
	#xTaskNifyGive

xTaskToNify
 ) \

2384 
	`xTaskGicNify

xTaskToNify
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 0 ), 
eInemt
, 
NULL
 )

	)

2385 
	#xTaskNifyGiveIndexed

xTaskToNify
, 
uxIndexToNify
 ) \

2386 
	`xTaskGicNify

xTaskToNify
 ), ( 
uxIndexToNify
 ), ( 0 ), 
eInemt
, 
NULL
 )

	)

2465 
vTaskGicNifyGiveFromISR

TaskHd_t
 
xTaskToNify
,

2466 
UBaTy_t
 
uxIndexToNify
,

2467 
BaTy_t
 * 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

2468 
	#vTaskNifyGiveFromISR

xTaskToNify
, 
pxHighPriܙyTaskWok
 ) \

2469 
	`vTaskGicNifyGiveFromISR

xTaskToNify
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
pxHighPriܙyTaskWok
 ) );

	)

2470 
	#vTaskNifyGiveIndexedFromISR

xTaskToNify
, 
uxIndexToNify
, 
pxHighPriܙyTaskWok
 ) \

2471 
	`vTaskGicNifyGiveFromISR

xTaskToNify
 ), ( 
uxIndexToNify
 ), ( 
pxHighPriܙyTaskWok
 ) );

	)

2571 
ut32_t
 
ulTaskGicNifyTake

UBaTy_t
 
uxIndexToWaOn
,

2572 
BaTy_t
 
xCˬCouOnEx
,

2573 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

2574 
	#ulTaskNifyTake

xCˬCouOnEx
, 
xTicksToWa
 ) \

2575 
	`ulTaskGicNifyTake

tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
xCˬCouOnEx
 ), ( 
xTicksToWa
 ) )

	)

2576 
	#ulTaskNifyTakeIndexed

uxIndexToWaOn
, 
xCˬCouOnEx
, 
xTicksToWa
 ) \

2577 
	`ulTaskGicNifyTake

uxIndexToWaOn
 ), ( 
xCˬCouOnEx
 ), ( 
xTicksToWa
 ) )

	)

2636 
BaTy_t
 
xTaskGicNifySCˬ

TaskHd_t
 
xTask
,

2637 
UBaTy_t
 
uxIndexToCˬ
 ) 
PRIVILEGED_FUNCTION
;

2638 
	#xTaskNifySCˬ

xTask
 ) \

2639 
	`xTaskGicNifySCˬ

xTask
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ) )

	)

2640 
	#xTaskNifySCˬIndexed

xTask
, 
uxIndexToCˬ
 ) \

2641 
	`xTaskGicNifySCˬ

xTask
 ), ( 
uxIndexToCˬ
 ) )

	)

2701 
ut32_t
 
ulTaskGicNifyVueCˬ

TaskHd_t
 
xTask
,

2702 
UBaTy_t
 
uxIndexToCˬ
,

2703 
ut32_t
 
ulBsToCˬ
 ) 
PRIVILEGED_FUNCTION
;

2704 
	#ulTaskNifyVueCˬ

xTask
, 
ulBsToCˬ
 ) \

2705 
	`ulTaskGicNifyVueCˬ

xTask
 ), ( 
tskDEFAULT_INDEX_TO_NOTIFY
 ), ( 
ulBsToCˬ
 ) )

	)

2706 
	#ulTaskNifyVueCˬIndexed

xTask
, 
uxIndexToCˬ
, 
ulBsToCˬ
 ) \

2707 
	`ulTaskGicNifyVueCˬ

xTask
 ), ( 
uxIndexToCˬ
 ), ( 
ulBsToCˬ
 ) )

	)

2723 
vTaskSTimeOutS

TimeOut_t
 * cڡ 
pxTimeOut
 ) 
PRIVILEGED_FUNCTION
;

2808 
BaTy_t
 
xTaskCheckFTimeOut

TimeOut_t
 * cڡ 
pxTimeOut
,

2809 
TickTy_t
 * cڡ 
pxTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

2837 
BaTy_t
 
xTaskCchUpTicks

TickTy_t
 
xTicksToCchUp
 ) 
PRIVILEGED_FUNCTION
;

2859 
BaTy_t
 
xTaskInemtTick

PRIVILEGED_FUNCTION
;

2892 
vTaskPOnEvtLi

Li_t
 * cڡ 
pxEvtLi
,

2893 cڡ 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

2894 
vTaskPOnUndedEvtLi

Li_t
 * 
pxEvtLi
,

2895 cڡ 
TickTy_t
 
xImVue
,

2896 cڡ 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

2909 
vTaskPOnEvtLiReried

Li_t
 * cڡ 
pxEvtLi
,

2910 
TickTy_t
 
xTicksToWa
,

2911 cڡ 
BaTy_t
 
xWaIndefy
 ) 
PRIVILEGED_FUNCTION
;

2937 
BaTy_t
 
xTaskRemoveFromEvtLi
cڡ 
Li_t
 * cڡ 
pxEvtLi
 ) 
PRIVILEGED_FUNCTION
;

2938 
vTaskRemoveFromUndedEvtLi

LiIm_t
 * 
pxEvtLiIm
,

2939 cڡ 
TickTy_t
 
xImVue
 ) 
PRIVILEGED_FUNCTION
;

2949 
ptDONT_DISCARD
 
vTaskSwchCڋxt

PRIVILEGED_FUNCTION
;

2955 
TickTy_t
 
uxTaskRetEvtImVue

PRIVILEGED_FUNCTION
;

2960 
TaskHd_t
 
xTaskGCutTaskHd

PRIVILEGED_FUNCTION
;

2966 
vTaskMisdYld

PRIVILEGED_FUNCTION
;

2972 
BaTy_t
 
xTaskGSchedurS

PRIVILEGED_FUNCTION
;

2978 
BaTy_t
 
xTaskPriܙyInh

TaskHd_t
 cڡ 
pxMuxHd
 ) 
PRIVILEGED_FUNCTION
;

2984 
BaTy_t
 
xTaskPriܙyDish

TaskHd_t
 cڡ 
pxMuxHd
 ) 
PRIVILEGED_FUNCTION
;

2994 
vTaskPriܙyDishATimeout

TaskHd_t
 cڡ 
pxMuxHd
,

2995 
UBaTy_t
 
uxHighePriܙyWagTask
 ) 
PRIVILEGED_FUNCTION
;

3000 
UBaTy_t
 
uxTaskGTaskNumb

TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

3006 
vTaskSTaskNumb

TaskHd_t
 
xTask
,

3007 cڡ 
UBaTy_t
 
uxHd
 ) 
PRIVILEGED_FUNCTION
;

3017 
vTaskSpTick
cڡ 
TickTy_t
 
xTicksToJump
 ) 
PRIVILEGED_FUNCTION
;

3033 
eS˕ModeStus
 
eTaskCfmS˕ModeStus

PRIVILEGED_FUNCTION
;

3039 
TaskHd_t
 
pvTaskInemtMuxHdCou

PRIVILEGED_FUNCTION
;

3045 
vTaskIlSTimeOutS

TimeOut_t
 * cڡ 
pxTimeOut
 ) 
PRIVILEGED_FUNCTION
;

3049 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\tasks.c

28 
	~<dlib.h
>

29 
	~<rg.h
>

31 #if(
cfigUSE_FREERTOS
 == 1)

35 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

38 
	~"FeRTOS.h
"

39 
	~"sk.h
"

40 
	~"tims.h
"

41 
	~"ack_maos.h
"

47 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


51 #i
cfigUSE_STATS_FORMATTING_FUNCTIONS
 == 1 )

57 
	~<dio.h
>

60 #i
cfigUSE_PREEMPTION
 == 0 )

64 
	#skYIELD_IF_USING_PREEMPTION
()

	)

66 
	#skYIELD_IF_USING_PREEMPTION
(
	`ptYIELD_WITHIN_API
()

	)

70 
	#skNOT_WAITING_NOTIFICATION
 ( ( 
ut8_t
 ) 0 )

	)

71 
	#skWAITING_NOTIFICATION
 ( ( 
ut8_t
 ) 1 )

	)

72 
	#skNOTIFICATION_RECEIVED
 ( ( 
ut8_t
 ) 2 )

	)

78 
	#tskSTACK_FILL_BYTE
 ( 0xa5U )

	)

81 
	#tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB
 ( ( 
ut8_t
 ) 0 )

	)

82 
	#tskSTATICALLY_ALLOCATED_STACK_ONLY
 ( ( 
ut8_t
 ) 1 )

	)

83 
	#tskSTATICALLY_ALLOCATED_STACK_AND_TCB
 ( ( 
ut8_t
 ) 2 )

	)

88 #i
cfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) || ( 
cfigUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGSckHighWMk
 =1 ) || ( 
INCLUDE_uxTaskGSckHighWMk2
 == 1 ) )

89 
	#tskSET_NEW_STACKS_TO_KNOWN_VALUE
 1

	)

91 
	#tskSET_NEW_STACKS_TO_KNOWN_VALUE
 0

	)

97 
	#tskRUNNING_CHAR
 ( 'X' )

	)

98 
	#tskBLOCKED_CHAR
 ( 'B' )

	)

99 
	#tskREADY_CHAR
 ( 'R' )

	)

100 
	#tskDELETED_CHAR
 ( 'D' )

	)

101 
	#tskSUSPENDED_CHAR
 ( 'S' )

	)

107 #ifde
ptREMOVE_STATIC_QUALIFIER


108 

	)

113 #ide
cfigIDLE_TASK_NAME


114 
	#cfigIDLE_TASK_NAME
 "IDLE"

	)

117 #i
cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 0 )

125 
	#skRECORD_READY_PRIORITY

uxPriܙy
 ) \

127 if
uxPriܙy
 ) > 
uxTRdyPriܙy
 ) \

129 
uxTRdyPriܙy
 = ( 
uxPriܙy
 ); \

131 }

	)

135 
	#skSELECT_HIGHEST_PRIORITY_TASK
() \

137 
UBaTy_t
 
uxTPriܙy
 = 
uxTRdyPriܙy
; \

140  
	`liLIST_IS_EMPTY
&
pxRdyTasksLis
[ 
uxTPriܙy
 ] ) ) ) \

142 
	`cfigASSERT

uxTPriܙy
 ); \

143 --
uxTPriܙy
; \

148 
	`liGET_OWNER_OF_NEXT_ENTRY

pxCutTCB
, &
pxRdyTasksLis
[ 
uxTPriܙy
 ] ) ); \

149 
uxTRdyPriܙy
 = 
uxTPriܙy
; \

150 }

	)

157 
	#skRESET_READY_PRIORITY

uxPriܙy
 )

	)

158 
	#ptRESET_READY_PRIORITY

uxPriܙy
, 
uxTRdyPriܙy
 )

	)

167 
	#skRECORD_READY_PRIORITY

uxPriܙy
 ) 
	`ptRECORD_READY_PRIORITY
uxPriܙy, 
uxTRdyPriܙy
 )

	)

171 
	#skSELECT_HIGHEST_PRIORITY_TASK
() \

173 
UBaTy_t
 
uxTPriܙy
; \

176 
	`ptGET_HIGHEST_PRIORITY

uxTPriܙy
, 
uxTRdyPriܙy
 ); \

177 
	`cfigASSERT

	`liCURRENT_LIST_LENGTH
&
pxRdyTasksLis
[ 
uxTPriܙy
 ] ) ) > 0 ); \

178 
	`liGET_OWNER_OF_NEXT_ENTRY

pxCutTCB
, &
pxRdyTasksLis
[ 
uxTPriܙy
 ] ) ); \

179 }

	)

186 
	#skRESET_READY_PRIORITY

uxPriܙy
 ) \

188 if
	`liCURRENT_LIST_LENGTH
&
pxRdyTasksLis
[ ( 
uxPriܙy
 ) ] ) ) =
UBaTy_t
 ) 0 ) \

190 
	`ptRESET_READY_PRIORITY

uxPriܙy
 ), ( 
uxTRdyPriܙy
 ) ); \

192 }

	)

200 
	#skSWITCH_DELAYED_LISTS
() \

202 
Li_t
 * 
pxTemp
; \

205 
	`cfigASSERT

	`liLIST_IS_EMPTY

pxDayedTaskLi
 ) ) ); \

207 
pxTemp
 = 
pxDayedTaskLi
; \

208 
pxDayedTaskLi
 = 
pxOvowDayedTaskLi
; \

209 
pxOvowDayedTaskLi
 = 
pxTemp
; \

210 
xNumOfOvows
++; \

211 
	`vRetNextTaskUnblockTime
(); \

212 }

	)

220 
	#vAddTaskToRdyLi

pxTCB
 ) \

221 
	`aMOVED_TASK_TO_READY_STATE

pxTCB
 ); \

222 
	`skRECORD_READY_PRIORITY

pxTCB
 )->
uxPriܙy
 ); \

223 
	`vLiInEnd
&
pxRdyTasksLis
[ ( 
pxTCB
 )->
uxPriܙy
 ] ), &pxTCB )->
xSLiIm
 ) ); \

224 
	`aPOST_MOVED_TASK_TO_READY_STATE

pxTCB
 )

	)

233 
	#vGTCBFromHd

pxHd
 ) ( ( (xHd ) =
NULL
 ) ? 
pxCutTCB
 : (xHd ) )

	)

243 #i
cfigUSE_16_BIT_TICKS
 == 1 )

244 
	#skEVENT_LIST_ITEM_VALUE_IN_USE
 0x8000U

	)

246 
	#skEVENT_LIST_ITEM_VALUE_IN_USE
 0x80000000UL

	)

254 
	stskTaskCڌBlock


256 vީ
SckTy_t
 * 
	mpxTOfSck
;

258 #i
ptUSING_MPU_WRAPPERS
 == 1 )

259 
xMPU_SETTINGS
 
	mxMPUStgs
;

262 
LiIm_t
 
	mxSLiIm
;

263 
LiIm_t
 
	mxEvtLiIm
;

264 
UBaTy_t
 
	muxPriܙy
;

265 
SckTy_t
 * 
	mpxSck
;

266 
	mpcTaskName
[ 
cfigMAX_TASK_NAME_LEN
 ];

268 #i
ptSTACK_GROWTH
 > 0 ) || ( 
cfigRECORD_STACK_HIGH_ADDRESS
 == 1 ) )

269 
SckTy_t
 * 
	mpxEndOfSck
;

272 #i
ptCRITICAL_NESTING_IN_TCB
 == 1 )

273 
UBaTy_t
 
	muxCrilNeg
;

276 #i
cfigUSE_TRACE_FACILITY
 == 1 )

277 
UBaTy_t
 
	muxTCBNumb
;

278 
UBaTy_t
 
	muxTaskNumb
;

281 #i
cfigUSE_MUTEXES
 == 1 )

282 
UBaTy_t
 
	muxBaPriܙy
;

283 
UBaTy_t
 
	muxMuxesHd
;

286 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

287 
TaskHookFuni_t
 
	mpxTaskTag
;

290 #i
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 > 0 )

291 * 
	mpvThadLolStagePors
[ 
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 ];

294 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

295 
ut32_t
 
	mulRunTimeCou
;

298 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

310 
_t
 
	mxNewLib_t
;

313 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

314 vީ
ut32_t
 
	mulNifdVue
[ 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 ];

315 vީ
ut8_t
 
	mucNifyS
[ 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 ];

320 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

321 
ut8_t
 
	mucStiyAod
;

324 #i
INCLUDE_xTaskAbtDay
 == 1 )

325 
ut8_t
 
	mucDayAb܋d
;

328 #i
cfigUSE_POSIX_ERRNO
 == 1 )

329 
	miTaskEno
;

331 } 
	ttskTCB
;

335 
tskTCB
 
	tTCB_t
;

339 
PRIVILEGED_DATA
 
TCB_t
 * vީ
	gpxCutTCB
 = 
NULL
;

345 
PRIVILEGED_DATA
 
Li_t
 
	gpxRdyTasksLis
[ 
cfigMAX_PRIORITIES
 ];

346 
PRIVILEGED_DATA
 
Li_t
 
	gxDayedTaskLi1
;

347 
PRIVILEGED_DATA
 
Li_t
 
	gxDayedTaskLi2
;

348 
PRIVILEGED_DATA
 
Li_t
 * vީ
	gpxDayedTaskLi
;

349 
PRIVILEGED_DATA
 
Li_t
 * vީ
	gpxOvowDayedTaskLi
;

350 
PRIVILEGED_DATA
 
Li_t
 
	gxPdgRdyLi
;

352 #i
INCLUDE_vTaskDe
 == 1 )

354 
PRIVILEGED_DATA
 
Li_t
 
	gxTasksWagTmi
;

355 
PRIVILEGED_DATA
 vީ
UBaTy_t
 
	guxDedTasksWagC˪Up
 = ( UBaseType_t ) 0U;

359 #i
INCLUDE_vTaskSud
 == 1 )

361 
PRIVILEGED_DATA
 
Li_t
 
	gxSudedTaskLi
;

367 #i
cfigUSE_POSIX_ERRNO
 == 1 )

368 
	gFeRTOS_o
 = 0;

372 
PRIVILEGED_DATA
 vީ
UBaTy_t
 
	guxCutNumbOfTasks
 = ( UBaseType_t ) 0U;

373 
PRIVILEGED_DATA
 vީ
TickTy_t
 
	gxTickCou
 = ( TickTy_
cfigINITIAL_TICK_COUNT
;

374 
PRIVILEGED_DATA
 vީ
UBaTy_t
 
	guxTRdyPriܙy
 = 
tskIDLE_PRIORITY
;

375 
PRIVILEGED_DATA
 vީ
BaTy_t
 
	gxSchedurRug
 = 
pdFALSE
;

376 
PRIVILEGED_DATA
 vީ
TickTy_t
 
	gxPdedTicks
 = ( TickType_t ) 0U;

377 
PRIVILEGED_DATA
 vީ
BaTy_t
 
	gxYldPdg
 = 
pdFALSE
;

378 
PRIVILEGED_DATA
 vީ
BaTy_t
 
	gxNumOfOvows
 = ( BaseType_t ) 0;

379 
PRIVILEGED_DATA
 
UBaTy_t
 
	guxTaskNumb
 = ( UBaseType_t ) 0U;

380 
PRIVILEGED_DATA
 vީ
TickTy_t
 
	gxNextTaskUnblockTime
 = ( TickType_t ) 0U;

381 
PRIVILEGED_DATA
 
TaskHd_t
 
	gxIdTaskHd
 = 
NULL
;

386 cڡ vީ
UBaTy_t
 
	guxTUdPriܙy
 = 
cfigMAX_PRIORITIES
 - 1U;

396 
PRIVILEGED_DATA
 vީ
UBaTy_t
 
	guxSchedurSuded
 = ( UBaTy_
pdFALSE
;

398 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

402 
PRIVILEGED_DATA
 
ut32_t
 
	gulTaskSwchedInTime
 = 0UL;

403 
PRIVILEGED_DATA
 vީ
ut32_t
 
	gulTٮRunTime
 = 0UL;

418 #i
INCLUDE_vTaskSud
 == 1 )

420 
BaTy_t
 
	$vTaskIsTaskSuded
cڡ 
TaskHd_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

428 
	$vInliTaskLis

PRIVILEGED_FUNCTION
;

441 
	$ptTASK_FUNCTION_PROTO

vIdTask
, 
pvPams
 ) 
PRIVILEGED_FUNCTION
;

450 #i
INCLUDE_vTaskDe
 == 1 )

452 
	$vDeTCB

TCB_t
 * 
pxTCB
 ) 
PRIVILEGED_FUNCTION
;

461 
	$vCheckTasksWagTmi

PRIVILEGED_FUNCTION
;

467 
	$vAddCutTaskToDayedLi

TickTy_t
 
xTicksToWa
,

468 cڡ 
BaTy_t
 
xCBlockIndefy
 ) 
PRIVILEGED_FUNCTION
;

478 #i
cfigUSE_TRACE_FACILITY
 == 1 )

480 
UBaTy_t
 
	$vLiTasksWhSgLi

TaskStus_t
 * 
pxTaskStusAay
,

481 
Li_t
 * 
pxLi
,

482 
eTaskS
 
eS
 ) 
PRIVILEGED_FUNCTION
;

490 #i
INCLUDE_xTaskGHd
 == 1 )

492 
TCB_t
 * 
	$vSrchFNameWhSgLi

Li_t
 * 
pxLi
,

493 cڡ 
pcNameToQuy
[] ) 
PRIVILEGED_FUNCTION
;

502 #i
cfigUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGSckHighWMk
 =1 ) || ( 
INCLUDE_uxTaskGSckHighWMk2
 == 1 ) )

504 
cfigSTACK_DEPTH_TYPE
 
	$vTaskCheckFeSckS
cڡ 
ut8_t
 * 
pucSckBy
 ) 
PRIVILEGED_FUNCTION
;

517 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

519 
TickTy_t
 
	$vGExedIdTime

PRIVILEGED_FUNCTION
;

527 
	$vRetNextTaskUnblockTime

PRIVILEGED_FUNCTION
;

529 #i
cfigUSE_TRACE_FACILITY
 =1 ) && ( 
cfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) )

535 * 
	$vWreNameToBufr
* 
pcBufr
,

536 cڡ * 
pcTaskName
 ) 
PRIVILEGED_FUNCTION
;

544 
	$vInliNewTask

TaskFuni_t
 
pxTaskCode
,

545 cڡ * cڡ 
pcName
,

546 cڡ 
ut32_t
 
ulSckDth
,

547 * cڡ 
pvPams
,

548 
UBaTy_t
 
uxPriܙy
,

549 
TaskHd_t
 * cڡ 
pxCedTask
,

550 
TCB_t
 * 
pxNewTCB
,

551 cڡ 
MemyRegi_t
 * cڡ 
xRegis
 ) 
PRIVILEGED_FUNCTION
;

557 
	$vAddNewTaskToRdyLi

TCB_t
 * 
pxNewTCB
 ) 
PRIVILEGED_FUNCTION
;

564 #ifde
FREERTOS_TASKS_C_ADDITIONS_INIT


566 
	$䓹os_sks_c_addis_

PRIVILEGED_FUNCTION
;

572 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

574 
TaskHd_t
 
	$xTaskCeStic

TaskFuni_t
 
pxTaskCode
,

575 cڡ * cڡ 
pcName
,

576 cڡ 
ut32_t
 
ulSckDth
,

577 * cڡ 
pvPams
,

578 
UBaTy_t
 
uxPriܙy
,

579 
SckTy_t
 * cڡ 
puxSckBufr
,

580 
SticTask_t
 * cڡ 
pxTaskBufr
 )

582 
TCB_t
 * 
pxNewTCB
;

583 
TaskHd_t
 
xRu
;

585 
	`cfigASSERT

puxSckBufr
 !
NULL
 );

586 
	`cfigASSERT

pxTaskBufr
 !
NULL
 );

588 #i
cfigASSERT_DEFINED
 == 1 )

593 vީ
size_t
 
xSize
 = 
SticTask_t
 );

594 
	`cfigASSERT

xSize
 =
TCB_t
 ) );

595 
xSize
;

599 if
pxTaskBufr
 !
NULL
 ) && ( 
puxSckBufr
 != NULL ) )

603 
pxNewTCB
 = ( 
TCB_t
 * ) 
pxTaskBufr
;

604 
pxNewTCB
->
pxSck
 = ( 
SckTy_t
 * ) 
puxSckBufr
;

606 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

610 
pxNewTCB
->
ucStiyAod
 = 
tskSTATICALLY_ALLOCATED_STACK_AND_TCB
;

614 
	`vInliNewTask

pxTaskCode
, 
pcName
, 
ulSckDth
, 
pvPams
, 
uxPriܙy
, &
xRu
, 
pxNewTCB
, 
NULL
 );

615 
	`vAddNewTaskToRdyLi

pxNewTCB
 );

619 
xRu
 = 
NULL
;

622  
xRu
;

623 
	}
}

628 #i
ptUSING_MPU_WRAPPERS
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

630 
BaTy_t
 
	$xTaskCeReriedStic
cڡ 
TaskPams_t
 * cڡ 
pxTaskDefi
,

631 
TaskHd_t
 * 
pxCedTask
 )

633 
TCB_t
 * 
pxNewTCB
;

634 
BaTy_t
 
xRu
 = 
rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

636 
	`cfigASSERT

pxTaskDefi
->
puxSckBufr
 !
NULL
 );

637 
	`cfigASSERT

pxTaskDefi
->
pxTaskBufr
 !
NULL
 );

639 if
pxTaskDefi
->
puxSckBufr
 !
NULL
 ) && (xTaskDefi->
pxTaskBufr
 != NULL ) )

644 
pxNewTCB
 = ( 
TCB_t
 * ) 
pxTaskDefi
->
pxTaskBufr
;

647 
pxNewTCB
->
pxSck
 = 
pxTaskDefi
->
puxSckBufr
;

649 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

653 
pxNewTCB
->
ucStiyAod
 = 
tskSTATICALLY_ALLOCATED_STACK_AND_TCB
;

657 
	`vInliNewTask

pxTaskDefi
->
pvTaskCode
,

658 
pxTaskDefi
->
pcName
,

659 
ut32_t
 ) 
pxTaskDefi
->
usSckDth
,

660 
pxTaskDefi
->
pvPams
,

661 
pxTaskDefi
->
uxPriܙy
,

662 
pxCedTask
, 
pxNewTCB
,

663 
pxTaskDefi
->
xRegis
 );

665 
	`vAddNewTaskToRdyLi

pxNewTCB
 );

666 
xRu
 = 
pdPASS
;

669  
xRu
;

670 
	}
}

675 #i
ptUSING_MPU_WRAPPERS
 =1 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

677 
BaTy_t
 
	$xTaskCeReried
cڡ 
TaskPams_t
 * cڡ 
pxTaskDefi
,

678 
TaskHd_t
 * 
pxCedTask
 )

680 
TCB_t
 * 
pxNewTCB
;

681 
BaTy_t
 
xRu
 = 
rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

683 
	`cfigASSERT

pxTaskDefi
->
puxSckBufr
 );

685 if
pxTaskDefi
->
puxSckBufr
 !
NULL
 )

690 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPtMloc
( ( TCB_t ) );

692 if
pxNewTCB
 !
NULL
 )

695 
pxNewTCB
->
pxSck
 = 
pxTaskDefi
->
puxSckBufr
;

697 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

702 
pxNewTCB
->
ucStiyAod
 = 
tskSTATICALLY_ALLOCATED_STACK_ONLY
;

706 
	`vInliNewTask

pxTaskDefi
->
pvTaskCode
,

707 
pxTaskDefi
->
pcName
,

708 
ut32_t
 ) 
pxTaskDefi
->
usSckDth
,

709 
pxTaskDefi
->
pvPams
,

710 
pxTaskDefi
->
uxPriܙy
,

711 
pxCedTask
, 
pxNewTCB
,

712 
pxTaskDefi
->
xRegis
 );

714 
	`vAddNewTaskToRdyLi

pxNewTCB
 );

715 
xRu
 = 
pdPASS
;

719  
xRu
;

720 
	}
}

725 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

727 
BaTy_t
 
	$xTaskCe

TaskFuni_t
 
pxTaskCode
,

728 cڡ * cڡ 
pcName
,

729 cڡ 
cfigSTACK_DEPTH_TYPE
 
usSckDth
,

730 * cڡ 
pvPams
,

731 
UBaTy_t
 
uxPriܙy
,

732 
TaskHd_t
 * cڡ 
pxCedTask
 )

734 
TCB_t
 * 
pxNewTCB
;

735 
BaTy_t
 
xRu
;

740 #i
ptSTACK_GROWTH
 > 0 )

745 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPtMloc
( ( TCB_t ) );

747 if
pxNewTCB
 !
NULL
 )

752 
pxNewTCB
->
pxSck
 = ( 
SckTy_t
 * ) 
	`pvPtMloc

size_t
 ) 
usSckDth
 ) * ( StackType_t ) ) );

754 if
pxNewTCB
->
pxSck
 =
NULL
 )

757 
	`vPtFe

pxNewTCB
 );

758 
pxNewTCB
 = 
NULL
;

764 
SckTy_t
 * 
pxSck
;

767 
pxSck
 = 
	`pvPtMloc

size_t
 ) 
usSckDth
 ) * 
SckTy_t
 ) ) );

769 if
pxSck
 !
NULL
 )

772 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPtMloc
( ( TCB_t ) );

774 if
pxNewTCB
 !
NULL
 )

777 
pxNewTCB
->
pxSck
 =xStack;

783 
	`vPtFe

pxSck
 );

788 
pxNewTCB
 = 
NULL
;

793 if
pxNewTCB
 !
NULL
 )

795 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

799 
pxNewTCB
->
ucStiyAod
 = 
tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB
;

803 
	`vInliNewTask

pxTaskCode
, 
pcName
, ( 
ut32_t
 ) 
usSckDth
, 
pvPams
, 
uxPriܙy
, 
pxCedTask
, 
pxNewTCB
, 
NULL
 );

804 
	`vAddNewTaskToRdyLi

pxNewTCB
 );

805 
xRu
 = 
pdPASS
;

809 
xRu
 = 
rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

812  
xRu
;

813 
	}
}

818 
	$vInliNewTask

TaskFuni_t
 
pxTaskCode
,

819 cڡ * cڡ 
pcName
,

820 cڡ 
ut32_t
 
ulSckDth
,

821 * cڡ 
pvPams
,

822 
UBaTy_t
 
uxPriܙy
,

823 
TaskHd_t
 * cڡ 
pxCedTask
,

824 
TCB_t
 * 
pxNewTCB
,

825 cڡ 
MemyRegi_t
 * cڡ 
xRegis
 )

827 
SckTy_t
 * 
pxTOfSck
;

828 
UBaTy_t
 
x
;

830 #i
ptUSING_MPU_WRAPPERS
 == 1 )

832 
BaTy_t
 
xRunPriveged
;

834 if
uxPriܙy
 & 
ptPRIVILEGE_BIT
 ) != 0U )

836 
xRunPriveged
 = 
pdTRUE
;

840 
xRunPriveged
 = 
pdFALSE
;

842 
uxPriܙy
 &~
ptPRIVILEGE_BIT
;

846 #i
tskSET_NEW_STACKS_TO_KNOWN_VALUE
 == 1 )

849 
	`memt

pxNewTCB
->
pxSck
, ( 
tskSTACK_FILL_BYTE
, ( 
size_t
 ) 
ulSckDth
 * 
SckTy_t
 ) );

857 #i
ptSTACK_GROWTH
 < 0 )

859 
pxTOfSck
 = &
pxNewTCB
->
pxSck
[ 
ulSckDth
 - ( 
ut32_t
 ) 1 ] );

860 
pxTOfSck
 = ( 
SckTy_t
 * ) ( ( ( 
ptPOINTER_SIZE_TYPE
 )xTOfSck ) & ( ~ptPOINTER_SIZE_TYPE ) 
ptBYTE_ALIGNMENT_MASK
 ) ) );

863 
	`cfigASSERT

ptPOINTER_SIZE_TYPE
 ) 
pxTOfSck
 & (tPOINTER_SIZE_TYPE ) 
ptBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

865 #i
cfigRECORD_STACK_HIGH_ADDRESS
 == 1 )

869 
pxNewTCB
->
pxEndOfSck
 = 
pxTOfSck
;

875 
pxTOfSck
 = 
pxNewTCB
->
pxSck
;

878 
	`cfigASSERT

ptPOINTER_SIZE_TYPE
 ) 
pxNewTCB
->
pxSck
 & (tPOINTER_SIZE_TYPE ) 
ptBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

882 
pxNewTCB
->
pxEndOfSck
 =xNewTCB->
pxSck
 + ( 
ulSckDth
 - ( 
ut32_t
 ) 1 );

887 if
pcName
 !
NULL
 )

889  
x
 = ( 
UBaTy_t
 ) 0; x < ( UBaTy_
cfigMAX_TASK_NAME_LEN
; x++ )

891 
pxNewTCB
->
pcTaskName
[ 
x
 ] = 
pcName
[ x ];

896 if
pcName
[ 
x
 ] == ( ) 0x00 )

902 
	`mtCOVERAGE_TEST_MARKER
();

908 
pxNewTCB
->
pcTaskName
[ 
cfigMAX_TASK_NAME_LEN
 - 1 ] = '\0';

914 
pxNewTCB
->
pcTaskName
[ 0 ] = 0x00;

919 if
uxPriܙy
 >
UBaTy_t
 ) 
cfigMAX_PRIORITIES
 )

921 
uxPriܙy
 = ( 
UBaTy_t
 ) 
cfigMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

925 
	`mtCOVERAGE_TEST_MARKER
();

928 
pxNewTCB
->
uxPriܙy
 = uxPriority;

929 #i
cfigUSE_MUTEXES
 == 1 )

931 
pxNewTCB
->
uxBaPriܙy
 = 
uxPriܙy
;

932 
pxNewTCB
->
uxMuxesHd
 = 0;

936 
	`vLiInliIm
&
pxNewTCB
->
xSLiIm
 ) );

937 
	`vLiInliIm
&
pxNewTCB
->
xEvtLiIm
 ) );

941 
	`liSET_LIST_ITEM_OWNER
&
pxNewTCB
->
xSLiIm
 ),xNewTCB );

944 
	`liSET_LIST_ITEM_VALUE
&
pxNewTCB
->
xEvtLiIm
 ), ( 
TickTy_t
 ) 
cfigMAX_PRIORITIES
 - ( TickTy_
uxPriܙy
 );

945 
	`liSET_LIST_ITEM_OWNER
&
pxNewTCB
->
xEvtLiIm
 ),xNewTCB );

947 #i
ptCRITICAL_NESTING_IN_TCB
 == 1 )

949 
pxNewTCB
->
uxCrilNeg
 = ( 
UBaTy_t
 ) 0U;

953 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

955 
pxNewTCB
->
pxTaskTag
 = 
NULL
;

959 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

961 
pxNewTCB
->
ulRunTimeCou
 = 0UL;

965 #i
ptUSING_MPU_WRAPPERS
 == 1 )

967 
	`vPtSteTaskMPUStgs
&
pxNewTCB
->
xMPUStgs
 ), 
xRegis
,xNewTCB->
pxSck
, 
ulSckDth
 );

972 
xRegis
;

976 #i
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 != 0 )

978 
	`memt
* ) &
pxNewTCB
->
pvThadLolStagePors
[ 0 ] ), 0x00, (xNewTCB->pvThreadLocalStoragePointers ) );

982 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

984 
	`memt
* ) &
pxNewTCB
->
ulNifdVue
[ 0 ] ), 0x00, (xNewTCB->ulNotifiedValue ) );

985 
	`memt
* ) &
pxNewTCB
->
ucNifyS
[ 0 ] ), 0x00, (xNewTCB->ucNotifyState ) );

989 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

994 
	`_REENT_INIT_PTR
&
pxNewTCB
->
xNewLib_t
 ) ) );

998 #i
INCLUDE_xTaskAbtDay
 == 1 )

1000 
pxNewTCB
->
ucDayAb܋d
 = 
pdFALSE
;

1008 #i
ptUSING_MPU_WRAPPERS
 == 1 )

1013 #i
ptHAS_STACK_OVERFLOW_CHECKING
 == 1 )

1015 #i
ptSTACK_GROWTH
 < 0 )

1017 
pxNewTCB
->
pxTOfSck
 = 
	`pxPtInliSck
pxTOfSck,xNewTCB->
pxSck
, 
pxTaskCode
, 
pvPams
, 
xRunPriveged
 );

1021 
pxNewTCB
->
pxTOfSck
 = 
	`pxPtInliSck
pxTOfSck,xNewTCB->
pxEndOfSck
, 
pxTaskCode
, 
pvPams
, 
xRunPriveged
 );

1027 
pxNewTCB
->
pxTOfSck
 = 
	`pxPtInliSck
pxTOfSck, 
pxTaskCode
, 
pvPams
, 
xRunPriveged
 );

1036 #i
ptHAS_STACK_OVERFLOW_CHECKING
 == 1 )

1038 #i
ptSTACK_GROWTH
 < 0 )

1040 
pxNewTCB
->
pxTOfSck
 = 
	`pxPtInliSck
pxTOfSck,xNewTCB->
pxSck
, 
pxTaskCode
, 
pvPams
 );

1044 
pxNewTCB
->
pxTOfSck
 = 
	`pxPtInliSck
pxTOfSck,xNewTCB->
pxEndOfSck
, 
pxTaskCode
, 
pvPams
 );

1050 
pxNewTCB
->
pxTOfSck
 = 
	`pxPtInliSck
pxTOfSck, 
pxTaskCode
, 
pvPams
 );

1056 if
pxCedTask
 !
NULL
 )

1060 *
pxCedTask
 = ( 
TaskHd_t
 ) 
pxNewTCB
;

1064 
	`mtCOVERAGE_TEST_MARKER
();

1066 
	}
}

1069 
	$vAddNewTaskToRdyLi

TCB_t
 * 
pxNewTCB
 )

1073 
	`skENTER_CRITICAL
();

1075 
uxCutNumbOfTasks
++;

1077 if
pxCutTCB
 =
NULL
 )

1081 
pxCutTCB
 = 
pxNewTCB
;

1083 if
uxCutNumbOfTasks
 =
UBaTy_t
 ) 1 )

1088 
	`vInliTaskLis
();

1092 
	`mtCOVERAGE_TEST_MARKER
();

1100 if
xSchedurRug
 =
pdFALSE
 )

1102 if
pxCutTCB
->
uxPriܙy
 <
pxNewTCB
->uxPriority )

1104 
pxCutTCB
 = 
pxNewTCB
;

1108 
	`mtCOVERAGE_TEST_MARKER
();

1113 
	`mtCOVERAGE_TEST_MARKER
();

1117 
uxTaskNumb
++;

1119 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1122 
pxNewTCB
->
uxTCBNumb
 = 
uxTaskNumb
;

1125 
	`aTASK_CREATE

pxNewTCB
 );

1127 
	`vAddTaskToRdyLi

pxNewTCB
 );

1129 
	`ptSETUP_TCB

pxNewTCB
 );

1131 
	`skEXIT_CRITICAL
();

1133 if
xSchedurRug
 !
pdFALSE
 )

1137 if
pxCutTCB
->
uxPriܙy
 < 
pxNewTCB
->uxPriority )

1139 
	`skYIELD_IF_USING_PREEMPTION
();

1143 
	`mtCOVERAGE_TEST_MARKER
();

1148 
	`mtCOVERAGE_TEST_MARKER
();

1150 
	}
}

1153 #i
INCLUDE_vTaskDe
 == 1 )

1155 
	$vTaskDe

TaskHd_t
 
xTaskToDe
 )

1157 
TCB_t
 * 
pxTCB
;

1159 
	`skENTER_CRITICAL
();

1163 
pxTCB
 = 
	`vGTCBFromHd

xTaskToDe
 );

1166 if
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

1168 
	`skRESET_READY_PRIORITY

pxTCB
->
uxPriܙy
 );

1172 
	`mtCOVERAGE_TEST_MARKER
();

1176 if
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) !
NULL
 )

1178 
	`uxLiRemove
&
pxTCB
->
xEvtLiIm
 ) );

1182 
	`mtCOVERAGE_TEST_MARKER
();

1189 
uxTaskNumb
++;

1191 if
pxTCB
 =
pxCutTCB
 )

1198 
	`vLiInEnd
&
xTasksWagTmi
, &
pxTCB
->
xSLiIm
 ) );

1203 ++
uxDedTasksWagC˪Up
;

1207 
	`aTASK_DELETE

pxTCB
 );

1214 
	`ptPRE_TASK_DELETE_HOOK

pxTCB
, &
xYldPdg
 );

1218 --
uxCutNumbOfTasks
;

1219 
	`aTASK_DELETE

pxTCB
 );

1220 
	`vDeTCB

pxTCB
 );

1224 
	`vRetNextTaskUnblockTime
();

1227 
	`skEXIT_CRITICAL
();

1231 if
xSchedurRug
 !
pdFALSE
 )

1233 if
pxTCB
 =
pxCutTCB
 )

1235 
	`cfigASSERT

uxSchedurSuded
 == 0 );

1236 
	`ptYIELD_WITHIN_API
();

1240 
	`mtCOVERAGE_TEST_MARKER
();

1243 
	}
}

1248 #i
INCLUDE_xTaskDayU
 == 1 )

1250 
BaTy_t
 
	$xTaskDayU

TickTy_t
 * cڡ 
pxPviousWakeTime
,

1251 cڡ 
TickTy_t
 
xTimeInemt
 )

1253 
TickTy_t
 
xTimeToWake
;

1254 
BaTy_t
 
xA̗dyYlded
, 
xShouldDay
 = 
pdFALSE
;

1256 
	`cfigASSERT

pxPviousWakeTime
 );

1257 
	`cfigASSERT

xTimeInemt
 > 0U ) );

1258 
	`cfigASSERT

uxSchedurSuded
 == 0 );

1260 
	`vTaskSudA
();

1264 cڡ 
TickTy_t
 
xCڡTickCou
 = 
xTickCou
;

1267 
xTimeToWake
 = *
pxPviousWakeTime
 + 
xTimeInemt
;

1269 if
xCڡTickCou
 < *
pxPviousWakeTime
 )

1276 if
xTimeToWake
 < *
pxPviousWakeTime
 ) && ( xTimeToWak> 
xCڡTickCou
 ) )

1278 
xShouldDay
 = 
pdTRUE
;

1282 
	`mtCOVERAGE_TEST_MARKER
();

1290 if
xTimeToWake
 < *
pxPviousWakeTime
 ) || ( xTimeToWak> 
xCڡTickCou
 ) )

1292 
xShouldDay
 = 
pdTRUE
;

1296 
	`mtCOVERAGE_TEST_MARKER
();

1301 *
pxPviousWakeTime
 = 
xTimeToWake
;

1303 if
xShouldDay
 !
pdFALSE
 )

1305 
	`aTASK_DELAY_UNTIL

xTimeToWake
 );

1309 
	`vAddCutTaskToDayedLi

xTimeToWake
 - 
xCڡTickCou
, 
pdFALSE
 );

1313 
	`mtCOVERAGE_TEST_MARKER
();

1316 
xA̗dyYlded
 = 
	`xTaskResumeA
();

1320 if
xA̗dyYlded
 =
pdFALSE
 )

1322 
	`ptYIELD_WITHIN_API
();

1326 
	`mtCOVERAGE_TEST_MARKER
();

1329  
xShouldDay
;

1330 
	}
}

1335 #i
INCLUDE_vTaskDay
 == 1 )

1337 
	$vTaskDay
cڡ 
TickTy_t
 
xTicksToDay
 )

1339 
BaTy_t
 
xA̗dyYlded
 = 
pdFALSE
;

1342 if
xTicksToDay
 > ( 
TickTy_t
 ) 0U )

1344 
	`cfigASSERT

uxSchedurSuded
 == 0 );

1345 
	`vTaskSudA
();

1347 
	`aTASK_DELAY
();

1356 
	`vAddCutTaskToDayedLi

xTicksToDay
, 
pdFALSE
 );

1358 
xA̗dyYlded
 = 
	`xTaskResumeA
();

1362 
	`mtCOVERAGE_TEST_MARKER
();

1367 if
xA̗dyYlded
 =
pdFALSE
 )

1369 
	`ptYIELD_WITHIN_API
();

1373 
	`mtCOVERAGE_TEST_MARKER
();

1375 
	}
}

1380 #i
INCLUDE_eTaskGS
 =1 ) || ( 
cfigUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_xTaskAbtDay
 == 1 ) )

1382 
eTaskS
 
	$eTaskGS

TaskHd_t
 
xTask
 )

1384 
eTaskS
 
eRu
;

1385 
Li_t
 cڡ * 
pxSLi
, * 
pxDayedLi
, * 
pxOvowedDayedLi
;

1386 cڡ 
TCB_t
 * cڡ 
pxTCB
 = 
xTask
;

1388 
	`cfigASSERT

pxTCB
 );

1390 if
pxTCB
 =
pxCutTCB
 )

1393 
eRu
 = 
eRug
;

1397 
	`skENTER_CRITICAL
();

1399 
pxSLi
 = 
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xSLiIm
 ) );

1400 
pxDayedLi
 = 
pxDayedTaskLi
;

1401 
pxOvowedDayedLi
 = 
pxOvowDayedTaskLi
;

1403 
	`skEXIT_CRITICAL
();

1405 if
pxSLi
 =
pxDayedLi
 ) || (xSLi =
pxOvowedDayedLi
 ) )

1409 
eRu
 = 
eBlocked
;

1412 #i
INCLUDE_vTaskSud
 == 1 )

1413 if
pxSLi
 =&
xSudedTaskLi
 )

1418 if
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) =
NULL
 )

1420 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

1422 
BaTy_t
 
x
;

1429 
eRu
 = 
eSuded
;

1431  
x
 = 0; x < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
; x++ )

1433 if
pxTCB
->
ucNifyS
[ 
x
 ] =
skWAITING_NOTIFICATION
 )

1435 
eRu
 = 
eBlocked
;

1442 
eRu
 = 
eSuded
;

1448 
eRu
 = 
eBlocked
;

1453 #i
INCLUDE_vTaskDe
 == 1 )

1454 if
pxSLi
 =&
xTasksWagTmi
 ) || (xSLi =
NULL
 ) )

1459 
eRu
 = 
eDed
;

1467 
eRu
 = 
eRdy
;

1471  
eRu
;

1472 
	}
}

1477 #i
INCLUDE_uxTaskPriܙyG
 == 1 )

1479 
UBaTy_t
 
	$uxTaskPriܙyG
cڡ 
TaskHd_t
 
xTask
 )

1481 
TCB_t
 cڡ * 
pxTCB
;

1482 
UBaTy_t
 
uxRu
;

1484 
	`skENTER_CRITICAL
();

1488 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

1489 
uxRu
 = 
pxTCB
->
uxPriܙy
;

1491 
	`skEXIT_CRITICAL
();

1493  
uxRu
;

1494 
	}
}

1499 #i
INCLUDE_uxTaskPriܙyG
 == 1 )

1501 
UBaTy_t
 
	$uxTaskPriܙyGFromISR
cڡ 
TaskHd_t
 
xTask
 )

1503 
TCB_t
 cڡ * 
pxTCB
;

1504 
UBaTy_t
 
uxRu
, 
uxSavedIruS
;

1522 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1524 
uxSavedIruS
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1528 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

1529 
uxRu
 = 
pxTCB
->
uxPriܙy
;

1531 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruS
 );

1533  
uxRu
;

1534 
	}
}

1539 #i
INCLUDE_vTaskPriܙyS
 == 1 )

1541 
	$vTaskPriܙyS

TaskHd_t
 
xTask
,

1542 
UBaTy_t
 
uxNewPriܙy
 )

1544 
TCB_t
 * 
pxTCB
;

1545 
UBaTy_t
 
uxCutBaPriܙy
, 
uxPriܙyUdOnEry
;

1546 
BaTy_t
 
xYldRequed
 = 
pdFALSE
;

1548 
	`cfigASSERT

uxNewPriܙy
 < 
cfigMAX_PRIORITIES
 ) );

1551 if
uxNewPriܙy
 >
UBaTy_t
 ) 
cfigMAX_PRIORITIES
 )

1553 
uxNewPriܙy
 = ( 
UBaTy_t
 ) 
cfigMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

1557 
	`mtCOVERAGE_TEST_MARKER
();

1560 
	`skENTER_CRITICAL
();

1564 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

1566 
	`aTASK_PRIORITY_SET

pxTCB
, 
uxNewPriܙy
 );

1568 #i
cfigUSE_MUTEXES
 == 1 )

1570 
uxCutBaPriܙy
 = 
pxTCB
->
uxBaPriܙy
;

1574 
uxCutBaPriܙy
 = 
pxTCB
->
uxPriܙy
;

1578 if
uxCutBaPriܙy
 !
uxNewPriܙy
 )

1582 if
uxNewPriܙy
 > 
uxCutBaPriܙy
 )

1584 if
pxTCB
 !
pxCutTCB
 )

1589 if
uxNewPriܙy
 >
pxCutTCB
->
uxPriܙy
 )

1591 
xYldRequed
 = 
pdTRUE
;

1595 
	`mtCOVERAGE_TEST_MARKER
();

1605 if
pxTCB
 =
pxCutTCB
 )

1610 
xYldRequed
 = 
pdTRUE
;

1622 
uxPriܙyUdOnEry
 = 
pxTCB
->
uxPriܙy
;

1624 #i
cfigUSE_MUTEXES
 == 1 )

1628 if
pxTCB
->
uxBaPriܙy
 =pxTCB->
uxPriܙy
 )

1630 
pxTCB
->
uxPriܙy
 = 
uxNewPriܙy
;

1634 
	`mtCOVERAGE_TEST_MARKER
();

1638 
pxTCB
->
uxBaPriܙy
 = 
uxNewPriܙy
;

1642 
pxTCB
->
uxPriܙy
 = 
uxNewPriܙy
;

1648 if
	`liGET_LIST_ITEM_VALUE
&
pxTCB
->
xEvtLiIm
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

1650 
	`liSET_LIST_ITEM_VALUE
&
pxTCB
->
xEvtLiIm
 ), ( ( 
TickTy_t
 ) 
cfigMAX_PRIORITIES
 - ( TickTy_
uxNewPriܙy
 ) );

1654 
	`mtCOVERAGE_TEST_MARKER
();

1661 if
	`liIS_CONTAINED_WITHIN
&
pxRdyTasksLis
[ 
uxPriܙyUdOnEry
 ] ), &
pxTCB
->
xSLiIm
 ) ) !
pdFALSE
 )

1666 if
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

1671 
	`ptRESET_READY_PRIORITY

uxPriܙyUdOnEry
, 
uxTRdyPriܙy
 );

1675 
	`mtCOVERAGE_TEST_MARKER
();

1678 
	`vAddTaskToRdyLi

pxTCB
 );

1682 
	`mtCOVERAGE_TEST_MARKER
();

1685 if
xYldRequed
 !
pdFALSE
 )

1687 
	`skYIELD_IF_USING_PREEMPTION
();

1691 
	`mtCOVERAGE_TEST_MARKER
();

1696 
uxPriܙyUdOnEry
;

1699 
	`skEXIT_CRITICAL
();

1700 
	}
}

1705 #i
INCLUDE_vTaskSud
 == 1 )

1707 
	$vTaskSud

TaskHd_t
 
xTaskToSud
 )

1709 
TCB_t
 * 
pxTCB
;

1711 
	`skENTER_CRITICAL
();

1715 
pxTCB
 = 
	`vGTCBFromHd

xTaskToSud
 );

1717 
	`aTASK_SUSPEND

pxTCB
 );

1721 if
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

1723 
	`skRESET_READY_PRIORITY

pxTCB
->
uxPriܙy
 );

1727 
	`mtCOVERAGE_TEST_MARKER
();

1731 if
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) !
NULL
 )

1733 
	`uxLiRemove
&
pxTCB
->
xEvtLiIm
 ) );

1737 
	`mtCOVERAGE_TEST_MARKER
();

1740 
	`vLiInEnd
&
xSudedTaskLi
, &
pxTCB
->
xSLiIm
 ) );

1742 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

1744 
BaTy_t
 
x
;

1746  
x
 = 0; x < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
; x++ )

1748 if
pxTCB
->
ucNifyS
[ 
x
 ] =
skWAITING_NOTIFICATION
 )

1752 
pxTCB
->
ucNifyS
[ 
x
 ] = 
skNOT_WAITING_NOTIFICATION
;

1758 
	`skEXIT_CRITICAL
();

1760 if
xSchedurRug
 !
pdFALSE
 )

1764 
	`skENTER_CRITICAL
();

1766 
	`vRetNextTaskUnblockTime
();

1768 
	`skEXIT_CRITICAL
();

1772 
	`mtCOVERAGE_TEST_MARKER
();

1775 if
pxTCB
 =
pxCutTCB
 )

1777 if
xSchedurRug
 !
pdFALSE
 )

1780 
	`cfigASSERT

uxSchedurSuded
 == 0 );

1781 
	`ptYIELD_WITHIN_API
();

1788 if
	`liCURRENT_LIST_LENGTH
&
xSudedTaskLi
 ) =
uxCutNumbOfTasks
 )

1794 
pxCutTCB
 = 
NULL
;

1798 
	`vTaskSwchCڋxt
();

1804 
	`mtCOVERAGE_TEST_MARKER
();

1806 
	}
}

1811 #i
INCLUDE_vTaskSud
 == 1 )

1813 
BaTy_t
 
	$vTaskIsTaskSuded
cڡ 
TaskHd_t
 
xTask
 )

1815 
BaTy_t
 
xRu
 = 
pdFALSE
;

1816 cڡ 
TCB_t
 * cڡ 
pxTCB
 = 
xTask
;

1822 
	`cfigASSERT

xTask
 );

1825 if
	`liIS_CONTAINED_WITHIN
&
xSudedTaskLi
, &
pxTCB
->
xSLiIm
 ) ) !
pdFALSE
 )

1828 if
	`liIS_CONTAINED_WITHIN
&
xPdgRdyLi
, &
pxTCB
->
xEvtLiIm
 ) ) =
pdFALSE
 )

1832 if
	`liIS_CONTAINED_WITHIN

NULL
, &
pxTCB
->
xEvtLiIm
 ) ) !
pdFALSE
 )

1834 
xRu
 = 
pdTRUE
;

1838 
	`mtCOVERAGE_TEST_MARKER
();

1843 
	`mtCOVERAGE_TEST_MARKER
();

1848 
	`mtCOVERAGE_TEST_MARKER
();

1851  
xRu
;

1852 
	}
}

1857 #i
INCLUDE_vTaskSud
 == 1 )

1859 
	$vTaskResume

TaskHd_t
 
xTaskToResume
 )

1861 
TCB_t
 * cڡ 
pxTCB
 = 
xTaskToResume
;

1864 
	`cfigASSERT

xTaskToResume
 );

1868 if
pxTCB
 !
pxCutTCB
 ) && (xTCB !
NULL
 ) )

1870 
	`skENTER_CRITICAL
();

1872 if
	`vTaskIsTaskSuded

pxTCB
 ) !
pdFALSE
 )

1874 
	`aTASK_RESUME

pxTCB
 );

1878 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

1879 
	`vAddTaskToRdyLi

pxTCB
 );

1882 if
pxTCB
->
uxPriܙy
 >
pxCutTCB
->uxPriority )

1887 
	`skYIELD_IF_USING_PREEMPTION
();

1891 
	`mtCOVERAGE_TEST_MARKER
();

1896 
	`mtCOVERAGE_TEST_MARKER
();

1899 
	`skEXIT_CRITICAL
();

1903 
	`mtCOVERAGE_TEST_MARKER
();

1905 
	}
}

1911 #i
INCLUDE_xTaskResumeFromISR
 =1 ) && ( 
INCLUDE_vTaskSud
 == 1 ) )

1913 
BaTy_t
 
	$xTaskResumeFromISR

TaskHd_t
 
xTaskToResume
 )

1915 
BaTy_t
 
xYldRequed
 = 
pdFALSE
;

1916 
TCB_t
 * cڡ 
pxTCB
 = 
xTaskToResume
;

1917 
UBaTy_t
 
uxSavedIruStus
;

1919 
	`cfigASSERT

xTaskToResume
 );

1937 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1939 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

1941 if
	`vTaskIsTaskSuded

pxTCB
 ) !
pdFALSE
 )

1943 
	`aTASK_RESUME_FROM_ISR

pxTCB
 );

1946 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

1950 if
pxTCB
->
uxPriܙy
 >
pxCutTCB
->uxPriority )

1952 
xYldRequed
 = 
pdTRUE
;

1957 
xYldPdg
 = 
pdTRUE
;

1961 
	`mtCOVERAGE_TEST_MARKER
();

1964 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

1965 
	`vAddTaskToRdyLi

pxTCB
 );

1972 
	`vLiInEnd
&
xPdgRdyLi
 ), &
pxTCB
->
xEvtLiIm
 ) );

1977 
	`mtCOVERAGE_TEST_MARKER
();

1980 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

1982  
xYldRequed
;

1983 
	}
}

1988 
	$vTaskSSchedur
( )

1990 
BaTy_t
 
xRu
;

1993 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1995 
SticTask_t
 * 
pxIdTaskTCBBufr
 = 
NULL
;

1996 
SckTy_t
 * 
pxIdTaskSckBufr
 = 
NULL
;

1997 
ut32_t
 
ulIdTaskSckSize
;

2001 
	`vAlitiGIdTaskMemy
&
pxIdTaskTCBBufr
, &
pxIdTaskSckBufr
, &
ulIdTaskSckSize
 );

2002 
xIdTaskHd
 = 
	`xTaskCeStic

vIdTask
,

2003 
cfigIDLE_TASK_NAME
,

2004 
ulIdTaskSckSize
,

2005 * ) 
NULL
,

2006 
ptPRIVILEGE_BIT
,

2007 
pxIdTaskSckBufr
,

2008 
pxIdTaskTCBBufr
 );

2010 if
xIdTaskHd
 !
NULL
 )

2012 
xRu
 = 
pdPASS
;

2016 
xRu
 = 
pdFAIL
;

2022 
xRu
 = 
	`xTaskCe

vIdTask
,

2023 
cfigIDLE_TASK_NAME
,

2024 
cfigMINIMAL_STACK_SIZE
,

2025 * ) 
NULL
,

2026 
ptPRIVILEGE_BIT
,

2027 &
xIdTaskHd
 );

2031 #i
cfigUSE_TIMERS
 == 1 )

2033 if
xRu
 =
pdPASS
 )

2035 
xRu
 = 
	`xTimCeTimTask
();

2039 
	`mtCOVERAGE_TEST_MARKER
();

2044 if
xRu
 =
pdPASS
 )

2049 #ifde
FREERTOS_TASKS_C_ADDITIONS_INIT


2051 
	`䓹os_sks_c_addis_
();

2060 
	`ptDISABLE_INTERRUPTS
();

2062 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

2068 
_impu_r
 = &
pxCutTCB
->
xNewLib_t
 );

2072 
xNextTaskUnblockTime
 = 
ptMAX_DELAY
;

2073 
xSchedurRug
 = 
pdTRUE
;

2074 
xTickCou
 = ( 
TickTy_t
 ) 
cfigINITIAL_TICK_COUNT
;

2082 
	`ptCONFIGURE_TIMER_FOR_RUN_TIME_STATS
();

2084 
	`aTASK_SWITCHED_IN
();

2088 if
	`xPtSSchedur
(!
pdFALSE
 )

2103 
	`cfigASSERT

xRu
 !
rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 );

2108 
xIdTaskHd
;

2112 
uxTUdPriܙy
;

2113 
	}
}

2116 
	$vTaskEndSchedur
( )

2121 
	`ptDISABLE_INTERRUPTS
();

2122 
xSchedurRug
 = 
pdFALSE
;

2123 
	`vPtEndSchedur
();

2124 
	}
}

2127 
	$vTaskSudA
( )

2136 
	`ptSOFTWARE_BARRIER
();

2140 ++
uxSchedurSuded
;

2144 
	`ptMEMORY_BARRIER
();

2145 
	}
}

2148 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

2150 
TickTy_t
 
	$vGExedIdTime
( )

2152 
TickTy_t
 
xRu
;

2153 
UBaTy_t
 
uxHighPriܙyRdyTasks
 = 
pdFALSE
;

2159 #i
cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 0 )

2161 if
uxTRdyPriܙy
 > 
tskIDLE_PRIORITY
 )

2163 
uxHighPriܙyRdyTasks
 = 
pdTRUE
;

2168 cڡ 
UBaTy_t
 
uxLSignifiB
 = ( UBaseType_t ) 0x01;

2175 if
uxTRdyPriܙy
 > 
uxLSignifiB
 )

2177 
uxHighPriܙyRdyTasks
 = 
pdTRUE
;

2182 if
pxCutTCB
->
uxPriܙy
 > 
tskIDLE_PRIORITY
 )

2184 
xRu
 = 0;

2186 if
	`liCURRENT_LIST_LENGTH
&
pxRdyTasksLis
[ 
tskIDLE_PRIORITY
 ] ) ) > 1 )

2191 
xRu
 = 0;

2193 if
uxHighPriܙyRdyTasks
 !
pdFALSE
 )

2198 
xRu
 = 0;

2202 
xRu
 = 
xNextTaskUnblockTime
 - 
xTickCou
;

2205  
xRu
;

2206 
	}
}

2211 
BaTy_t
 
	$xTaskResumeA
( )

2213 
TCB_t
 * 
pxTCB
 = 
NULL
;

2214 
BaTy_t
 
xA̗dyYlded
 = 
pdFALSE
;

2218 
	`cfigASSERT

uxSchedurSuded
 );

2225 
	`skENTER_CRITICAL
();

2227 --
uxSchedurSuded
;

2229 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

2231 if
uxCutNumbOfTasks
 > ( 
UBaTy_t
 ) 0U )

2235  
	`liLIST_IS_EMPTY
&
xPdgRdyLi
 ) =
pdFALSE
 )

2237 
pxTCB
 = 
	`liGET_OWNER_OF_HEAD_ENTRY
&
xPdgRdyLi
 ) );

2238 
	`uxLiRemove
&
pxTCB
->
xEvtLiIm
 ) );

2239 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

2240 
	`vAddTaskToRdyLi

pxTCB
 );

2244 if
pxTCB
->
uxPriܙy
 >
pxCutTCB
->uxPriority )

2246 
xYldPdg
 = 
pdTRUE
;

2250 
	`mtCOVERAGE_TEST_MARKER
();

2254 if
pxTCB
 !
NULL
 )

2262 
	`vRetNextTaskUnblockTime
();

2270 
TickTy_t
 
xPdedCous
 = 
xPdedTicks
;

2272 if
xPdedCous
 > ( 
TickTy_t
 ) 0U )

2276 if
	`xTaskInemtTick
(!
pdFALSE
 )

2278 
xYldPdg
 = 
pdTRUE
;

2282 
	`mtCOVERAGE_TEST_MARKER
();

2285 --
xPdedCous
;

2286 }  
xPdedCous
 > ( 
TickTy_t
 ) 0U );

2288 
xPdedTicks
 = 0;

2292 
	`mtCOVERAGE_TEST_MARKER
();

2296 if
xYldPdg
 !
pdFALSE
 )

2298 #i
cfigUSE_PREEMPTION
 != 0 )

2300 
xA̗dyYlded
 = 
pdTRUE
;

2303 
	`skYIELD_IF_USING_PREEMPTION
();

2307 
	`mtCOVERAGE_TEST_MARKER
();

2313 
	`mtCOVERAGE_TEST_MARKER
();

2316 
	`skEXIT_CRITICAL
();

2318  
xA̗dyYlded
;

2319 
	}
}

2322 
TickTy_t
 
	$xTaskGTickCou
( )

2324 
TickTy_t
 
xTicks
;

2327 
	`ptTICK_TYPE_ENTER_CRITICAL
();

2329 
xTicks
 = 
xTickCou
;

2331 
	`ptTICK_TYPE_EXIT_CRITICAL
();

2333  
xTicks
;

2334 
	}
}

2337 
TickTy_t
 
	$xTaskGTickCouFromISR
( )

2339 
TickTy_t
 
xRu
;

2340 
UBaTy_t
 
uxSavedIruStus
;

2356 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

2358 
uxSavedIruStus
 = 
	`ptTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR
();

2360 
xRu
 = 
xTickCou
;

2362 
	`ptTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

2364  
xRu
;

2365 
	}
}

2368 
UBaTy_t
 
	$uxTaskGNumbOfTasks
( )

2372  
uxCutNumbOfTasks
;

2373 
	}
}

2376 * 
	$pcTaskGName

TaskHd_t
 
xTaskToQuy
 )

2378 
TCB_t
 * 
pxTCB
;

2382 
pxTCB
 = 
	`vGTCBFromHd

xTaskToQuy
 );

2383 
	`cfigASSERT

pxTCB
 );

2384  &
pxTCB
->
pcTaskName
[ 0 ] );

2385 
	}
}

2388 #i
INCLUDE_xTaskGHd
 == 1 )

2390 
TCB_t
 * 
	$vSrchFNameWhSgLi

Li_t
 * 
pxLi
,

2391 cڡ 
pcNameToQuy
[] )

2393 
TCB_t
 * 
pxNextTCB
, * 
pxFTCB
, * 
pxRu
 = 
NULL
;

2394 
UBaTy_t
 
x
;

2395 
cNextCh
;

2396 
BaTy_t
 
xBakLo
;

2400 if
	`liCURRENT_LIST_LENGTH

pxLi
 ) > ( 
UBaTy_t
 ) 0 )

2402 
	`liGET_OWNER_OF_NEXT_ENTRY

pxFTCB
, 
pxLi
 );

2406 
	`liGET_OWNER_OF_NEXT_ENTRY

pxNextTCB
, 
pxLi
 );

2410 
xBakLo
 = 
pdFALSE
;

2412  
x
 = ( 
UBaTy_t
 ) 0; x < ( UBaTy_
cfigMAX_TASK_NAME_LEN
; x++ )

2414 
cNextCh
 = 
pxNextTCB
->
pcTaskName
[ 
x
 ];

2416 if
cNextCh
 !
pcNameToQuy
[ 
x
 ] )

2419 
xBakLo
 = 
pdTRUE
;

2421 if
cNextCh
 == ( ) 0x00 )

2425 
pxRu
 = 
pxNextTCB
;

2426 
xBakLo
 = 
pdTRUE
;

2430 
	`mtCOVERAGE_TEST_MARKER
();

2433 if
xBakLo
 !
pdFALSE
 )

2439 if
pxRu
 !
NULL
 )

2444 }  
pxNextTCB
 !
pxFTCB
 );

2448 
	`mtCOVERAGE_TEST_MARKER
();

2451  
pxRu
;

2452 
	}
}

2457 #i
INCLUDE_xTaskGHd
 == 1 )

2459 
TaskHd_t
 
	$xTaskGHd
cڡ * 
pcNameToQuy
 )

2461 
UBaTy_t
 
uxQueue
 = 
cfigMAX_PRIORITIES
;

2462 
TCB_t
 * 
pxTCB
;

2465 
	`cfigASSERT

	`

pcNameToQuy
 ) < 
cfigMAX_TASK_NAME_LEN
 );

2467 
	`vTaskSudA
();

2472 
uxQueue
--;

2473 
pxTCB
 = 
	`vSrchFNameWhSgLi

Li_t
 * ) &
pxRdyTasksLis
[ 
uxQueue
 ] ), 
pcNameToQuy
 );

2475 if
pxTCB
 !
NULL
 )

2480 }  
uxQueue
 > ( 
UBaTy_t
 ) 
tskIDLE_PRIORITY
 );

2483 if
pxTCB
 =
NULL
 )

2485 
pxTCB
 = 
	`vSrchFNameWhSgLi

Li_t
 * ) 
pxDayedTaskLi
, 
pcNameToQuy
 );

2488 if
pxTCB
 =
NULL
 )

2490 
pxTCB
 = 
	`vSrchFNameWhSgLi

Li_t
 * ) 
pxOvowDayedTaskLi
, 
pcNameToQuy
 );

2493 #i
INCLUDE_vTaskSud
 == 1 )

2495 if
pxTCB
 =
NULL
 )

2498 
pxTCB
 = 
	`vSrchFNameWhSgLi
&
xSudedTaskLi
, 
pcNameToQuy
 );

2503 #i
INCLUDE_vTaskDe
 == 1 )

2505 if
pxTCB
 =
NULL
 )

2508 
pxTCB
 = 
	`vSrchFNameWhSgLi
&
xTasksWagTmi
, 
pcNameToQuy
 );

2513 
	`xTaskResumeA
();

2515  
pxTCB
;

2516 
	}
}

2521 #i
cfigUSE_TRACE_FACILITY
 == 1 )

2523 
UBaTy_t
 
	$uxTaskGSyemS

TaskStus_t
 * cڡ 
pxTaskStusAay
,

2524 cڡ 
UBaTy_t
 
uxAaySize
,

2525 
ut32_t
 * cڡ 
pulTٮRunTime
 )

2527 
UBaTy_t
 
uxTask
 = 0, 
uxQueue
 = 
cfigMAX_PRIORITIES
;

2529 
	`vTaskSudA
();

2532 if
uxAaySize
 >
uxCutNumbOfTasks
 )

2538 
uxQueue
--;

2539 
uxTask
 +
	`vLiTasksWhSgLi
&
pxTaskStusAay
[ uxTask ] ), &
pxRdyTasksLis
[ 
uxQueue
 ] ), 
eRdy
 );

2540 }  
uxQueue
 > ( 
UBaTy_t
 ) 
tskIDLE_PRIORITY
 );

2544 
uxTask
 +
	`vLiTasksWhSgLi
&
pxTaskStusAay
[ uxTask ] ), ( 
Li_t
 * ) 
pxDayedTaskLi
, 
eBlocked
 );

2545 
uxTask
 +
	`vLiTasksWhSgLi
&
pxTaskStusAay
[ uxTask ] ), ( 
Li_t
 * ) 
pxOvowDayedTaskLi
, 
eBlocked
 );

2547 #i
INCLUDE_vTaskDe
 == 1 )

2551 
uxTask
 +
	`vLiTasksWhSgLi
&
pxTaskStusAay
[ uxTask ] ), &
xTasksWagTmi
, 
eDed
 );

2555 #i
INCLUDE_vTaskSud
 == 1 )

2559 
uxTask
 +
	`vLiTasksWhSgLi
&
pxTaskStusAay
[ uxTask ] ), &
xSudedTaskLi
, 
eSuded
 );

2563 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

2565 if
pulTٮRunTime
 !
NULL
 )

2567 #ifde
ptALT_GET_RUN_TIME_COUNTER_VALUE


2568 
	`ptALT_GET_RUN_TIME_COUNTER_VALUE
*
pulTٮRunTime
 ) );

2570 *
pulTٮRunTime
 = 
	`ptGET_RUN_TIME_COUNTER_VALUE
();

2576 if
pulTٮRunTime
 !
NULL
 )

2578 *
pulTٮRunTime
 = 0;

2585 
	`mtCOVERAGE_TEST_MARKER
();

2588 
	`xTaskResumeA
();

2590  
uxTask
;

2591 
	}
}

2596 #i
INCLUDE_xTaskGIdTaskHd
 == 1 )

2598 
TaskHd_t
 
	$xTaskGIdTaskHd
( )

2602 
	`cfigASSERT

xIdTaskHd
 !
NULL
 ) );

2603  
xIdTaskHd
;

2604 
	}
}

2613 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

2615 
	$vTaskSpTick
cڡ 
TickTy_t
 
xTicksToJump
 )

2620 
	`cfigASSERT

xTickCou
 + 
xTicksToJump
 ) <
xNextTaskUnblockTime
 );

2621 
xTickCou
 +
xTicksToJump
;

2622 
	`aINCREASE_TICK_COUNT

xTicksToJump
 );

2623 
	}
}

2628 
BaTy_t
 
	$xTaskCchUpTicks

TickTy_t
 
xTicksToCchUp
 )

2630 
BaTy_t
 
xYldOccued
;

2634 
	`cfigASSERT

uxSchedurSuded
 == 0 );

2638 
	`vTaskSudA
();

2639 
xPdedTicks
 +
xTicksToCchUp
;

2640 
xYldOccued
 = 
	`xTaskResumeA
();

2642  
xYldOccued
;

2643 
	}
}

2646 #i
INCLUDE_xTaskAbtDay
 == 1 )

2648 
BaTy_t
 
	$xTaskAbtDay

TaskHd_t
 
xTask
 )

2650 
TCB_t
 * 
pxTCB
 = 
xTask
;

2651 
BaTy_t
 
xRu
;

2653 
	`cfigASSERT

pxTCB
 );

2655 
	`vTaskSudA
();

2659 if
	`eTaskGS

xTask
 ) =
eBlocked
 )

2661 
xRu
 = 
pdPASS
;

2666 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

2672 
	`skENTER_CRITICAL
();

2674 if
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) !
NULL
 )

2676 
	`uxLiRemove
&
pxTCB
->
xEvtLiIm
 ) );

2681 
pxTCB
->
ucDayAb܋d
 = 
pdTRUE
;

2685 
	`mtCOVERAGE_TEST_MARKER
();

2688 
	`skEXIT_CRITICAL
();

2691 
	`vAddTaskToRdyLi

pxTCB
 );

2695 #i
cfigUSE_PREEMPTION
 == 1 )

2700 if
pxTCB
->
uxPriܙy
 > 
pxCutTCB
->uxPriority )

2704 
xYldPdg
 = 
pdTRUE
;

2708 
	`mtCOVERAGE_TEST_MARKER
();

2715 
xRu
 = 
pdFAIL
;

2718 
	`xTaskResumeA
();

2720  
xRu
;

2721 
	}
}

2726 
BaTy_t
 
	$xTaskInemtTick
( )

2728 
TCB_t
 * 
pxTCB
;

2729 
TickTy_t
 
xImVue
;

2730 
BaTy_t
 
xSwchRequed
 = 
pdFALSE
;

2735 
	`aTASK_INCREMENT_TICK

xTickCou
 );

2737 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

2741 cڡ 
TickTy_t
 
xCڡTickCou
 = 
xTickCou
 + ( TickType_t ) 1;

2745 
xTickCou
 = 
xCڡTickCou
;

2747 if
xCڡTickCou
 =
TickTy_t
 ) 0U )

2749 
	`skSWITCH_DELAYED_LISTS
();

2753 
	`mtCOVERAGE_TEST_MARKER
();

2760 if
xCڡTickCou
 >
xNextTaskUnblockTime
 )

2764 if
	`liLIST_IS_EMPTY

pxDayedTaskLi
 ) !
pdFALSE
 )

2771 
xNextTaskUnblockTime
 = 
ptMAX_DELAY
;

2780 
pxTCB
 = 
	`liGET_OWNER_OF_HEAD_ENTRY

pxDayedTaskLi
 );

2781 
xImVue
 = 
	`liGET_LIST_ITEM_VALUE
&
pxTCB
->
xSLiIm
 ) );

2783 if
xCڡTickCou
 < 
xImVue
 )

2790 
xNextTaskUnblockTime
 = 
xImVue
;

2795 
	`mtCOVERAGE_TEST_MARKER
();

2799 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

2803 if
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) !
NULL
 )

2805 
	`uxLiRemove
&
pxTCB
->
xEvtLiIm
 ) );

2809 
	`mtCOVERAGE_TEST_MARKER
();

2814 
	`vAddTaskToRdyLi

pxTCB
 );

2818 #i
cfigUSE_PREEMPTION
 == 1 )

2824 if
pxTCB
->
uxPriܙy
 >
pxCutTCB
->uxPriority )

2826 
xSwchRequed
 = 
pdTRUE
;

2830 
	`mtCOVERAGE_TEST_MARKER
();

2841 #i
cfigUSE_PREEMPTION
 =1 ) && ( 
cfigUSE_TIME_SLICING
 == 1 ) )

2843 if
	`liCURRENT_LIST_LENGTH
&
pxRdyTasksLis
[ 
pxCutTCB
->
uxPriܙy
 ] ) ) > ( 
UBaTy_t
 ) 1 )

2845 
xSwchRequed
 = 
pdTRUE
;

2849 
	`mtCOVERAGE_TEST_MARKER
();

2854 #i
cfigUSE_TICK_HOOK
 == 1 )

2858 if
xPdedTicks
 =
TickTy_t
 ) 0 )

2860 
	`vAlitiTickHook
();

2864 
	`mtCOVERAGE_TEST_MARKER
();

2869 #i
cfigUSE_PREEMPTION
 == 1 )

2871 if
xYldPdg
 !
pdFALSE
 )

2873 
xSwchRequed
 = 
pdTRUE
;

2877 
	`mtCOVERAGE_TEST_MARKER
();

2884 ++
xPdedTicks
;

2888 #i
cfigUSE_TICK_HOOK
 == 1 )

2890 
	`vAlitiTickHook
();

2895  
xSwchRequed
;

2896 
	}
}

2899 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

2901 
	$vTaskSAlitiTaskTag

TaskHd_t
 
xTask
,

2902 
TaskHookFuni_t
 
pxHookFuni
 )

2904 
TCB_t
 * 
xTCB
;

2908 if
xTask
 =
NULL
 )

2910 
xTCB
 = ( 
TCB_t
 * ) 
pxCutTCB
;

2914 
xTCB
 = 
xTask
;

2919 
	`skENTER_CRITICAL
();

2921 
xTCB
->
pxTaskTag
 = 
pxHookFuni
;

2923 
	`skEXIT_CRITICAL
();

2924 
	}
}

2929 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

2931 
TaskHookFuni_t
 
	$xTaskGAlitiTaskTag

TaskHd_t
 
xTask
 )

2933 
TCB_t
 * 
pxTCB
;

2934 
TaskHookFuni_t
 
xRu
;

2937 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

2941 
	`skENTER_CRITICAL
();

2943 
xRu
 = 
pxTCB
->
pxTaskTag
;

2945 
	`skEXIT_CRITICAL
();

2947  
xRu
;

2948 
	}
}

2953 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

2955 
TaskHookFuni_t
 
	$xTaskGAlitiTaskTagFromISR

TaskHd_t
 
xTask
 )

2957 
TCB_t
 * 
pxTCB
;

2958 
TaskHookFuni_t
 
xRu
;

2959 
UBaTy_t
 
uxSavedIruStus
;

2962 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

2966 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

2968 
xRu
 = 
pxTCB
->
pxTaskTag
;

2970 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

2972  
xRu
;

2973 
	}
}

2978 #i
cfigUSE_APPLICATION_TASK_TAG
 == 1 )

2980 
BaTy_t
 
	$xTaskClAlitiTaskHook

TaskHd_t
 
xTask
,

2981 * 
pvPam
 )

2983 
TCB_t
 * 
xTCB
;

2984 
BaTy_t
 
xRu
;

2987 if
xTask
 =
NULL
 )

2989 
xTCB
 = 
pxCutTCB
;

2993 
xTCB
 = 
xTask
;

2996 if
xTCB
->
pxTaskTag
 !
NULL
 )

2998 
xRu
 = 
xTCB
->
	`pxTaskTag

pvPam
 );

3002 
xRu
 = 
pdFAIL
;

3005  
xRu
;

3006 
	}
}

3011 
	$vTaskSwchCڋxt
( )

3013 if
uxSchedurSuded
 !
UBaTy_t
 ) 
pdFALSE
 )

3017 
xYldPdg
 = 
pdTRUE
;

3021 
xYldPdg
 = 
pdFALSE
;

3022 
	`aTASK_SWITCHED_OUT
();

3024 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

3026 #ifde
ptALT_GET_RUN_TIME_COUNTER_VALUE


3027 
	`ptALT_GET_RUN_TIME_COUNTER_VALUE

ulTٮRunTime
 );

3029 
ulTٮRunTime
 = 
	`ptGET_RUN_TIME_COUNTER_VALUE
();

3039 if
ulTٮRunTime
 > 
ulTaskSwchedInTime
 )

3041 
pxCutTCB
->
ulRunTimeCou
 +
ulTٮRunTime
 - 
ulTaskSwchedInTime
 );

3045 
	`mtCOVERAGE_TEST_MARKER
();

3048 
ulTaskSwchedInTime
 = 
ulTٮRunTime
;

3053 
	`skCHECK_FOR_STACK_OVERFLOW
();

3056 #i
cfigUSE_POSIX_ERRNO
 == 1 )

3058 
pxCutTCB
->
iTaskEno
 = 
FeRTOS_o
;

3064 
	`skSELECT_HIGHEST_PRIORITY_TASK
();

3065 
	`aTASK_SWITCHED_IN
();

3068 #i
cfigUSE_POSIX_ERRNO
 == 1 )

3070 
FeRTOS_o
 = 
pxCutTCB
->
iTaskEno
;

3074 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

3080 
_impu_r
 = &
pxCutTCB
->
xNewLib_t
 );

3084 
	}
}

3087 
	$vTaskPOnEvtLi

Li_t
 * cڡ 
pxEvtLi
,

3088 cڡ 
TickTy_t
 
xTicksToWa
 )

3090 
	`cfigASSERT

pxEvtLi
 );

3099 
	`vLiIn

pxEvtLi
, &
pxCutTCB
->
xEvtLiIm
 ) );

3101 
	`vAddCutTaskToDayedLi

xTicksToWa
, 
pdTRUE
 );

3102 
	}
}

3105 
	$vTaskPOnUndedEvtLi

Li_t
 * 
pxEvtLi
,

3106 cڡ 
TickTy_t
 
xImVue
,

3107 cڡ 
TickTy_t
 
xTicksToWa
 )

3109 
	`cfigASSERT

pxEvtLi
 );

3113 
	`cfigASSERT

uxSchedurSuded
 != 0 );

3118 
	`liSET_LIST_ITEM_VALUE
&
pxCutTCB
->
xEvtLiIm
 ), 
xImVue
 | 
skEVENT_LIST_ITEM_VALUE_IN_USE
 );

3125 
	`vLiInEnd

pxEvtLi
, &
pxCutTCB
->
xEvtLiIm
 ) );

3127 
	`vAddCutTaskToDayedLi

xTicksToWa
, 
pdTRUE
 );

3128 
	}
}

3131 #i
cfigUSE_TIMERS
 == 1 )

3133 
	$vTaskPOnEvtLiReried

Li_t
 * cڡ 
pxEvtLi
,

3134 
TickTy_t
 
xTicksToWa
,

3135 cڡ 
BaTy_t
 
xWaIndefy
 )

3137 
	`cfigASSERT

pxEvtLi
 );

3149 
	`vLiInEnd

pxEvtLi
, &
pxCutTCB
->
xEvtLiIm
 ) );

3154 if
xWaIndefy
 !
pdFALSE
 )

3156 
xTicksToWa
 = 
ptMAX_DELAY
;

3159 
	`aTASK_DELAY_UNTIL

xTickCou
 + 
xTicksToWa
 ) );

3160 
	`vAddCutTaskToDayedLi

xTicksToWa
, 
xWaIndefy
 );

3161 
	}
}

3166 
BaTy_t
 
	$xTaskRemoveFromEvtLi
cڡ 
Li_t
 * cڡ 
pxEvtLi
 )

3168 
TCB_t
 * 
pxUnblockedTCB
;

3169 
BaTy_t
 
xRu
;

3184 
pxUnblockedTCB
 = 
	`liGET_OWNER_OF_HEAD_ENTRY

pxEvtLi
 );

3185 
	`cfigASSERT

pxUnblockedTCB
 );

3186 
	`uxLiRemove
&
pxUnblockedTCB
->
xEvtLiIm
 ) );

3188 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

3190 
	`uxLiRemove
&
pxUnblockedTCB
->
xSLiIm
 ) );

3191 
	`vAddTaskToRdyLi

pxUnblockedTCB
 );

3193 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

3203 
	`vRetNextTaskUnblockTime
();

3211 
	`vLiInEnd
&
xPdgRdyLi
 ), &
pxUnblockedTCB
->
xEvtLiIm
 ) );

3214 if
pxUnblockedTCB
->
uxPriܙy
 > 
pxCutTCB
->uxPriority )

3219 
xRu
 = 
pdTRUE
;

3223 
xYldPdg
 = 
pdTRUE
;

3227 
xRu
 = 
pdFALSE
;

3230  
xRu
;

3231 
	}
}

3234 
	$vTaskRemoveFromUndedEvtLi

LiIm_t
 * 
pxEvtLiIm
,

3235 cڡ 
TickTy_t
 
xImVue
 )

3237 
TCB_t
 * 
pxUnblockedTCB
;

3241 
	`cfigASSERT

uxSchedurSuded
 !
pdFALSE
 );

3244 
	`liSET_LIST_ITEM_VALUE

pxEvtLiIm
, 
xImVue
 | 
skEVENT_LIST_ITEM_VALUE_IN_USE
 );

3248 
pxUnblockedTCB
 = 
	`liGET_LIST_ITEM_OWNER

pxEvtLiIm
 );

3249 
	`cfigASSERT

pxUnblockedTCB
 );

3250 
	`uxLiRemove

pxEvtLiIm
 );

3252 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

3262 
	`vRetNextTaskUnblockTime
();

3269 
	`uxLiRemove
&
pxUnblockedTCB
->
xSLiIm
 ) );

3270 
	`vAddTaskToRdyLi

pxUnblockedTCB
 );

3272 if
pxUnblockedTCB
->
uxPriܙy
 > 
pxCutTCB
->uxPriority )

3278 
xYldPdg
 = 
pdTRUE
;

3280 
	}
}

3283 
	$vTaskSTimeOutS

TimeOut_t
 * cڡ 
pxTimeOut
 )

3285 
	`cfigASSERT

pxTimeOut
 );

3286 
	`skENTER_CRITICAL
();

3288 
pxTimeOut
->
xOvowCou
 = 
xNumOfOvows
;

3289 
pxTimeOut
->
xTimeOnEg
 = 
xTickCou
;

3291 
	`skEXIT_CRITICAL
();

3292 
	}
}

3295 
	$vTaskIlSTimeOutS

TimeOut_t
 * cڡ 
pxTimeOut
 )

3298 
pxTimeOut
->
xOvowCou
 = 
xNumOfOvows
;

3299 
pxTimeOut
->
xTimeOnEg
 = 
xTickCou
;

3300 
	}
}

3303 
BaTy_t
 
	$xTaskCheckFTimeOut

TimeOut_t
 * cڡ 
pxTimeOut
,

3304 
TickTy_t
 * cڡ 
pxTicksToWa
 )

3306 
BaTy_t
 
xRu
;

3308 
	`cfigASSERT

pxTimeOut
 );

3309 
	`cfigASSERT

pxTicksToWa
 );

3311 
	`skENTER_CRITICAL
();

3314 cڡ 
TickTy_t
 
xCڡTickCou
 = 
xTickCou
;

3315 cڡ 
TickTy_t
 
xEpdTime
 = 
xCڡTickCou
 - 
pxTimeOut
->
xTimeOnEg
;

3317 #i
INCLUDE_xTaskAbtDay
 == 1 )

3318 if
pxCutTCB
->
ucDayAb܋d
 !
ut8_t
 ) 
pdFALSE
 )

3322 
pxCutTCB
->
ucDayAb܋d
 = 
pdFALSE
;

3323 
xRu
 = 
pdTRUE
;

3328 #i
INCLUDE_vTaskSud
 == 1 )

3329 if*
pxTicksToWa
 =
ptMAX_DELAY
 )

3334 
xRu
 = 
pdFALSE
;

3339 if
xNumOfOvows
 !
pxTimeOut
->
xOvowCou
 ) && ( 
xCڡTickCou
 >pxTimeOut->
xTimeOnEg
 ) )

3346 
xRu
 = 
pdTRUE
;

3347 *
pxTicksToWa
 = ( 
TickTy_t
 ) 0;

3349 if
xEpdTime
 < *
pxTicksToWa
 )

3352 *
pxTicksToWa
 -
xEpdTime
;

3353 
	`vTaskIlSTimeOutS

pxTimeOut
 );

3354 
xRu
 = 
pdFALSE
;

3358 *
pxTicksToWa
 = ( 
TickTy_t
 ) 0;

3359 
xRu
 = 
pdTRUE
;

3362 
	`skEXIT_CRITICAL
();

3364  
xRu
;

3365 
	}
}

3368 
	$vTaskMisdYld
( )

3370 
xYldPdg
 = 
pdTRUE
;

3371 
	}
}

3374 #i
cfigUSE_TRACE_FACILITY
 == 1 )

3376 
UBaTy_t
 
	$uxTaskGTaskNumb

TaskHd_t
 
xTask
 )

3378 
UBaTy_t
 
uxRu
;

3379 
TCB_t
 cڡ * 
pxTCB
;

3381 if
xTask
 !
NULL
 )

3383 
pxTCB
 = 
xTask
;

3384 
uxRu
 = 
pxTCB
->
uxTaskNumb
;

3388 
uxRu
 = 0U;

3391  
uxRu
;

3392 
	}
}

3397 #i
cfigUSE_TRACE_FACILITY
 == 1 )

3399 
	$vTaskSTaskNumb

TaskHd_t
 
xTask
,

3400 cڡ 
UBaTy_t
 
uxHd
 )

3402 
TCB_t
 * 
pxTCB
;

3404 if
xTask
 !
NULL
 )

3406 
pxTCB
 = 
xTask
;

3407 
pxTCB
->
uxTaskNumb
 = 
uxHd
;

3409 
	}
}

3424 
	$ptTASK_FUNCTION

vIdTask
, 
pvPams
 )

3427 
pvPams
;

3435 
	`ptALLOCATE_SECURE_CONTEXT

cfigMINIMAL_SECURE_STACK_SIZE
 );

3441 
	`vCheckTasksWagTmi
();

3443 #i
cfigUSE_PREEMPTION
 == 0 )

3449 
	`skYIELD
();

3453 #i
cfigUSE_PREEMPTION
 =1 ) && ( 
cfigIDLE_SHOULD_YIELD
 == 1 ) )

3464 if
	`liCURRENT_LIST_LENGTH
&
pxRdyTasksLis
[ 
tskIDLE_PRIORITY
 ] ) ) > ( 
UBaTy_t
 ) 1 )

3466 
	`skYIELD
();

3470 
	`mtCOVERAGE_TEST_MARKER
();

3475 #i
cfigUSE_IDLE_HOOK
 == 1 )

3477 
	`vAlitiIdHook
( );

3484 
	`vAlitiIdHook
();

3492 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

3494 
TickTy_t
 
xExedIdTime
;

3501 
xExedIdTime
 = 
	`vGExedIdTime
();

3503 if
xExedIdTime
 >
cfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

3505 
	`vTaskSudA
();

3510 
	`cfigASSERT

xNextTaskUnblockTime
 >
xTickCou
 );

3511 
xExedIdTime
 = 
	`vGExedIdTime
();

3516 
	`cfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING

xExedIdTime
 );

3518 if
xExedIdTime
 >
cfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

3520 
	`aLOW_POWER_IDLE_BEGIN
();

3521 
	`ptSUPPRESS_TICKS_AND_SLEEP

xExedIdTime
 );

3522 
	`aLOW_POWER_IDLE_END
();

3526 
	`mtCOVERAGE_TEST_MARKER
();

3529 
	`xTaskResumeA
();

3533 
	`mtCOVERAGE_TEST_MARKER
();

3538 
	}
}

3541 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

3543 
eS˕ModeStus
 
	$eTaskCfmS˕ModeStus
( )

3546 cڡ 
UBaTy_t
 
uxNAlitiTasks
 = 1;

3547 
eS˕ModeStus
 
eRu
 = 
eSnddS˕
;

3551 if
	`liCURRENT_LIST_LENGTH
&
xPdgRdyLi
 ) != 0 )

3554 
eRu
 = 
eAbtS˕
;

3556 if
xYldPdg
 !
pdFALSE
 )

3559 
eRu
 = 
eAbtS˕
;

3561 if
xPdedTicks
 != 0 )

3565 
eRu
 = 
eAbtS˕
;

3573 if
	`liCURRENT_LIST_LENGTH
&
xSudedTaskLi
 ) =
uxCutNumbOfTasks
 - 
uxNAlitiTasks
 ) )

3575 
eRu
 = 
eNoTasksWagTimeout
;

3579 
	`mtCOVERAGE_TEST_MARKER
();

3583  
eRu
;

3584 
	}
}

3589 #i
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 != 0 )

3591 
	$vTaskSThadLolStagePor

TaskHd_t
 
xTaskToS
,

3592 
BaTy_t
 
xIndex
,

3593 * 
pvVue
 )

3595 
TCB_t
 * 
pxTCB
;

3597 if
xIndex
 < 
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 )

3599 
pxTCB
 = 
	`vGTCBFromHd

xTaskToS
 );

3600 
	`cfigASSERT

pxTCB
 !
NULL
 );

3601 
pxTCB
->
pvThadLolStagePors
[ 
xIndex
 ] = 
pvVue
;

3603 
	}
}

3608 #i
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 != 0 )

3610 * 
	$pvTaskGThadLolStagePor

TaskHd_t
 
xTaskToQuy
,

3611 
BaTy_t
 
xIndex
 )

3613 * 
pvRu
 = 
NULL
;

3614 
TCB_t
 * 
pxTCB
;

3616 if
xIndex
 < 
cfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 )

3618 
pxTCB
 = 
	`vGTCBFromHd

xTaskToQuy
 );

3619 
pvRu
 = 
pxTCB
->
pvThadLolStagePors
[ 
xIndex
 ];

3623 
pvRu
 = 
NULL
;

3626  
pvRu
;

3627 
	}
}

3632 #i
ptUSING_MPU_WRAPPERS
 == 1 )

3634 
	$vTaskAoMPURegis

TaskHd_t
 
xTaskToModify
,

3635 cڡ 
MemyRegi_t
 * cڡ 
xRegis
 )

3637 
TCB_t
 * 
pxTCB
;

3641 
pxTCB
 = 
	`vGTCBFromHd

xTaskToModify
 );

3643 
	`vPtSteTaskMPUStgs
&
pxTCB
->
xMPUStgs
 ), 
xRegis
, 
NULL
, 0 );

3644 
	}
}

3649 
	$vInliTaskLis
( )

3651 
UBaTy_t
 
uxPriܙy
;

3653  
uxPriܙy
 = ( 
UBaTy_t
 ) 0U; uxPriܙy < ( UBaTy_
cfigMAX_PRIORITIES
; uxPriority++ )

3655 
	`vLiInli
&
pxRdyTasksLis
[ 
uxPriܙy
 ] ) );

3658 
	`vLiInli
&
xDayedTaskLi1
 );

3659 
	`vLiInli
&
xDayedTaskLi2
 );

3660 
	`vLiInli
&
xPdgRdyLi
 );

3662 #i
INCLUDE_vTaskDe
 == 1 )

3664 
	`vLiInli
&
xTasksWagTmi
 );

3668 #i
INCLUDE_vTaskSud
 == 1 )

3670 
	`vLiInli
&
xSudedTaskLi
 );

3676 
pxDayedTaskLi
 = &
xDayedTaskLi1
;

3677 
pxOvowDayedTaskLi
 = &
xDayedTaskLi2
;

3678 
	}
}

3681 
	$vCheckTasksWagTmi
( )

3685 #i
INCLUDE_vTaskDe
 == 1 )

3687 
TCB_t
 * 
pxTCB
;

3691  
uxDedTasksWagC˪Up
 > ( 
UBaTy_t
 ) 0U )

3693 
	`skENTER_CRITICAL
();

3695 
pxTCB
 = 
	`liGET_OWNER_OF_HEAD_ENTRY
&
xTasksWagTmi
 ) );

3696 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

3697 --
uxCutNumbOfTasks
;

3698 --
uxDedTasksWagC˪Up
;

3700 
	`skEXIT_CRITICAL
();

3702 
	`vDeTCB

pxTCB
 );

3706 
	}
}

3709 #i
cfigUSE_TRACE_FACILITY
 == 1 )

3711 
	$vTaskGInfo

TaskHd_t
 
xTask
,

3712 
TaskStus_t
 * 
pxTaskStus
,

3713 
BaTy_t
 
xGFeSckS
,

3714 
eTaskS
 
eS
 )

3716 
TCB_t
 * 
pxTCB
;

3719 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

3721 
pxTaskStus
->
xHd
 = ( 
TaskHd_t
 ) 
pxTCB
;

3722 
pxTaskStus
->
pcTaskName
 = ( cڡ * ) &
pxTCB
->pcTaskName[ 0 ] );

3723 
pxTaskStus
->
uxCutPriܙy
 = 
pxTCB
->
uxPriܙy
;

3724 
pxTaskStus
->
pxSckBa
 = 
pxTCB
->
pxSck
;

3725 
pxTaskStus
->
xTaskNumb
 = 
pxTCB
->
uxTCBNumb
;

3727 #i
cfigUSE_MUTEXES
 == 1 )

3729 
pxTaskStus
->
uxBaPriܙy
 = 
pxTCB
->uxBasePriority;

3733 
pxTaskStus
->
uxBaPriܙy
 = 0;

3737 #i
cfigGENERATE_RUN_TIME_STATS
 == 1 )

3739 
pxTaskStus
->
ulRunTimeCou
 = 
pxTCB
->ulRunTimeCounter;

3743 
pxTaskStus
->
ulRunTimeCou
 = 0;

3750 if
eS
 !
eInvid
 )

3752 if
pxTCB
 =
pxCutTCB
 )

3754 
pxTaskStus
->
eCutS
 = 
eRug
;

3758 
pxTaskStus
->
eCutS
 = 
eS
;

3760 #i
INCLUDE_vTaskSud
 == 1 )

3765 if
eS
 =
eSuded
 )

3767 
	`vTaskSudA
();

3769 if
	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) !
NULL
 )

3771 
pxTaskStus
->
eCutS
 = 
eBlocked
;

3774 
	`xTaskResumeA
();

3782 
pxTaskStus
->
eCutS
 = 
	`eTaskGS

pxTCB
 );

3787 if
xGFeSckS
 !
pdFALSE
 )

3789 #i
ptSTACK_GROWTH
 > 0 )

3791 
pxTaskStus
->
usSckHighWMk
 = 
	`vTaskCheckFeSckS

ut8_t
 * ) 
pxTCB
->
pxEndOfSck
 );

3795 
pxTaskStus
->
usSckHighWMk
 = 
	`vTaskCheckFeSckS

ut8_t
 * ) 
pxTCB
->
pxSck
 );

3801 
pxTaskStus
->
usSckHighWMk
 = 0;

3803 
	}
}

3808 #i
cfigUSE_TRACE_FACILITY
 == 1 )

3810 
UBaTy_t
 
	$vLiTasksWhSgLi

TaskStus_t
 * 
pxTaskStusAay
,

3811 
Li_t
 * 
pxLi
,

3812 
eTaskS
 
eS
 )

3814 
cfigLIST_VOLATILE
 
TCB_t
 * 
pxNextTCB
, * 
pxFTCB
;

3815 
UBaTy_t
 
uxTask
 = 0;

3817 if
	`liCURRENT_LIST_LENGTH

pxLi
 ) > ( 
UBaTy_t
 ) 0 )

3819 
	`liGET_OWNER_OF_NEXT_ENTRY

pxFTCB
, 
pxLi
 );

3827 
	`liGET_OWNER_OF_NEXT_ENTRY

pxNextTCB
, 
pxLi
 );

3828 
	`vTaskGInfo

TaskHd_t
 ) 
pxNextTCB
, &
pxTaskStusAay
[ 
uxTask
 ] ), 
pdTRUE
, 
eS
 );

3829 
uxTask
++;

3830 }  
pxNextTCB
 !
pxFTCB
 );

3834 
	`mtCOVERAGE_TEST_MARKER
();

3837  
uxTask
;

3838 
	}
}

3843 #i
cfigUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGSckHighWMk
 =1 ) || ( 
INCLUDE_uxTaskGSckHighWMk2
 == 1 ) )

3845 
cfigSTACK_DEPTH_TYPE
 
	$vTaskCheckFeSckS
cڡ 
ut8_t
 * 
pucSckBy
 )

3847 
ut32_t
 
ulCou
 = 0U;

3849  *
pucSckBy
 =
ut8_t
 ) 
tskSTACK_FILL_BYTE
 )

3851 
pucSckBy
 -
ptSTACK_GROWTH
;

3852 
ulCou
++;

3855 
ulCou
 /
ut32_t
 ) 
SckTy_t
 );

3857  ( 
cfigSTACK_DEPTH_TYPE
 ) 
ulCou
;

3858 
	}
}

3863 #i
INCLUDE_uxTaskGSckHighWMk2
 == 1 )

3870 
cfigSTACK_DEPTH_TYPE
 
	$uxTaskGSckHighWMk2

TaskHd_t
 
xTask
 )

3872 
TCB_t
 * 
pxTCB
;

3873 
ut8_t
 * 
pucEndOfSck
;

3874 
cfigSTACK_DEPTH_TYPE
 
uxRu
;

3883 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

3885 #i
ptSTACK_GROWTH
 < 0

3887 
pucEndOfSck
 = ( 
ut8_t
 * ) 
pxTCB
->
pxSck
;

3891 
pucEndOfSck
 = ( 
ut8_t
 * ) 
pxTCB
->
pxEndOfSck
;

3895 
uxRu
 = 
	`vTaskCheckFeSckS

pucEndOfSck
 );

3897  
uxRu
;

3898 
	}
}

3903 #i
INCLUDE_uxTaskGSckHighWMk
 == 1 )

3905 
UBaTy_t
 
	$uxTaskGSckHighWMk

TaskHd_t
 
xTask
 )

3907 
TCB_t
 * 
pxTCB
;

3908 
ut8_t
 * 
pucEndOfSck
;

3909 
UBaTy_t
 
uxRu
;

3911 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

3913 #i
ptSTACK_GROWTH
 < 0

3915 
pucEndOfSck
 = ( 
ut8_t
 * ) 
pxTCB
->
pxSck
;

3919 
pucEndOfSck
 = ( 
ut8_t
 * ) 
pxTCB
->
pxEndOfSck
;

3923 
uxRu
 = ( 
UBaTy_t
 ) 
	`vTaskCheckFeSckS

pucEndOfSck
 );

3925  
uxRu
;

3926 
	}
}

3931 #i
INCLUDE_vTaskDe
 == 1 )

3933 
	$vDeTCB

TCB_t
 * 
pxTCB
 )

3938 
	`ptCLEAN_UP_TCB

pxTCB
 );

3944 #i
cfigUSE_NEWLIB_REENTRANT
 == 1 )

3946 
	`_aim_t
&
pxTCB
->
xNewLib_t
 ) );

3950 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 =1 ) && ( 
cfigSUPPORT_STATIC_ALLOCATION
 =0 ) && ( 
ptUSING_MPU_WRAPPERS
 == 0 ) )

3954 
	`vPtFe

pxTCB
->
pxSck
 );

3955 
	`vPtFe

pxTCB
 );

3957 #i
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

3962 if
pxTCB
->
ucStiyAod
 =
tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB
 )

3966 
	`vPtFe

pxTCB
->
pxSck
 );

3967 
	`vPtFe

pxTCB
 );

3969 if
pxTCB
->
ucStiyAod
 =
tskSTATICALLY_ALLOCATED_STACK_ONLY
 )

3973 
	`vPtFe

pxTCB
 );

3979 
	`cfigASSERT

pxTCB
->
ucStiyAod
 =
tskSTATICALLY_ALLOCATED_STACK_AND_TCB
 );

3980 
	`mtCOVERAGE_TEST_MARKER
();

3984 
	}
}

3989 
	$vRetNextTaskUnblockTime
( )

3991 if
	`liLIST_IS_EMPTY

pxDayedTaskLi
 ) !
pdFALSE
 )

3997 
xNextTaskUnblockTime
 = 
ptMAX_DELAY
;

4005 
xNextTaskUnblockTime
 = 
	`liGET_ITEM_VALUE_OF_HEAD_ENTRY

pxDayedTaskLi
 );

4007 
	}
}

4010 #i
INCLUDE_xTaskGCutTaskHd
 =1 ) || ( 
cfigUSE_MUTEXES
 == 1 ) )

4012 
TaskHd_t
 
	$xTaskGCutTaskHd
( )

4014 
TaskHd_t
 
xRu
;

4019 
xRu
 = 
pxCutTCB
;

4021  
xRu
;

4022 
	}
}

4027 #i
INCLUDE_xTaskGSchedurS
 =1 ) || ( 
cfigUSE_TIMERS
 == 1 ) )

4029 
BaTy_t
 
	$xTaskGSchedurS
( )

4031 
BaTy_t
 
xRu
;

4033 if
xSchedurRug
 =
pdFALSE
 )

4035 
xRu
 = 
skSCHEDULER_NOT_STARTED
;

4039 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

4041 
xRu
 = 
skSCHEDULER_RUNNING
;

4045 
xRu
 = 
skSCHEDULER_SUSPENDED
;

4049  
xRu
;

4050 
	}
}

4055 #i
cfigUSE_MUTEXES
 == 1 )

4057 
BaTy_t
 
	$xTaskPriܙyInh

TaskHd_t
 cڡ 
pxMuxHd
 )

4059 
TCB_t
 * cڡ 
pxMuxHdTCB
 = 
pxMuxHd
;

4060 
BaTy_t
 
xRu
 = 
pdFALSE
;

4065 if
pxMuxHd
 !
NULL
 )

4070 if
pxMuxHdTCB
->
uxPriܙy
 < 
pxCutTCB
->uxPriority )

4075 if
	`liGET_LIST_ITEM_VALUE
&
pxMuxHdTCB
->
xEvtLiIm
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

4077 
	`liSET_LIST_ITEM_VALUE
&
pxMuxHdTCB
->
xEvtLiIm
 ), ( 
TickTy_t
 ) 
cfigMAX_PRIORITIES
 - ( TickTy_
pxCutTCB
->
uxPriܙy
 );

4081 
	`mtCOVERAGE_TEST_MARKER
();

4086 if
	`liIS_CONTAINED_WITHIN
&
pxRdyTasksLis
[ 
pxMuxHdTCB
->
uxPriܙy
 ] ), &pxMuxHdTCB->
xSLiIm
 ) ) !
pdFALSE
 )

4088 if
	`uxLiRemove
&
pxMuxHdTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

4093 
	`ptRESET_READY_PRIORITY

pxMuxHdTCB
->
uxPriܙy
, 
uxTRdyPriܙy
 );

4097 
	`mtCOVERAGE_TEST_MARKER
();

4101 
pxMuxHdTCB
->
uxPriܙy
 = 
pxCutTCB
->uxPriority;

4102 
	`vAddTaskToRdyLi

pxMuxHdTCB
 );

4107 
pxMuxHdTCB
->
uxPriܙy
 = 
pxCutTCB
->uxPriority;

4110 
	`aTASK_PRIORITY_INHERIT

pxMuxHdTCB
, 
pxCutTCB
->
uxPriܙy
 );

4113 
xRu
 = 
pdTRUE
;

4117 if
pxMuxHdTCB
->
uxBaPriܙy
 < 
pxCutTCB
->
uxPriܙy
 )

4126 
xRu
 = 
pdTRUE
;

4130 
	`mtCOVERAGE_TEST_MARKER
();

4136 
	`mtCOVERAGE_TEST_MARKER
();

4139  
xRu
;

4140 
	}
}

4145 #i
cfigUSE_MUTEXES
 == 1 )

4147 
BaTy_t
 
	$xTaskPriܙyDish

TaskHd_t
 cڡ 
pxMuxHd
 )

4149 
TCB_t
 * cڡ 
pxTCB
 = 
pxMuxHd
;

4150 
BaTy_t
 
xRu
 = 
pdFALSE
;

4152 if
pxMuxHd
 !
NULL
 )

4158 
	`cfigASSERT

pxTCB
 =
pxCutTCB
 );

4159 
	`cfigASSERT

pxTCB
->
uxMuxesHd
 );

4160 
pxTCB
->
uxMuxesHd
 )--;

4164 if
pxTCB
->
uxPriܙy
 !pxTCB->
uxBaPriܙy
 )

4167 if
pxTCB
->
uxMuxesHd
 =
UBaTy_t
 ) 0 )

4174 if
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

4176 
	`ptRESET_READY_PRIORITY

pxTCB
->
uxPriܙy
, 
uxTRdyPriܙy
 );

4180 
	`mtCOVERAGE_TEST_MARKER
();

4185 
	`aTASK_PRIORITY_DISINHERIT

pxTCB
,xTCB->
uxBaPriܙy
 );

4186 
pxTCB
->
uxPriܙy
 =xTCB->
uxBaPriܙy
;

4191 
	`liSET_LIST_ITEM_VALUE
&
pxTCB
->
xEvtLiIm
 ), ( 
TickTy_t
 ) 
cfigMAX_PRIORITIES
 - ( TickTy_pxTCB->
uxPriܙy
 );

4192 
	`vAddTaskToRdyLi

pxTCB
 );

4202 
xRu
 = 
pdTRUE
;

4206 
	`mtCOVERAGE_TEST_MARKER
();

4211 
	`mtCOVERAGE_TEST_MARKER
();

4216 
	`mtCOVERAGE_TEST_MARKER
();

4219  
xRu
;

4220 
	}
}

4225 #i
cfigUSE_MUTEXES
 == 1 )

4227 
	$vTaskPriܙyDishATimeout

TaskHd_t
 cڡ 
pxMuxHd
,

4228 
UBaTy_t
 
uxHighePriܙyWagTask
 )

4230 
TCB_t
 * cڡ 
pxTCB
 = 
pxMuxHd
;

4231 
UBaTy_t
 
uxPriܙyUdOnEry
, 
uxPriܙyToU
;

4232 cڡ 
UBaTy_t
 
uxOyOMuxHd
 = ( UBaseType_t ) 1;

4234 if
pxMuxHd
 !
NULL
 )

4238 
	`cfigASSERT

pxTCB
->
uxMuxesHd
 );

4244 if
pxTCB
->
uxBaPriܙy
 < 
uxHighePriܙyWagTask
 )

4246 
uxPriܙyToU
 = 
uxHighePriܙyWagTask
;

4250 
uxPriܙyToU
 = 
pxTCB
->
uxBaPriܙy
;

4254 if
pxTCB
->
uxPriܙy
 !
uxPriܙyToU
 )

4260 if
pxTCB
->
uxMuxesHd
 =
uxOyOMuxHd
 )

4265 
	`cfigASSERT

pxTCB
 !
pxCutTCB
 );

4270 
	`aTASK_PRIORITY_DISINHERIT

pxTCB
, 
uxPriܙyToU
 );

4271 
uxPriܙyUdOnEry
 = 
pxTCB
->
uxPriܙy
;

4272 
pxTCB
->
uxPriܙy
 = 
uxPriܙyToU
;

4276 if
	`liGET_LIST_ITEM_VALUE
&
pxTCB
->
xEvtLiIm
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

4278 
	`liSET_LIST_ITEM_VALUE
&
pxTCB
->
xEvtLiIm
 ), ( 
TickTy_t
 ) 
cfigMAX_PRIORITIES
 - ( TickTy_
uxPriܙyToU
 );

4282 
	`mtCOVERAGE_TEST_MARKER
();

4291 if
	`liIS_CONTAINED_WITHIN
&
pxRdyTasksLis
[ 
uxPriܙyUdOnEry
 ] ), &
pxTCB
->
xSLiIm
 ) ) !
pdFALSE
 )

4293 if
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

4298 
	`ptRESET_READY_PRIORITY

pxTCB
->
uxPriܙy
, 
uxTRdyPriܙy
 );

4302 
	`mtCOVERAGE_TEST_MARKER
();

4305 
	`vAddTaskToRdyLi

pxTCB
 );

4309 
	`mtCOVERAGE_TEST_MARKER
();

4314 
	`mtCOVERAGE_TEST_MARKER
();

4319 
	`mtCOVERAGE_TEST_MARKER
();

4324 
	`mtCOVERAGE_TEST_MARKER
();

4326 
	}
}

4331 #i
ptCRITICAL_NESTING_IN_TCB
 == 1 )

4333 
	$vTaskECril
( )

4335 
	`ptDISABLE_INTERRUPTS
();

4337 if
xSchedurRug
 !
pdFALSE
 )

4339 
pxCutTCB
->
uxCrilNeg
 )++;

4347 if
pxCutTCB
->
uxCrilNeg
 == 1 )

4349 
	`ptASSERT_IF_IN_ISR
();

4354 
	`mtCOVERAGE_TEST_MARKER
();

4356 
	}
}

4361 #i
ptCRITICAL_NESTING_IN_TCB
 == 1 )

4363 
	$vTaskExCril
( )

4365 if
xSchedurRug
 !
pdFALSE
 )

4367 if
pxCutTCB
->
uxCrilNeg
 > 0U )

4369 
pxCutTCB
->
uxCrilNeg
 )--;

4371 if
pxCutTCB
->
uxCrilNeg
 == 0U )

4373 
	`ptENABLE_INTERRUPTS
();

4377 
	`mtCOVERAGE_TEST_MARKER
();

4382 
	`mtCOVERAGE_TEST_MARKER
();

4387 
	`mtCOVERAGE_TEST_MARKER
();

4389 
	}
}

4394 #i
cfigUSE_TRACE_FACILITY
 =1 ) && ( 
cfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) )

4396 * 
	$vWreNameToBufr
* 
pcBufr
,

4397 cڡ * 
pcTaskName
 )

4399 
size_t
 
x
;

4402 
	`ry

pcBufr
, 
pcTaskName
 );

4406  
x
 = 
	`

pcBufr
 ); x < ( 
size_t
 ) ( 
cfigMAX_TASK_NAME_LEN
 - 1 ); x++ )

4408 
pcBufr
[ 
x
 ] = ' ';

4412 
pcBufr
[ 
x
 ] = ( ) 0x00;

4415  &
pcBufr
[ 
x
 ] );

4416 
	}
}

4421 #i
cfigUSE_TRACE_FACILITY
 =1 ) && ( 
cfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

4423 
	$vTaskLi
* 
pcWreBufr
 )

4425 
TaskStus_t
 * 
pxTaskStusAay
;

4426 
UBaTy_t
 
uxAaySize
, 
x
;

4427 
cStus
;

4455 *
pcWreBufr
 = ( ) 0x00;

4459 
uxAaySize
 = 
uxCutNumbOfTasks
;

4464 
pxTaskStusAay
 = 
	`pvPtMloc

uxCutNumbOfTasks
 * 
TaskStus_t
 ) );

4466 if
pxTaskStusAay
 !
NULL
 )

4469 
uxAaySize
 = 
	`uxTaskGSyemS

pxTaskStusAay
, uxAaySize, 
NULL
 );

4472  
x
 = 0; x < 
uxAaySize
; x++ )

4474  
pxTaskStusAay
[ 
x
 ].
eCutS
 )

4476 
eRug
:

4477 
cStus
 = 
tskRUNNING_CHAR
;

4480 
eRdy
:

4481 
cStus
 = 
tskREADY_CHAR
;

4484 
eBlocked
:

4485 
cStus
 = 
tskBLOCKED_CHAR
;

4488 
eSuded
:

4489 
cStus
 = 
tskSUSPENDED_CHAR
;

4492 
eDed
:

4493 
cStus
 = 
tskDELETED_CHAR
;

4496 
eInvid
:

4499 
cStus
 = ( ) 0x00;

4505 
pcWreBufr
 = 
	`vWreNameToBufr
pcWreBufr, 
pxTaskStusAay
[ 
x
 ].
pcTaskName
 );

4508 
	`rtf

pcWreBufr
, "\t%c\t%u\t%u\t%u\r\n", 
cStus
, ( 
pxTaskStusAay
[ 
x
 ].
uxCutPriܙy
, ( pxTaskStusAay[ x ].
usSckHighWMk
, ( pxTaskStusAay[ x ].
xTaskNumb
 );

4509 
pcWreBufr
 +
	`
(cWriteBuffer );

4514 
	`vPtFe

pxTaskStusAay
 );

4518 
	`mtCOVERAGE_TEST_MARKER
();

4520 
	}
}

4525 #i
cfigGENERATE_RUN_TIME_STATS
 =1 ) && ( 
cfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) && ( 
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

4527 
	$vTaskGRunTimeSts
* 
pcWreBufr
 )

4529 
TaskStus_t
 * 
pxTaskStusAay
;

4530 
UBaTy_t
 
uxAaySize
, 
x
;

4531 
ut32_t
 
ulTٮTime
, 
ulStsAsPage
;

4533 #i
cfigUSE_TRACE_FACILITY
 != 1 )

4535 #r 
cfigUSE_TRACE_FACILITY
 
mu
 
so
 
be
 
t
 
to
 1 

 
FeRTOSCfig
.
h

u
 
	`vTaskGRunTimeSts
().

4565 *
pcWreBufr
 = ( ) 0x00;

4569 
uxAaySize
 = 
uxCutNumbOfTasks
;

4574 
pxTaskStusAay
 = 
	`pvPtMloc

uxCutNumbOfTasks
 * 
TaskStus_t
 ) );

4576 if
pxTaskStusAay
 !
NULL
 )

4579 
uxAaySize
 = 
	`uxTaskGSyemS

pxTaskStusAay
, uxAaySize, &
ulTٮTime
 );

4582 
ulTٮTime
 /= 100UL;

4585 if
ulTٮTime
 > 0UL )

4588  
x
 = 0; x < 
uxAaySize
; x++ )

4593 
ulStsAsPage
 = 
pxTaskStusAay
[ 
x
 ].
ulRunTimeCou
 / 
ulTٮTime
;

4598 
pcWreBufr
 = 
	`vWreNameToBufr
pcWreBufr, 
pxTaskStusAay
[ 
x
 ].
pcTaskName
 );

4600 if
ulStsAsPage
 > 0UL )

4602 #ifde
ptLU_PRINTF_SPECIFIER_REQUIRED


4604 
	`rtf

pcWreBufr
, "\t%lu\t\t%lu%%\r\n", 
pxTaskStusAay
[ 
x
 ].
ulRunTimeCou
, 
ulStsAsPage
 );

4610 
	`rtf

pcWreBufr
, "\t%u\t\t%u%%\r\n", ( 
pxTaskStusAay
[ 
x
 ].
ulRunTimeCou
, ( 
ulStsAsPage
 );

4618 #ifde
ptLU_PRINTF_SPECIFIER_REQUIRED


4620 
	`rtf

pcWreBufr
, "\t%lu\t\t<1%%\r\n", 
pxTaskStusAay
[ 
x
 ].
ulRunTimeCou
 );

4626 
	`rtf

pcWreBufr
, "\t%u\t\t<1%%\r\n", ( 
pxTaskStusAay
[ 
x
 ].
ulRunTimeCou
 );

4631 
pcWreBufr
 +
	`
(cWriteBuffer );

4636 
	`mtCOVERAGE_TEST_MARKER
();

4641 
	`vPtFe

pxTaskStusAay
 );

4645 
	`mtCOVERAGE_TEST_MARKER
();

4647 
	}
}

4652 
TickTy_t
 
	$uxTaskRetEvtImVue
( )

4654 
TickTy_t
 
uxRu
;

4656 
uxRu
 = 
	`liGET_LIST_ITEM_VALUE
&
pxCutTCB
->
xEvtLiIm
 ) );

4660 
	`liSET_LIST_ITEM_VALUE
&
pxCutTCB
->
xEvtLiIm
 ), ( ( 
TickTy_t
 ) 
cfigMAX_PRIORITIES
 - ( TickTy_pxCutTCB->
uxPriܙy
 ) );

4662  
uxRu
;

4663 
	}
}

4666 #i
cfigUSE_MUTEXES
 == 1 )

4668 
TaskHd_t
 
	$pvTaskInemtMuxHdCou
( )

4672 if
pxCutTCB
 !
NULL
 )

4674 
pxCutTCB
->
uxMuxesHd
 )++;

4677  
pxCutTCB
;

4678 
	}
}

4683 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

4685 
ut32_t
 
	$ulTaskGicNifyTake

UBaTy_t
 
uxIndexToWa
,

4686 
BaTy_t
 
xCˬCouOnEx
,

4687 
TickTy_t
 
xTicksToWa
 )

4689 
ut32_t
 
ulRu
;

4691 
	`cfigASSERT

uxIndexToWa
 < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 );

4693 
	`skENTER_CRITICAL
();

4696 if
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ] == 0UL )

4699 
pxCutTCB
->
ucNifyS
[ 
uxIndexToWa
 ] = 
skWAITING_NOTIFICATION
;

4701 if
xTicksToWa
 > ( 
TickTy_t
 ) 0 )

4703 
	`vAddCutTaskToDayedLi

xTicksToWa
, 
pdTRUE
 );

4704 
	`aTASK_NOTIFY_TAKE_BLOCK

uxIndexToWa
 );

4710 
	`ptYIELD_WITHIN_API
();

4714 
	`mtCOVERAGE_TEST_MARKER
();

4719 
	`mtCOVERAGE_TEST_MARKER
();

4722 
	`skEXIT_CRITICAL
();

4724 
	`skENTER_CRITICAL
();

4726 
	`aTASK_NOTIFY_TAKE

uxIndexToWa
 );

4727 
ulRu
 = 
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ];

4729 if
ulRu
 != 0UL )

4731 if
xCˬCouOnEx
 !
pdFALSE
 )

4733 
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ] = 0UL;

4737 
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ] = 
ulRu
 - ( 
ut32_t
 ) 1;

4742 
	`mtCOVERAGE_TEST_MARKER
();

4745 
pxCutTCB
->
ucNifyS
[ 
uxIndexToWa
 ] = 
skNOT_WAITING_NOTIFICATION
;

4747 
	`skEXIT_CRITICAL
();

4749  
ulRu
;

4750 
	}
}

4755 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

4757 
BaTy_t
 
	$xTaskGicNifyWa

UBaTy_t
 
uxIndexToWa
,

4758 
ut32_t
 
ulBsToCˬOnEry
,

4759 
ut32_t
 
ulBsToCˬOnEx
,

4760 
ut32_t
 * 
pulNifitiVue
,

4761 
TickTy_t
 
xTicksToWa
 )

4763 
BaTy_t
 
xRu
;

4765 
	`cfigASSERT

uxIndexToWa
 < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 );

4767 
	`skENTER_CRITICAL
();

4770 if
pxCutTCB
->
ucNifyS
[ 
uxIndexToWa
 ] !
skNOTIFICATION_RECEIVED
 )

4775 
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ] &~
ulBsToCˬOnEry
;

4778 
pxCutTCB
->
ucNifyS
[ 
uxIndexToWa
 ] = 
skWAITING_NOTIFICATION
;

4780 if
xTicksToWa
 > ( 
TickTy_t
 ) 0 )

4782 
	`vAddCutTaskToDayedLi

xTicksToWa
, 
pdTRUE
 );

4783 
	`aTASK_NOTIFY_WAIT_BLOCK

uxIndexToWa
 );

4789 
	`ptYIELD_WITHIN_API
();

4793 
	`mtCOVERAGE_TEST_MARKER
();

4798 
	`mtCOVERAGE_TEST_MARKER
();

4801 
	`skEXIT_CRITICAL
();

4803 
	`skENTER_CRITICAL
();

4805 
	`aTASK_NOTIFY_WAIT

uxIndexToWa
 );

4807 if
pulNifitiVue
 !
NULL
 )

4811 *
pulNifitiVue
 = 
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ];

4818 if
pxCutTCB
->
ucNifyS
[ 
uxIndexToWa
 ] !
skNOTIFICATION_RECEIVED
 )

4821 
xRu
 = 
pdFALSE
;

4827 
pxCutTCB
->
ulNifdVue
[ 
uxIndexToWa
 ] &~
ulBsToCˬOnEx
;

4828 
xRu
 = 
pdTRUE
;

4831 
pxCutTCB
->
ucNifyS
[ 
uxIndexToWa
 ] = 
skNOT_WAITING_NOTIFICATION
;

4833 
	`skEXIT_CRITICAL
();

4835  
xRu
;

4836 
	}
}

4841 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

4843 
BaTy_t
 
	$xTaskGicNify

TaskHd_t
 
xTaskToNify
,

4844 
UBaTy_t
 
uxIndexToNify
,

4845 
ut32_t
 
ulVue
,

4846 
eNifyAi
 
eAi
,

4847 
ut32_t
 * 
pulPviousNifitiVue
 )

4849 
TCB_t
 * 
pxTCB
;

4850 
BaTy_t
 
xRu
 = 
pdPASS
;

4851 
ut8_t
 
ucOrigNifyS
;

4853 
	`cfigASSERT

uxIndexToNify
 < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 );

4854 
	`cfigASSERT

xTaskToNify
 );

4855 
pxTCB
 = 
xTaskToNify
;

4857 
	`skENTER_CRITICAL
();

4859 if
pulPviousNifitiVue
 !
NULL
 )

4861 *
pulPviousNifitiVue
 = 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ];

4864 
ucOrigNifyS
 = 
pxTCB
->
ucNifyS
[ 
uxIndexToNify
 ];

4866 
pxTCB
->
ucNifyS
[ 
uxIndexToNify
 ] = 
skNOTIFICATION_RECEIVED
;

4868  
eAi
 )

4870 
eSBs
:

4871 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] |
ulVue
;

4874 
eInemt
:

4875 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] )++;

4878 
eSVueWhOvwre
:

4879 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] = 
ulVue
;

4882 
eSVueWhoutOvwre
:

4884 if
ucOrigNifyS
 !
skNOTIFICATION_RECEIVED
 )

4886 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] = 
ulVue
;

4891 
xRu
 = 
pdFAIL
;

4896 
eNoAi
:

4907 
	`cfigASSERT

xTickCou
 =
TickTy_t
 ) 0 );

4912 
	`aTASK_NOTIFY

uxIndexToNify
 );

4916 if
ucOrigNifyS
 =
skWAITING_NOTIFICATION
 )

4918 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

4919 
	`vAddTaskToRdyLi

pxTCB
 );

4922 
	`cfigASSERT

	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) =
NULL
 );

4924 #i
cfigUSE_TICKLESS_IDLE
 != 0 )

4936 
	`vRetNextTaskUnblockTime
();

4940 if
pxTCB
->
uxPriܙy
 > 
pxCutTCB
->uxPriority )

4944 
	`skYIELD_IF_USING_PREEMPTION
();

4948 
	`mtCOVERAGE_TEST_MARKER
();

4953 
	`mtCOVERAGE_TEST_MARKER
();

4956 
	`skEXIT_CRITICAL
();

4958  
xRu
;

4959 
	}
}

4964 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

4966 
BaTy_t
 
	$xTaskGicNifyFromISR

TaskHd_t
 
xTaskToNify
,

4967 
UBaTy_t
 
uxIndexToNify
,

4968 
ut32_t
 
ulVue
,

4969 
eNifyAi
 
eAi
,

4970 
ut32_t
 * 
pulPviousNifitiVue
,

4971 
BaTy_t
 * 
pxHighPriܙyTaskWok
 )

4973 
TCB_t
 * 
pxTCB
;

4974 
ut8_t
 
ucOrigNifyS
;

4975 
BaTy_t
 
xRu
 = 
pdPASS
;

4976 
UBaTy_t
 
uxSavedIruStus
;

4978 
	`cfigASSERT

xTaskToNify
 );

4979 
	`cfigASSERT

uxIndexToNify
 < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 );

4997 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

4999 
pxTCB
 = 
xTaskToNify
;

5001 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

5003 if
pulPviousNifitiVue
 !
NULL
 )

5005 *
pulPviousNifitiVue
 = 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ];

5008 
ucOrigNifyS
 = 
pxTCB
->
ucNifyS
[ 
uxIndexToNify
 ];

5009 
pxTCB
->
ucNifyS
[ 
uxIndexToNify
 ] = 
skNOTIFICATION_RECEIVED
;

5011  
eAi
 )

5013 
eSBs
:

5014 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] |
ulVue
;

5017 
eInemt
:

5018 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] )++;

5021 
eSVueWhOvwre
:

5022 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] = 
ulVue
;

5025 
eSVueWhoutOvwre
:

5027 if
ucOrigNifyS
 !
skNOTIFICATION_RECEIVED
 )

5029 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] = 
ulVue
;

5034 
xRu
 = 
pdFAIL
;

5039 
eNoAi
:

5050 
	`cfigASSERT

xTickCou
 =
TickTy_t
 ) 0 );

5054 
	`aTASK_NOTIFY_FROM_ISR

uxIndexToNify
 );

5058 if
ucOrigNifyS
 =
skWAITING_NOTIFICATION
 )

5061 
	`cfigASSERT

	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) =
NULL
 );

5063 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

5065 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

5066 
	`vAddTaskToRdyLi

pxTCB
 );

5072 
	`vLiInEnd
&
xPdgRdyLi
 ), &
pxTCB
->
xEvtLiIm
 ) );

5075 if
pxTCB
->
uxPriܙy
 > 
pxCutTCB
->uxPriority )

5079 if
pxHighPriܙyTaskWok
 !
NULL
 )

5081 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

5087 
xYldPdg
 = 
pdTRUE
;

5091 
	`mtCOVERAGE_TEST_MARKER
();

5095 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

5097  
xRu
;

5098 
	}
}

5103 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

5105 
	$vTaskGicNifyGiveFromISR

TaskHd_t
 
xTaskToNify
,

5106 
UBaTy_t
 
uxIndexToNify
,

5107 
BaTy_t
 * 
pxHighPriܙyTaskWok
 )

5109 
TCB_t
 * 
pxTCB
;

5110 
ut8_t
 
ucOrigNifyS
;

5111 
UBaTy_t
 
uxSavedIruStus
;

5113 
	`cfigASSERT

xTaskToNify
 );

5114 
	`cfigASSERT

uxIndexToNify
 < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 );

5132 
	`ptASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

5134 
pxTCB
 = 
xTaskToNify
;

5136 
uxSavedIruStus
 = 
	`ptSET_INTERRUPT_MASK_FROM_ISR
();

5138 
ucOrigNifyS
 = 
pxTCB
->
ucNifyS
[ 
uxIndexToNify
 ];

5139 
pxTCB
->
ucNifyS
[ 
uxIndexToNify
 ] = 
skNOTIFICATION_RECEIVED
;

5143 
pxTCB
->
ulNifdVue
[ 
uxIndexToNify
 ] )++;

5145 
	`aTASK_NOTIFY_GIVE_FROM_ISR

uxIndexToNify
 );

5149 if
ucOrigNifyS
 =
skWAITING_NOTIFICATION
 )

5152 
	`cfigASSERT

	`liLIST_ITEM_CONTAINER
&
pxTCB
->
xEvtLiIm
 ) ) =
NULL
 );

5154 if
uxSchedurSuded
 =
UBaTy_t
 ) 
pdFALSE
 )

5156 
	`uxLiRemove
&
pxTCB
->
xSLiIm
 ) );

5157 
	`vAddTaskToRdyLi

pxTCB
 );

5163 
	`vLiInEnd
&
xPdgRdyLi
 ), &
pxTCB
->
xEvtLiIm
 ) );

5166 if
pxTCB
->
uxPriܙy
 > 
pxCutTCB
->uxPriority )

5170 if
pxHighPriܙyTaskWok
 !
NULL
 )

5172 *
pxHighPriܙyTaskWok
 = 
pdTRUE
;

5178 
xYldPdg
 = 
pdTRUE
;

5182 
	`mtCOVERAGE_TEST_MARKER
();

5186 
	`ptCLEAR_INTERRUPT_MASK_FROM_ISR

uxSavedIruStus
 );

5187 
	}
}

5192 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

5194 
BaTy_t
 
	$xTaskGicNifySCˬ

TaskHd_t
 
xTask
,

5195 
UBaTy_t
 
uxIndexToCˬ
 )

5197 
TCB_t
 * 
pxTCB
;

5198 
BaTy_t
 
xRu
;

5200 
	`cfigASSERT

uxIndexToCˬ
 < 
cfigTASK_NOTIFICATION_ARRAY_ENTRIES
 );

5204 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

5206 
	`skENTER_CRITICAL
();

5208 if
pxTCB
->
ucNifyS
[ 
uxIndexToCˬ
 ] =
skNOTIFICATION_RECEIVED
 )

5210 
pxTCB
->
ucNifyS
[ 
uxIndexToCˬ
 ] = 
skNOT_WAITING_NOTIFICATION
;

5211 
xRu
 = 
pdPASS
;

5215 
xRu
 = 
pdFAIL
;

5218 
	`skEXIT_CRITICAL
();

5220  
xRu
;

5221 
	}
}

5226 #i
cfigUSE_TASK_NOTIFICATIONS
 == 1 )

5228 
ut32_t
 
	$ulTaskGicNifyVueCˬ

TaskHd_t
 
xTask
,

5229 
UBaTy_t
 
uxIndexToCˬ
,

5230 
ut32_t
 
ulBsToCˬ
 )

5232 
TCB_t
 * 
pxTCB
;

5233 
ut32_t
 
ulRu
;

5237 
pxTCB
 = 
	`vGTCBFromHd

xTask
 );

5239 
	`skENTER_CRITICAL
();

5243 
ulRu
 = 
pxTCB
->
ulNifdVue
[ 
uxIndexToCˬ
 ];

5244 
pxTCB
->
ulNifdVue
[ 
uxIndexToCˬ
 ] &~
ulBsToCˬ
;

5246 
	`skEXIT_CRITICAL
();

5248  
ulRu
;

5249 
	}
}

5254 #i
cfigGENERATE_RUN_TIME_STATS
 =1 ) && ( 
INCLUDE_xTaskGIdTaskHd
 == 1 ) )

5256 
ut32_t
 
	$ulTaskGIdRunTimeCou
( )

5258  
xIdTaskHd
->
ulRunTimeCou
;

5259 
	}
}

5264 
	$vAddCutTaskToDayedLi

TickTy_t
 
xTicksToWa
,

5265 cڡ 
BaTy_t
 
xCBlockIndefy
 )

5267 
TickTy_t
 
xTimeToWake
;

5268 cڡ 
TickTy_t
 
xCڡTickCou
 = 
xTickCou
;

5270 #i
INCLUDE_xTaskAbtDay
 == 1 )

5275 
pxCutTCB
->
ucDayAb܋d
 = 
pdFALSE
;

5281 if
	`uxLiRemove
&
pxCutTCB
->
xSLiIm
 ) ) =
UBaTy_t
 ) 0 )

5285 
	`ptRESET_READY_PRIORITY

pxCutTCB
->
uxPriܙy
, 
uxTRdyPriܙy
 );

5289 
	`mtCOVERAGE_TEST_MARKER
();

5292 #i
INCLUDE_vTaskSud
 == 1 )

5294 if
xTicksToWa
 =
ptMAX_DELAY
 ) && ( 
xCBlockIndefy
 !
pdFALSE
 ) )

5299 
	`vLiInEnd
&
xSudedTaskLi
, &
pxCutTCB
->
xSLiIm
 ) );

5306 
xTimeToWake
 = 
xCڡTickCou
 + 
xTicksToWa
;

5309 
	`liSET_LIST_ITEM_VALUE
&
pxCutTCB
->
xSLiIm
 ), 
xTimeToWake
 );

5311 if
xTimeToWake
 < 
xCڡTickCou
 )

5315 
	`vLiIn

pxOvowDayedTaskLi
, &
pxCutTCB
->
xSLiIm
 ) );

5321 
	`vLiIn

pxDayedTaskLi
, &
pxCutTCB
->
xSLiIm
 ) );

5326 if
xTimeToWake
 < 
xNextTaskUnblockTime
 )

5328 
xNextTaskUnblockTime
 = 
xTimeToWake
;

5332 
	`mtCOVERAGE_TEST_MARKER
();

5342 
xTimeToWake
 = 
xCڡTickCou
 + 
xTicksToWa
;

5345 
	`liSET_LIST_ITEM_VALUE
&
pxCutTCB
->
xSLiIm
 ), 
xTimeToWake
 );

5347 if
xTimeToWake
 < 
xCڡTickCou
 )

5350 
	`vLiIn

pxOvowDayedTaskLi
, &
pxCutTCB
->
xSLiIm
 ) );

5355 
	`vLiIn

pxDayedTaskLi
, &
pxCutTCB
->
xSLiIm
 ) );

5360 if
xTimeToWake
 < 
xNextTaskUnblockTime
 )

5362 
xNextTaskUnblockTime
 = 
xTimeToWake
;

5366 
	`mtCOVERAGE_TEST_MARKER
();

5371 
xCBlockIndefy
;

5374 
	}
}

5380 #ifde
FREERTOS_MODULE_TEST


5381 
	~"sks__acss_funis.h
"

5385 #i
cfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H
 == 1 )

5387 
	~"䓹os_sks_c_addis.h
"

5389 #ifde
FREERTOS_TASKS_C_ADDITIONS_INIT


5390 
	$䓹os_sks_c_addis_
( )

5392 
	`FREERTOS_TASKS_C_ADDITIONS_INIT
();

5393 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\timers.c

28 
	~<dlib.h
>

33 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

35 
	~"FeRTOS.h
"

36 
	~"sk.h
"

37 
	~"queue.h
"

38 
	~"tims.h
"

40 #i
INCLUDE_xTimPdFuniCl
 =1 ) && ( 
cfigUSE_TIMERS
 == 0 )

41 #r 
cfigUSE_TIMERS
 
mu
 
be
 
t
 
to
 1
make
 
the
 
xTimPdFuniCl
(
funi
 
avaab
.

48 #unde
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


55 #i
cfigUSE_TIMERS
 == 1 )

58 
	#tmrNO_DELAY
 ( 
TickTy_t
 ) 0U

	)

62 #ide
cfigTIMER_SERVICE_TASK_NAME


63 
	#cfigTIMER_SERVICE_TASK_NAME
 "TmSvc"

	)

67 
	#tmrSTATUS_IS_ACTIVE
 ( ( 
ut8_t
 ) 0x01 )

	)

68 
	#tmrSTATUS_IS_STATICALLY_ALLOCATED
 ( ( 
ut8_t
 ) 0x02 )

	)

69 
	#tmrSTATUS_IS_AUTORELOAD
 ( ( 
ut8_t
 ) 0x04 )

	)

72 
	stmrTimCڌ


74 cڡ * 
	mpcTimName
;

75 
LiIm_t
 
	mxTimLiIm
;

76 
TickTy_t
 
	mxTimPiodInTicks
;

77 * 
	mpvTimID
;

78 
TimClbackFuni_t
 
	mpxClbackFuni
;

79 #i
cfigUSE_TRACE_FACILITY
 == 1 )

80 
UBaTy_t
 
	muxTimNumb
;

82 
ut8_t
 
	mucStus
;

83 } 
	txTIMER
;

87 
xTIMER
 
	tTim_t
;

94 
	stmrTimPams


96 
TickTy_t
 
	mxMesgeVue
;

97 
Tim_t
 * 
	mpxTim
;

98 } 
	tTimPam_t
;

101 
	stmrClbackPams


103 
PdedFuni_t
 
	mpxClbackFuni
;

104 * 
	mpvPam1
;

105 
ut32_t
 
	mulPam2
;

106 } 
	tClbackPams_t
;

110 
	stmrTimQueueMesge


112 
BaTy_t
 
	mxMesgeID
;

115 
TimPam_t
 
	mxTimPams
;

119 #i
INCLUDE_xTimPdFuniCl
 == 1 )

120 
ClbackPams_t
 
	mxClbackPams
;

122 } 
	mu
;

123 } 
	tDmTaskMesge_t
;

134 
PRIVILEGED_DATA
 
Li_t
 
	gxAiveTimLi1
;

135 
PRIVILEGED_DATA
 
Li_t
 
	gxAiveTimLi2
;

136 
PRIVILEGED_DATA
 
Li_t
 * 
	gpxCutTimLi
;

137 
PRIVILEGED_DATA
 
Li_t
 * 
	gpxOvowTimLi
;

140 
PRIVILEGED_DATA
 
QueueHd_t
 
	gxTimQueue
 = 
NULL
;

141 
PRIVILEGED_DATA
 
TaskHd_t
 
	gxTimTaskHd
 = 
NULL
;

151 
	$vCheckFVidLiAndQueue

PRIVILEGED_FUNCTION
;

158 
	$ptTASK_FUNCTION_PROTO

vTimTask
, 
pvPams
 ) 
PRIVILEGED_FUNCTION
;

164 
	$vProssReivedCommds

PRIVILEGED_FUNCTION
;

170 
BaTy_t
 
	$vInTimInAiveLi

Tim_t
 * cڡ 
pxTim
,

171 cڡ 
TickTy_t
 
xNextExpyTime
,

172 cڡ 
TickTy_t
 
xTimeNow
,

173 cڡ 
TickTy_t
 
xCommdTime
 ) 
PRIVILEGED_FUNCTION
;

179 
	$vProssExpedTim
cڡ 
TickTy_t
 
xNextExpeTime
,

180 cڡ 
TickTy_t
 
xTimeNow
 ) 
PRIVILEGED_FUNCTION
;

186 
	$vSwchTimLis

PRIVILEGED_FUNCTION
;

192 
TickTy_t
 
	$vSameTimeNow

BaTy_t
 * cڡ 
pxTimLisWeSwched
 ) 
PRIVILEGED_FUNCTION
;

200 
TickTy_t
 
	$vGNextExpeTime

BaTy_t
 * cڡ 
pxLiWasEmy
 ) 
PRIVILEGED_FUNCTION
;

206 
	$vProssTimOrBlockTask
cڡ 
TickTy_t
 
xNextExpeTime
,

207 
BaTy_t
 
xLiWasEmy
 ) 
PRIVILEGED_FUNCTION
;

213 
	$vInliNewTim
cڡ * cڡ 
pcTimName
,

214 cڡ 
TickTy_t
 
xTimPiodInTicks
,

215 cڡ 
UBaTy_t
 
uxAutoRd
,

216 * cڡ 
pvTimID
,

217 
TimClbackFuni_t
 
pxClbackFuni
,

218 
Tim_t
 * 
pxNewTim
 ) 
PRIVILEGED_FUNCTION
;

221 
BaTy_t
 
	$xTimCeTimTask
( )

223 
BaTy_t
 
xRu
 = 
pdFAIL
;

229 
	`vCheckFVidLiAndQueue
();

231 if
xTimQueue
 !
NULL
 )

233 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

235 
SticTask_t
 * 
pxTimTaskTCBBufr
 = 
NULL
;

236 
SckTy_t
 * 
pxTimTaskSckBufr
 = 
NULL
;

237 
ut32_t
 
ulTimTaskSckSize
;

239 
	`vAlitiGTimTaskMemy
&
pxTimTaskTCBBufr
, &
pxTimTaskSckBufr
, &
ulTimTaskSckSize
 );

240 
xTimTaskHd
 = 
	`xTaskCeStic

vTimTask
,

241 
cfigTIMER_SERVICE_TASK_NAME
,

242 
ulTimTaskSckSize
,

243 
NULL
,

244 
UBaTy_t
 ) 
cfigTIMER_TASK_PRIORITY
 ) | 
ptPRIVILEGE_BIT
,

245 
pxTimTaskSckBufr
,

246 
pxTimTaskTCBBufr
 );

248 if
xTimTaskHd
 !
NULL
 )

250 
xRu
 = 
pdPASS
;

255 
xRu
 = 
	`xTaskCe

vTimTask
,

256 
cfigTIMER_SERVICE_TASK_NAME
,

257 
cfigTIMER_TASK_STACK_DEPTH
,

258 
NULL
,

259 
UBaTy_t
 ) 
cfigTIMER_TASK_PRIORITY
 ) | 
ptPRIVILEGE_BIT
,

260 &
xTimTaskHd
 );

266 
	`mtCOVERAGE_TEST_MARKER
();

269 
	`cfigASSERT

xRu
 );

270  
xRu
;

271 
	}
}

274 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

276 
TimHd_t
 
	$xTimCe
cڡ * cڡ 
pcTimName
,

277 cڡ 
TickTy_t
 
xTimPiodInTicks
,

278 cڡ 
UBaTy_t
 
uxAutoRd
,

279 * cڡ 
pvTimID
,

280 
TimClbackFuni_t
 
pxClbackFuni
 )

282 
Tim_t
 * 
pxNewTim
;

284 
pxNewTim
 = ( 
Tim_t
 * ) 
	`pvPtMloc
( ( Timer_t ) );

286 if
pxNewTim
 !
NULL
 )

291 
pxNewTim
->
ucStus
 = 0x00;

292 
	`vInliNewTim

pcTimName
, 
xTimPiodInTicks
, 
uxAutoRd
, 
pvTimID
, 
pxClbackFuni
, 
pxNewTim
 );

295  
pxNewTim
;

296 
	}
}

301 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

303 
TimHd_t
 
	$xTimCeStic
cڡ * cڡ 
pcTimName
,

304 cڡ 
TickTy_t
 
xTimPiodInTicks
,

305 cڡ 
UBaTy_t
 
uxAutoRd
,

306 * cڡ 
pvTimID
,

307 
TimClbackFuni_t
 
pxClbackFuni
,

308 
SticTim_t
 * 
pxTimBufr
 )

310 
Tim_t
 * 
pxNewTim
;

312 #i
cfigASSERT_DEFINED
 == 1 )

317 vީ
size_t
 
xSize
 = 
SticTim_t
 );

318 
	`cfigASSERT

xSize
 =
Tim_t
 ) );

319 
xSize
;

324 
	`cfigASSERT

pxTimBufr
 );

325 
pxNewTim
 = ( 
Tim_t
 * ) 
pxTimBufr
;

327 if
pxNewTim
 !
NULL
 )

332 
pxNewTim
->
ucStus
 = 
tmrSTATUS_IS_STATICALLY_ALLOCATED
;

334 
	`vInliNewTim

pcTimName
, 
xTimPiodInTicks
, 
uxAutoRd
, 
pvTimID
, 
pxClbackFuni
, 
pxNewTim
 );

337  
pxNewTim
;

338 
	}
}

343 
	$vInliNewTim
cڡ * cڡ 
pcTimName
,

344 cڡ 
TickTy_t
 
xTimPiodInTicks
,

345 cڡ 
UBaTy_t
 
uxAutoRd
,

346 * cڡ 
pvTimID
,

347 
TimClbackFuni_t
 
pxClbackFuni
,

348 
Tim_t
 * 
pxNewTim
 )

351 
	`cfigASSERT

xTimPiodInTicks
 > 0 ) );

353 if
pxNewTim
 !
NULL
 )

357 
	`vCheckFVidLiAndQueue
();

361 
pxNewTim
->
pcTimName
 =cTimerName;

362 
pxNewTim
->
xTimPiodInTicks
 = xTimerPeriodInTicks;

363 
pxNewTim
->
pvTimID
 =vTimerID;

364 
pxNewTim
->
pxClbackFuni
 =xCallbackFunction;

365 
	`vLiInliIm
&
pxNewTim
->
xTimLiIm
 ) );

367 if
uxAutoRd
 !
pdFALSE
 )

369 
pxNewTim
->
ucStus
 |
tmrSTATUS_IS_AUTORELOAD
;

372 
	`aTIMER_CREATE

pxNewTim
 );

374 
	}
}

377 
BaTy_t
 
	$xTimGicCommd

TimHd_t
 
xTim
,

378 cڡ 
BaTy_t
 
xCommdID
,

379 cڡ 
TickTy_t
 
xOiڮVue
,

380 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
,

381 cڡ 
TickTy_t
 
xTicksToWa
 )

383 
BaTy_t
 
xRu
 = 
pdFAIL
;

384 
DmTaskMesge_t
 
xMesge
;

386 
	`cfigASSERT

xTim
 );

390 if
xTimQueue
 !
NULL
 )

393 
xMesge
.
xMesgeID
 = 
xCommdID
;

394 
xMesge
.
u
.
xTimPams
.
xMesgeVue
 = 
xOiڮVue
;

395 
xMesge
.
u
.
xTimPams
.
pxTim
 = 
xTim
;

397 if
xCommdID
 < 
tmrFIRST_FROM_ISR_COMMAND
 )

399 if
	`xTaskGSchedurS
(=
skSCHEDULER_RUNNING
 )

401 
xRu
 = 
	`xQueueSdToBack

xTimQueue
, &
xMesge
, 
xTicksToWa
 );

405 
xRu
 = 
	`xQueueSdToBack

xTimQueue
, &
xMesge
, 
tmrNO_DELAY
 );

410 
xRu
 = 
	`xQueueSdToBackFromISR

xTimQueue
, &
xMesge
, 
pxHighPriܙyTaskWok
 );

413 
	`aTIMER_COMMAND_SEND

xTim
, 
xCommdID
, 
xOiڮVue
, 
xRu
 );

417 
	`mtCOVERAGE_TEST_MARKER
();

420  
xRu
;

421 
	}
}

424 
TaskHd_t
 
	$xTimGTimDmTaskHd
( )

428 
	`cfigASSERT

xTimTaskHd
 !
NULL
 ) );

429  
xTimTaskHd
;

430 
	}
}

433 
TickTy_t
 
	$xTimGPiod

TimHd_t
 
xTim
 )

435 
Tim_t
 * 
pxTim
 = 
xTim
;

437 
	`cfigASSERT

xTim
 );

438  
pxTim
->
xTimPiodInTicks
;

439 
	}
}

442 
	$vTimSRdMode

TimHd_t
 
xTim
,

443 cڡ 
UBaTy_t
 
uxAutoRd
 )

445 
Tim_t
 * 
pxTim
 = 
xTim
;

447 
	`cfigASSERT

xTim
 );

448 
	`skENTER_CRITICAL
();

450 if
uxAutoRd
 !
pdFALSE
 )

452 
pxTim
->
ucStus
 |
tmrSTATUS_IS_AUTORELOAD
;

456 
pxTim
->
ucStus
 &~
tmrSTATUS_IS_AUTORELOAD
;

459 
	`skEXIT_CRITICAL
();

460 
	}
}

463 
UBaTy_t
 
	$uxTimGRdMode

TimHd_t
 
xTim
 )

465 
Tim_t
 * 
pxTim
 = 
xTim
;

466 
UBaTy_t
 
uxRu
;

468 
	`cfigASSERT

xTim
 );

469 
	`skENTER_CRITICAL
();

471 if
pxTim
->
ucStus
 & 
tmrSTATUS_IS_AUTORELOAD
 ) == 0 )

474 
uxRu
 = ( 
UBaTy_t
 ) 
pdFALSE
;

479 
uxRu
 = ( 
UBaTy_t
 ) 
pdTRUE
;

482 
	`skEXIT_CRITICAL
();

484  
uxRu
;

485 
	}
}

488 
TickTy_t
 
	$xTimGExpyTime

TimHd_t
 
xTim
 )

490 
Tim_t
 * 
pxTim
 = 
xTim
;

491 
TickTy_t
 
xRu
;

493 
	`cfigASSERT

xTim
 );

494 
xRu
 = 
	`liGET_LIST_ITEM_VALUE
&
pxTim
->
xTimLiIm
 ) );

495  
xRu
;

496 
	}
}

499 cڡ * 
	$pcTimGName

TimHd_t
 
xTim
 )

501 
Tim_t
 * 
pxTim
 = 
xTim
;

503 
	`cfigASSERT

xTim
 );

504  
pxTim
->
pcTimName
;

505 
	}
}

508 
	$vProssExpedTim
cڡ 
TickTy_t
 
xNextExpeTime
,

509 cڡ 
TickTy_t
 
xTimeNow
 )

511 
BaTy_t
 
xResu
;

512 
Tim_t
 * cڡ 
pxTim
 = ( Tim_* ) 
	`liGET_OWNER_OF_HEAD_ENTRY

pxCutTimLi
 );

517 
	`uxLiRemove
&
pxTim
->
xTimLiIm
 ) );

518 
	`aTIMER_EXPIRED

pxTim
 );

522 if
pxTim
->
ucStus
 & 
tmrSTATUS_IS_AUTORELOAD
 ) != 0 )

527 if
	`vInTimInAiveLi

pxTim
, ( 
xNextExpeTime
 +xTim->
xTimPiodInTicks
 ), 
xTimeNow
, xNextExpeTim!
pdFALSE
 )

531 
xResu
 = 
	`xTimGicCommd

pxTim
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpeTime
, 
NULL
, 
tmrNO_DELAY
 );

532 
	`cfigASSERT

xResu
 );

533 
xResu
;

537 
	`mtCOVERAGE_TEST_MARKER
();

542 
pxTim
->
ucStus
 &~
tmrSTATUS_IS_ACTIVE
;

543 
	`mtCOVERAGE_TEST_MARKER
();

547 
pxTim
->
	`pxClbackFuni

TimHd_t
 )xTimer );

548 
	}
}

551 
	$ptTASK_FUNCTION

vTimTask
, 
pvPams
 )

553 
TickTy_t
 
xNextExpeTime
;

554 
BaTy_t
 
xLiWasEmy
;

557 
pvPams
;

559 #i
cfigUSE_DAEMON_TASK_STARTUP_HOOK
 == 1 )

561 
	`vAlitiDmTaskSupHook
( );

567 
	`vAlitiDmTaskSupHook
();

575 
xNextExpeTime
 = 
	`vGNextExpeTime
&
xLiWasEmy
 );

579 
	`vProssTimOrBlockTask

xNextExpeTime
, 
xLiWasEmy
 );

582 
	`vProssReivedCommds
();

584 
	}
}

587 
	$vProssTimOrBlockTask
cڡ 
TickTy_t
 
xNextExpeTime
,

588 
BaTy_t
 
xLiWasEmy
 )

590 
TickTy_t
 
xTimeNow
;

591 
BaTy_t
 
xTimLisWeSwched
;

593 
	`vTaskSudA
();

600 
xTimeNow
 = 
	`vSameTimeNow
&
xTimLisWeSwched
 );

602 if
xTimLisWeSwched
 =
pdFALSE
 )

605 if
xLiWasEmy
 =
pdFALSE
 ) && ( 
xNextExpeTime
 <
xTimeNow
 ) )

607 
	`xTaskResumeA
();

608 
	`vProssExpedTim

xNextExpeTime
, 
xTimeNow
 );

618 if
xLiWasEmy
 !
pdFALSE
 )

622 
xLiWasEmy
 = 
	`liLIST_IS_EMPTY

pxOvowTimLi
 );

625 
	`vQueueWaFMesgeReried

xTimQueue
, ( 
xNextExpeTime
 - 
xTimeNow
 ), 
xLiWasEmy
 );

627 if
	`xTaskResumeA
(=
pdFALSE
 )

633 
	`ptYIELD_WITHIN_API
();

637 
	`mtCOVERAGE_TEST_MARKER
();

643 
	`xTaskResumeA
();

646 
	}
}

649 
TickTy_t
 
	$vGNextExpeTime

BaTy_t
 * cڡ 
pxLiWasEmy
 )

651 
TickTy_t
 
xNextExpeTime
;

660 *
pxLiWasEmy
 = 
	`liLIST_IS_EMPTY

pxCutTimLi
 );

662 if*
pxLiWasEmy
 =
pdFALSE
 )

664 
xNextExpeTime
 = 
	`liGET_ITEM_VALUE_OF_HEAD_ENTRY

pxCutTimLi
 );

669 
xNextExpeTime
 = ( 
TickTy_t
 ) 0U;

672  
xNextExpeTime
;

673 
	}
}

676 
TickTy_t
 
	$vSameTimeNow

BaTy_t
 * cڡ 
pxTimLisWeSwched
 )

678 
TickTy_t
 
xTimeNow
;

679 
PRIVILEGED_DATA
 
TickTy_t
 
xLaTime
 = ( TickType_t ) 0U;

681 
xTimeNow
 = 
	`xTaskGTickCou
();

683 if
xTimeNow
 < 
xLaTime
 )

685 
	`vSwchTimLis
();

686 *
pxTimLisWeSwched
 = 
pdTRUE
;

690 *
pxTimLisWeSwched
 = 
pdFALSE
;

693 
xLaTime
 = 
xTimeNow
;

695  
xTimeNow
;

696 
	}
}

699 
BaTy_t
 
	$vInTimInAiveLi

Tim_t
 * cڡ 
pxTim
,

700 cڡ 
TickTy_t
 
xNextExpyTime
,

701 cڡ 
TickTy_t
 
xTimeNow
,

702 cڡ 
TickTy_t
 
xCommdTime
 )

704 
BaTy_t
 
xProssTimNow
 = 
pdFALSE
;

706 
	`liSET_LIST_ITEM_VALUE
&
pxTim
->
xTimLiIm
 ), 
xNextExpyTime
 );

707 
	`liSET_LIST_ITEM_OWNER
&
pxTim
->
xTimLiIm
 ),xTimer );

709 if
xNextExpyTime
 <
xTimeNow
 )

713 if
TickTy_t
 ) ( 
xTimeNow
 - 
xCommdTime
 ) ) >
pxTim
->
xTimPiodInTicks
 )

717 
xProssTimNow
 = 
pdTRUE
;

721 
	`vLiIn

pxOvowTimLi
, &
pxTim
->
xTimLiIm
 ) );

726 if
xTimeNow
 < 
xCommdTime
 ) && ( 
xNextExpyTime
 >= xCommandTime ) )

731 
xProssTimNow
 = 
pdTRUE
;

735 
	`vLiIn

pxCutTimLi
, &
pxTim
->
xTimLiIm
 ) );

739  
xProssTimNow
;

740 
	}
}

743 
	$vProssReivedCommds
( )

745 
DmTaskMesge_t
 
xMesge
;

746 
Tim_t
 * 
pxTim
;

747 
BaTy_t
 
xTimLisWeSwched
, 
xResu
;

748 
TickTy_t
 
xTimeNow
;

750  
	`xQueueReive

xTimQueue
, &
xMesge
, 
tmrNO_DELAY
 ) !
pdFAIL
 )

752 #i
INCLUDE_xTimPdFuniCl
 == 1 )

756 if
xMesge
.
xMesgeID
 < ( 
BaTy_t
 ) 0 )

758 cڡ 
ClbackPams_t
 * cڡ 
pxClback
 = &
xMesge
.
u
.
xClbackPams
 );

762 
	`cfigASSERT

pxClback
 );

765 
pxClback
->
	`pxClbackFuni
pxClback->
pvPam1
,xClback->
ulPam2
 );

769 
	`mtCOVERAGE_TEST_MARKER
();

776 if
xMesge
.
xMesgeID
 >
BaTy_t
 ) 0 )

780 
pxTim
 = 
xMesge
.
u
.
xTimPams
.pxTimer;

782 if
	`liIS_CONTAINED_WITHIN

NULL
, &
pxTim
->
xTimLiIm
 ) ) =
pdFALSE
 )

785 
	`uxLiRemove
&
pxTim
->
xTimLiIm
 ) );

789 
	`mtCOVERAGE_TEST_MARKER
();

792 
	`aTIMER_COMMAND_RECEIVED

pxTim
, 
xMesge
.
xMesgeID
, xMesge.
u
.
xTimPams
.
xMesgeVue
 );

800 
xTimeNow
 = 
	`vSameTimeNow
&
xTimLisWeSwched
 );

802  
xMesge
.
xMesgeID
 )

804 
tmrCOMMAND_START
:

805 
tmrCOMMAND_START_FROM_ISR
:

806 
tmrCOMMAND_RESET
:

807 
tmrCOMMAND_RESET_FROM_ISR
:

808 
tmrCOMMAND_START_DONT_TRACE
:

810 
pxTim
->
ucStus
 |
tmrSTATUS_IS_ACTIVE
;

812 if
	`vInTimInAiveLi

pxTim
, 
xMesge
.
u
.
xTimPams
.
xMesgeVue
 +xTim->
xTimPiodInTicks
, 
xTimeNow
, xMesge.u.xTimPams.xMesgeVu!
pdFALSE
 )

816 
pxTim
->
	`pxClbackFuni

TimHd_t
 )xTimer );

817 
	`aTIMER_EXPIRED

pxTim
 );

819 if
pxTim
->
ucStus
 & 
tmrSTATUS_IS_AUTORELOAD
 ) != 0 )

821 
xResu
 = 
	`xTimGicCommd

pxTim
, 
tmrCOMMAND_START_DONT_TRACE
, 
xMesge
.
u
.
xTimPams
.
xMesgeVue
 +xTim->
xTimPiodInTicks
, 
NULL
, 
tmrNO_DELAY
 );

822 
	`cfigASSERT

xResu
 );

823 
xResu
;

827 
	`mtCOVERAGE_TEST_MARKER
();

832 
	`mtCOVERAGE_TEST_MARKER
();

837 
tmrCOMMAND_STOP
:

838 
tmrCOMMAND_STOP_FROM_ISR
:

840 
pxTim
->
ucStus
 &~
tmrSTATUS_IS_ACTIVE
;

843 
tmrCOMMAND_CHANGE_PERIOD
:

844 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
:

845 
pxTim
->
ucStus
 |
tmrSTATUS_IS_ACTIVE
;

846 
pxTim
->
xTimPiodInTicks
 = 
xMesge
.
u
.
xTimPams
.
xMesgeVue
;

847 
	`cfigASSERT

pxTim
->
xTimPiodInTicks
 > 0 ) );

855 
	`vInTimInAiveLi

pxTim
, ( 
xTimeNow
 +xTim->
xTimPiodInTicks
 ), xTimeNow, xTimeNow );

858 
tmrCOMMAND_DELETE
:

859 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

864 if
pxTim
->
ucStus
 & 
tmrSTATUS_IS_STATICALLY_ALLOCATED
 ) =
ut8_t
 ) 0 )

866 
	`vPtFe

pxTim
 );

870 
pxTim
->
ucStus
 &~
tmrSTATUS_IS_ACTIVE
;

879 
pxTim
->
ucStus
 &~
tmrSTATUS_IS_ACTIVE
;

890 
	}
}

893 
	$vSwchTimLis
( )

895 
TickTy_t
 
xNextExpeTime
, 
xRdTime
;

896 
Li_t
 * 
pxTemp
;

897 
Tim_t
 * 
pxTim
;

898 
BaTy_t
 
xResu
;

904  
	`liLIST_IS_EMPTY

pxCutTimLi
 ) =
pdFALSE
 )

906 
xNextExpeTime
 = 
	`liGET_ITEM_VALUE_OF_HEAD_ENTRY

pxCutTimLi
 );

909 
pxTim
 = ( 
Tim_t
 * ) 
	`liGET_OWNER_OF_HEAD_ENTRY

pxCutTimLi
 );

910 
	`uxLiRemove
&
pxTim
->
xTimLiIm
 ) );

911 
	`aTIMER_EXPIRED

pxTim
 );

916 
pxTim
->
	`pxClbackFuni

TimHd_t
 )xTimer );

918 if
pxTim
->
ucStus
 & 
tmrSTATUS_IS_AUTORELOAD
 ) != 0 )

926 
xRdTime
 = ( 
xNextExpeTime
 + 
pxTim
->
xTimPiodInTicks
 );

928 if
xRdTime
 > 
xNextExpeTime
 )

930 
	`liSET_LIST_ITEM_VALUE
&
pxTim
->
xTimLiIm
 ), 
xRdTime
 );

931 
	`liSET_LIST_ITEM_OWNER
&
pxTim
->
xTimLiIm
 ),xTimer );

932 
	`vLiIn

pxCutTimLi
, &
pxTim
->
xTimLiIm
 ) );

936 
xResu
 = 
	`xTimGicCommd

pxTim
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpeTime
, 
NULL
, 
tmrNO_DELAY
 );

937 
	`cfigASSERT

xResu
 );

938 
xResu
;

943 
	`mtCOVERAGE_TEST_MARKER
();

947 
pxTemp
 = 
pxCutTimLi
;

948 
pxCutTimLi
 = 
pxOvowTimLi
;

949 
pxOvowTimLi
 = 
pxTemp
;

950 
	}
}

953 
	$vCheckFVidLiAndQueue
( )

958 
	`skENTER_CRITICAL
();

960 if
xTimQueue
 =
NULL
 )

962 
	`vLiInli
&
xAiveTimLi1
 );

963 
	`vLiInli
&
xAiveTimLi2
 );

964 
pxCutTimLi
 = &
xAiveTimLi1
;

965 
pxOvowTimLi
 = &
xAiveTimLi2
;

967 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

971 
PRIVILEGED_DATA
 
SticQueue_t
 
xSticTimQueue
;

972 
PRIVILEGED_DATA
 
ut8_t
 
ucSticTimQueueStage
[ ( 
size_t
 ) 
cfigTIMER_QUEUE_LENGTH
 * 
DmTaskMesge_t
 ) ];

974 
xTimQueue
 = 
	`xQueueCeStic

UBaTy_t
 ) 
cfigTIMER_QUEUE_LENGTH
, ( UBaTy_
DmTaskMesge_t
 ), &
ucSticTimQueueStage
[ 0 ] ), &
xSticTimQueue
 );

978 
xTimQueue
 = 
	`xQueueCe

UBaTy_t
 ) 
cfigTIMER_QUEUE_LENGTH
, 
DmTaskMesge_t
 ) );

982 #i
cfigQUEUE_REGISTRY_SIZE
 > 0 )

984 if
xTimQueue
 !
NULL
 )

986 
	`vQueueAddToRegiry

xTimQueue
, "TmrQ" );

990 
	`mtCOVERAGE_TEST_MARKER
();

997 
	`mtCOVERAGE_TEST_MARKER
();

1000 
	`skEXIT_CRITICAL
();

1001 
	}
}

1004 
BaTy_t
 
	$xTimIsTimAive

TimHd_t
 
xTim
 )

1006 
BaTy_t
 
xRu
;

1007 
Tim_t
 * 
pxTim
 = 
xTim
;

1009 
	`cfigASSERT

xTim
 );

1012 
	`skENTER_CRITICAL
();

1014 if
pxTim
->
ucStus
 & 
tmrSTATUS_IS_ACTIVE
 ) == 0 )

1016 
xRu
 = 
pdFALSE
;

1020 
xRu
 = 
pdTRUE
;

1023 
	`skEXIT_CRITICAL
();

1025  
xRu
;

1026 
	}
}

1029 * 
	$pvTimGTimID
cڡ 
TimHd_t
 
xTim
 )

1031 
Tim_t
 * cڡ 
pxTim
 = 
xTim
;

1032 * 
pvRu
;

1034 
	`cfigASSERT

xTim
 );

1036 
	`skENTER_CRITICAL
();

1038 
pvRu
 = 
pxTim
->
pvTimID
;

1040 
	`skEXIT_CRITICAL
();

1042  
pvRu
;

1043 
	}
}

1046 
	$vTimSTimID

TimHd_t
 
xTim
,

1047 * 
pvNewID
 )

1049 
Tim_t
 * cڡ 
pxTim
 = 
xTim
;

1051 
	`cfigASSERT

xTim
 );

1053 
	`skENTER_CRITICAL
();

1055 
pxTim
->
pvTimID
 = 
pvNewID
;

1057 
	`skEXIT_CRITICAL
();

1058 
	}
}

1061 #i
INCLUDE_xTimPdFuniCl
 == 1 )

1063 
BaTy_t
 
	$xTimPdFuniClFromISR

PdedFuni_t
 
xFuniToPd
,

1064 * 
pvPam1
,

1065 
ut32_t
 
ulPam2
,

1066 
BaTy_t
 * 
pxHighPriܙyTaskWok
 )

1068 
DmTaskMesge_t
 
xMesge
;

1069 
BaTy_t
 
xRu
;

1073 
xMesge
.
xMesgeID
 = 
tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
;

1074 
xMesge
.
u
.
xClbackPams
.
pxClbackFuni
 = 
xFuniToPd
;

1075 
xMesge
.
u
.
xClbackPams
.
pvPam1
 =vParameter1;

1076 
xMesge
.
u
.
xClbackPams
.
ulPam2
 = ulParameter2;

1078 
xRu
 = 
	`xQueueSdFromISR

xTimQueue
, &
xMesge
, 
pxHighPriܙyTaskWok
 );

1080 
	`aPEND_FUNC_CALL_FROM_ISR

xFuniToPd
, 
pvPam1
, 
ulPam2
, 
xRu
 );

1082  
xRu
;

1083 
	}
}

1088 #i
INCLUDE_xTimPdFuniCl
 == 1 )

1090 
BaTy_t
 
	$xTimPdFuniCl

PdedFuni_t
 
xFuniToPd
,

1091 * 
pvPam1
,

1092 
ut32_t
 
ulPam2
,

1093 
TickTy_t
 
xTicksToWa
 )

1095 
DmTaskMesge_t
 
xMesge
;

1096 
BaTy_t
 
xRu
;

1101 
	`cfigASSERT

xTimQueue
 );

1105 
xMesge
.
xMesgeID
 = 
tmrCOMMAND_EXECUTE_CALLBACK
;

1106 
xMesge
.
u
.
xClbackPams
.
pxClbackFuni
 = 
xFuniToPd
;

1107 
xMesge
.
u
.
xClbackPams
.
pvPam1
 =vParameter1;

1108 
xMesge
.
u
.
xClbackPams
.
ulPam2
 = ulParameter2;

1110 
xRu
 = 
	`xQueueSdToBack

xTimQueue
, &
xMesge
, 
xTicksToWa
 );

1112 
	`aPEND_FUNC_CALL

xFuniToPd
, 
pvPam1
, 
ulPam2
, 
xRu
 );

1114  
xRu
;

1115 
	}
}

1120 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1122 
UBaTy_t
 
	$uxTimGTimNumb

TimHd_t
 
xTim
 )

1124  ( ( 
Tim_t
 * ) 
xTim
 )->
uxTimNumb
;

1125 
	}
}

1130 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1132 
	$vTimSTimNumb

TimHd_t
 
xTim
,

1133 
UBaTy_t
 
uxTimNumb
 )

1135 
Tim_t
 * ) 
xTim
 )->
uxTimNumb
 = uxTimerNumber;

1136 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\timers.h

28 #ide
TIMERS_H


29 
	#TIMERS_H


	)

31 #ide
INC_FREERTOS_H


37 
	~"sk.h
"

41 #ifde
__lulus


55 
	#tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
 ( ( 
BaTy_t
 ) -2 )

	)

56 
	#tmrCOMMAND_EXECUTE_CALLBACK
 ( ( 
BaTy_t
 ) -1 )

	)

57 
	#tmrCOMMAND_START_DONT_TRACE
 ( ( 
BaTy_t
 ) 0 )

	)

58 
	#tmrCOMMAND_START
 ( ( 
BaTy_t
 ) 1 )

	)

59 
	#tmrCOMMAND_RESET
 ( ( 
BaTy_t
 ) 2 )

	)

60 
	#tmrCOMMAND_STOP
 ( ( 
BaTy_t
 ) 3 )

	)

61 
	#tmrCOMMAND_CHANGE_PERIOD
 ( ( 
BaTy_t
 ) 4 )

	)

62 
	#tmrCOMMAND_DELETE
 ( ( 
BaTy_t
 ) 5 )

	)

64 
	#tmrFIRST_FROM_ISR_COMMAND
 ( ( 
BaTy_t
 ) 6 )

	)

65 
	#tmrCOMMAND_START_FROM_ISR
 ( ( 
BaTy_t
 ) 6 )

	)

66 
	#tmrCOMMAND_RESET_FROM_ISR
 ( ( 
BaTy_t
 ) 7 )

	)

67 
	#tmrCOMMAND_STOP_FROM_ISR
 ( ( 
BaTy_t
 ) 8 )

	)

68 
	#tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 ( ( 
BaTy_t
 ) 9 )

	)

77 
tmrTimCڌ
;

78 
tmrTimCڌ
 * 
	tTimHd_t
;

83 (* 
TimClbackFuni_t
)
	tTimHd_t
 
	txTim
 );

89 (* 
PdedFuni_t
)( *,

90 
	tut32_t
 );

229 #i
cfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

230 
TimHd_t
 
xTimCe
cڡ * cڡ 
pcTimName
,

231 cڡ 
TickTy_t
 
xTimPiodInTicks
,

232 cڡ 
UBaTy_t
 
uxAutoRd
,

233 * cڡ 
pvTimID
,

234 
TimClbackFuni_t
 
pxClbackFuni
 ) 
PRIVILEGED_FUNCTION
;

359 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

360 
TimHd_t
 
xTimCeStic
cڡ * cڡ 
pcTimName
,

361 cڡ 
TickTy_t
 
xTimPiodInTicks
,

362 cڡ 
UBaTy_t
 
uxAutoRd
,

363 * cڡ 
pvTimID
,

364 
TimClbackFuni_t
 
pxClbackFuni
,

365 
SticTim_t
 * 
pxTimBufr
 ) 
PRIVILEGED_FUNCTION
;

388 * 
pvTimGTimID
cڡ 
TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

409 
vTimSTimID

TimHd_t
 
xTim
,

410 * 
pvNewID
 ) 
PRIVILEGED_FUNCTION
;

447 
BaTy_t
 
xTimIsTimAive

TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

455 
TaskHd_t
 
xTimGTimDmTaskHd

PRIVILEGED_FUNCTION
;

507 
	#xTimS

xTim
, 
xTicksToWa
 ) \

508 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_START
, ( 
	`xTaskGTickCou
(), 
NULL
, ( 
xTicksToWa
 ) )

	)

550 
	#xTimSt

xTim
, 
xTicksToWa
 ) \

551 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_STOP
, 0U, 
NULL
, ( 
xTicksToWa
 ) )

	)

631 
	#xTimChgePiod

xTim
, 
xNewPiod
, 
xTicksToWa
 ) \

632 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_CHANGE_PERIOD
, ( 
xNewPiod
 ), 
NULL
, ( 
xTicksToWa
 ) )

	)

670 
	#xTimDe

xTim
, 
xTicksToWa
 ) \

671 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_DELETE
, 0U, 
NULL
, ( 
xTicksToWa
 ) )

	)

795 
	#xTimRet

xTim
, 
xTicksToWa
 ) \

796 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_RESET
, ( 
	`xTaskGTickCou
(), 
NULL
, ( 
xTicksToWa
 ) )

	)

882 
	#xTimSFromISR

xTim
, 
pxHighPriܙyTaskWok
 ) \

883 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_START_FROM_ISR
, ( 
	`xTaskGTickCouFromISR
(), ( 
pxHighPriܙyTaskWok
 ), 0U )

	)

946 
	#xTimStFromISR

xTim
, 
pxHighPriܙyTaskWok
 ) \

947 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_STOP_FROM_ISR
, 0, ( 
pxHighPriܙyTaskWok
 ), 0U )

	)

1020 
	#xTimChgePiodFromISR

xTim
, 
xNewPiod
, 
pxHighPriܙyTaskWok
 ) \

1021 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
, ( 
xNewPiod
 ), ( 
pxHighPriܙyTaskWok
 ), 0U )

	)

1107 
	#xTimRetFromISR

xTim
, 
pxHighPriܙyTaskWok
 ) \

1108 
	`xTimGicCommd

xTim
 ), 
tmrCOMMAND_RESET_FROM_ISR
, ( 
	`xTaskGTickCouFromISR
(), ( 
pxHighPriܙyTaskWok
 ), 0U )

	)

1199 
BaTy_t
 
xTimPdFuniClFromISR

PdedFuni_t
 
xFuniToPd
,

1200 * 
pvPam1
,

1201 
ut32_t
 
ulPam2
,

1202 
BaTy_t
 * 
pxHighPriܙyTaskWok
 ) 
PRIVILEGED_FUNCTION
;

1236 
BaTy_t
 
xTimPdFuniCl

PdedFuni_t
 
xFuniToPd
,

1237 * 
pvPam1
,

1238 
ut32_t
 
ulPam2
,

1239 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

1250 cڡ * 
pcTimGName

TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

1267 
vTimSRdMode

TimHd_t
 
xTim
,

1268 cڡ 
UBaTy_t
 
uxAutoRd
 ) 
PRIVILEGED_FUNCTION
;

1282 
UBaTy_t
 
uxTimGRdMode

TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

1293 
TickTy_t
 
xTimGPiod

TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

1308 
TickTy_t
 
xTimGExpyTime

TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

1314 
BaTy_t
 
xTimCeTimTask

PRIVILEGED_FUNCTION
;

1315 
BaTy_t
 
xTimGicCommd

TimHd_t
 
xTim
,

1316 cڡ 
BaTy_t
 
xCommdID
,

1317 cڡ 
TickTy_t
 
xOiڮVue
,

1318 
BaTy_t
 * cڡ 
pxHighPriܙyTaskWok
,

1319 cڡ 
TickTy_t
 
xTicksToWa
 ) 
PRIVILEGED_FUNCTION
;

1321 #i
cfigUSE_TRACE_FACILITY
 == 1 )

1322 
vTimSTimNumb

TimHd_t
 
xTim
,

1323 
UBaTy_t
 
uxTimNumb
 ) 
PRIVILEGED_FUNCTION
;

1324 
UBaTy_t
 
uxTimGTimNumb

TimHd_t
 
xTim
 ) 
PRIVILEGED_FUNCTION
;

1327 #i
cfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1340 
vAlitiGTimTaskMemy

SticTask_t
 ** 
xTimTaskTCBBufr
,

1341 
SckTy_t
 ** 
xTimTaskSckBufr
,

1342 
ut32_t
 * 
pulTimTaskSckSize
 );

1347 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\GPIO.h

10 #agm



11 
	~"FCfig.h
"

13 #if(
FIL_RCC
 == 1)

14 
	#PORTA
 0

	)

15 
	#PORTB
 1

	)

16 
	#PORTC
 2

	)

17 
	#PORTD
 3

	)

18 
	#PORTE
 4

	)

23 
	#AF0
 0

	)

24 
	#AF1
 1

	)

25 
	#AF2
 2

	)

26 
	#AF3
 3

	)

27 
	#AF4
 4

	)

28 
	#AF5
 5

	)

29 
	#AF6
 6

	)

30 
	#AF7
 7

	)

31 
	#AF8
 8

	)

32 
	#AF9
 9

	)

33 
	#AF10
 10

	)

34 
	#AF11
 11

	)

35 
	#AF12
 12

	)

36 
	#AF13
 13

	)

37 
	#AF14
 14

	)

38 
	#AF15
 15

	)

43 
	#INPUT
 0

	)

44 
	#GENERAL
 1

	)

45 
	#ALTERNATE
 2

	)

46 
	#ANALOG
 3

	)

51 
	#PUSH_PULL
 0

	)

52 
	#OPEN_DRAIN
 1

	)

57 
	#LOW_S
 0

58 
	#MEDIUM_S
 1

59 
	#FAST_S
 2

60 
	#HIGH_S
 3

61 

	)

65 
	#NO_PULL_UP
 0

	)

66 
	#PULL_UP
 1

	)

67 
	#PULL_DOWN
 2

	)

72 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

73 
	#GPIO
 ((*
GPIO_BASE
)

	)

80 
	#p_id
(
PIN_PORT
, 
PIN
(PIN_PORT<<4)|PIN )

	)

85 
	#GPIO_offt
 ((
ut32_t
)0x00000400)

	)

86 
	#GPIO_ba
(
p
(
GPIO_BASE
 +՚>>4)*
GPIO_offt
 )

	)

93 
	#p_mode
(
p
, 
mode
((
ut32_t
mode<<(՚&0xF)<<1))

	)

100 
	#p_ty
(
p
, 
ty
((
ut32_t
ty<<(՚&0xF)))

	)

107 
	#p_d
(
p
, 
d
((
ut32_t
Хd<<(՚&0xF)<<1))

	)

114 
	#p_pu
(
p
, 
pu
((
ut32_t
pu<<(՚&0xF)<<1))

	)

121 
	#p_af
(
p
,
af
((
ut32_t
f<<(՚&0x7)<<2))

	)

124 
	#r_mode
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚))&~
	`p_mode
՚, 0x3))

	)

125 
	#r_ty
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)&~
	`p_ty
՚, 0x1))

	)

126 
	#r_d
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x08)&~
	`p_d
՚, 0x3))

	)

127 
	#r_pu
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x0C)&~
	`p_pu
՚, 0x3))

	)

130 
	#r_cf
(
p
) ( \

131 
	`r_mode
(
p
); \

132 
	`r_ty
(
p
); \

133 
	`r_d
(
p
); \

134 
	`r_pu
(
p
; )

	)

137 
	#t_mode
(
p
,
mode
(*((
ut32_t
 *(
	`GPIO_ba
՚))|
	`p_mode
՚, mode))

	)

138 
	#t_ty
(
p
,
ty
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)|
	`p_mode
՚,y))

	)

139 
	#t_d
(
p
,
d
)(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x08)|
	`p_mode
՚, sed))

	)

140 
	#t_pu
(
p
,
pu
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x0C)|
	`p_mode
՚,u)))

	)

143 
	#t_cf
(
p
, 
mode
,
ty
,
d
,
pu
) (\

144 
	`t_mode
(
p
,
mode
);\

145 
	`t_ty
(
p
,
ty
); \

146 
	`t_d
(
p
,
d
);\

147 
	`t_pu
(
p
,
pu
); \

148 )

	)

155 
	#cf_mode
(
p
, 
mode
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x00)) = \

156 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x00))&(~
	`p_mode
՚, 0x3)))|p_mode՚, 
mode
));}

	)

163 
	#cf_ty
(
p
, 
ty
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x04)) = \

164 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x04))&(~
	`p_ty
՚, 0x1)))|p_ty՚, 
ty
));}

	)

171 
	#cf_d
(
p
,
d
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x08)) = \

172 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x08))&(~
	`p_d
՚, 0x3)))|p_d՚,
d
));}

	)

179 
	#cf_pu
(
p
, 
pu
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x0C)) = \

180 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x0C))&(~
	`p_pu
՚, 0x3)))|p_pu՚, 
pu
));}

	)

190 
	#cf_p
(
p
, 
mode
, 
ty
, 
d
, 
pu
) { \

191 
	`cf_mode
(
p
, 
mode
) \

192 
	`cf_ty
(
p
, 
ty
) \

193 
	`cf_d
(
p
, 
d
) \

194 
	`cf_pu
(
p
, 
pu
}

	)

201 
	#cf_af
(
p
, 
af
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x20+((pin&0x08)>>1))) = \

202 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x20+(՚&0x08)>>1)))&(~
	`p_af
՚,0xF)))|p_af՚,
af
));}

	)

208 
	#t_p
(
p
(*((
ut32_t
 *)((
	`GPIO_ba
՚)+ 0x18))((ut32_t)1<<((ut32_t&0x0000000f)))

	)

214 
	#t_p
(
p
(*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x18))(ut32_t)1<<(((ut32_t&0xf)+0x00000010))

	)

220 
	#p_v
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x10)))&((ut32_t)1<<՚&0xf)))

	)

226 
	#p_out
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x14)))&((ut32_t)1<<՚&0xf)))

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\I2C.c

10 
	~"I2C.h
"

14 
	$I2C1_EV_IRQHdr
()

17 
	}
}

19 
	$I2C1_ER_IRQHdr
()

22 
	}
}

24 
	$I2C2_EV_IRQHdr
()

27 
	}
}

29 
	$I2C2_ER_IRQHdr
()

32 
	}
}

34 
	$I2C3_EV_IRQHdr
()

37 
	}
}

39 
	$I2C3_ER_IRQHdr
()

42 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\I2C.h

10 #agm



11 
	~"FCfig.h
"

13 #if(
cfigUSE_I2C
 == 1)

24 
	#I2CMaReivCfigu
(
I2C
, 
SPEED
, 
ADDRESS
) {\

25 
	`CfI2CFq
(
I2C
,
I2CDeuFREQ
); \

26 
	`CfI2CCCR
(
I2C
, 
SPEED
); \

27 
	`SI2CPhEb
(
I2C
); \

28 (
SPEED
 =
I2C_Slow
? 
	`SI2CMaModeFa
(
I2C
) : \

29 
	`SI2CMaModeSlow
(
I2C
); \

30 (
SPEED
 =
I2C_Slow
? 
	`CfI2CTri
(
I2C
,
RiTimeDeuSM
): \

31 
	`CfI2CTri
(
I2C
,
RiTimeDeuFM
); \

32 
	`CfI2CAddss
(
I2C
, 
ADDRESS
); }

	)

41 
	#I2CMaTnsmrCfigu
()

	)

50 
	#I2CSveReivCfigu
()

	)

59 
	#I2CSveTnsmrCfigu
()

	)

62 
	#I2CDeuFREQ
 ((
ut16_t
)(0x2A))

63 
	#CfI2CFq
(
I2C
,
FREQ
{ I2C->
CR2
 = ((
ut32_t
)(I2C->CR2 & ((ut32_t)(~
I2C_CR2_FREQ
))| ((ut32_t)FREQ));}

	)

65 
	#RiTimeDeuSM
 ((
ut16_t
)(0x2B))

	)

66 
	#RiTimeDeuFM
 ((
ut16_t
)(0x11))

	)

67 
	#CfI2CTri
(
I2C
,
TRISE
{ I2C->TRISE = ((
ut32_t
)(I2C->TRISE & ((ut32_t)(~
I2C_TRISE_TRISE
))| ((ut32_t)TRISE));}

	)

69 
	#CfI2CAddss
(
I2C
, 
ADDRESS
{ I2C->
OAR1
 = ((
ut32_t
)(I2C->OAR1 & ((ut32_t)(~
I2C_OAR1_ADD1_7
))| ((ut32_t)(ADDRESS << 1)));}

	)

71 
	#I2C_Slow
 (420)

	)

72 
	#I2C_Fa
 (105)

	)

73 
	#CfI2CCCR
(
I2C
,
CCR
{ I2C->CCR = ((
ut32_t
)(I2C->CCR & ((ut32_t)(~0x3F))| ((ut32_t)CCR));}

	)

76 
	#SI2CMaModeFa
(
I2C
{ I2C->
CCR
 |
I2C_CCR_FS
;}

	)

77 
	#SI2CPhEb
(
I2C
{ I2C->
CR1
 |
I2C_CR1_PE
;}

	)

78 
	#I2CS
(
I2C
{ I2C->
CR1
 |
I2C_CR1_START
;}

	)

80 
	#SI2CMaModeSlow
(
I2C
{ I2C->
CCR
 &(~
I2C_CCR_FS
);}

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\Matrix.c

1 
	~"Mrix.h
"

3 #i(
_cfigCALC_Mrix
 == 1)

4 
	$mrixCy
(*
m
, 
rows
, 
cumns
, *
w_m
)

6 
i
,
j
;

8 
i
 = 0; i < 
rows
; i++)

9 
j
 = 0; j < 
cumns
; j++)

10 *(
w_m
+
cumns
*
i
+
j
*(
m
+columns*i+j);

11 
	}
}

14 
	$mrixSCl
(*
m
, 
rows
, 
cumns
, 
row
, 
cumn
, 
v
)

16 *(
m
+
cumns
*(
row
-1)+
cumn
-1
v
;

17 
	}
}

21 
	$mrixFl
(*
m
, 
rows
, 
cumns
, 
v
)

23 
i
,
j
;

25 
i
 = 0; i < 
rows
; i++)

26 
j
 = 0; j < 
cumns
; j++)

27 *(
m
+
cumns
*
i
+
j

v
;

28 
	}
}

32 
	$mrixGCl
(*
m
, 
rows
, 
cumns
, 
row
, 
cumn
)

34  *(
m
+
cumns
*(
row
-1)+
cumn
-1);

35 
	}
}

38 
	$mrixMuɝlyM2M
(*
m1
, 
rows1
, 
cumns1
, *
m2
, 
rows2
, 
cumns2
, *
w_m
)

40 
Sum
;

41 
i
,
j
,
k
;

43 i(
cumns1
 !
rows2
)

44 *
w_m
 = 0;

47 
i
 = 0; i < 
rows1
; i++)

48 
j
 = 0; j < 
cumns2
; j++)

50 
Sum
 = 0;

51 
k
 = 0; k < 
cumns1
; k++)

52 
Sum
+(*(
m1
+
cumns1
*
i
+
k
)* (*(
m2
+
cumns2
*k+
j
));

53 *(
w_m
+
cumns2
*
i
+
j

Sum
;

56 
	}
}

60 
	$mrixMuɝlyS2M
(*
m
, 
rows
, 
cumns
, 
s
, *
w_m
)

62 
i
,
j
;

64 
i
 = 0; i < 
rows
; i++)

65 
j
 = 0; j < 
cumns
; j++)

66 *(
w_m
+
i
*
cumns
+
j
(*(
m
+i*cumns+j))*
s
;

67 
	}
}

71 
	$mrixPlusMus
(*
m1
, *
m2
, 
rows
, 
cumns
, sigd 
sign
,*
w_m
)

73 
i
,
j
;

75 i(
sign
 >= 0)

77 
i
 = 0; i < 
rows
; i++)

78 
j
 = 0; j < 
cumns
; j++)

79 *(
w_m
+
i
*
cumns
+
j
(*(
m1
+i*cumns+j)+ (*(
m2
+i*columns+j));

83 
i
 = 0; i < 
rows
; i++)

84 
j
 = 0; j < 
cumns
; j++)

85 *(
w_m
+
i
*
cumns
+
j
(*(
m1
+i*cumns+j)- (*(
m2
+i*columns+j));

87 
	}
}

90 
	$mrixTno
(*
m
, 
rows
, 
cumns
, *
w_m
)

92 
i
,
j
;

93 
i
 = 0; i < 
rows
; i++)

94 
j
 = 0; j < 
cumns
; j++)

95 *(
w_m
+
j
*
rows
+
i
*(
m
+i*
cumns
+j);

96 
	}
}

99 
	$mrixCo
(*
m
, 
size
, *
w_m
)

102 
bufxx
[10][10];

103 *
buf1
=(*)
bufxx
;

104 
i
=0,
j
=0,
k
=0,
l
=0, 
c
=0, 
d
=0;

105 sigd 
sign
;

107 
i
<
size
)

109 
j
 = 0;

110 
j
<
size
)

112 
k
 = 0;

113 
c
 = 0;

114 i(((
i
+
j
)%2) == 0)

115 
sign
 = 1;

117 
sign
 = -1;

120 
k
<(
size
-1))

122 i(
c
 =
i
)

123 
c
++;

124 
l
 = 0;

125 
d
 = 0;

126 
l
<(
size
-1))

128 i(
d
 =
j
)

129 
d
++;

130 *(
buf1
+(
size
-1)*
k
+
l
*(
m
+size*
c
+
d
);

131 
l
++;

132 
d
++;

134 
k
++;

135 
c
++;

137 
	`mrixD_LU_Tnsfm
(
buf1
, 
size
 - 1,(
w_m
+size*
i
+
j
));

138 *(
w_m
+
size
*
i
+
j
)*=
sign
;

139 
j
++;

141 
i
++;

143 
	}
}

147 
	$mrixD_LU_Tnsfm
(*
A
, 
n
,*
out
)

149 
mp
 = 0;

150 
LU_
 [3][3];

151 * 
LU
 = (*)
LU_
;

152 
i
,
j
,
k
;

153 
j
 = 0; j < 
n
; j++)

155 *(
LU
+
j
*(
A
+j);

156 i(
j
 >= 1)

157 *(
LU
+
j
*
n
*(
A
+j*n)/(*LU);

159 
i
 = 1; i < 
n
; i++)

161 
j
 = 
i
; j < 
n
; j++)

163 
k
 = 0; k <(
i
-1); k++)

164 
mp
 +(*(
LU
+
n
*
i
+
k
))*(*(LU+k*n+
j
));

165 *(
LU
+
i
*
n
+
j
*(
A
+i*n+j- 
mp
;

166 
mp
 = 0;

168 
j
 = 
i
+1; j < 
n
; j++)

170 
k
 = 0; k <(
i
-1); k++)

171 
mp
 +(*(
LU
+
j
*
n
+
k
))*(*(LU+k*n+
i
));

172 *(
LU
+
j
*
n
+
i
((*(
A
+j*n+i)- 
mp
)/(*(LU+i*n+i));

173 
mp
 = 0;

176 
mp
 = 1;

177 
i
 = 0; i < 
n
; i++)

178 
mp
 **(
LU
+
i
*
n
+i);

179 *
out
=
mp
;

180 
	}
}

182 
	$mrixInv
(*
m
, 
size
, *
w_m
)

184 
buf1
[4][4];

185 
buf2
 [4][4];

186 
buf
;

187 
buf3
[3][3];

188 
d
 ;

189 
	`mrixD_LU_Tnsfm
(
m
, 
size
,&
d
);

190 
i
,
j
;

192 
	`mrixCo
(
m
, 
size
, &
buf1
[0][0]);

193 
	`mrixTno
(&
buf1
[0][0], 
size
, size, &
buf2
[0][0]);

195 
i
 = 1; i <
size
; i++)

196 
j
 = 1; j <
size
; j++)

198 
buf
 = 
	`mrixGCl
(&
buf1
[0][0], 
size
, size, 
i
, 
j
)/
d
;

199 
	`mrixSCl
((*)
buf3
, 
size
, size, 
i
, 
j
, 
buf
);

201 
	`mrixTno
(&
buf3
[0][0], 
size
, size, 
w_m
);

202 
	}
}

204 
TVe
 
	$subai

TVe
 
a
, TVe 
b
)

206 
TVe
 
su
 ;

207 
su
.
x
 = 
a
.x - 
b
.x;

208 
su
.
y
 = 
a
.y - 
b
.y;

209  
su
;

210 
	}
}

212 
TVe
 
	$addi

TVe
 
a
, TVe 
b
)

214 
TVe
 
su
 ;

215 
su
.
x
 = 
a
.x + 
b
.x;

216 
su
.
y
 = 
a
.y + 
b
.y;

217  
su
;

218 
	}
}

220 
TVe
 
	$nmizi

TVe
 
a
, 
n
)

222 
TVe
 
su
 ;

223 
mod
 = 
	`pow
(
a
.
x
 *.x +.
y
 *.y, 0.5) ;

224 i(
mod
 > 0) {

225 
k
 = 
n
/
mod
;

227 
su
.
x
 = 
a
.x * 
k
;

228 
su
.
y
 = 
a
.y * 
k
;

230  
su
;

231 
	}
}

233 
TVe
 
	$s

TVe
 
a
, 
k
)

235 
TVe
 
su
 ;

236 
su
.
x
 = 
a
.x * 
k
;

237 
su
.
y
 = 
a
.y * 
k
;

238  
su
;

239 
	}
}

241 
	$mod

TVe
 
a
)

243  
	`pow
(
a
.
x
 *.x +.
y
 *.y, 0.5);

244 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\Matrix.h

1 #agm



11 #i(
_cfigCALC_Mrix
 == 1)

14 
	mx
;

15 
	my
;

16 } 
	tTVe
;

18 
mrixCy
(*
m
, 
rows
, 
cumns
, *
w_m
);

19 
mrixGCl
(*
m
, 
rows
, 
cumns
, 
row
, 
cumn
);

20 
mrixMuɝlyM2M
(*
m1
, 
rows1
, 
cumns1
, *
m2
, 
rows2
, 
cumns2
, *
w_m
);

21 
mrixMuɝlyS2M
(*
m
, 
rows
, 
cumns
, 
s
, *
w_m
);

22 
mrixPlusMus
(*
m1
, *
m2
, 
rows
, 
cumns
, sigd 
sign
,*
w_m
);

23 
mrixTno
(*
m
, 
rows
, 
cumns
, *
w_m
);

24 
mrixD_LU_Tnsfm
(*
A
, 
n
,*
out
);

25 
mrixCo
(*
m
, 
size
, *
w_m
);

26 
mrixInv
(*
m
, 
size
, *
w_m
);

27 
mrixFl
(*
m
, 
rows
, 
cumns
, 
v
);

30 
TVe
 
nmizi
TVe 
a
, 
n
);

31 
TVe
 
subai
TVe 
a
, TVe 
b
);

32 
TVe
 
addi
TVe 
a
, TVe 
b
);

33 
mod

TVe
 
a
);

34 
TVe
 
s
TVe 
a
, 
k
);

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\RCC.c

10 
	~"RCC.h
"

11 #i(
FIL_CALC_RCC
 == 1)

13 
	$CcRCCClocks
()

15 if
GPLLSRC
 =1
Clocks
.
PLLVCO
 = ((
ut32_t
)((
HSE_VALUE
* ((()
GPLLN
/ 
GPLLM
)));

16 if
GPLLSRC
 =0
Clocks
.
PLLVCO
 = ((
ut32_t
)((
HSI_VALUE
* (
GPLLN
 / 
GPLLM
)));

18 if
GSWS
 =0
Clocks
.
CutSYSTICK
 = ((
ut32_t
)(
HSI_VALUE
));

19 if
GSWS
 =1
Clocks
.
CutSYSTICK
 = ((
ut32_t
)(
HSE_VALUE
));

20 if
GSWS
 =2
Clocks
.
CutSYSTICK
 = ((
ut32_t
)(Clocks.
PLLVCO
 / ((
GPLLP
 * 2) + 2)));

22 
Clocks
.
CutAHB
 = ((
ut32_t
)(Clocks.
CutSYSTICK
 >> 
PsrTab
[
GHPRE
]));

23 
Clocks
.
CutAPB1
 = ((
ut32_t
)(Clocks.
CutAHB
 >> 
PsrTab
[
GPPRE1
]));

24 
Clocks
.
CutAPB2
 = ((
ut32_t
)(Clocks.
CutAHB
 >> 
PsrTab
[
GPPRE2
]));

25 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\RCC.h

10 
	~"FCfig.h
"

11 #agm



12 #i(
FIL_RCC
 == 1)

16 
	#SDMA1
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 21)))

	)

17 
	#SDMA2
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 22)))

	)

21 
	#SGPIOA
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1)))

	)

22 
	#SGPIOB
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 1)))

	)

23 
	#SGPIOC
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 2)))

	)

24 
	#SGPIOD
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 3)))

	)

25 
	#SGPIOE
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 4)))

	)

26 
	#SGPIOH
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 7)))

	)

28 #i
defed
(
STM32F40_41xxx
)

29 
	#SGPIOF
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 5)))

	)

30 
	#SGPIOG
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 6)))

	)

31 
	#SGPIOI
 (
RCC
->
AHB1ENR
 |((
ut32_t
)(1 << 8)))

	)

36 
	#STIM1
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1)))

	)

37 
	#STIM2
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1)))

	)

38 
	#STIM3
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 1)))

	)

39 
	#STIM4
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 2)))

	)

40 
	#STIM5
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 3)))

	)

41 
	#STIM9
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 16)))

	)

42 
	#STIM10
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 17)))

	)

43 
	#STIM11
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 18)))

	)

45 #i
defed
(
STM32F40_41xxx
)

46 
	#STIM6
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 4)))

	)

47 
	#STIM7
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 5)))

	)

48 
	#STIM8
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 4)))

	)

49 
	#STIM12
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 6)))

	)

50 
	#STIM13
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 7)))

	)

51 
	#STIM14
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 8)))

	)

56 
	#SUSART1
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 4)))

	)

57 
	#SUSART6
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 5)))

	)

58 
	#SUSART2
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 17))

	)

60 #i
defed
(
STM32F40_41xxx
)

61 
	#SUSART3
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 18))

	)

62 
	#SUSART4
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 19))

	)

63 
	#SUSART5
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 20))

	)

68 
	#SI2C1
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 21)))

	)

69 
	#SI2C2
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 22)))

	)

70 
	#SI2C3
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 23)))

	)

74 
	#SADC1
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 8)))

	)

75 #i
defed
(
STM32F40_41xxx
)

76 
	#SADC2
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 9)))

	)

77 
	#SADC3
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 10)))

	)

80 #i
defed
(
STM32F40_41xxx
)

84 
	#SDAC
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 29)))

	)

88 
	#SCAN1
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 25)))

	)

89 
	#SCAN2
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 26)))

	)

94 
	#SPWR
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 28)))

	)

98 
	#SSPI2
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 14)))

	)

99 
	#SSPI3
 (
RCC
->
APB1ENR
 |((
ut32_t
)(1 << 15)))

	)

100 
	#SSPI1
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 12)))

	)

104 
	#SSDIO
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 11)))

	)

108 
	#SSYSCFG
 (
RCC
->
APB2ENR
 |((
ut32_t
)(1 << 14)))

	)

110 #i(
FIL_CALC_RCC
 == 1)

116 
	#GSWS
 ((
ut32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_SWS
>> 2))

	)

117 
	#GPLLSRC
 ((
ut32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
>> 22))

	)

118 
	#GPLLM
 ((
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
))

	)

119 
	#GPLLN
 ((
ut32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
>> 6))

	)

120 
	#GPLLP
 ((
ut32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
>> 16))

	)

121 
	#GHPRE
 ((
ut32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
>> 4))

	)

122 
	#GPPRE1
 ((
ut32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
>> 10))

	)

123 
	#GPPRE2
 ((
ut32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
>> 13))

	)

125 
__ibu__
((
unud
)
ut8_t
 
	gPsrTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

137 
ut32_t
 
	mPLLVCO
;

138 
ut32_t
 
	mCutSYSTICK
;

139 
ut32_t
 
	mCutAHB
;

140 
ut32_t
 
	mCutAPB1
;

141 
ut32_t
 
	mCutAPB2
;

142 }
	gClocks
;

144 
CcRCCClocks
();

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\REGULA~1.C

10 
	~"FCfig.h
"

12 #i(
CALC_REGULATOR
 == 1)

13 
	~"Reguts.h
"

18 
PID_Regut
 
	gEngeReg
;

19 
	gM_Cod
;

20 
	gEngePWM
 = 0.0;

21 
	$_PID_Regut
()

28 
EngeReg
.
p_k
 = 
__cfig_Regut_P_K
;

29 
EngeReg
.
i_k
 = 
__cfig_Regut_I_K
;

30 
EngeReg
.
d_k
 = 
__cfig_Regut_D_K
;

31 
EngeReg
.
pid_
 = 
__cfig_Regut_ON
;

32 
EngeReg
.
pid_r_d
 = 
__cfig_Regut_ERROR_END
;

33 
EngeReg
.
pid_ouut_d
 = 
__cfig_OUTPUT_END
;

34 
EngeReg
.
max_sum_r
 = 
__cfig_MAX_SUM_ERROR
;

35 
EngeReg
.
max_ouut
 = 
__cfig_MAX_OUTPUT
;

36 
EngeReg
.
m_ouut
 = 
__cfig_MIN_OUTPUT
;

39 
EngeReg
.
ev_r
 = 0.0;

40 
EngeReg
.
r
 = 0.0;

41 
EngeReg
.
sum_r
 = 0.0;

42 
EngeReg
.
dif_r
 = 0.0;

43 
M_Cod
 = 0.0;

44 
	}
}

51 
	$PID_Cc
(
PID_Regut
 *
pid_cڌ
)

53 
pid_cڌ
->
r
 =id_cڌ->
rg
 -id_cڌ->
cut
;

54 
pid_cڌ
->
dif_r
 =id_cڌ->
r
 -id_cڌ->
ev_r
;

55 
pid_cڌ
->
ev_r
 =id_cڌ->
r
;

56 
pid_cڌ
->
sum_r
 +pid_cڌ->
r
;

58 i(
pid_cڌ
->
sum_r
 >id_cڌ->
max_sum_r
)

59 
pid_cڌ
->
sum_r
 =id_cڌ->
max_sum_r
;

60 i(
pid_cڌ
->
sum_r
 < -pid_cڌ->
max_sum_r
)

61 
pid_cڌ
->
sum_r
 = -pid_cڌ->
max_sum_r
;

63 i(
pid_cڌ
->
pid_
)

65 
pid_cڌ
->
ouut
 = (()id_cڌ->
p_k
 *id_cڌ->
r
)+id_cڌ->
i_k
 *id_cڌ->
sum_r
)+

66 (
pid_cڌ
->
d_k
 *id_cڌ->
dif_r
));

68 i(
pid_cڌ
->
ouut
 >id_cڌ->
max_ouut
)

69 
pid_cڌ
->
ouut
 =id_cڌ->
max_ouut
;

70 i(
pid_cڌ
->
ouut
 < -pid_cڌ->
max_ouut
)

71 
pid_cڌ
->
ouut
 = -pid_cڌ->
max_ouut
;

73 i(
pid_cڌ
->
ouut
 <id_cڌ->
m_ouut
 &&id_control->output > -pid_control->min_output)

74 
pid_cڌ
->
ouut
 = 0;

76 i((
pid_cڌ
->
ouut
 <pid_cڌ->
pid_ouut_d
) &&(

77 
pid_cڌ
->
ouut
 >-pid_cڌ->
pid_ouut_d
) &&(

78 
pid_cڌ
->
r
 <pid_cڌ->
pid_r_d
) && (pid_control->error >= -pid_control->pid_error_end))

79 
pid_cڌ
->
pid_fish
 = 1;

81 
pid_cڌ
->
pid_fish
 = 0;

85 
pid_cڌ
->
ouut
 = 0;

86 
pid_cڌ
->
pid_fish
 = 0;

88 
	}
}

94 
	$PID_P_EncodDa
(
t32_t
 
codda
)

96 
EngeReg
.
cut
 = (((()(
codda
)* 
DISK_TO_REAL
/ 
TIME
);

97 
M_Cod
 +
EngeReg
.
cut
 * 
TIME
;

98 
	}
}

101 
t16_t
 
	gEncDa
;

105 
	$PID_Low_Lev
()

107 
EncDa
 = ((
t16_t
)*
ENCODER1_CNT
);

108 if(
EngePWM
 > 1.0) EnginePWM = 1.0;

109 if(
EngePWM
 < -1.0) EnginePWM = -1.0;

110 
EngeReg
.
rg
 = 
EngePWM
;

111 
	`PID_P_EncodDa
(
EncDa
);

112 *
ENCODER1_CNT
 = 0;

113 
	`PID_Cc
(&
EngeReg
);

114 
	`SVޏge
(
EngeReg
.
ouut
);

115 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\REGULA~1.H

10 #agm



11 
	~"RCR_DevBrd_3_Sup.h
"

12 #if(
CALC_REGULATOR
 == 1)

19 
	mp_k
;

20 
	mrg
;

21 
	mcut
;

22 
	mmax_ouut
;

23 
	mm_ouut
;

24 
	mouut
;

25 
	mp_
;

26 
	mp_fish
;

27 
	mr_d
;

28 
	mp_r_d
;

29 
	mp_ouut_d
;

30 }
	tP_Regut
;

32 
_P_Regut
(
P_Regut
 
Regut
);

39 
	mp_k
;

40 
	mi_k
;

41 
	mrg
;

42 
	mcut
;

43 
	msum_r
;

44 
	mmax_sum_r
;

45 
	mmax_ouut
;

46 
	mm_ouut
;

47 
	mcut_ouut
;

48 
	mouut
;

49 
	mpi_
;

50 
	mpi_fish
;

51 
	mpi_r_d
;

52 
	mpi_ouut_d
;

53 }
	tPI_Regut
;

55 
_PI_Regut
(
PI_Regut
 
Regut
);

62 
	mp_k
;

63 
	mi_k
;

64 
	md_k
;

65 
	mrg
;

66 
	mcut
;

67 
	mev_r
;

68 
	mr
;

69 
	msum_r
;

70 
	mmax_sum_r
;

71 
	mdif_r
;

72 
	mmax_ouut
;

73 
	mm_ouut
;

74 
	mouut
;

75 
	mpid_
;

76 
	mpid_fish
;

77 
	mpid_r_d
;

78 
	mpid_ouut_d
;

79 }
	tPID_Regut
;

81 
	gEngePWM
;

82 
PID_Regut
 
	gEngeReg
;

83 
_PID_Regut
();

85 
PID_Low_Lev
();

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ROBOT_~1.C

1 
	~"Rob_sks.h
"

3 #i(
cfigUSE_FREERTOS
 == 1)

5 
	$vAlitiTickHook
()

12 
	}
}

14 
	$vAlitiIdHook
()

20 
	}
}

22 
	$vAlitiSckOvowHook

TaskHd_t
 
xTask
, *
pcTaskName
 )

29 
	}
}

31 
	$vAlitiMlocFaedHook
( )

34 
	}
}

36 
	$vBlkTe
(*
pvPams
)

43 
	`vTaskDe
(
NULL
);

44 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ROBOT_~1.H

1 #agm



2 #i(
cfigUSE_FREERTOS
 == 1)

4 
	~"FCfig.h
"

10 
xTaskHd
 
	gxBlkHd
;

11 
vBlkTe
(*
pvPams
);

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\TIM.c

10 
	~"TIM.h
"

11 
ut32_t
 
	gglobTime
 = 0;

12 #i(
FIL_CALC_TIM
 == 1)

18 
	$SysTick_Hdr
()

21 
	`CcTimStus
(
TIM5
);

22 
globTime
++;

23 
	}
}

25 
ut32_t
 
	gtTick
 = 0;

26 
bo
 
	$day_ms
(
ut32_t
 
ticks
)

28 if(
ticks
 =0 
ue
;

29 if(
tTick
 =0衬tTick = 
globTime
;

30 if((
globTime
 - 
tTick
< (
ticks
){  
l
;}

31 
tTick
 = 0;

32  
ue
;

33 
	}
}

37 
	$TIM1_IRQHdr
()

40 
	`RetTimSR
(
TIM1
);

41 
	}
}

43 
	$TIM2_IRQHdr
()

46 
	`RetTimSR
(
TIM2
);

47 
	}
}

49 
	$TIM3_IRQHdr
()

52 
	`RetTimSR
(
TIM3
);

53 
	}
}

55 
	$TIM4_IRQHdr
()

58 
	`RetTimSR
(
TIM4
);

59 
	}
}

61 
	$TIM5_IRQHdr
()

65 
	`RetTimSR
(
TIM5
);

66 
	}
}

68 #i
defed
(
STM32F40_41xxx
)

69 
	$TIM6_DAC_IRQHdr
()

72 
	`RetTimSR
(
TIM6
);

73 
	}
}

76 
	$TIM7_IRQHdr
()

79 
	`RetTimSR
(
TIM7
);

80 
	}
}

82 
	$TIM8_UP_TIM13_IRQHdr
()

85 
	`RetTimSR
(
TIM13
);

86 
	}
}

93 
	$CcTimStus
(
TIM_TyDef
 *
TIMx
)

95 
	`CcTimClockSour
(
TIMx
);

97 
TIMStus
.
DutyCH1
 = ((
ut32_t
)((()
TIMx
->
CCR1
/ TIMx->
ARR
 * 100));

98 
TIMStus
.
DutyCH2
 = ((
ut32_t
)((()
TIMx
->
CCR2
/ TIMx->
ARR
 * 100));

99 
TIMStus
.
DutyCH3
 = ((
ut32_t
)((()
TIMx
->
CCR3
/ TIMx->
ARR
 * 100));

100 
TIMStus
.
DutyCH4
 = ((
ut32_t
)((()
TIMx
->
CCR4
/ TIMx->
ARR
 * 100));

101 
TIMStus
.
Fqucy
 = (TIMStus.
SourClock
 / ((
TIMx
->
PSC
 + 1* TIMx->
ARR
));

102 
	}
}

109 
	$CcTimPIDFqucy
(
TIM_TyDef
 *
TIMx
, 
ut16_t
 
eq
)

111 
	`CcTimClockSour
(
TIMx
);

113 
TIMx
->
PSC
 = (
eq
 >100? ((
ut32_t
)(
TIMStus
.
SourClock
 / 1000000)) :

114 (
eq
 >10000? ((
ut32_t
)(
TIMStus
.
SourClock
 / 10000)) : ((uint32_t)(TIMStatus.SourseClock / 100000));

115 
TIMx
->
ARR
 = ((
ut32_t
)(
TIMStus
.
SourClock
 / ((TIMx->
PSC
)* 
eq
)));

116 
TIMx
->
PSC
 -= 1;

117 
	}
}

124 
	$CcTimClockSour
(
TIM_TyDef
 *
TIMx
)

126 
	`CcRCCClocks
();

127 #i
	`defed
(
STM32F401xx
)

128 if(
TIMx
 =
TIM1
 || TIMx =
TIM9
 || TIMx =
TIM10
 || TIMx =
TIM11
)

130 
TIMStus
.
SourClock
 = 
Clocks
.
CutAPB2
;

132 if(
TIMx
 =
TIM2
 || TIMx =
TIM3
 || TIMx =
TIM4
 || TIMx =
TIM5
)

134 
TIMStus
.
SourClock
 = 
Clocks
.
CutAPB1
;

136 #i
	`defed
(
STM32F40_41xxx
)

137 if(
TIMx
 =
TIM1
 || TIMx =
TIM8
 || TIMx =
TIM9
 || TIMx =
TIM10
 || TIMx =
TIM11
)

139 
TIMStus
.
SourClock
 = 
Clocks
.
CutAPB2
;

141 if(
TIMx
 =
TIM2
 || TIMx =
TIM3
 || TIMx =
TIM4
 || TIMx =
TIM5
 || TIMx =
TIM6
 || TIMx =
TIM7
 || TIMx =
TIM12
 || TIMx =
TIM13
 || TIMx =
TIM14
)

143 
TIMStus
.
SourClock
 = 
Clocks
.
CutAPB1
;

146 
	}
}

154 
bo
 
	$SPWM
(
ut32_t
 *
CCR_P
,
Duty
)

156 if(
Duty
 > 1.0) Duty = 1.0;

157 if(
Duty
 < -1.0) Duty = -1.0;

158 if(
Duty
 >= 0)

160 *
CCR_P
 = ((
t32_t
(
Duty
 * 
MAX_PWM
));

161  
ue
;

165 *
CCR_P
 = ((
t32_t
)(
MAX_PWM
 + (
Duty
 * MAX_PWM)));

166  
ue
;

168  
l
;

169 
	}
}

177 
bo
 
	$SVޏge
(
Duty
)

179 if(
Duty
 >= 0)

181 
	`t_p
(
BTN1_DIR_PIN
);

182 
	`SPWM
(
BTN1_CCR
,
Duty
);

183  
ue
;

187 
	`t_p
(
BTN1_DIR_PIN
);

188 
	`SPWM
(
BTN1_CCR
,
Duty
);

189  
ue
;

191  
l
;

192 
	}
}

194 
	$SvoIn
(
Svom
* 
Svo
, 
rvoTy
,
TIM_TyDef
 *
TIMx
, 
ut16_t
 
ms
)

196 
Svo
->
CCR
 = &
TIMx
->
CCR1
;

197 
Svo
->
ARR
 = 
TIMx
->ARR;

198 
Svo
->
ms
 = ms;

200 if(
rvoTy
 =
PDI6225MG_300
)

202 
Svo
->
maxAng
 = 300;

203 (*
Svo
).
m_ms
 = 0.5;

204 (*
Svo
).
max_ms
 = 2.5;

206 if(
rvoTy
 =
MG996R
)

208 
Svo
->
maxAng
 = 180;

209 (*
Svo
).
m_ms
 = 1.0;

210 (*
Svo
).
max_ms
 = 2.0;

212 
	}
}

214 
	$SvoSRge
(
Svom
* 
Svo
, 
ut16_t
 
m_g
, ut16_
max_g
)

216 if(
m_g
 >
max_g
) ;

217 
Svo
->
Rge_m
 = 
m_g
;

218 
Svo
->
Rge_max
 = 
max_g
;

219 
	}
}

221 
	$SSvoAng
(
Svom
* 
Svo
, 
ut16_t
 
g
)

223 if(
Svo
->
Rge_m
 !0 && 
g
 < Servo->Range_min)ngle = Servo->Range_min;

224 if(
Svo
->
Rge_max
 !0 && 
g
 > Servo->Range_max)ngle = Servo->Range_max;

225 if(
g
 > (*
Svo
).
maxAng
)ngle = (*Servo).maxAngle;

226 if(
g
 < 0)ngle = 0;

228 
m_PWM
 = ()(((
Svo
->
ARR
* (*Svo).
m_ms
/ (*Svo).
ms
);

229 
max_PWM
 = ()(((
Svo
->
ARR
* (*Svo).
max_ms
/ (*Svo).
ms
);

231 *(*
Svo
).
CCR
 = (
ut32_t
)(
g
 * ((
max_PWM
 - 
m_PWM
/ (*Svo).
maxAng
) + min_PWM);

232 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\TIM.h

10 #agm



11 
	~"FCfig.h
"

13 #i(
FIL_TIM
 == 1)

21 
	#TimPWMCfigu
(
TIM
,
PRESCALER
,
AUTORESET
,
ch1
,
ch2
,
ch3
,
ch4
) {\

22 
	`CfChlsTim
(
TIM
,6,6,
ch1
,
ch2
,
ch3
,
ch4
); \

23 
	`CfTimPSC
(
TIM
,
PRESCALER
); \

24 
	`CfTimARR
(
TIM
,
AUTORESET
); \

25 
	`TimS
(
TIM
); \

26 
	`STimMaOuut
(
TIM
); \

27 
	`STimAutomicOuut
(
TIM
); \

28 
	`RetTimCCR1
(
TIM
); \

29 
	`RetTimCCR2
(
TIM
); }

	)

38 
	#TimPIDCfigu
(
TIM
,
PRESCALER
,
AUTORESET
) {\

39 
	`RetTimCNT
(
TIM
); \

40 
	`CfTimPSC
(
TIM
,
PRESCALER
); \

41 
	`CfTimARR
(
TIM
,
AUTORESET
); \

42 
	`STimUpdeIru
(
TIM
); \

43 
	`TimS
(
TIM
); }

	)

44 #i(
FIL_CALC_TIM
 == 1)

52 
	#TimPIDCfiguAutomic
(
TIM
,
FREQUENCY
) {\

53 
	`RetTimCNT
(
TIM
); \

54 
	`CcTimPIDFqucy
(
TIM
,
FREQUENCY
); \

55 
	`STimUpdeIru
(
TIM
); \

56 
	`TimS
(
TIM
); }

	)

62 
	#TimEncodCfigu
(
TIM
) {\

63 
	`RetTimPSC
(
TIM
); \

64 
	`CfTimARR
(
TIM
,0xFFFFFFFF); \

65 
	`TimS
(
TIM
); \

66 
	`CfTimSMS
(
TIM
,0x3); \

67 
	`CfTimEtf
(
TIM
,0xF); }

	)

73 
	#TimPWMIutCtuCfigu
(
TIM
,
PSC
,
ARR
) {\

74 
	`CfTimPSC
(
TIM
,
PSC
); \

75 
	`CfTimARR
(
TIM
,
ARR
); \

76 
	`CfTimCtuSei1
(
TIM
,0x1,0x2,1); \

77 
	`CfTimCtuSei2
(
TIM
,0x1,0x2,1); \

78 
	`CfTimCtuPެy
(
TIM
,0x0,0x0,0x0,0x0,1,1); \

79 
	`CfTimCtuComemryPެy
(
TIM
,0x0,0x0,0x0,0x0,1,1); \

80 
	`CfTimTriggSei
(
TIM
,0x5); \

81 
	`CfTimSMS
(
TIM
,0x4); \

82 
	`CfTimCtu
(
TIM
,0x1,0x1,0x1,0x1,1,1,1,1); \

83 
	`TimS
(
TIM
); }

	)

93 
	#TimPWMCAligdModeCfigu
(
TIM
,
PRESCALER
,
AUTORESET
,
ch1
,
ch2
,
pެy1
,
ch3
,
ch4
,
pެy2
) {\

94 
	`CfChlsTim
(
TIM
,
pެy1
,
pެy2
,
ch1
,
ch2
,
ch3
,
ch4
); \

95 
	`CfTimPSC
(
TIM
,
PRESCALER
); \

96 
	`CfTimARR
(
TIM
,
AUTORESET
); \

97 
	`TimS
(
TIM
); \

98 
	`RetTimCCR1
(
TIM
); \

99 
	`RetTimCCR2
(
TIM
); }

	)

103 
	#CfChlsTim
(
TIM
,
mode1
,
mode2
,
ch1
,
ch2
,
ch3
,
ch4
) {\

104 
	`CfTimOuutCom1
(
TIM
,
mode1
,
mode2
,
ch1
,
ch2
); \

105 
	`CfTimOuutCom2
(
TIM
,
mode1
,
mode2
,
ch3
,
ch4
); \

106 
	`CfTimComFa1
(
TIM
,1,1,
ch1
,
ch2
); \

107 
	`CfTimComFa2
(
TIM
,1,1,
ch3
,
ch4
); \

108 
	`CfTimCtu
(
TIM
,1,1,1,1,
ch1
,
ch2
,
ch3
,
ch4
); }

	)

111 
	#CfTimPSC
(
TIM
,
PRESCALER
{ TIM->
PSC
 = ((
ut32_t
)(TIM->PSC & ((ut32_t)(~0xFFFFFFFF))| ((ut32_t)PRESCALER));}

	)

113 
	#CfTimARR
(
TIM
,
AUTORESET
{ TIM->
ARR
 = ((
ut32_t
)(TIM->ARR & ((ut32_t)(~0x00000000))& ((ut32_t)AUTORESET));}

	)

115 
	#TimOuutCom1
(
OC1M
,
OC2M
,
CH1
,
CH2
((
ut16_t
)((((OC2M<< 12)*CH2| (((OC1M<< 4)*CH1)))

	)

116 
	#CfTimOuutCom1
(
TIM
,
OC1M
,
OC2M
,
CH1
,
CH2
{ TIM->
CCMR1
 = ((
ut32_t
)(TIM->CCMR1 & (~
	`TimOuutCom1
(7,7,1,1))| TimOuutCom1(OC1M,OC2M,CH1,CH2));}

	)

118 
	#TimOuutCom2
(
OC3M
,
OC4M
,
CH3
,
CH4
((
ut16_t
)((((OC4M<< 12)*CH4| (((OC3M<< 4)*CH3)))

	)

119 
	#CfTimOuutCom2
(
TIM
,
OC3M
,
OC4M
,
CH3
,
CH4
{ TIM->
CCMR2
 = ((
ut32_t
)(TIM->CCMR2 & (~
	`TimOuutCom2
(7,7,1,1))| TimOuutCom2(OC3M,OC4M,CH3,CH4));}

	)

121 
	#TimOuutComFa1
(
OC1FE
,
OC2FE
,
CH1
,
CH2
((
ut16_t
)((((OC2FE<< 10)*CH2| (((OC1FE<< 2)*CH1)))

	)

122 
	#CfTimComFa1
(
TIM
,
OC1FE
,
OC2FE
,
CH1
,
CH2
{ TIM->
CCMR1
 = ((
ut32_t
)(TIM->CCMR1 & (~
	`TimOuutComFa1
(1,1,1,1))| TimOuutComFa1(OC1FE,OC2FE,CH1,CH2));}

	)

124 
	#TimOuutComFa2
(
OC3FE
,
OC4FE
,
CH3
,
CH4
((
ut16_t
)((((OC4FE<< 10)*CH4| (((OC3FE<< 2)*CH3)))

	)

125 
	#CfTimComFa2
(
TIM
,
OC3FE
,
OC4FE
,
CH3
,
CH4
{ TIM->
CCMR2
 = ((
ut32_t
)(TIM->CCMR2 & (~
	`TimOuutComFa2
(1,1,1,1))| TimOuutComFa2(OC3FE,OC4FE,CH3,CH4));}

	)

127 
	#TimCtu
(
CC1E
,
CC2E
,
CC3E
,
CC4E
,
CH1
,
CH2
,
CH3
,
CH4
((
ut16_t
)((((CC4E<< 12)*CH4| (((CC3E<< 8)*CH3)| (((CC2E<< 4)*CH2| ((CC1E)*CH1)))

	)

128 
	#CfTimCtu
(
TIM
,
CC1E
,
CC2E
,
CC3E
,
CC4E
,
CH1
,
CH2
,
CH3
,
CH4
{ TIM->
CCER
 = ((
ut32_t
)(TIM->CCER & (~
	`TimCtu
(1,1,1,1,1,1,1,1))| TimCtu(CC1E,CC2E,CC3E,CC4E,CH1,CH2,CH3,CH4));}

	)

130 
	#CfTimCCR1
(
TIM
,
CCR
{TIM->
CCR1
 = ((
ut32_t
)((TIM->CCR1& (~0xFFFFFFFF)| ((ut32_t)(CCR)));}

	)

132 
	#CfTimCCR2
(
TIM
,
CCR
{TIM->
CCR2
 = ((
ut32_t
)((TIM->CCR2& (~0xFFFFFFFF)| ((ut32_t)(CCR)));}

	)

134 
	#CfTimCCR3
(
TIM
,
CCR
{TIM->
CCR3
 = ((
ut32_t
)((TIM->CCR3& (~0xFFFFFFFF)| ((ut32_t)(CCR)));}

	)

136 
	#CfTimCCR4
(
TIM
,
CCR
{TIM->
CCR4
 = ((
ut32_t
)((TIM->CCR4& (~0xFFFFFFFF)| ((ut32_t)(CCR)));}

	)

138 
	#CfTimSMS
(
TIM
,
SMS
{TIM->
SMCR
 = ((
ut32_t
)((TIM->SMCR& (~0x7)| ((ut32_t)(SMS)));}

	)

140 
	#TimETF
(
ETF
((
ut16_t
)((ETF<< 8))

	)

141 
	#CfTimEtf
(
TIM
,
ETF
{TIM->
SMCR
 = ((
ut32_t
)((TIM->SMCR& (~
	`TimETF
(0xF))| TimETF(ETF));}

	)

143 
	#TimCtuSei1
(
CC1S
,
CC2S
,
CH1
((
ut16_t
)((((CC2S<< 8)*CH1| ((CC1S)*CH1)))

	)

144 
	#CfTimCtuSei1
(
TIM
,
CC1S
,
CC2S
,
CH1
{TIM->
CCER
 = ((
ut32_t
)((TIM->CCER& (~
	`TimCtuSei1
(1,1,1))| TimCtuSei1(CC1S,CC2S,CH1));}

	)

146 
	#TimCtuSei2
(
CC3S
,
CC4S
,
CH2
((
ut16_t
)((((CC4S<< 8)*CH2| ((CC3S)*CH2)))

	)

147 
	#CfTimCtuSei2
(
TIM
,
CC3S
,
CC4S
,
CH2
{TIM->
CCER
 = ((
ut32_t
)((TIM->CCER& (~
	`TimCtuSei2
(1,1,1))| 
	`TimCtuSei1
(CC3S,CC4S,CH2));}

	)

149 
	#TimCtuPެy
(
CC1P
,
CC2P
,
CC3P
,
CC4P
,
CH1
,
CH2
((
ut16_t
)((((CC4P<< 13)*CH2| (((CC3P<< 9)*CH2)| (((CC2P<< 5)*CH1| (((CC1P<< 1)*CH1)))

	)

150 
	#CfTimCtuPެy
(
TIM
,
CC1P
,
CC2P
,
CC3P
,
CC4P
,
CH1
,
CH2
{TIM->
CCER
 = ((
ut32_t
)((TIM->CCER& (~
	`TimCtuPެy
(1,1,1,1,1,1))| TimCtuPެy(CC1P,CC2P,CC3P,CC4P,CH1,CH2));}

	)

152 
	#TimCtuComemryPެy
(
CC1NP
,
CC2NP
,
CC3NP
,
CC4NP
,
CH1
,
CH2
((
ut16_t
)((((CC4NP<< 15)*CH2| (((CC3NP<< 11)*CH2)| (((CC2NP<< 7)*CH1| (((CC1NP<< 3)*CH1)))

	)

153 
	#CfTimCtuComemryPެy
(
TIM
,
CC1NP
,
CC2NP
,
CC3NP
,
CC4NP
,
CH1
,
CH2
{TIM->
CCER
 = ((
ut32_t
)((TIM->CCER& (~
	`TimCtuComemryPެy
(1,1,1,1,1,1))| 
	`TimCtuPެy
(CC1NP,CC2NP,CC3NP,CC4NP,CH1,CH2));}

	)

155 
	#TimTriggSei
(
TS
((
ut16_t
)((TS<< 4))

	)

156 
	#CfTimTriggSei
(
TIM
,
TS
{TIM->
SMCR
 = ((
ut32_t
)((TIM->SMCR& (~
	`TimTriggSei
(0x7))| TimTriggSei(TS));}

	)

158 
	#TimSt
(
TIM
TIM->
CR1
 &((
ut32_t
)(~0x1)))

	)

159 
	#RetTimCNT
(
TIM
TIM->
CNT
 = ((
ut32_t
)(0x0))

	)

160 
	#RetTimPSC
(
TIM
TIM->
PSC
 = ((
ut32_t
)(0x0))

	)

161 
	#RetTimARR
(
TIM
TIM->
ARR
 = ((
ut32_t
)(~0x00000000))

	)

162 
	#RetTimCCR1
(
TIM
TIM->
CCR1
 = ((
ut32_t
)(0x0))

	)

163 
	#RetTimCCR2
(
TIM
TIM->
CCR2
 = ((
ut32_t
)(0x0))

	)

164 
	#RetTimCCR3
(
TIM
TIM->
CCR3
 = ((
ut32_t
)(0x0))

	)

165 
	#RetTimCCR4
(
TIM
TIM->
CCR4
 = ((
ut32_t
)(0x0))

	)

166 
	#RetTimSR
(
TIM
TIM->
SR
 = ((
ut32_t
)(0x0))

	)

168 
	#GTimCNT
(
TIM
((
ut32_t
)(TIM->
CNT
))

	)

169 
	#GTimARR
(
TIM
((
ut32_t
)(TIM->
ARR
))

	)

170 
	#GTimSR
(
TIM
((
ut32_t
)(TIM->
SR
))

	)

172 
	#TimS
(
TIM
TIM->
CR1
 |1)

	)

173 
	#STimUpdeDib
(
TIM
TIM->
CR1
 |((
ut32_t
)(1 << 1)))

	)

174 
	#STimUpdeReque
(
TIM
TIM->
CR1
 |((
ut32_t
)(1 << 2)))

	)

175 
	#STimOPulMode
(
TIM
TIM->
CR1
 |((
ut32_t
)(1 << 3)))

	)

176 
	#STimDei
(
TIM
TIM->
CR1
 |((
ut32_t
)(1 << 4)))

	)

177 
	#STimPldARR
(
TIM
,
ARPE
TIM->
CR1
 |((
ut32_t
)(1 << 7)))

	)

178 
	#STimPSC
(
TIM
,
PSC
TIM->PSC |((
ut32_t
)(PSC)))

	)

179 
	#STimARR
(
TIM
,
ARR
TIM->
PSC
 &((
ut32_t
)(ARR)))

	)

180 
	#STimUpdeIru
(
TIM
TIM->
DIER
 |1)

	)

181 
	#STimMaOuut
(
TIM
TIM->
BDTR
 |((
ut32_t
)(1 << 15)))

	)

182 
	#STimAutomicOuut
(
TIM
TIM->
BDTR
 |((
ut32_t
)(1 << 14)))

	)

183 
	#STimUpdeGi
(
TIM
TIM->
EGR
 |1)

	)

184 #i(
FIL_CALC_TIM
 == 1)

187 
ut32_t
 
	mSourClock
;

188 
	mDutyCH1
;

189 
	mDutyCH2
;

190 
	mDutyCH3
;

191 
	mDutyCH4
;

192 
ut32_t
 
	mFqucy
;

193 }
	gTIMStus
;

200 
CcTimClockSour
(
TIM_TyDef
 *
TIMx
);

207 
CcTimStus
(
TIM_TyDef
 *
TIMx
);

215 
CcTimPIDFqucy
(
TIM_TyDef
 *
TIMx
, 
ut16_t
 
eq
);

217 
bo
 
SVޏge
(
Duty
);

219 
	#PDI6225MG_300
 0

	)

220 
	#MG996R
 1

	)

224 vީ
ut32_t
 *
	mCCR
,

225 
	mARR
;

226 
ut16_t
 
	mms
;

227 
	mm_ms
,

228 
	mmax_ms
;

229 
ut16_t
 
	mmaxAng
;

230 
ut16_t
 
	mRge_m
, 
	mRge_max
;

231 } 
	tSvom
;

233 
SvoIn
(
Svom
* 
Svo
, 
rvoTy
, 
TIM_TyDef
 *
TIMx
, 
ut16_t
 
ms
);

235 
SvoSRge
(
Svom
* 
Svo
, 
ut16_t
 
m_g
, ut16_
max_g
);

237 
SSvoAng
(
Svom
* 
Svo
, 
ut16_t
 
g
);

239 
bo
 
day_ms
(
ut32_t
 
ticks
);

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\USART.c

1 
	~"USART.h
"

3 #if(
FIL_USART
 == 1)

4 
ut16_t
 
	$CcUSARTBaud
(
USART_TyDef
 *
USARTx
, 
ut32_t
 
BaudRe
)

6 
ut32_t
 
BAUD
, 
REGISTER
 = 0;

7 
	`CcRCCClocks
();

8 #i
	`defed
(
STM32F40_41xxx
)

9 if
USARTx
 =
USART2
 || USARTx =
USART3
 || USARTx =
USART4
 || USARTx =
USART5
)

11 
BAUD
 = 
Clocks
.
CutAPB1
;

13 if(
USARTx
 =
USART1
 || USARTx =
USART6
)

15 
BAUD
 = 
Clocks
.
CutAPB2
;

18 #i
	`defed
 (
STM32F401xx
)

19 if
USARTx
 =
USART2
)

21 
BAUD
 = 
Clocks
.
CutAPB1
;

23 if(
USARTx
 =
USART1
 || USARTx =
USART6
)

25 
BAUD
 = 
Clocks
.
CutAPB2
;

29 #r 
Invid
 
mod
 
STM32


31 
REGISTER
 = ((
ut32_t
)(
BAUD
 + (
BaudRe
 >> 1)));

32 
REGISTER
 /
BaudRe
;

33  
REGISTER
;

34 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\USART.h

10 #agm



11 
	~"FCfig.h
"

13 #i(
FIL_USART
 == 1)

19 
	#USARTReivCfigu
(
USART
,
BAUD
,
RXIru
){\

20 
	`CfUSARTBaud
(
USART
,
BAUD
); \

21 
	`SUSARTReiv
(
USART
); \

22 if(
RXIru
 =1
	`SUSARTRXIru
(
USART
); \

23 
	`USARTS
(
USART
); }

	)

29 
	#USARTTnsmrCfigu
(
USART
,
BAUD
,
TXIru
){\

30 
	`CfUSARTBaud
(
USART
,
BAUD
); \

31 
	`SUSARTTnsmr
(
USART
); \

32 if(
TXIru
 =1
	`SUSARTRXIru
(
USART
); \

33 
	`USARTS
(
USART
); }

	)

39 
	#USARTBhCfigu
(
USART
,
BAUD
,
TXIru
, 
RXIru
){\

40 
	`CfUSARTBaud
(
USART
,
BAUD
); \

41 
	`SUSARTTnsmr
(
USART
); \

42 
	`SUSARTReiv
(
USART
); \

43 if(
RXIru
 =1
	`SUSARTRXIru
(
USART
); \

44 if(
TXIru
 =1
	`SUSARTRXIru
(
USART
); \

45 
	`USARTS
(
USART
); }

	)

47 
	#USARTS
(
USART
(USART->
CR1
 |
USART_CR1_UE
)

	)

48 
	#SUSARTMb
(
USART
(USART->
CR1
 |
USART_CR1_M
)

	)

49 
	#SUSARTDMATnsmr
(
USART
(USART->
CR3
 |
USART_CR3_DMAT
)

	)

50 
	#SUSARTDMAReiv
(
USART
(USART->
CR3
 |
USART_CR3_DMAR
)

	)

51 
	#SUSARTTnsmr
(
USART
(USART->
CR1
 |
USART_CR1_TE
)

	)

52 
	#SUSARTReiv
(
USART
(USART->
CR1
 |
USART_CR1_RE
)

	)

53 
	#SUSARTRXIru
(
USART
(USART->
CR1
 |
USART_CR1_RXNEIE
)

	)

54 
	#SUSARTTXIru
(
USART
(USART->
CR1
 |
USART_CR1_TCIE
)

	)

55 
	#SUSARTOv8
(
USART
(USART->
CR1
 |
USART_CR1_OVER8
)

	)

56 
	#SUSART_DR
(
USART
,
Da
(USART->
DR
 = ((
ut8_t
)(Da)))

	)

58 #i(
FIL_CALC_USART
 == 0)

59 
	#CfUSARTBaud
(
USART
,
BAUD
{USART->
BRR
 = ((
ut32_t
)((USART->BRR)&(~0xFFFF))|((
ut16_t
)(BAUD)));}

	)

60 #i(
FIL_CALC_USART
 == 1)

61 
	#CfUSARTBaud
(
USART
,
BAUD
{USART->
BRR
 = ((
ut32_t
)
	`CcUSARTBaud
(USART, BAUD));}

	)

63 #r [
FIL
:
UART
/
USART
] 
Invid
 
g
 
Cc
 USART

65 
	#CfUSARTSt
(
USART
,
STOP
{USART->
CR2
 = ((
ut32_t
)((USART->CR2)&(~
USART_CR2_STOP
))|((
ut16_t
)(STOP)));}

	)

67 
	#GUSARTSR
(
USART
((
ut16_t
)(USART->
SR
))

	)

68 
	#CheckUSARTReiv
(
USART
(USART->
SR
 & 
USART_SR_RXNE
)

	)

69 
	#CheckUSARTTnsm
(
USART
(USART->
SR
 & 
USART_SR_TXE
)

	)

70 
	#CheckUSARTComeTnsmissi
(
USART
(USART->
SR
 & 
USART_SR_TC
)

	)

71 
	#GUSARTDa
(
USART
((
ut8_t
)(USART->
DR
))

	)

72 
	#CheckUSARTFmgE
(
USART
(USART->
SR
 & 
USART_SR_FE
)

	)

73 
	#CheckUSARTPyE
(
USART
(USART->
SR
 & 
USART_SR_PE
)

	)

74 #i(
FIL_CALC_USART
 == 1)

77 
ut16_t
 
CcUSARTBaud
(
USART_TyDef
 *
USARTx
, 
ut32_t
 
BaudRe
);

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\RCR\DEVBOA~1\RCR_DE~1.H

1 #agm



6 
	#BTN1_PWM_PIN
 
	`p_id
(
PORTA
,9)

7 
	#BTN2_PWM_PIN
 
	`p_id
(
PORTA
,8)

8 

	)

9 
	#BTN1_CCR
 ((
ut32_t
 *)&(
TIM1
->
CCR1
))

	)

10 
	#BTN2_CCR
 ((
ut32_t
 *)&(
TIM2
->
CCR2
))

	)

14 
	#BTN1_DIR_PIN
 
	`p_id
(
PORTB
,14)

15 
	#BTN2_DIR_PIN
 
	`p_id
(
PORTB
,15)

19 
	#ENCODER1A_PIN
 
	`p_id
(
PORTA
,0)

	)

20 
	#ENCODER1B_PIN
 
	`p_id
(
PORTA
,1)

	)

21 
	#ENCODER2A_PIN
 
	`p_id
(
PORTA
,6)

	)

22 
	#ENCODER2B_PIN
 
	`p_id
(
PORTA
,7)

	)

24 
	#ENCODER1_CNT
 ((
ut32_t
 *)&(
TIM3
->
CNT
))

	)

25 
	#ENCODER2_CNT
 ((
ut32_t
 *)&(
TIM4
->
CNT
))

	)

29 
	#MULPLXA_PIN
 
	`p_id
(
PORTB
,10)

30 
	#MULPLXB_PIN
 
	`p_id
(
PORTB
,12)

31 
	#MULPLXC_PIN
 
	`p_id
(
PORTB
,13)

32 
	#ADC_TOP
 
	`p_id
(
PORTB
,0)

33 
	#ADC_BOTTOM
 
	`p_id
(
PORTB
,1)

34 
	#POT_PIN
 
	`p_id
(
PORTA
,4)

39 
	#TX2_PIN
 
	`p_id
(
PORTB
,6)

	)

40 
	#RX2_PIN
 
	`p_id
(
PORTB
,7)

	)

42 
	#TX3_PIN
 
	`p_id
(
PORTA
,2)

	)

43 
	#RX3_PIN
 
	`p_id
(
PORTA
,3)

	)

47 
	#EXTI1_PIN
 
	`p_id
(
PORTB
,2)

	)

48 
	#EXTI2_PIN
 
	`p_id
(
PORTB
,3)

	)

49 
	#EXTI3_PIN
 
	`p_id
(
PORTB
,4)

	)

50 
	#EXTI4_PIN
 
	`p_id
(
PORTB
,5)

	)

51 
	#EXTI5_PIN
 
	`p_id
(
PORTA
,15)

	)

55 
	#I2C_SDA_PIN
 
	`p_id
(
PORTB
,9)

56 
	#I2C_SCL_PIN
 
	`p_id
(
PORTB
,8)

61 
	#USBP_PIN
 
	`p_id
(
PORTA
,12)

	)

62 
	#USBN_PIN
 
	`p_id
(
PORTA
,11)

	)

66 
	#INT_PIN
 
	`p_id
(
PORTA
,5)

	)

67 
	#LED_PIN
 
	`p_id
(
PORTA
,10)

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\RCR\DEVBOA~1\RCR_DE~2.H

11 #agm



13 
	~"FCfig.h
"

14 
	~"RCR_DevBrd_3.h
"

16 #i
defed
(
STM32F401xx
)

20 
	#__cfigUSE_RCC
 1

	)

21 
	#__cfigUSE_GPIO
 1

	)

22 
	#__cfigUSE_TIM
 1

	)

23 
	#__cfigUSE_USART
 1

	)

24 
	#__cfigUSE_DMA
 0

	)

25 
	#__cfigUSE_I2C
 0

	)

26 
	#__cfigUSE_ADC
 1

	)

27 
	#__cfigUSE_EXTI
 1

	)

28 
	#__cfigUSE_RTC
 0

	)

29 
	#__cfigUSE_FREERTOS
 0

	)

30 
	#__cfigUSE_DdFunis
 0

31 

	)

32 
	#__cfigCALC_RCC
 1

	)

33 
	#__cfigCALC_TIM
 1

	)

34 
	#__cfigCALC_USART
 1

	)

35 
	#__cfigCALC_Reguts
 1

	)

36 
	#__cfigCALC_Mrix
 0

	)

37 
	#__cfigCALC_Kemics
 0

	)

44 
	#__cfig_SysTick_Cou
 (84000)

45 

	)

50 
	#__cfig_TIM1_PSC
 (84 - 1)

	)

51 
	#__cfig_TIM1_ARR
 (200)

	)

52 
	#__cfig_TIM1_CH1
 1

	)

53 
	#__cfig_TIM1_CH2
 0

	)

54 
	#__cfig_TIM1_CH3
 0

	)

55 
	#__cfig_TIM1_CH4
 0

	)

57 
	#__cfig_TIM5_PSC
 (420 - 1)

	)

58 
	#__cfig_TIM5_ARR
 (4000)

	)

59 
	#__cfig_TIM5_CH1
 1

	)

60 
	#__cfig_TIM5_CH2
 0

	)

61 
	#__cfig_TIM5_CH3
 0

	)

62 
	#__cfig_TIM5_CH4
 0

	)

64 
	#MAX_PWM
 
__cfig_TIM1_ARR


	)

65 
	#MAX_PWM_SERVO
 
__cfig_TIM5_ARR


	)

70 
	#__cfig_Regut_ON
 (1)

	)

71 
	#__cfig_Regut_Sour
 (
TIM3
)

	)

72 
	#__cfig_Regut_FREQ
 (100)

	)

73 
	#__cfig_Regut_P_K
 (5.0)

	)

74 
	#__cfig_Regut_I_K
 (1.5)

	)

75 
	#__cfig_Regut_D_K
 (0.5)

	)

76 
	#__cfig_MAX_SUM_ERROR
 (6.0)

	)

77 
	#__cfig_OUTPUT_END
 (50.0)

	)

78 
	#__cfig_Regut_ERROR_END
 (0.0)

	)

79 
	#__cfig_MAX_OUTPUT
 (1.0)

	)

80 
	#__cfig_MIN_OUTPUT
 (0.08)

	)

82 
	#PI2
 (6.28314)

	)

83 
	#REDUCTION_ENGINE
 (150)

	)

84 
	#REDUCTION_DIFF
 (1.2)

	)

85 
	#REDUCTION_SUM
 (
REDUCTION_ENGINE
 + 
REDUCTION_DIFF
)

	)

86 
	#R_WHEEL
 (0.048)

	)

87 
	#WHEEL_LENGTH
 (
PI2
 * 
R_WHEEL
)

	)

88 
	#DISKETS_ON_ROTATE
 (41000.0)

	)

89 
	#COMPENSATE_VALUE
 (0.9)

	)

90 
	#DISK_TO_REAL
 (()(
WHEEL_LENGTH
 / 
DISKETS_ON_ROTATE
 * 
COMPENSATE_VALUE
))

	)

91 
	#TIME
 (()(1.0 / 
__cfig_Regut_FREQ
))

	)

95 
	#__cfigKINEMATIC_CAR
 1

	)

99 
	#__cfigKINEMATIC_TRICYCLE
 2

	)

103 
	#__cfigKINEMATIC_FOUR_WHELLED
 3

	)

108 
	#__cfigKINEMATIC_TYPE
 (
__cfigKINEMATIC_CAR
)

	)

113 
	#__cfig_USART1_Baud
 (9600)

	)

114 
	#__cfig_USART6_Baud
 (115200)

	)

116 
	#__cfigUSE_ModBus
 (0)

	)

120 
	#__cfigMODBUS_Ty
 (0)

	)

121 #if(
__cfigUSE_ModBus
 == 1)

122 
	~"ModBus_cf.h
"

123 
	~"ModBus.h
"

134 
	#__cfigADC_Mode
 (4)

	)

135 
	#__cfigCONVERT_Vts
 (0)

	)

136 
	#__cfigUSE_Bry_Chgg
 (0)

	)

137 
	#__cfigUSE_Temtu_Ss
 (0)

	)

139 
	#__cfigMAP_Pْtiom
 (4)

	)

140 
	#__cfigMAP_Muɝx
 (8)

	)

142 
	#__cfigUSE_SENSOR_1
 
__cfigMAP_Pْtiom


	)

143 
	#__cfigUSE_SENSOR_2
 
__cfigMAP_Muɝx


	)

144 
	#__cfigUSE_SENSOR_3
 (-1)

	)

145 
	#__cfigUSE_SENSOR_4
 (-1)

	)

146 
	#__cfigUSE_SENSOR_5
 (-1)

	)

147 
	#__cfigUSE_SENSOR_6
 (-1)

	)

148 
	#__cfigUSE_SENSOR_7
 (-1)

	)

149 
	#__cfigUSE_SENSOR_8
 (-1)

	)

150 
	#__cfigUSE_SENSOR_9
 (-1)

	)

151 
	#__cfigUSE_SENSOR_10
 (-1)

	)

153 
	#__cfigADC_IruReque
 (1)

	)

162 
	#__cfigADC_Divid
 (3)

	)

170 
	#__cfigADC_RESOLUTION
 (12)

171 

	)

182 
	#__cfigADC_CYCLES
 (
ADC_480_CYCLES
)

	)

186 
	#MPU9250_ADDR
 (0x34)

187 
	#SSD1305_ADDR
 (0x00)

189 

	)

192 
	#Brd_Cfig
 {\

193 
SPWR
; \

194 
SGPIOA
; \

195 
SGPIOB
; \

196 
SGPIOC
; \

197 
STIM1
; \

198 
STIM3
; \

199 
STIM4
; \

200 
STIM5
; \

201 
SDMA2
; \

202 
SADC1
; \

203 
SUSART1
; \

204 
SUSART6
; \

205 
SI2C1
; \

206 
SSYSCFG
; \

207 
InPh
; \

208 
InTims
; \

209 
InUSART
; \

210 
InIrus
; \

211 
	`SysTick_Cfig
(
__cfig_SysTick_Cou
);}

	)

216 
	#InPh
 {\

217 
	`cf_p
(
BTN1_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

218 
	`cf_p
(
MULPLXA_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

219 
	`cf_p
(
MULPLXB_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

220 
	`cf_p
(
MULPLXC_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

221 
	`cf_p
(
INT_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

222 
	`cf_p
(
LED_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

223 
	`cf_p
(
ADC_TOP
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

224 
	`cf_p
(
POT_PIN
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

225 
	`cf_p
(
EXTI1_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

226 
	`cf_p
(
EXTI2_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

227 
	`cf_p
(
EXTI3_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

228 
	`cf_p
(
EXTI4_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

229 
	`cf_p
(
EXTI5_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

230 
	`cf_p
(
BTN1_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

231 
	`cf_af
(
BTN1_PWM_PIN
, 
AF1
);\

232 
	`cf_p
(
BTN2_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

233 
	`cf_af
(
BTN2_PWM_PIN
, 
AF1
);\

234 
	`cf_p
(
ENCODER1A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

235 
	`cf_af
(
ENCODER1A_PIN
, 
AF2
);\

236 
	`cf_p
(
ENCODER1B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

237 
	`cf_af
(
ENCODER1B_PIN
, 
AF2
);\

238 
	`cf_p
(
ENCODER2A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);\

239 
	`cf_af
(
ENCODER2A_PIN
, 
AF2
);\

240 
	`cf_p
(
ENCODER2B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);\

241 
	`cf_af
(
ENCODER2B_PIN
, 
AF2
);\

242 
	`cf_p
(
I2C_SDA_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);\

243 
	`cf_af
(
I2C_SDA_PIN
, 
AF4
);\

244 
	`cf_p
(
I2C_SCL_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);\

245 
	`cf_af
(
I2C_SCL_PIN
, 
AF4
);}

	)

256 
	#InTims
 {\

257 
	`TimPWMCfigu
(
TIM1
,
__cfig_TIM1_PSC
,
__cfig_TIM1_ARR
,
__cfig_TIM1_CH1
,
__cfig_TIM1_CH2
,
__cfig_TIM1_CH3
,
__cfig_TIM1_CH4
); \

258 
	`TimPWMCfigu
(
TIM5
,
__cfig_TIM5_PSC
,
__cfig_TIM5_ARR
,
__cfig_TIM5_CH1
,
__cfig_TIM5_CH2
,
__cfig_TIM5_CH3
,
__cfig_TIM5_CH4
); \

259 
	`TimEncodCfigu
(
TIM4
); \

260 
	`TimPIDCfiguAutomic
(
__cfig_Regut_Sour
,
__cfig_Regut_FREQ
); }

	)

265 
	#InIrus
 {\

266 
	`NVIC_EbIRQ
(
TIM3_IRQn
);\

267 
	`NVIC_EbIRQ
(
ADC_IRQn
);}

	)

272 
	#InUSART
 {\

273 
	`USARTBhCfigu
(
USART1
,
__cfig_USART1_Baud
, 0, 0); \

274 
	`USARTTnsmrCfigu
(
USART6
, 
__cfig_USART6_Baud
, 0);}

	)

279 
	#InSvo
 
	`tSvo
(&
Svo1
, 
BIG_BLACK_SERVA
, 20, 0x500, 0x100, 20)

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\RCR\RCR_BO~1.H

1 #agm



17 
	#_cfigUSEBrds
 3

	)

19 #i(
_cfigUSEBrds
 != 0 )

20 #i(
_cfigUSEBrds
 == 1)

21 
	~"RCR_DevBrd_1.h
"

22 
	~"RCR_DevBrd_1_Sup.h
"

24 #i(
_cfigUSEBrds
 == 2)

25 
	~"RCR_DevBrd_2.h
"

26 
	~"RCR_DevBrd_2_Sup.h
"

28 #i(
_cfigUSEBrds
 == 3)

29 
	~"RCR_DevBrd_3_Sup.h
"

31 #i(
_cfigUSEBrds
 == 4)

34 #i((
_cfigUSEBrds
 < 0) || (_configUSEBoards > 4))

35 #r 
Invid
 
gumt
 
of
 
Devmt
 
Brd


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\STM32F~1.LD

48 
	$ENTRY
(
Ret_Hdr
)

52 
_M_Hp_Size
 = 
__HEAP_SIZE
;

53 
_M_Sck_Size
 = 
__STACK_SIZE
;

56 
MEMORY


58 
	`FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 256
K


59 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 64
K


60 
	}
}

62 
	g_eack
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

65 
	gSECTIONS


68 .
	gi_ve
 :

70 . = 
ALIGN
(4);

71 
KEEP
(*(.
i_ve
))

72 . = 
ALIGN
(4);

73 } >
	gFLASH


76 .
	gxt
 :

78 . = 
ALIGN
(4);

79 *(.
	gxt
)

80 *(.
	gxt
*)

81 *(.
	gglue_7
)

82 *(.
	gglue_7t
)

83 *(.
	geh_ame
)

85 
KEEP
 (*(.

))

86 
KEEP
 (*(.
fi
))

88 . = 
ALIGN
(4);

89 
	g_ext
 = .;

90 } >
	gFLASH


93 .
	groda
 :

95 . = 
ALIGN
(4);

96 *(.
	groda
)

97 *(.
	groda
*)

98 . = 
ALIGN
(4);

99 } >
	gFLASH


101 .
	gARM
.
	gexb
 : { *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*} >
FLASH


102 .
ARM
 : {

103 
__exidx_t
 = .;

104 *(.
	gARM
.
	gexidx
*)

105 
	g__exidx_d
 = .;

106 } >
	gFLASH


108 .
	ge_y
 :

110 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

111 
KEEP
 (*(.
e_y
*))

112 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

113 } >
	gFLASH


114 .
	g_y
 :

116 
PROVIDE_HIDDEN
 (
___y_t
 = .);

117 
KEEP
 (*(
SORT
(.
_y
.*)))

118 
KEEP
 (*(.
_y
*))

119 
PROVIDE_HIDDEN
 (
___y_d
 = .);

120 } >
	gFLASH


121 .
	gfi_y
 :

123 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

124 
KEEP
 (*(
SORT
(.
fi_y
.*)))

125 
KEEP
 (*(.
fi_y
*))

126 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

127 } >
FLASH


130 
	g_sida
 = 
LOADADDR
(.
da
);

133 .
	gda
 :

135 . = 
ALIGN
(4);

136 
	g_sda
 = .;

137 *(.
	gda
)

138 *(.
	gda
*)

140 . = 
ALIGN
(4);

141 
	g_eda
 = .;

142 } >
RAM
 
	gAT
> 
	gFLASH


146 . = 
ALIGN
(4);

147 .
bss
 (
NOLOAD
) :

150 
_sbss
 = .;

151 
	g__bss_t__
 = 
_sbss
;

152 *(.
	gbss
)

153 *(.
	gbss
*)

154 *(
	gCOMMON
)

156 . = 
ALIGN
(4);

157 
	g_ebss
 = .;

158 
	g__bss_d__
 = 
_ebss
;

159 } >
	gRAM


162 .
hp
 (
NOLOAD
) :

164 . = 
ALIGN
(4);

165 
PROVIDE
 ( 
d
 = . );

166 
PROVIDE
 ( 
_d
 = . );

167 *(.
	ghp
*)

168 . = . + 
_M_Hp_Size
;

169 
	g__HpLim
 = .;

170 . = 
ALIGN
(4);

171 } >
	gRAM


173 .
	gARM
.
	gibus
 0 : { *(.
ARM
.
ibus
) }

175 
__SckLim
 = 
_eack
 - 
_M_Sck_Size
;

177 
ASSERT
(
__SckLim
 >
__HpLim
, "Region RAM overflowed with stack")

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\STM32F~1.SVD

1 <?
xml
 
	gvsi
="1.0" 
codg
="UTF-8" 
de
="no"?><
devi
 
schemaVsi
="1.1" 
xms
:
xs
="hp://www.w3.g/2001/XMLSchema-" xs:
noNameaSchemaLoti
="CMSIS-SVD_Schema_1_1.xsd"> <
me
>
STM32F401
</me> <
vsi
>1.1</vsi> <
desti
>STM32F401</desti> <!-- 
das
 
about
 
the
 
u
 
embedded
 

hdevi --> <u> <me>
CM4
</me> <
visi
>
r1p0
</visi> <
dn
>
le
</dn> <
mpuP
>
l
</mpuP> <
uP
>l</uP> <
nvicPrioBs
>3</nvicPrioBs> <
vdSyickCfig
>l</vdSyickCfig> </u> <!--
Bus
 
I
 
Prݔts
--> <!--
C܋x
-
M4
 
is
 
by
 
addsb
--> <
addssUnBs
>8</addssUnBs> <!--th
maximum
 
da
 
b
 
width
 
acssib
 
wh
 
a
 
sg
 
sr
--> <width>32</width> <!--
Regi
 
Deu
 Prݔts--> <
size
>0x20</size> <
tVue
>0x0</tVue> <
tMask
>0xFFFFFFFF</tMask> <
rhs
> <
rh
> <me>
ADC_Comm
</me> <desti>
ADC
 
comm
 
gis
</desti> <
groupName
>ADC</groupName> <
baAddss
>0x40012300</baAddss> <
addssBlock
> <
offt
>0x0</offt> <size>0x9</size> <
uge
>gis</uge> </addssBlock> <
u
> <me>
FPU
</me> <desti>FPU iru</desti> <
vue
>81</vue> </u> <gis> <> <me>
CSR
</me> <
diyName
>CSR</diyName> <desti>ADC 
Comm
 
us
 </desti> <
addssOfft
>0x0</addssOfft> <size>0x20</size> <
acss
>
ad
-
ly
</acss> <tVue>0x00000000</tVue> <
flds
> <
fld
> <me>
OVR3
</me> <desti>
Ovrun
 
ag
 
of
 
ADC3
</desti> <
bOfft
>21</bOfft> <
bWidth
>1</bWidth> </fld> <fld> <me>
STRT3
</me> <desti>
Regur
 
chl
 
S
 fg oADC 3</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JSTRT3
</me> <desti>
Injeed
 chS fg oADC 3</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JEOC3
</me> <desti>Injeed ch
d
 o
cvsi
 oADC 3</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOC3
</me> <desti>
End
 ocvsi oADC 3</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWD3
</me> <desti>
Alog
 
wchdog
 fg oADC 3</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVR2
</me> <desti>Ovruag oADC 2</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STRT2
</me> <desti>ReguϸchS fg oADC 2</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JSTRT2
</me> <desti>Injeed chS fg oADC 2</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JEOC2
</me> <desti>Injeed chȒd ocvsi oADC 2</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOC2
</me> <desti>End ocvsi oADC 2</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWD2
</me> <desti>Alog wchdog fg oADC 2</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVR1
</me> <desti>Ovruag oADC 1</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STRT1
</me> <desti>ReguϸchS fg oADC 1</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JSTRT1
</me> <desti>Injeed chS fg oADC 1</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JEOC1
</me> <desti>Injeed chȒd ocvsi oADC 1</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOC1
</me> <desti>End ocvsi oADC 1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWD1
</me> <desti>Alog wchdog fg oADC 1</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CCR
</me> <diyName>CCR</diyName> <desti>ADC comm 
cڌ
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-
wre
</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TSVREFE
</me> <desti>
Temtu
 
ns
 
d
 
VREFINT
 
ab
</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VBATE
</me> <desti>
VBAT
b</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADCPRE
</me> <desti>ADC 
esr
</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DMA
</me> <desti>
De
 
memy
cs
mode
 
mui
 ADC mode</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DDS
</me> <desti>DMA 
dib
 
i
 mui-ADC mode</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DELAY
</me> <desti>
Day
 
bwn
 2 
mg
 
phas
</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
ADC1
</me> <desti>Alog-
to
-
dig
 
cvr
</desti> <groupName>ADC</groupName> <baAddss>0x40012000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x51</size> <uge>gis</uge> </addssBlock> <u> <me>ADC</me> <desti>ADC1 
glob
 iru</desti> <vue>18</vue> </u> <gis> <> <me>
SR
</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OVR
</me> <desti>Ovrun</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STRT
</me> <desti>Reguϸch
t
 fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JSTRT
</me> <desti>Injeed chȡag</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JEOC
</me> <desti>Injeed chȒd ocvsi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOC
</me> <desti>ReguϸchȒd ocvsi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWD
</me> <desti>Alog wchdog fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR1
</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OVRIE
</me> <desti>Ovruub</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RES
</me> <desti>
Resuti
</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
AWDEN
</me> <desti>Alog wchdogb 

 
gur
 
chls
</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JAWDEN
</me> <desti>Alog wchdogb o
jeed
 chls</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISCNUM
</me> <desti>
Disctuous
 modch
cou
</desti> <bOfft>13</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
JDISCEN
</me> <desti>Disctuoumod injeed chls</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISCEN
</me> <desti>Disctuoumodڄeguϸchls</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JAUTO
</me> <desti>
Automic
 injeed 
group
 cvsi</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWDSGL
</me> <desti>
Eb
hwchdog osg chȚ 
sn
 mode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SCAN
</me> <desti>
Sn
 mode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JEOCIE
</me> <desti>
Iru
b jeed chls</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWDIE
</me> <desti>Alog wchdog irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOCIE
</me> <desti>Irub EOC</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWDCH
</me> <desti>Alog wchdog ch

 
bs
</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
CR2
</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SWSTART
</me> <desti>S cvsi oguϸchls</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EXTEN
</me> <desti>
Ex
 
igg
b guϸchls</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
EXTSEL
</me> <desti>Ex 
evt
 se guϸgroup</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
JSWSTART
</me> <desti>S cvsi ojeed chls</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JEXTEN
</me> <desti>Exriggb jeed chls</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
JEXTSEL
</me> <desti>Exv jeed group</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
ALIGN
</me> <desti>
Da
 
ignmt
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOCS
</me> <desti>End ocvsi sei</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DDS</me> <desti>DMA dib sei (sg ADC mode)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMA</me> <desti>De memycsmod(sg ADC mode)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CONT
</me> <desti>
Ctuous
 cvsi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADON
</me> <desti>
A
/
D
 
Cvr
 
ON
 / 
OFF
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SMPR1
</me> <diyName>SMPR1</diyName> <desti>
me
 
time
 1</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SMPx_x
</me> <desti>
Same
imbs</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
SMPR2
</me> <diyName>SMPR2</diyName> <desti>mtim2</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SMPx_x</me> <desti>Samtimbs</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
JOFR1
</me> <diyName>JOFR1</diyName> <desti>jeed chdoff
x
</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
JOFFSET1
</me> <desti>Doffjeed chx</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
JOFR2
</me> <diyName>JOFR2</diyName> <desti>jeed chdoffx</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
JOFFSET2
</me> <desti>Doffjeed chx</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
JOFR3
</me> <diyName>JOFR3</diyName> <desti>jeed chdoffx</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
JOFFSET3
</me> <desti>Doffjeed chx</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
JOFR4
</me> <diyName>JOFR4</diyName> <desti>jeed chdoffx</desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
JOFFSET4
</me> <desti>Doffjeed chx</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
HTR
</me> <diyName>HTR</diyName> <desti>wchdog 
high
 
thshd
 </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000FFF</tVue> <flds> <fld> <me>
HT
</me> <desti>Alog wchdog highhshd</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
LTR
</me> <diyName>LTR</diyName> <desti>wchdog 
low
hshd </desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
LT
</me> <desti>Alog wchdogowhshd</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
SQR1
</me> <diyName>SQR1</diyName> <desti>guϸ
qu
 1</desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
L
</me> <desti>Reguϸchȣqu 
ngth
</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
SQ16
</me> <desti>16
th
 cvsi iguϸqu</desti> <bOfft>15</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ15
</me> <desti>15th cvsi iguϸqu</desti> <bOfft>10</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ14
</me> <desti>14th cvsi iguϸqu</desti> <bOfft>5</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ13
</me> <desti>13th cvsi iguϸqu</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
SQR2
</me> <diyName>SQR2</diyName> <desti>guϸqu 2</desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SQ12
</me> <desti>12th cvsi iguϸqu</desti> <bOfft>25</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ11
</me> <desti>11th cvsi iguϸqu</desti> <bOfft>20</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ10
</me> <desti>10th cvsi iguϸqu</desti> <bOfft>15</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ9
</me> <desti>9th cvsi iguϸqu</desti> <bOfft>10</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ8
</me> <desti>8th cvsi iguϸqu</desti> <bOfft>5</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ7
</me> <desti>7th cvsi iguϸqu</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
SQR3
</me> <diyName>SQR3</diyName> <desti>guϸqu 3</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SQ6
</me> <desti>6th cvsi iguϸqu</desti> <bOfft>25</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ5
</me> <desti>5th cvsi iguϸqu</desti> <bOfft>20</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ4
</me> <desti>4th cvsi iguϸqu</desti> <bOfft>15</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ3
</me> <desti>3
rd
 cvsi iguϸqu</desti> <bOfft>10</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ2
</me> <desti>2
nd
 cvsi iguϸqu</desti> <bOfft>5</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SQ1
</me> <desti>1

 cvsi iguϸqu</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
JSQR
</me> <diyName>JSQR</diyName> <desti>jeed sequ </desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
JL
</me> <desti>Injeed sequgth</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
JSQ4
</me> <desti>4th cvsi ijeed sequ</desti> <bOfft>15</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
JSQ3
</me> <desti>3rd cvsi ijeed sequ</desti> <bOfft>10</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
JSQ2
</me> <desti>2nd cvsi ijeed sequ</desti> <bOfft>5</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
JSQ1
</me> <desti>1 cvsi ijeed sequ</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
JDR1
</me> <diyName>JDR1</diyName> <desti>jeed dx</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
JDATA
</me> <desti>Injeed da</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
JDR2
</me> <diyName>JDR2</diyName> <desti>jeed dx</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>JDATA</me> <desti>Injeed da</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
JDR3
</me> <diyName>JDR3</diyName> <desti>jeed dx</desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>JDATA</me> <desti>Injeed da</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
JDR4
</me> <diyName>JDR4</diyName> <desti>jeed dx</desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>JDATA</me> <desti>Injeed da</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DR
</me> <diyName>DR</diyName> <desti>guϸd</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DATA
</me> <desti>Reguϸda</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
CRC
</me> <desti>
Cryogphic
 
oss
</desti> <groupName>CRC</groupName> <baAddss>0x40023000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>DR</me> <diyName>DR</diyName> <desti>D</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0xFFFFFFFF</tVue> <flds> <fld> <me>DR</me> <desti>DRegi</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
IDR
</me> <diyName>IDR</diyName> <desti>
Inddt
 D</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IDR</me> <desti>InddD</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
CR
</me> <diyName>CR</diyName> <desti>
Cڌ
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CR</me> <desti>Cڌ 
gidr
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
DBG
</me> <desti>
Debug
 
sut
</desti> <groupName>DBG</groupName> <baAddss>0xE0042000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
DBGMCU_IDCODE
</me> <diyName>DBGMCU_IDCODE</diyName> <desti>
IDCODE
</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x10006411</tVue> <flds> <fld> <me>
DEV_ID
</me> <desti>DEV_ID</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
REV_ID
</me> <desti>REV_ID</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DBGMCU_CR
</me> <diyName>DBGMCU_CR</diyName> <desti>Cڌ Regi</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DBG_SLEEP
</me> <desti>DBG_SLEEP</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_STOP
</me> <desti>DBG_STOP</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_STANDBY
</me> <desti>DBG_STANDBY</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TRACE_IOEN
</me> <desti>TRACE_IOEN</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TRACE_MODE
</me> <desti>TRACE_MODE</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
DBGMCU_APB1_FZ
</me> <diyName>DBGMCU_APB1_FZ</diyName> <desti>Debug 
MCU
 
APB1
 
Feze
 
gie
</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DBG_TIM2_STOP
</me> <desti>DBG_TIM2_STOP</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIM3_STOP
</me> <desti>
DBG_TIM3
 
_STOP
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIM4_STOP
</me> <desti>DBG_TIM4_STOP</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIM5_STOP
</me> <desti>DBG_TIM5_STOP</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_RTC_St
</me> <desti>
RTC
 
ݳd
 
wh
 
Ce
 i
hd
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_WWDG_STOP
</me> <desti>DBG_WWDG_STOP</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_IWDEG_STOP
</me> <desti>DBG_IWDEG_STOP</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_I2C1_SMBUS_TIMEOUT
</me> <desti>
DBG_J2C1_SMBUS_TIMEOUT
</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_I2C2_SMBUS_TIMEOUT
</me> <desti>
DBG_J2C2_SMBUS_TIMEOUT
</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_I2C3SMBUS_TIMEOUT
</me> <desti>
DBG_J2C3SMBUS_TIMEOUT
</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DBGMCU_APB2_FZ
</me> <diyName>DBGMCU_APB2_FZ</diyName> <desti>Debug MCU 
APB2
 Fezgie</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DBG_TIM1_STOP
</me> <desti>
TIM1
 
cou
 stݳd wh 
ce
 ihd</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIM9_STOP
</me> <desti>
TIM9
 cou stݳd wh cܐihd</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIM10_STOP
</me> <desti>
TIM10
 cou stݳd wh cܐihd</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIM11_STOP
</me> <desti>
TIM11
 cou stݳd wh cܐihd</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
EXTI
</me> <desti>Ex iru/ev
cڌr
</desti> <groupName>EXTI</groupName> <baAddss>0x40013C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
TAMP_STAMP
</me> <desti>
Tamr
nd 
TimeSmp
 
us
 
through
hEXTI 
le
</desti> <vue>2</vue> </u> <u> <me>
EXTI0
</me> <desti>EXTI 
Le0
 iru</desti> <vue>6</vue> </u> <u> <me>
EXTI1
</me> <desti>EXTI 
Le1
 iru</desti> <vue>7</vue> </u> <u> <me>
EXTI2
</me> <desti>EXTI 
Le2
 iru</desti> <vue>8</vue> </u> <u> <me>
EXTI3
</me> <desti>EXTI 
Le3
 iru</desti> <vue>9</vue> </u> <u> <me>
EXTI4
</me> <desti>EXTI 
Le4
 iru</desti> <vue>10</vue> </u> <u> <me>
EXTI9_5
</me> <desti>EXTI 
Le
[9:5] irus</desti> <vue>23</vue> </u> <u> <me>
EXTI15_10
</me> <desti>EXTI Le[15:10] irus</desti> <vue>40</vue> </u> <gis> <> <me>
IMR
</me> <diyName>IMR</diyName> <desti>Iru 
mask
 (
EXTI_IMR
)</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MR0
</me> <desti>Iru 
Mask
 ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR1
</me> <desti>Iru Mask ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR2
</me> <desti>Iru Mask ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR3
</me> <desti>Iru Mask ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR4
</me> <desti>Iru Mask ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR5
</me> <desti>Iru Mask ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR6
</me> <desti>Iru Mask ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR7
</me> <desti>Iru Mask ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR8
</me> <desti>Iru Mask ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR9
</me> <desti>Iru Mask ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR10
</me> <desti>Iru Mask ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR11
</me> <desti>Iru Mask ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR12
</me> <desti>Iru Mask ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR13
</me> <desti>Iru Mask ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR14
</me> <desti>Iru Mask ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR15
</me> <desti>Iru Mask ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR16
</me> <desti>Iru Mask ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR17
</me> <desti>Iru Mask ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR18
</me> <desti>Iru Mask ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR19
</me> <desti>Iru Mask ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR20
</me> <desti>Iru Mask ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR21
</me> <desti>Iru Mask ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MR22
</me> <desti>Iru Mask ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
EMR
</me> <diyName>EMR</diyName> <desti>
Evt
 mask (
EXTI_EMR
)</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MR0</me> <desti>EvMask ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR1</me> <desti>EvMask ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR2</me> <desti>EvMask ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR3</me> <desti>EvMask ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR4</me> <desti>EvMask ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR5</me> <desti>EvMask ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR6</me> <desti>EvMask ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR7</me> <desti>EvMask ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR8</me> <desti>EvMask ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR9</me> <desti>EvMask ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR10</me> <desti>EvMask ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR11</me> <desti>EvMask ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR12</me> <desti>EvMask ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR13</me> <desti>EvMask ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR14</me> <desti>EvMask ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR15</me> <desti>EvMask ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR16</me> <desti>EvMask ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR17</me> <desti>EvMask ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR18</me> <desti>EvMask ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR19</me> <desti>EvMask ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR20</me> <desti>EvMask ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR21</me> <desti>EvMask ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR22</me> <desti>EvMask ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
RTSR
</me> <diyName>RTSR</diyName> <desti>
Risg
 
Trigg
 sei (
EXTI_RTSR
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TR0
</me> <desti>Risgriggv
cfiguti
 ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR1
</me> <desti>Risgriggvcfiguti ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR2
</me> <desti>Risgriggvcfiguti ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR3
</me> <desti>Risgriggvcfiguti ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR4
</me> <desti>Risgriggvcfiguti ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR5
</me> <desti>Risgriggvcfiguti ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR6
</me> <desti>Risgriggvcfiguti ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR7
</me> <desti>Risgriggvcfiguti ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR8
</me> <desti>Risgriggvcfiguti ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR9
</me> <desti>Risgriggvcfiguti ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR10
</me> <desti>Risgriggvcfiguti ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR11
</me> <desti>Risgriggvcfiguti ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR12
</me> <desti>Risgriggvcfiguti ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR13
</me> <desti>Risgriggvcfiguti ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR14
</me> <desti>Risgriggvcfiguti ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR15
</me> <desti>Risgriggvcfiguti ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR16
</me> <desti>Risgriggvcfiguti ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR17
</me> <desti>Risgriggvcfiguti ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR18
</me> <desti>Risgriggvcfiguti ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR19
</me> <desti>Risgriggvcfiguti ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR20
</me> <desti>Risgriggvcfiguti ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR21
</me> <desti>Risgriggvcfiguti ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TR22
</me> <desti>Risgriggvcfiguti ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FTSR
</me> <diyName>FTSR</diyName> <desti>
Flg
 Trigg sei (
EXTI_FTSR
)</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>TR0</me> <desti>Flgriggvcfiguti ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR1</me> <desti>Flgriggvcfiguti ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR2</me> <desti>Flgriggvcfiguti ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR3</me> <desti>Flgriggvcfiguti ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR4</me> <desti>Flgriggvcfiguti ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR5</me> <desti>Flgriggvcfiguti ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR6</me> <desti>Flgriggvcfiguti ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR7</me> <desti>Flgriggvcfiguti ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR8</me> <desti>Flgriggvcfiguti ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR9</me> <desti>Flgriggvcfiguti ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR10</me> <desti>Flgriggvcfiguti ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR11</me> <desti>Flgriggvcfiguti ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR12</me> <desti>Flgriggvcfiguti ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR13</me> <desti>Flgriggvcfiguti ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR14</me> <desti>Flgriggvcfiguti ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR15</me> <desti>Flgriggvcfiguti ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR16</me> <desti>Flgriggvcfiguti ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR17</me> <desti>Flgriggvcfiguti ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR18</me> <desti>Flgriggvcfiguti ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR19</me> <desti>Flgriggvcfiguti ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR20</me> <desti>Flgriggvcfiguti ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR21</me> <desti>Flgriggvcfiguti ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR22</me> <desti>Flgriggvcfiguti ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SWIER
</me> <diyName>SWIER</diyName> <desti>
Sowe
 iruv(
EXTI_SWIER
)</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SWIER0
</me> <desti>SowIru ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER1
</me> <desti>SowIru ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER2
</me> <desti>SowIru ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER3
</me> <desti>SowIru ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER4
</me> <desti>SowIru ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER5
</me> <desti>SowIru ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER6
</me> <desti>SowIru ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER7
</me> <desti>SowIru ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER8
</me> <desti>SowIru ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER9
</me> <desti>SowIru ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER10
</me> <desti>SowIru ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER11
</me> <desti>SowIru ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER12
</me> <desti>SowIru ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER13
</me> <desti>SowIru ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER14
</me> <desti>SowIru ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER15
</me> <desti>SowIru ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER16
</me> <desti>SowIru ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER17
</me> <desti>SowIru ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER18
</me> <desti>SowIru ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER19
</me> <desti>SowIru ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER20
</me> <desti>SowIru ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER21
</me> <desti>SowIru ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWIER22
</me> <desti>SowIru ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
PR
</me> <diyName>PR</diyName> <desti>
Pdg
 (
EXTI_PR
)</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PR0
</me> <desti>Pdg b 0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR1
</me> <desti>Pdg b 1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR2
</me> <desti>Pdg b 2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR3
</me> <desti>Pdg b 3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR4
</me> <desti>Pdg b 4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR5
</me> <desti>Pdg b 5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR6
</me> <desti>Pdg b 6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR7
</me> <desti>Pdg b 7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR8
</me> <desti>Pdg b 8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR9
</me> <desti>Pdg b 9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR10
</me> <desti>Pdg b 10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR11
</me> <desti>Pdg b 11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR12
</me> <desti>Pdg b 12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR13
</me> <desti>Pdg b 13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR14
</me> <desti>Pdg b 14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR15
</me> <desti>Pdg b 15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR16
</me> <desti>Pdg b 16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR17
</me> <desti>Pdg b 17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR18
</me> <desti>Pdg b 18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR19
</me> <desti>Pdg b 19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR20
</me> <desti>Pdg b 20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR21
</me> <desti>Pdg b 21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PR22
</me> <desti>Pdg b 22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
FLASH
</me> <desti>FLASH</desti> <groupName>FLASH</groupName> <baAddss>0x40023C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>FLASH</me> <desti>FLASH glob iru</desti> <vue>4</vue> </u> <gis> <> <me>
ACR
</me> <diyName>ACR</diyName> <desti>
Fsh
cscڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
LATENCY
</me> <desti>
Lcy
</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PRFTEN
</me> <desti>
Ptch
b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ICEN
</me> <desti>
Inrui
 
che
b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
DCEN
</me> <desti>Dchab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ICRST
</me> <desti>Inrui cach
t
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
DCRST
</me> <desti>Dcht</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
KEYR
</me> <diyName>KEYR</diyName> <desti>Fsh 
key
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
KEY
</me> <desti>
FPEC
 key</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
OPTKEYR
</me> <diyName>OPTKEYR</diyName> <desti>Fsh 
ti
 key </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OPTKEY
</me> <desti>
Oi
 by key</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>
Stus
 </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
EOP
</me> <desti>End o
ݔi
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
OPERR
</me> <desti>
Oti
 
r
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WRPERR
</me> <desti>
Wre
 
ei
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PGAERR
</me> <desti>
Progmmg
lignmr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PGPERR
</me> <desti>Progmmg 
Ζism
</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PGSERR
</me> <desti>Progmmg sequ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BSY
</me> <desti>
Busy
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>CR</me> <diyName>CR</diyName> <desti>Cڌ </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x80000000</tVue> <flds> <fld> <me>
PG
</me> <desti>Progmmg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SER
</me> <desti>
Se
 
E
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MER
</me> <desti>
Mass
 E</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SNB
</me> <desti>Se 
numb
</desti> <bOfft>3</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
PSIZE
</me> <desti>
Progm
 size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>STRT</me> <desti>S</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOPIE
</me> <desti>End oݔi irub</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ERRIE
</me> <desti>
E
 irub</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LOCK
</me> <desti>
Lock
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
OPTCR
</me> <diyName>OPTCR</diyName> <desti>Fsh oi cڌ </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000014</tVue> <flds> <fld> <me>
OPTLOCK
</me> <desti>Oi 
lock
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPTSTRT
</me> <desti>Oi s</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BOR_LEV
</me> <desti>
BOR
e
Lev
</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
WDG_SW
</me> <desti>WDG_SW 
Ur
 oi 
bys
</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
nRST_STOP
</me> <desti>nRST_STOP Uti bys</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
nRST_STDBY
</me> <desti>nRST_STDBY Uti bys</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RDP
</me> <desti>
Rd
 
e
</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
nWRP
</me> <desti>
N
 wre</desti> <bOfft>16</bOfft> <bWidth>12</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
IWDG
</me> <desti>Inddwchdog</desti> <groupName>IWDG</groupName> <baAddss>0x40003000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
KR
</me> <diyName>KR</diyName> <desti>
Key
 </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>KEY</me> <desti>Key vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PR</me> <diyName>PR</diyName> <desti>
Psr
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PR</me> <desti>Ps˸
divid
</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
RLR
</me> <diyName>RLR</diyName> <desti>
Rd
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000FFF</tVue> <flds> <fld> <me>
RL
</me> <desti>
Wchdog
 cou 
ld
 vue</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>Stu</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
RVU
</me> <desti>Wchdog coud vu
upde
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PVU
</me> <desti>Wchdogs˸vuupde</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
OTG_FS_DEVICE
</me> <desti>
USB
 oth
go
 
fu
 
d
</desti> <groupName>
USB_OTG_FS
</groupName> <baAddss>0x50000800</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
FS_DCFG
</me> <diyName>FS_DCFG</diyName> <desti>
OTG_FS
 devi cfiguti (
OTG_FS_DCFG
)</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x02200000</tVue> <flds> <fld> <me>
DSPD
</me> <desti>
Devi
 sed</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
NZLSOHSK
</me> <desti>
N
-
zo
-ngth stu
OUT
 
hdshake
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DAD
</me> <desti>Devi 
addss
</desti> <bOfft>4</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
PFIVL
</me> <desti>
Piodic
 
ame
 
rv
</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_DCTL
</me> <diyName>FS_DCTL</diyName> <desti>OTG_FS devi cڌ (
OTG_FS_DCTL
)</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
RWUSIG
</me> <desti>
Reme
 
wakeup
 
siglg
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SDIS
</me> <desti>
So
 
disc
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
GINSTS
</me> <desti>
Glob
 
IN
 
NAK
 stus</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
GONSTS
</me> <desti>Glob OUT NAK stus</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TCTL
</me> <desti>
Te
 cڌ</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SGINAK
</me> <desti>
S
 glob IN NAK</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CGINAK
</me> <desti>
Cˬ
 glob IN NAK</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SGONAK
</me> <desti>S glob OUT NAK</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CGONAK
</me> <desti>Cˬ glob OUT NAK</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
POPRGDNE
</me> <desti>
Pow
- 
ogmmg
 
de
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
FS_DSTS
</me> <diyName>FS_DSTS</diyName> <desti>OTG_FS devi stu(
OTG_FS_DSTS
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000010</tVue> <flds> <fld> <me>
SUSPSTS
</me> <desti>
Sud
 stus</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ENUMSPD
</me> <desti>
Enumed
 sed</desti> <bOfft>1</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
EERR
</me> <desti>
Eic
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FNSOF
</me> <desti>
Fme
umb oth
ived
 
SOF
</desti> <bOfft>8</bOfft> <bWidth>14</bWidth> </fld> </flds> </> <> <me>
FS_DIEPMSK
</me> <diyName>FS_DIEPMSK</diyName> <desti>OTG_FS devi IN 
dpot
 comm iru mask (
OTG_FS_DIEPMSK
)</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
XFRCM
</me> <desti>
Tnsr
 
comed
 iru mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EPDM
</me> <desti>
Endpot
 
dibd
 iru mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TOM
</me> <desti>
Timeout
 
cdi
 mask (N-
isochrous
 
dpots
)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ITTXFEMSK
</me> <desti>IN 
tok
eived wh 
TxFIFO
 
emy
 mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
INEPNMM
</me> <desti>INokeived 
wh
 
EP
 
mismch
 mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
INEPNEM
</me> <desti>INndpoNAK 
efive
 mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_DOEPMSK
</me> <diyName>FS_DOEPMSK</diyName> <desti>OTG_FS devi OUTndpocomm iru mask (
OTG_FS_DOEPMSK
)</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed iru mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPDM</me> <desti>Endpodibd iru mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STUPM
</me> <desti>
SETUP
 
pha
 dڐmask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OTEPDM
</me> <desti>OUTokeived whndpodibd mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_DAINT
</me> <diyName>FS_DAINT</diyName> <desti>OTG_FS devi 
l
ndpotu (
OTG_FS_DAINT
)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IEPINT
</me> <desti>INndpou bs</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
OEPINT
</me> <desti>OUTndpou bs</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_DAINTMSK
</me> <diyName>FS_DAINTMSK</diyName> <desti>OTG_FS΃ndpotu mask (
OTG_FS_DAINTMSK
)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IEPM
</me> <desti>IN EP iru mask bs</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>OEPINT</me> <desti>OUTndpou bs</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DVBUSDIS
</me> <diyName>DVBUSDIS</diyName> <desti>OTG_FS devi 
VBUS
 
dischge
im</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x000017D7</tVue> <flds> <fld> <me>
VBUSDT
</me> <desti>Devi VBUS dischgtime</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DVBUSPULSE
</me> <diyName>DVBUSPULSE</diyName> <desti>OTG_FS devi VBUS 
pulsg
im</desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x000005B8</tVue> <flds> <fld> <me>
DVBUSP
</me> <desti>Devi VBUSulsgime</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
DIEPEMPMSK
</me> <diyName>DIEPEMPMSK</diyName> <desti>OTG_FS devi INndpo
FIFO
my iru mask </desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
INEPTXFEM
</me> <desti>IN EP 
Tx
 FIFOmy iru mask bs</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_DIEPCTL0
</me> <diyName>FS_DIEPCTL0</diyName> <desti>OTG_FS devi cڌ INndpo0 cڌ (
OTG_FS_DIEPCTL0
)</desti> <addssOfft>0x100</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
MPSIZ
</me> <desti>
Maximum
 
ck
 size</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
USBAEP
</me> <desti>USB 
aive
ndpot</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
NAKSTS
</me> <desti>NAK stus</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
EPTYP
</me> <desti>Endpo
ty
</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
STALL
</me> <desti>STALL hdshake</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TXFNUM
</me> <desti>TxFIFOumb</desti> <bOfft>22</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CNAK
</me> <desti>Cˬ NAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
SNAK
</me> <desti>S NAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
EPDIS
</me> <desti>Endpodib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
EPENA
</me> <desti>Endpoab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
DIEPCTL1
</me> <diyName>DIEPCTL1</diyName> <desti>
OTG
 devindpot-1 cڌ </desti> <addssOfft>0x120</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SODDFRM_SD1PID
</me> <desti>
SODDFRM
/
SD1PID
</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
SD0PID_SEVNFRM
</me> <desti>
SD0PID
/
SEVNFRM
</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>TXFNUM</me> <desti>TXFNUM</desti> <bOfft>22</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
S
</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
EONUM_DPID
</me> <desti>
EONUM
/
DPID
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DIEPCTL2
</me> <diyName>DIEPCTL2</diyName> <desti>OTG devindpot-2 cڌ </desti> <addssOfft>0x140</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SODDFRM</me> <desti>SODDFRM</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SD0PID_SEVNFRM</me> <desti>SD0PID/SEVNFRM</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>TXFNUM</me> <desti>TXFNUM</desti> <bOfft>22</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>S</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>EONUM_DPID</me> <desti>EONUM/DPID</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DIEPCTL3
</me> <diyName>DIEPCTL3</diyName> <desti>OTG devindpot-3 cڌ </desti> <addssOfft>0x160</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SODDFRM</me> <desti>SODDFRM</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SD0PID_SEVNFRM</me> <desti>SD0PID/SEVNFRM</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>TXFNUM</me> <desti>TXFNUM</desti> <bOfft>22</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>S</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>EONUM_DPID</me> <desti>EONUM/DPID</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DOEPCTL0
</me> <diyName>DOEPCTL0</diyName> <desti>devindpot-0 cڌ </desti> <addssOfft>0x300</addssOfft> <size>0x20</size> <tVue>0x00008000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>S</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SNPM
</me> <desti>SNPM</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
DOEPCTL1
</me> <diyName>DOEPCTL1</diyName> <desti>devindpot-1 cڌ </desti> <addssOfft>0x320</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SODDFRM</me> <desti>SODDFRM</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SD0PID_SEVNFRM</me> <desti>SD0PID/SEVNFRM</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>S</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SNPM</me> <desti>SNPM</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>EONUM_DPID</me> <desti>EONUM/DPID</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DOEPCTL2
</me> <diyName>DOEPCTL2</diyName> <desti>devindpot-2 cڌ </desti> <addssOfft>0x340</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SODDFRM</me> <desti>SODDFRM</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SD0PID_SEVNFRM</me> <desti>SD0PID/SEVNFRM</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>S</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SNPM</me> <desti>SNPM</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>EONUM_DPID</me> <desti>EONUM/DPID</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DOEPCTL3
</me> <diyName>DOEPCTL3</diyName> <desti>devindpot-3 cڌ </desti> <addssOfft>0x360</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>EPENA</me> <desti>EPENA</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDIS</me> <desti>EPDIS</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SODDFRM</me> <desti>SODDFRM</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SD0PID_SEVNFRM</me> <desti>SD0PID/SEVNFRM</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>SNAK</me> <desti>SNAK</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>CNAK</me> <desti>CNAK</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>S</me> <desti>S</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>SNPM</me> <desti>SNPM</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPTYP</me> <desti>EPTYP</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>NAKSTS</me> <desti>NAKSTS</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>EONUM_DPID</me> <desti>EONUM/DPID</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>USBAEP</me> <desti>USBAEP</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MPSIZ</me> <desti>MPSIZ</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DIEPINT0
</me> <diyName>DIEPINT0</diyName> <desti>devindpot-x iru </desti> <addssOfft>0x108</addssOfft> <size>0x20</size> <tVue>0x00000080</tVue> <flds> <fld> <me>
TXFE
</me> <desti>TXFE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
INEPNE
</me> <desti>INEPNE</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ITTXFE
</me> <desti>ITTXFE</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TOC
</me> <desti>TOC</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
EPDISD
</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
XFRC
</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DIEPINT1
</me> <diyName>DIEPINT1</diyName> <desti>devindpot-1 iru </desti> <addssOfft>0x128</addssOfft> <size>0x20</size> <tVue>0x00000080</tVue> <flds> <fld> <me>TXFE</me> <desti>TXFE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>INEPNE</me> <desti>INEPNE</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>ITTXFE</me> <desti>ITTXFE</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>TOC</me> <desti>TOC</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DIEPINT2
</me> <diyName>DIEPINT2</diyName> <desti>devindpot-2 iru </desti> <addssOfft>0x148</addssOfft> <size>0x20</size> <tVue>0x00000080</tVue> <flds> <fld> <me>TXFE</me> <desti>TXFE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>INEPNE</me> <desti>INEPNE</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>ITTXFE</me> <desti>ITTXFE</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>TOC</me> <desti>TOC</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DIEPINT3
</me> <diyName>DIEPINT3</diyName> <desti>devindpot-3 iru </desti> <addssOfft>0x168</addssOfft> <size>0x20</size> <tVue>0x00000080</tVue> <flds> <fld> <me>TXFE</me> <desti>TXFE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>INEPNE</me> <desti>INEPNE</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>ITTXFE</me> <desti>ITTXFE</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>TOC</me> <desti>TOC</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
DOEPINT0
</me> <diyName>DOEPINT0</diyName> <desti>devindpot-0 iru </desti> <addssOfft>0x308</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000080</tVue> <flds> <fld> <me>
B2BSTUP
</me> <desti>B2BSTUP</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OTEPDIS
</me> <desti>OTEPDIS</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STUP
</me> <desti>STUP</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DOEPINT1
</me> <diyName>DOEPINT1</diyName> <desti>devindpot-1 iru </desti> <addssOfft>0x328</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000080</tVue> <flds> <fld> <me>B2BSTUP</me> <desti>B2BSTUP</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OTEPDIS</me> <desti>OTEPDIS</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STUP</me> <desti>STUP</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DOEPINT2
</me> <diyName>DOEPINT2</diyName> <desti>devindpot-2 iru </desti> <addssOfft>0x348</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000080</tVue> <flds> <fld> <me>B2BSTUP</me> <desti>B2BSTUP</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OTEPDIS</me> <desti>OTEPDIS</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STUP</me> <desti>STUP</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DOEPINT3
</me> <diyName>DOEPINT3</diyName> <desti>devindpot-3 iru </desti> <addssOfft>0x368</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000080</tVue> <flds> <fld> <me>B2BSTUP</me> <desti>B2BSTUP</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OTEPDIS</me> <desti>OTEPDIS</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STUP</me> <desti>STUP</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPDISD</me> <desti>EPDISD</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>XFRC</me> <desti>XFRC</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DIEPTSIZ0
</me> <diyName>DIEPTSIZ0</diyName> <desti>devindpot-0nssiz</desti> <addssOfft>0x110</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PKTCNT
</me> <desti>
Pack
 cou</desti> <bOfft>19</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
XFRSIZ
</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>
DOEPTSIZ0
</me> <diyName>DOEPTSIZ0</diyName> <desti>devi OUTndpot-0nssiz</desti> <addssOfft>0x310</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
STUPCNT
</me> <desti>SETUPack cou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>
DIEPTSIZ1
</me> <diyName>DIEPTSIZ1</diyName> <desti>devindpot-1nssiz</desti> <addssOfft>0x130</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MCNT
</me> <desti>
Mui
 cou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> </flds> </> <> <me>
DIEPTSIZ2
</me> <diyName>DIEPTSIZ2</diyName> <desti>devindpot-2nssiz</desti> <addssOfft>0x150</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MCNT</me> <desti>Muɘcou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> </flds> </> <> <me>
DIEPTSIZ3
</me> <diyName>DIEPTSIZ3</diyName> <desti>devindpot-3nssiz</desti> <addssOfft>0x170</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MCNT</me> <desti>Muɘcou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> </flds> </> <> <me>
DTXFSTS0
</me> <diyName>DTXFSTS0</diyName> <desti>OTG_FS devi INndpo
sm
 FIFO stu</desti> <addssOfft>0x118</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
INEPTFSAV
</me> <desti>INndpoTxFIFO 
a
 
avaab
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DTXFSTS1
</me> <diyName>DTXFSTS1</diyName> <desti>OTG_FS devi INndposm FIFO stu</desti> <addssOfft>0x138</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>INEPTFSAV</me> <desti>INndpoTxFIFO svaab</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DTXFSTS2
</me> <diyName>DTXFSTS2</diyName> <desti>OTG_FS devi INndposm FIFO stu</desti> <addssOfft>0x158</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>INEPTFSAV</me> <desti>INndpoTxFIFO svaab</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DTXFSTS3
</me> <diyName>DTXFSTS3</diyName> <desti>OTG_FS devi INndposm FIFO stu</desti> <addssOfft>0x178</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>INEPTFSAV</me> <desti>INndpoTxFIFO svaab</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DOEPTSIZ1
</me> <diyName>DOEPTSIZ1</diyName> <desti>devi OUTndpot-1nssiz</desti> <addssOfft>0x330</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
RXDPID_STUPCNT
</me> <desti>
Reived
 d
PID
/SETUPack cou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> </flds> </> <> <me>
DOEPTSIZ2
</me> <diyName>DOEPTSIZ2</diyName> <desti>devi OUTndpot-2nssiz</desti> <addssOfft>0x350</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>RXDPID_STUPCNT</me> <desti>Reived dPID/SETUPack cou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> </flds> </> <> <me>
DOEPTSIZ3
</me> <diyName>DOEPTSIZ3</diyName> <desti>devi OUTndpot-3nssiz</desti> <addssOfft>0x370</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>RXDPID_STUPCNT</me> <desti>Reived dPID/SETUPack cou</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
OTG_FS_GLOBAL
</me> <desti>USB othgfu sed</desti> <groupName>USB_OTG_FS</groupName> <baAddss>0x50000000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
FS_GOTGCTL
</me> <diyName>FS_GOTGCTL</diyName> <desti>OTG_FS cڌއnd stu(
OTG_FS_GOTGCTL
)</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000800</tVue> <flds> <fld> <me>
SRQSCS
</me> <desti>
Sessi
 
que
 
sucss
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SRQ
</me> <desti>Sessiڄeque</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HNGSCS
</me> <desti>
Ho
 
gٟti
 sucss</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HNPRQ
</me> <desti>
HNP
eque</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSHNPEN
</me> <desti>Ho 
t
 HNPb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
DHNPEN
</me> <desti>Devi HNP 
abd
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CIDSTS
</me> <desti>
C
 
ID
 stus</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
DBCT
</me> <desti>
Lg
/
deboun
ime</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ASVLD
</me> <desti>A-
ssi
 
vid
</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BSVLD
</me> <desti>
B
-ssi vid</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
FS_GOTGINT
</me> <diyName>FS_GOTGINT</diyName> <desti>OTG_FS iru (
OTG_FS_GOTGINT
)</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SEDET
</me> <desti>Sessiڃnd 
deed
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SRSSCHG
</me> <desti>Sessiڄeque sucsu
chge
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HNSSCHG
</me> <desti>Hoegٟti sucsuchge</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HNGDET
</me> <desti>Hoegٟti deed</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADTOCHG
</me> <desti>A-devi 
timeout
 chge</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBCDNE
</me> <desti>
Deboun
 de</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_GAHBCFG
</me> <diyName>FS_GAHBCFG</diyName> <desti>OTG_FS 
AHB
 cfiguti (
OTG_FS_GAHBCFG
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
GINT
</me> <desti>Glob iru mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFELVL
</me> <desti>TxFIFOmy 
v
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PTXFELVL
</me> <desti>PiodiTxFIFOmyev</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_GUSBCFG
</me> <diyName>FS_GUSBCFG</diyName> <desti>OTG_FS USB cfiguti (
OTG_FS_GUSBCFG
)</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <tVue>0x00000A00</tVue> <flds> <fld> <me>
TOCAL
</me> <desti>
FS
imeou
libti
</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PHYSEL
</me> <desti>
Fu
 
Sed
 
rl
 
siv
 se</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
SRPCAP
</me> <desti>
SRP
-
b
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HNPCAP
</me> <desti>HNP-b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TRDT
</me> <desti>USB 
tuound
ime</desti> <bOfft>10</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
FHMOD
</me> <desti>
F
 
ho
 mode</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
FDMOD
</me> <desti>F devi mode</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CTXPKT
</me> <desti>
Cru
 Txack</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
FS_GRSTCTL
</me> <diyName>FS_GRSTCTL</diyName> <desti>OTG_FSe(
OTG_FS_GRSTCTL
)</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <tVue>0x20000000</tVue> <flds> <fld> <me>
CSRST
</me> <desti>Cܐ
so
et</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSRST
</me> <desti>
HCLK
 soet</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
FCRST
</me> <desti>Ho fmcouet</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RXFFLSH
</me> <desti>
RxFIFO
 
ush
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TXFFLSH
</me> <desti>TxFIFO flush</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>TXFNUM</me> <desti>TxFIFOumb</desti> <bOfft>6</bOfft> <bWidth>5</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
AHBIDL
</me> <desti>AHB 
ma
 
id
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
FS_GINTSTS
</me> <diyName>FS_GINTSTS</diyName> <desti>OTG_FS cܐu (
OTG_FS_GINTSTS
)</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <tVue>0x04000020</tVue> <flds> <fld> <me>
CMOD
</me> <desti>
Cut
 modoݔi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
MMIS
</me> <desti>
Mode
 mismch iru</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
OTGINT
</me> <desti>OTG iru</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>SOF</me> <desti>S oame</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RXFLVL
</me> <desti>RxFIFO 
n
-emy</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
NPTXFE
</me> <desti>N-
riodic
 TxFIFOmy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
GINAKEFF
</me> <desti>Glob IN-riodiNAKfive</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
GOUTNAKEFF
</me> <desti>Glob OUT NAKfive</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ESUSP
</me> <desti>
Ely
 
sud
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
USBSUSP
</me> <desti>USB sud</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
USBRST
</me> <desti>USBet</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ENUMDNE
</me> <desti>
Enumi
 de</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ISOODRP
</me> <desti>
Isochrous
 OUTack 
drݳd
 iru</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
EOPF
</me> <desti>End oriodiamu</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>IEPINT</me> <desti>INndpou</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>OEPINT</me> <desti>OUTndpou</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
IISOIXFR
</me> <desti>
Income
 isochrouINnsr</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
IPXFR_INCOMPISOOUT
</me> <desti>Incomriodisr(Ho mode)/IncomisochrouOUTnsr(Devi mode)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HPRTINT
</me> <desti>Ho 
pt
 iru</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HCINT
</me> <desti>Ho chlu</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PTXFE
</me> <desti>PiodiTxFIFOmy</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
CIDSCHG
</me> <desti>C ID stuchge</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
DISCINT
</me> <desti>
Disc
 deed iru</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SRQINT
</me> <desti>Sessiڄeque/
w
 sessi deed iru</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WKUPINT
</me> <desti>
Resume
/
me
 wakeudeed iru</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
FS_GINTMSK
</me> <diyName>FS_GINTMSK</diyName> <desti>OTG_FS iru mask (
OTG_FS_GINTMSK
)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
MMISM
</me> <desti>Modmismch iru mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>OTGINT</me> <desti>OTG iru mask</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SOFM
</me> <desti>S oammask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RXFLVLM
</me> <desti>
Reive
 FIFO-emy mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
NPTXFEM
</me> <desti>N-riodiTxFIFOmy mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
GINAKEFFM
</me> <desti>Glob-riodiIN NAKfivmask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
GONAKEFFM
</me> <desti>Glob OUT NAKfivmask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ESUSPM
</me> <desti>Ely sud mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
USBSUSPM
</me> <desti>USB sud mask</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>USBRST</me> <desti>USBemask</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ENUMDNEM
</me> <desti>Enumi dڐmask</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ISOODRPM
</me> <desti>IsochrouOUTack drݳd iru mask</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
EOPFM
</me> <desti>End oriodiamu mask</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
EPMISM
</me> <desti>Endpomismch iru mask</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>IEPINT</me> <desti>INndpotu mask</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>OEPINT</me> <desti>OUTndpotu mask</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
IISOIXFRM
</me> <desti>IncomisochrouINnsmask</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
IPXFRM_IISOOXFRM
</me> <desti>Incomriodismask(Ho mode)/IncomisochrouOUTnsmask(Devi mode)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PRTIM
</me> <desti>Ho܈u mask</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HCIM
</me> <desti>Ho chlu mask</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PTXFEM
</me> <desti>PiodiTxFIFOmy mask</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CIDSCHGM
</me> <desti>C ID stuchgmask</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>DISCINT</me> <desti>Disc deed iru mask</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SRQIM
</me> <desti>Sessiڄeque/w sessi deed iru mask</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WUIM
</me> <desti>Resume/mِwakeudeed iru mask</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
FS_GRXSTSR_Devi
</me> <diyName>FS_GRXSTSR_Devi</diyName> <desti>OTG_FS Reivu
debug
d(Devi mode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
EPNUM
</me> <desti>Endponumb</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
BCNT
</me> <desti>
By
 cou</desti> <bOfft>4</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>15</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PKTSTS
</me> <desti>Pack stus</desti> <bOfft>17</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
FRMNUM
</me> <desti>Fmnumb</desti> <bOfft>21</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
FS_GRXSTSR_Ho
</me> <diyName>FS_GRXSTSR_Ho</diyName> <desti>OTG_FS Reivudebugd(Ho mode)</desti> <
eRegi
>FS_GRXSTSR_Devi</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>BCNT</me> <desti>By cou</desti> <bOfft>4</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>15</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PKTSTS</me> <desti>Pack stus</desti> <bOfft>17</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>FRMNUM</me> <desti>Fmnumb</desti> <bOfft>21</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
FS_GRXFSIZ
</me> <diyName>FS_GRXFSIZ</diyName> <desti>OTG_FS ReivFIFO siz(
OTG_FS_GRXFSIZ
)</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000200</tVue> <flds> <fld> <me>
RXFD
</me> <desti>RxFIFO 
dth
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_GNPTXFSIZ_Devi
</me> <diyName>FS_GNPTXFSIZ_Devi</diyName> <desti>OTG_FS-riodism FIFO siz(Devi mode)</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000200</tVue> <flds> <fld> <me>
TX0FSA
</me> <desti>Endpo0nsm 
RAM
 sddss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
TX0FD
</me> <desti>Endpo0 TxFIFO dth</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_GNPTXFSIZ_Ho
</me> <diyName>FS_GNPTXFSIZ_Ho</diyName> <desti>OTG_FS-riodism FIFO siz(Ho mode)</desti> <eRegi>FS_GNPTXFSIZ_Devi</eRegi> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000200</tVue> <flds> <fld> <me>
NPTXFSA
</me> <desti>N-riodism RAM sddss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
NPTXFD
</me> <desti>N-riodiTxFIFO dth</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_GNPTXSTS
</me> <diyName>FS_GNPTXSTS</diyName> <desti>OTG_FS-riodism FIFO/
queue
 stu(
OTG_FS_GNPTXSTS
)</desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00080200</tVue> <flds> <fld> <me>
NPTXFSAV
</me> <desti>N-riodiTxFIFO svaab</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
NPTQXSAV
</me> <desti>N-riodismeque queuavaab</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
NPTXQTOP
</me> <desti>
T
 othn-riodismeque queue</desti> <bOfft>24</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>
FS_GCCFG
</me> <diyName>FS_GCCFG</diyName> <desti>OTG_FS 
g
 cܐcfiguti (
OTG_FS_GCCFG
)</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PWRDWN
</me> <desti>Pow 
down
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VBUSASEN
</me> <desti>EbˁhVBUS 
nsg
 devi</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VBUSBSEN
</me> <desti>EbˁhVBUS ssg devi</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SOFOUTEN
</me> <desti>SOF 
ouut
b</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_CID
</me> <diyName>FS_CID</diyName> <desti>cܐID </desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00001000</tVue> <flds> <fld> <me>
PRODUCT_ID
</me> <desti>
Produ
 ID fld</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
FS_HPTXFSIZ
</me> <diyName>FS_HPTXFSIZ</diyName> <desti>OTG_FS Hoiodism FIFO siz(
OTG_FS_HPTXFSIZ
)</desti> <addssOfft>0x100</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x02000600</tVue> <flds> <fld> <me>
PTXSA
</me> <desti>HoiodiTxFIFO sddss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
PTXFSIZ
</me> <desti>HoiodiTxFIFO dth</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_DIEPTXF1
</me> <diyName>FS_DIEPTXF1</diyName> <desti>OTG_FS devi INndposm FIFO siz(
OTG_FS_DIEPTXF2
)</desti> <addssOfft>0x104</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x02000400</tVue> <flds> <fld> <me>
INEPTXSA
</me> <desti>INndpo
FIFO2
nsm RAM sddss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
INEPTXFD
</me> <desti>INndpoTxFIFO dth</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_DIEPTXF2
</me> <diyName>FS_DIEPTXF2</diyName> <desti>OTG_FS devi INndposm FIFO siz(
OTG_FS_DIEPTXF3
)</desti> <addssOfft>0x108</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x02000400</tVue> <flds> <fld> <me>INEPTXSA</me> <desti>INndpo
FIFO3
nsm RAM sddss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>INEPTXFD</me> <desti>INndpoTxFIFO dth</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_DIEPTXF3
</me> <diyName>FS_DIEPTXF3</diyName> <desti>OTG_FS devi INndposm FIFO siz(
OTG_FS_DIEPTXF4
)</desti> <addssOfft>0x10C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x02000400</tVue> <flds> <fld> <me>INEPTXSA</me> <desti>INndpo
FIFO4
nsm RAM sddss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>INEPTXFD</me> <desti>INndpoTxFIFO dth</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
OTG_FS_HOST
</me> <desti>USB othgfu sed</desti> <groupName>USB_OTG_FS</groupName> <baAddss>0x50000400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
FS_HCFG
</me> <diyName>FS_HCFG</diyName> <desti>OTG_FS ho cfiguti (
OTG_FS_HCFG
)</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
FSLSPCS
</me> <desti>FS/
LS
 
PHY
 
ock
 se</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
FSLSS
</me> <desti>FS-nd LS-ly sut</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
HFIR
</me> <diyName>HFIR</diyName> <desti>OTG_FS Ho fmrv </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000EA60</tVue> <flds> <fld> <me>
FRIVL
</me> <desti>Fmrv</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_HFNUM
</me> <diyName>FS_HFNUM</diyName> <desti>OTG_FS ho fmnumb/amtim
mag
 (
OTG_FS_HFNUM
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00003FFF</tVue> <flds> <fld> <me>
FRNUM
</me> <desti>Fmnumb</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
FTREM
</me> <desti>Fmtimmag</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_HPTXSTS
</me> <diyName>FS_HPTXSTS</diyName> <desti>
OTG_FS_Ho
iodism FIFO/queuu(
OTG_FS_HPTXSTS
)</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <tVue>0x00080100</tVue> <flds> <fld> <me>
PTXFSAVL
</me> <desti>Piodism dFIFO svaab</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PTXQSAV
</me> <desti>Piodismeque queuavaab</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PTXQTOP
</me> <desti>T othriodismeque queue</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
HAINT
</me> <diyName>HAINT</diyName> <desti>OTG_FS Ho chlu </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>HAINT</me> <desti>
Chl
 irus</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
HAINTMSK
</me> <diyName>HAINTMSK</diyName> <desti>OTG_FS ho chlu mask </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
HAINTM
</me> <desti>ChȚu mask</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
FS_HPRT
</me> <diyName>FS_HPRT</diyName> <desti>OTG_FS ho܈cڌއnd stu(
OTG_FS_HPRT
)</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
PCSTS
</me> <desti>
Pt
 
c
 stus</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PCDET
</me> <desti>P܈c deed</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PENA
</me> <desti>P܈ab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PENCHNG
</me> <desti>P܈ab/dib chge</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
POCA
</me> <desti>P܈
ovcut
ive</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
POCCHNG
</me> <desti>P܈ovcuchge</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PRES
</me> <desti>P܈
sume
</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PSUSP
</me> <desti>P܈sud</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PRST
</me> <desti>P܈t</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLSTS
</me> <desti>P܈lus</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PPWR
</me> <desti>P܈
pow
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PTCTL
</me> <desti>P܈

 cڌ</desti> <bOfft>13</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PSPD
</me> <desti>P܈d</desti> <bOfft>17</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
FS_HCCHAR0
</me> <diyName>FS_HCCHAR0</diyName> <desti>OTG_FS ho chl-0 
chaiics
 (
OTG_FS_HCCHAR0
)</desti> <addssOfft>0x100</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EPDIR
</me> <desti>Endpo
dei
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LSDEV
</me> <desti>
Low
-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>
Muicou
</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
ODDFRM
</me> <desti>
Odd
 fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHDIS
</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHENA
</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR1
</me> <diyName>FS_HCCHAR1</diyName> <desti>OTG_FS ho chl-1 chaiic(
OTG_FS_HCCHAR1
)</desti> <addssOfft>0x120</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR2
</me> <diyName>FS_HCCHAR2</diyName> <desti>OTG_FS ho chl-2 chaiic(
OTG_FS_HCCHAR2
)</desti> <addssOfft>0x140</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR3
</me> <diyName>FS_HCCHAR3</diyName> <desti>OTG_FS ho chl-3 chaiic(
OTG_FS_HCCHAR3
)</desti> <addssOfft>0x160</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR4
</me> <diyName>FS_HCCHAR4</diyName> <desti>OTG_FS ho chl-4 chaiic(
OTG_FS_HCCHAR4
)</desti> <addssOfft>0x180</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR5
</me> <diyName>FS_HCCHAR5</diyName> <desti>OTG_FS ho chl-5 chaiic(
OTG_FS_HCCHAR5
)</desti> <addssOfft>0x1A0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR6
</me> <diyName>FS_HCCHAR6</diyName> <desti>OTG_FS ho chl-6 chaiic(
OTG_FS_HCCHAR6
)</desti> <addssOfft>0x1C0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCCHAR7
</me> <diyName>FS_HCCHAR7</diyName> <desti>OTG_FS ho chl-7 chaiic(
OTG_FS_HCCHAR7
)</desti> <addssOfft>0x1E0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MPSIZ</me> <desti>Maximumack size</desti> <bOfft>0</bOfft> <bWidth>11</bWidth> </fld> <fld> <me>EPNUM</me> <desti>Endponumb</desti> <bOfft>11</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>EPDIR</me> <desti>Endpodei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LSDEV</me> <desti>Low-d devi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EPTYP</me> <desti>Endpoty</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MCNT</me> <desti>Muicou</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DAD</me> <desti>Deviddss</desti> <bOfft>22</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>ODDFRM</me> <desti>Odd fme</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHDIS</me> <desti>Chdib</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHENA</me> <desti>ChȒab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT0
</me> <diyName>FS_HCINT0</diyName> <desti>OTG_FS ho chl-0 iru (
OTG_FS_HCINT0
)</desti> <addssOfft>0x108</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHH
</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALL 
ڣ
eived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ACK
</me> <desti>ACKeڣeived/
smd
 iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXERR
</me> <desti>
Tni
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BBERR
</me> <desti>
Babb
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FRMOR
</me> <desti>Fm
ovrun
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTERR
</me> <desti>D
togg
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT1
</me> <diyName>FS_HCINT1</diyName> <desti>OTG_FS ho chl-1 iru (
OTG_FS_HCINT1
)</desti> <addssOfft>0x128</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT2
</me> <diyName>FS_HCINT2</diyName> <desti>OTG_FS ho chl-2 iru (
OTG_FS_HCINT2
)</desti> <addssOfft>0x148</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT3
</me> <diyName>FS_HCINT3</diyName> <desti>OTG_FS ho chl-3 iru (
OTG_FS_HCINT3
)</desti> <addssOfft>0x168</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT4
</me> <diyName>FS_HCINT4</diyName> <desti>OTG_FS ho chl-4 iru (
OTG_FS_HCINT4
)</desti> <addssOfft>0x188</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT5
</me> <diyName>FS_HCINT5</diyName> <desti>OTG_FS ho chl-5 iru (
OTG_FS_HCINT5
)</desti> <addssOfft>0x1A8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT6
</me> <diyName>FS_HCINT6</diyName> <desti>OTG_FS ho chl-6 iru (
OTG_FS_HCINT6
)</desti> <addssOfft>0x1C8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINT7
</me> <diyName>FS_HCINT7</diyName> <desti>OTG_FS ho chl-7 iru (
OTG_FS_HCINT7
)</desti> <addssOfft>0x1E8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRC</me> <desti>Tnscomed</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHH</me> <desti>Chhd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALL</me> <desti>STALLeڣeived iru</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAK</me> <desti>NAKeڣeived iru</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACK</me> <desti>ACKeڣeived/smd iru</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERR</me> <desti>Tniڃ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERR</me> <desti>Babb˃</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMOR</me> <desti>Fmovrun</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERR</me> <desti>Dtogg˃</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK0
</me> <diyName>FS_HCINTMSK0</diyName> <desti>OTG_FS ho chl-0 mask (
OTG_FS_HCINTMSK0
)</desti> <addssOfft>0x10C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHHM
</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STALLM
</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NAKM
</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ACKM
</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NYET
</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXERRM
</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BBERRM
</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FRMORM
</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTERRM
</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK1
</me> <diyName>FS_HCINTMSK1</diyName> <desti>OTG_FS ho chl-1 mask (
OTG_FS_HCINTMSK1
)</desti> <addssOfft>0x12C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK2
</me> <diyName>FS_HCINTMSK2</diyName> <desti>OTG_FS ho chl-2 mask (
OTG_FS_HCINTMSK2
)</desti> <addssOfft>0x14C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK3
</me> <diyName>FS_HCINTMSK3</diyName> <desti>OTG_FS ho chl-3 mask (
OTG_FS_HCINTMSK3
)</desti> <addssOfft>0x16C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK4
</me> <diyName>FS_HCINTMSK4</diyName> <desti>OTG_FS ho chl-4 mask (
OTG_FS_HCINTMSK4
)</desti> <addssOfft>0x18C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK5
</me> <diyName>FS_HCINTMSK5</diyName> <desti>OTG_FS ho chl-5 mask (
OTG_FS_HCINTMSK5
)</desti> <addssOfft>0x1AC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK6
</me> <diyName>FS_HCINTMSK6</diyName> <desti>OTG_FS ho chl-6 mask (
OTG_FS_HCINTMSK6
)</desti> <addssOfft>0x1CC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCINTMSK7
</me> <diyName>FS_HCINTMSK7</diyName> <desti>OTG_FS ho chl-7 mask (
OTG_FS_HCINTMSK7
)</desti> <addssOfft>0x1EC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRCM</me> <desti>Tnscomed mask</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CHHM</me> <desti>Chhd mask</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STALLM</me> <desti>STALLeڣeived iru mask</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NAKM</me> <desti>NAKeڣeived iru mask</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ACKM</me> <desti>ACKeڣeived/smd iru mask</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NYET</me> <desti>ڣeived iru mask</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TXERRM</me> <desti>Tniڃ mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BBERRM</me> <desti>Babb˃ mask</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>FRMORM</me> <desti>Fmovrumask</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DTERRM</me> <desti>Dtogg˃ mask</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ0
</me> <diyName>FS_HCTSIZ0</diyName> <desti>OTG_FS ho chl-0nssiz</desti> <addssOfft>0x110</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ1
</me> <diyName>FS_HCTSIZ1</diyName> <desti>OTG_FS ho chl-1nssiz</desti> <addssOfft>0x130</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ2
</me> <diyName>FS_HCTSIZ2</diyName> <desti>OTG_FS ho chl-2nssiz</desti> <addssOfft>0x150</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ3
</me> <diyName>FS_HCTSIZ3</diyName> <desti>OTG_FS ho chl-3nssiz</desti> <addssOfft>0x170</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ4
</me> <diyName>FS_HCTSIZ4</diyName> <desti>OTG_FS ho chl-xnssiz</desti> <addssOfft>0x190</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ5
</me> <diyName>FS_HCTSIZ5</diyName> <desti>OTG_FS ho chl-5nssiz</desti> <addssOfft>0x1B0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ6
</me> <diyName>FS_HCTSIZ6</diyName> <desti>OTG_FS ho chl-6nssiz</desti> <addssOfft>0x1D0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
FS_HCTSIZ7
</me> <diyName>FS_HCTSIZ7</diyName> <desti>OTG_FS ho chl-7nssiz</desti> <addssOfft>0x1F0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>XFRSIZ</me> <desti>Tnssize</desti> <bOfft>0</bOfft> <bWidth>19</bWidth> </fld> <fld> <me>PKTCNT</me> <desti>Pack cou</desti> <bOfft>19</bOfft> <bWidth>10</bWidth> </fld> <fld> <me>DPID</me> <desti>DPID</desti> <bOfft>29</bOfft> <bWidth>2</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
OTG_FS_PWRCLK
</me> <desti>USB othgfu sed</desti> <groupName>USB_OTG_FS</groupName> <baAddss>0x50000E00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
FS_PCGCCTL
</me> <diyName>FS_PCGCCTL</diyName> <desti>OTG_FSownd clock 
gg
 cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
STPPCLK
</me> <desti>
St
 PHY clock</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GATEHCLK
</me> <desti>
Ge
 HCLK</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PHYSUSP
</me> <desti>PHY 
Suded
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
PWR
</me> <desti>Pow cڌ</desti> <groupName>PWR</groupName> <baAddss>0x40007000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>CR</me> <diyName>CR</diyName> <desti>pow cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
VOS
</me> <desti>
Regut
 
vޏge
 
slg
 ouui</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ADCDC1
</me> <desti>ADCDC1</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FPDS
</me> <desti>Fshow dow St mode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBP
</me> <desti>
Dib
 
backup
 
doma
 wrei</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PLS
</me> <desti>
PVD
ev sei</desti> <bOfft>5</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
PVDE
</me> <desti>Pow vޏg
de
b</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CSBF
</me> <desti>Cˬ 
dby
 fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CWUF
</me> <desti>Cˬ wakeuag</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PDDS
</me> <desti>Pow dow
dpp
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LPDS
</me> <desti>Low-pow 
dp
 
p
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CSR</me> <diyName>CSR</diyName> <desti>pow cڌ/u</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
WUF
</me> <desti>
Wakeup
 fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SBF
</me> <desti>
Sndby
 fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PVDO
</me> <desti>PVD ouut</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BRR
</me> <desti>
Backup
 
gut
 
ady
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
EWUP
</me> <desti>Eb 
WKUP
 
p
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BRE
</me> <desti>Backugut܃b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
VOSRDY
</me> <desti>Regut vޏgslg ouuiڄdy b</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> </gis> </rh> <rh> <me>
RCC
</me> <desti>
Ret
nd clock cڌ</desti> <groupName>RCC</groupName> <baAddss>0x40023800</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
I2C1_EV
</me> <desti>
I2C1
vu</desti> <vue>31</vue> </u> <u> <me>
I2C1_ER
</me> <desti>I2C1 iru</desti> <vue>32</vue> </u> <gis> <> <me>CR</me> <diyName>CR</diyName> <desti>ock cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000083</tVue> <flds> <fld> <me>
PLLI2SRDY
</me> <desti>
PLLI2S
 clockdy fg</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PLLI2SON
</me> <desti>PLLI2Sb</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLRDY
</me> <desti>
Ma
 
	$PLL
 (
PLL

ock
 
ady
 
ag
</
desti
> <
bOfft
>25</bOfft> <
bWidth
>1</bWidth> <
acss
>
ad
-
ly
</acss> </
fld
> <fld> <
me
>
PLLON
</me> <desti>
Ma
 
	$PLL
 (
PLL

ab
</
desti
> <
bOfft
>24</bOfft> <
bWidth
>1</bWidth> <
acss
>
ad
-
wre
</acss> </
fld
> <fld> <
me
>
CSSON
</me> <desti>
Clock
 
cury
 
syem
b</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSEBYP
</me> <desti>
HSE
 
ock
 
byss
</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSERDY
</me> <desti>HSE clock 
ady
 
ag
</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-
ly
</acss> </fld> <fld> <me>
HSEON
</me> <desti>HSE clockb</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSICAL
</me> <desti>
Il
 
high
-
d
 clock 
libti
</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSITRIM
</me> <desti>Ihigh-d clock 
immg
</desti> <bOfft>3</bOfft> <bWidth>5</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSIRDY
</me> <desti>Ihigh-d clockdy fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSION
</me> <desti>Ihigh-d clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </
flds
> </> <> <me>
PLLCFGR
</me> <
diyName
>PLLCFGR</diyName> <desti>PLL 
cfiguti
 </desti> <
addssOfft
>0x4</addssOfft> <
size
>0x20</size> <acss>ad-wre</acss> <
tVue
>0x24003010</tVue> <flds> <fld> <me>
PLLQ3
</me> <desti>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB
 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g
 
ocks
</
desti
> <
bOfft
>27</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLQ2
</me> <desti>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB
 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g
 
ocks
</
desti
> <
bOfft
>26</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLQ1
</me> <desti>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB
 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g
 
ocks
</
desti
> <
bOfft
>25</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLQ0
</me> <desti>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB
 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g
 
ocks
</
desti
> <
bOfft
>24</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLSRC
</me> <desti>
Ma
 
	$PLL
(
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

y
 
ock
 
sour
</
desti
> <
bOfft
>22</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLP1
</me> <desti>
Ma
 
	$PLL
 (
PLL

divisi
 

 
ma
 
syem
 
ock
</
desti
> <
bOfft
>17</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLP0
</me> <desti>
Ma
 
	$PLL
 (
PLL

divisi
 

 
ma
 
syem
 
ock
</
desti
> <
bOfft
>16</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN8
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>14</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN7
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>13</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN6
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>12</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN5
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>11</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN4
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>10</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN3
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>9</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN2
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>8</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN1
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>7</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLN0
</me> <desti>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 
VCO
</
desti
> <
bOfft
>6</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLM5
</me> <desti>
Divisi
 fa 
the
 
ma
 
	$PLL
 (
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
> <
bOfft
>5</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLM4
</me> <desti>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
> <
bOfft
>4</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLM3
</me> <desti>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
> <
bOfft
>3</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLM2
</me> <desti>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
> <
bOfft
>2</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLM1
</me> <desti>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
> <
bOfft
>1</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
PLLM0
</me> <desti>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL

d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
> <
bOfft
>0</bOfft> <
bWidth
>1</bWidth> </
fld
> </
flds
> </> <> <
me
>
CFGR
</me> <
diyName
>CFGR</diyName> <desti>ock 
cfiguti
 </desti> <
addssOfft
>0x8</addssOfft> <
size
>0x20</size> <
tVue
>0x00000000</tVue> <flds> <fld> <me>
MCO2
</me> <desti>
Miocڌr
 clock 
ouut
 2</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> <
acss
>
ad
-
wre
</acss> </fld> <fld> <me>
MCO2PRE
</me> <desti>MCO2 
esr
</desti> <bOfft>27</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
MCO1PRE
</me> <desti>
MCO1
sr</desti> <bOfft>24</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
I2SSRC
</me> <desti>
I2S
 clock 
i
</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>MCO1</me> <desti>Miocڌ˸ock ouu1</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RTCPRE
</me> <desti>
HSE
 
divisi
 

 
RTC
 clock</desti> <bOfft>16</bOfft> <bWidth>5</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PPRE2
</me> <desti>
APB
 
high
-
d
 
	`esr
 (
APB2
)</desti> <bOfft>13</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PPRE1
</me> <desti>APB 
Low
 seds˸(
APB1
)</desti> <bOfft>10</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HPRE
</me> <desti>
AHB
sr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SWS1
</me> <desti>
Syem
 clock 
us
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-
ly
</acss> </fld> <fld> <me>
SWS0
</me> <desti>Syem clock us</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SW1
</me> <desti>Syem clock </desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SW0
</me> <desti>Syem clock </desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
CIR
</me> <diyName>CIR</diyName> <desti>ock 
u
 </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
CSSC
</me> <desti>
Clock
 
cury
 
syem
 iru 
r
</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
PLLI2SRDYC
</me> <desti>PLLI2S 
ady
 iru cˬ</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
PLLRDYC
</me> <desti>
Ma
 
	$PLL
(
PLL

ady
 
u
 
r
</
desti
> <
bOfft
>20</bOfft> <
bWidth
>1</bWidth> <
acss
>
wre
-
ly
</acss> </
fld
> <fld> <
me
>
HSERDYC
</me> <desti>
HSE
dy iru cˬ</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
HSIRDYC
</me> <desti>
HSI
dy iru cˬ</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
LSERDYC
</me> <desti>
LSE
dy iru cˬ</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
LSIRDYC
</me> <desti>
LSI
dy iru cˬ</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
PLLI2SRDYIE
</me> <desti>
PLLI2S
dy iru 
ab
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>
ad
-wre</acss> </fld> <fld> <me>
PLLRDYIE
</me> <desti>
Ma
 
	$PLL
 (
PLL

ady
 
u
 
ab
</
desti
> <
bOfft
>12</bOfft> <
bWidth
>1</bWidth> <
acss
>
ad
-
wre
</acss> </
fld
> <fld> <
me
>
HSERDYIE
</me> <desti>
HSE
dy irub</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSIRDYIE
</me> <desti>
HSI
dy irub</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSERDYIE
</me> <desti>
LSE
dy irub</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSIRDYIE
</me> <desti>
LSI
dy irub</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CSSF
</me> <desti>
Clock
 
cury
 
syem
 iru 
ag
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-
ly
</acss> </fld> <fld> <me>
PLLI2SRDYF
</me> <desti>
PLLI2S
dy iru fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PLLRDYF
</me> <desti>
Ma
 
	$PLL
 (
PLL

ady
 
u
 
ag
</
desti
> <
bOfft
>4</bOfft> <
bWidth
>1</bWidth> <
acss
>
ad
-
ly
</acss> </
fld
> <fld> <
me
>
HSERDYF
</me> <desti>
HSE
dy iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSIRDYF
</me> <desti>
HSI
dy iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSERDYF
</me> <desti>
LSE
dy iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSIRDYF
</me> <desti>
LSI
dy iru fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </
flds
> </> <> <me>
AHB1RSTR
</me> <
diyName
>AHB1RSTR</diyName> <desti>
AHB1
 
rh
 
t
 </desti> <
addssOfft
>0x10</addssOfft> <
size
>0x20</size> <acss>ad-
wre
</acss> <
tVue
>0x00000000</tVue> <flds> <fld> <me>
DMA2RST
</me> <desti>
DMA2
et</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMA1RST
</me> <desti>DMA2et</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCRST
</me> <desti>
CRC
et</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOHRST
</me> <desti>
IO
 
pt
 
H
et</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOERST
</me> <desti>IO܈
E
et</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIODRST
</me> <desti>IO܈
D
et</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOCRST
</me> <desti>IO܈
C
et</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOBRST
</me> <desti>IO܈
B
et</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOARST
</me> <desti>IO܈
A
et</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AHB2RSTR
</me> <diyName>AHB2RSTR</diyName> <desti>
AHB2
he</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OTGFSRST
</me> <desti>
USB
 
OTG
 
FS
 
modu
et</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB1RSTR
</me> <diyName>APB1RSTR</diyName> <desti>
APB1
he</desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PWRRST
</me> <desti>
Pow
 
r
et</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C3RST
</me> <desti>
I2C3
et</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C2RST
</me> <desti>
I2C
 2et</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1RST
</me> <desti>I2C 1et</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UART2RST
</me> <desti>
USART
 2et</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI3RST
</me> <desti>
SPI
 3et</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI2RST
</me> <desti>SPI 2et</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WWDGRST
</me> <desti>
Wdow
 
wchdog
et</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM5RST
</me> <desti>
TIM5
et</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM4RST
</me> <desti>
TIM4
et</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM3RST
</me> <desti>
TIM3
et</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM2RST
</me> <desti>
TIM2
et</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB2RSTR
</me> <diyName>APB2RSTR</diyName> <desti>
APB2
he</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TIM11RST
</me> <desti>
TIM11
et</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM10RST
</me> <desti>
TIM10
et</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM9RST
</me> <desti>
TIM9
et</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SYSCFGRST
</me> <desti>
Syem
 
cfiguti
 
cڌr
et</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI1RST
</me> <desti>SPI 1et</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIORST
</me> <desti>
SDIO
et</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADCRST
</me> <desti>
ADC
 i 
	`t
 (
comm
 
to
 
l
 
ADCs
)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART6RST
</me> <desti>
USART6
et</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1RST
</me> <desti>
USART1
et</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM1RST
</me> <desti>
TIM1
et</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AHB1ENR
</me> <diyName>AHB1ENR</diyName> <desti>AHB1h 
ock
 </desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00100000</tVue> <flds> <fld> <me>
DMA2EN
</me> <desti>DMA2 clock 
ab
</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMA1EN
</me> <desti>
DMA1
 clockb</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCEN
</me> <desti>CRC clockb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOHEN
</me> <desti>IO܈H clockb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOEEN
</me> <desti>IO܈E clockb</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIODEN
</me> <desti>IO܈D clockb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOCEN
</me> <desti>IO܈C clockb</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOBEN
</me> <desti>IO܈B clockb</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOAEN
</me> <desti>IO܈A clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AHB2ENR
</me> <diyName>AHB2ENR</diyName> <desti>AHB2h clockb </desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OTGFSEN
</me> <desti>USB OTG FS clockb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB1ENR
</me> <diyName>APB1ENR</diyName> <desti>APB1h clockb </desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PWREN
</me> <desti>Pow i clockb</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C3EN
</me> <desti>I2C3 clockb</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C2EN
</me> <desti>
I2C2
 clockb</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1EN
</me> <desti>
I2C1
 clockb</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART2EN
</me> <desti>USART 2 clockb</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI3EN
</me> <desti>
SPI3
 clockb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI2EN
</me> <desti>
SPI2
 clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WWDGEN
</me> <desti>Wdow wchdog clockb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM5EN
</me> <desti>TIM5 clockb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM4EN
</me> <desti>TIM4 clockb</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM3EN
</me> <desti>TIM3 clockb</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM2EN
</me> <desti>TIM2 clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB2ENR
</me> <diyName>APB2ENR</diyName> <desti>APB2h clockb </desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TIM11EN
</me> <desti>TIM11 clockb</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM10EN
</me> <desti>TIM10 clockb</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM9EN
</me> <desti>TIM9 clockb</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SYSCFGEN
</me> <desti>Syem cfiguti cڌ˸ockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI1EN
</me> <desti>
SPI1
 clockb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIOEN
</me> <desti>SDIO clockb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADC1EN
</me> <desti>
ADC1
 clockb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART6EN
</me> <desti>USART6 clockb</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1EN
</me> <desti>USART1 clockb</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM1EN
</me> <desti>TIM1 clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AHB1LPENR
</me> <diyName>AHB1LPENR</diyName> <desti>AHB1h clockb 

 
low
 
pow
 
mode
 </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x7E6791FF</tVue> <flds> <fld> <me>
DMA2LPEN
</me> <desti>DMA2 clockb 
durg
 
S˕
 mode</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMA1LPEN
</me> <desti>DMA1 clockb durg S˕ mode</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SRAM1LPEN
</me> <desti>
SRAM
 1r clockb durg S˕ mode</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FLITFLPEN
</me> <desti>
Fsh
 i clockb durg S˕ mode</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCLPEN
</me> <desti>CRC clockb durg S˕ mode</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOHLPEN
</me> <desti>IO܈H clockb durg S˕ mode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOELPEN
</me> <desti>IO܈E clockb durg S˕ mode</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIODLPEN
</me> <desti>IO܈D clockb durg S˕ mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOCLPEN
</me> <desti>IO܈C clockb durg S˕ mode</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOBLPEN
</me> <desti>IO܈B clockb durg S˕ mode</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GPIOALPEN
</me> <desti>IO܈A clockb durg 
p
 mode</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AHB2LPENR
</me> <diyName>AHB2LPENR</diyName> <desti>AHB2h clockb ilowow mod</desti> <addssOfft>0x54</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x000000F1</tVue> <flds> <fld> <me>
OTGFSLPEN
</me> <desti>USB OTG FS clockb durg S˕ mode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB1LPENR
</me> <diyName>APB1LPENR</diyName> <desti>APB1h clockb ilowow mod</desti> <addssOfft>0x60</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x36FEC9FF</tVue> <flds> <fld> <me>
PWRLPEN
</me> <desti>Pow i clockb durg S˕ mode</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C3LPEN
</me> <desti>I2C3 clockb durg S˕ mode</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C2LPEN
</me> <desti>I2C2 clockb durg S˕ mode</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1LPEN
</me> <desti>I2C1 clockb durg S˕ mode</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART2LPEN
</me> <desti>
USART2
 clockb durg S˕ mode</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI3LPEN
</me> <desti>SPI3 clockb durg S˕ mode</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI2LPEN
</me> <desti>SPI2 clockb durg S˕ mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WWDGLPEN
</me> <desti>Wdow wchdog clockb durg S˕ mode</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM5LPEN
</me> <desti>TIM5 clockb durg S˕ mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM4LPEN
</me> <desti>TIM4 clockb durg S˕ mode</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM3LPEN
</me> <desti>TIM3 clockb durg S˕ mode</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM2LPEN
</me> <desti>TIM2 clockb durg S˕ mode</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB2LPENR
</me> <diyName>APB2LPENR</diyName> <desti>APB2h clock 
abd
 ilowow mod</desti> <addssOfft>0x64</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00075F33</tVue> <flds> <fld> <me>
TIM11LPEN
</me> <desti>TIM11 clockb durg S˕ mode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM10LPEN
</me> <desti>TIM10 clockb durg S˕ mode</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM9LPEN
</me> <desti>TIM9 clockb durg s˕ mode</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SYSCFGLPEN
</me> <desti>Syem cfiguti cڌ˸ockb durg S˕ mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI1LPEN
</me> <desti>SPI 1 clockb durg S˕ mode</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIOLPEN
</me> <desti>SDIO clockb durg S˕ mode</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADC1LPEN
</me> <desti>ADC1 clockb durg S˕ mode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART6LPEN
</me> <desti>USART6 clockb durg S˕ mode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1LPEN
</me> <desti>USART1 clockb durg S˕ mode</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM1LPEN
</me> <desti>TIM1 clockb durg S˕ mode</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
BDCR
</me> <diyName>BDCR</diyName> <desti>
Backup
 
doma
 
cڌ
 </desti> <addssOfft>0x70</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
BDRST
</me> <desti>Backudoma 
sowe
et</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RTCEN
</me> <desti>
RTC
 clockb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RTCSEL1
</me> <desti>RTC clock 
sour
 
i
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RTCSEL0
</me> <desti>RTC clock sour sei</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSEBYP
</me> <desti>
Ex
ow-
d
 
osct
 
byss
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSERDY
</me> <desti>Exow-d osct܄dy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSEON
</me> <desti>Exow-d osct܃b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
CSR
</me> <diyName>CSR</diyName> <desti>ock cڌ &
amp
; 
us
 </desti> <addssOfft>0x74</addssOfft> <size>0x20</size> <tVue>0x0E000000</tVue> <flds> <fld> <me>
LPWRRSTF
</me> <desti>
Low
-poweag</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WWDGRSTF
</me> <desti>Wdow wchdogeag</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WDGRSTF
</me> <desti>
Inddt
 wchdogeag</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SFTRSTF
</me> <desti>
Sowe
eag</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PORRSTF
</me> <desti>
POR
/
PDR
eag</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PADRSTF
</me> <desti>
PIN
eag</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BORRSTF
</me> <desti>
BOR
eag</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RMVF
</me> <desti>
Remove
eag</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSIRDY
</me> <desti>
Il
ow-d osct܄dy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSION
</me> <desti>Ilow-d osct܃b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
SSCGR
</me> <diyName>SSCGR</diyName> <desti>
ad
 
erum
 clock 
gi
 </desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SSCGEN
</me> <desti>
Sd
 srum 
moduti
b</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPREADSEL
</me> <desti>Sd 
Se
</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
INCSTEP
</me> <desti>
Inemti
 

</desti> <bOfft>13</bOfft> <bWidth>15</bWidth> </fld> <fld> <me>
MODPER
</me> <desti>
Moduti
 
riod
</desti> <bOfft>0</bOfft> <bWidth>13</bWidth> </fld> </flds> </> <> <me>
PLLI2SCFGR
</me> <diyName>PLLI2SCFGR</diyName> <desti>
PLLI2S
 cfiguti </desti> <addssOfft>0x84</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x20003000</tVue> <flds> <fld> <me>
PLLI2SRx
</me> <desti>PLLI2S 
divisi
 

 
I2S
 
ocks
</desti> <bOfft>28</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
PLLI2SNx
</me> <desti>PLLI2S 
muɝliti
 fa 
VCO
</desti> <bOfft>6</bOfft> <bWidth>9</bWidth> </fld> </flds> </> </
gis
> </rh> <rh> <me>RTC</me> <desti>
Rl
-
time
 clock</desti> <
groupName
>RTC</groupName> <
baAddss
>0x40002800</baAddss> <
addssBlock
> <
offt
>0x0</offt> <size>0x400</size> <
uge
>gis</uge> </addssBlock> <u> <me>
I2C2_EV
</me> <desti>I2C2 
evt
 iru</desti> <
vue
>33</vue> </u> <u> <me>
I2C2_ER
</me> <desti>I2C2 
r
 iru</desti> <vue>34</vue> </u> <gis> <> <me>
TR
</me> <diyName>TR</diyName> <desti>tim</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PM
</me> <desti>
AM
/PM 
n٩i
</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HT
</me> <desti>
Hour
 
ns
 i
BCD
 
fm
</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
HU
</me> <desti>Hou
uns
 iBCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MNT
</me> <desti>
Mu
 BCD fm</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MNU
</me> <desti>Mu un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
ST
</me> <desti>
Secd
 BCD fm</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
SU
</me> <desti>Secd un BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
DR
</me> <diyName>DR</diyName> <desti>
de
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00002101</tVue> <flds> <fld> <me>
YT
</me> <desti>
Yr
 BCD fm</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
YU
</me> <desti>Yun BCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
WDU
</me> <desti>
Wk
 
day
 uns</desti> <bOfft>13</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MT
</me> <desti>
Mth
 BCD fm</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MU
</me> <desti>Mth un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
DT
</me> <desti>
De
 BCD fm</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DU
</me> <desti>Dun BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
CR
</me> <diyName>CR</diyName> <desti>cڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
COE
</me> <desti>
Cibti
 
ouut
b</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSEL
</me> <desti>
Ouut
 sei</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
POL
</me> <desti>Ouu
pެy
</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COSEL
</me> <desti>Cibti Ouui</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BKP
</me> <desti>Backup</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SUB1H
</me> <desti>
Suba
 1 
	`hour
 (
wr
im
chge
)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADD1H
</me> <desti>
Add
 1 hou(
summ
imchge)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TSIE
</me> <desti>
Time
-
amp
 irub</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WUTIE
</me> <desti>
Wakeup
 
tim
 irub</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ALRBIE
</me> <desti>
Arm
 B irub</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ALRAIE
</me> <desti>Arm A irub</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TSE
</me> <desti>Timamab</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WUTE
</me> <desti>Wakeutimb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ALRBE
</me> <desti>Arm Bb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ALRAE
</me> <desti>Arm Ab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DCE
</me> <desti>
Cr
 
dig
 
libti
b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FMT
</me> <desti>Houfm</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BYPSHAD
</me> <desti>
Byss
 
the
 
shadow
egis</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
REFCKON
</me> <desti>
Ren
 clock 
dei
 
	`ab
 (50 

 60 
Hz
)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TSEDGE
</me> <desti>Time-amev
aive
 
edge
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WCKSEL
</me> <desti>Wakeuock sei</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
ISR
</me> <diyName>ISR</diyName> <desti>
lizi
 
d
 stu</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <tVue>0x00000007</tVue> <flds> <fld> <me>
ALRAWF
</me> <desti>Arm A wrag</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ALRBWF
</me> <desti>Arm B wrag</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
WUTWF
</me> <desti>Wakeutim wrag</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SHPF
</me> <desti>
Shi
 
ݔi
 
ndg
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
INITS
</me> <desti>
Inlizi
 stuag</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
RSF
</me> <desti>
Regis
 
synchrizi
 fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
INITF
</me> <desti>Inlizi fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
INIT
</me> <desti>Inlizi mode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ALRAF
</me> <desti>Arm A fg</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ALRBF
</me> <desti>Arm B fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WUTF
</me> <desti>Wakeutim fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TSF
</me> <desti>Time-amag</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TSOVF
</me> <desti>Time-am
ovow
 fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TAMP1F
</me> <desti>
Tamr
 dei fg</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TAMP2F
</me> <desti>
TAMPER2
 dei fg</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RECALPF
</me> <desti>
Relibti
dg 
Fg
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
PRER
</me> <diyName>PRER</diyName> <desti>
esr
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x007F00FF</tVue> <flds> <fld> <me>
PREDIV_A
</me> <desti>
Asynchrous
s˸</desti> <bOfft>16</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
PREDIV_S
</me> <desti>
Synchrous
s˸</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
WUTR
</me> <diyName>WUTR</diyName> <desti>
wakeup
im </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000FFFF</tVue> <flds> <fld> <me>
WUT
</me> <desti>Wakeuauto-
ld
 vu
bs
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CALIBR
</me> <diyName>CALIBR</diyName> <desti>libti </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DCS
</me> <desti>
Dig
 cibti 
sign
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DC
</me> <desti>Dig cibti</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
ALRMAR
</me> <diyName>ALRMAR</diyName> <desti>
m
 A </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MSK4
</me> <desti>Arm A d
mask
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WDSEL
</me> <desti>Wk day sei</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DT</me> <desti>Dn BCD fm</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DU</me> <desti>Dun day iBCD fm</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSK3
</me> <desti>Arm A 
hours
 mask</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PM</me> <desti>AM/PM٩i</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HT</me> <desti>Houn BCD fm</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>HU</me> <desti>Houun BCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSK2
</me> <desti>Arm A 
mus
 mask</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MNT</me> <desti>Mu BCD fm</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MNU</me> <desti>Mu un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSK1
</me> <desti>Arm A 
cds
 mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ST</me> <desti>Secd BCD fm</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SU</me> <desti>Secd un BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
ALRMBR
</me> <diyName>ALRMBR</diyName> <desti>m B </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MSK4</me> <desti>Arm B dmask</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>WDSEL</me> <desti>Wk day sei</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DT</me> <desti>Dn BCD fm</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DU</me> <desti>Dun day iBCD fm</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MSK3</me> <desti>Arm B hourmask</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PM</me> <desti>AM/PM٩i</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HT</me> <desti>Houn BCD fm</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>HU</me> <desti>Houun BCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MSK2</me> <desti>Arm B mumask</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MNT</me> <desti>Mu BCD fm</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MNU</me> <desti>Mu un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MSK1</me> <desti>Arm B secdmask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ST</me> <desti>Secd BCD fm</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SU</me> <desti>Secd un BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
WPR
</me> <diyName>WPR</diyName> <desti>wr
ei
 </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
KEY
</me> <desti>
Wre
rei 
key
</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
SSR
</me> <diyName>SSR</diyName> <desti>
sub
 
cd
 </desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SS
</me> <desti>
Sub
 secd vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
SHIFTR
</me> <diyName>SHIFTR</diyName> <desti>
shi
 cڌ </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ADD1S
</me> <desti>Add 
e
 secd</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SUBFS
</me> <desti>Suba 
a
 
ai
 
of
 secd</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
TSTR
</me> <diyName>TSTR</diyName> <desti>timamtim</desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PM</me> <desti>AM/PM٩i</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HT</me> <desti>Houn BCD fm</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>HU</me> <desti>Houun BCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MNT</me> <desti>Mu BCD fm</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MNU</me> <desti>Mu un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ST</me> <desti>Secd BCD fm</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SU</me> <desti>Secd un BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
TSDR
</me> <diyName>TSDR</diyName> <desti>timamd</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>WDU</me> <desti>Wk day uns</desti> <bOfft>13</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MT</me> <desti>Mth BCD fm</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MU</me> <desti>Mth un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>DT</me> <desti>Dn BCD fm</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DU</me> <desti>Dun BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
TSSSR
</me> <diyName>TSSSR</diyName> <desti>
timeamp
 sub secd </desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SS</me> <desti>Sub secd vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CALR
</me> <diyName>CALR</diyName> <desti>libti </desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CALP
</me> <desti>
In
 
equcy
 oRTC 
by
 488.5 
m
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CALW8
</me> <desti>
U
 

 8-cd cibti 
cye
iod</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CALW16
</me> <desti>U 16-cd cibti cyriod</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CALM
</me> <desti>Cibti 
mus
</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> </flds> </> <> <me>
TAFCR
</me> <diyName>TAFCR</diyName> <desti>
mr
nd 
e
 
funi
 cfiguti </desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ALARMOUTTYPE
</me> <desti>
AFO_ALARM
 ouu
ty
</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TSINSEL
</me> <desti>
TIMESTAMP
 
mpg
</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP1INSEL
</me> <desti>
TAMPER1
 mpg</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMPPUDIS
</me> <desti>
TAMPER
 
pu
-
up
 
dib
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMPPRCH
</me> <desti>Tam
echge
 
duti
</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
TAMPFLT
</me> <desti>Tam
fr
 
cou
</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
TAMPFREQ
</me> <desti>Tam
mg
 fqucy</desti> <bOfft>8</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
TAMPTS
</me> <desti>
Aive
imeam

amdeiڃvt</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP2TRG
</me> <desti>
Aive
 
v
 m2</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP2E
</me> <desti>Tam2 deiڃb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMPIE
</me> <desti>Tamub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP1TRG
</me> <desti>Aivv m1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP1E
</me> <desti>Tam1 deiڃb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ALRMASSR
</me> <diyName>ALRMASSR</diyName> <desti>m A sub secd </desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MASKSS
</me> <desti>
Mask
h
mo
-
signifi
 b
tg
 

 
this
 
b
</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>SS</me> <desti>Sub secdvue</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
ALRMBSSR
</me> <diyName>ALRMBSSR</diyName> <desti>m B sub secd </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MASKSS</me> <desti>Maskhmo-signifi btgthib</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>SS</me> <desti>Sub secdvue</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
BKP0R
</me> <diyName>BKP0R</diyName> <desti>
backup
 </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP1R
</me> <diyName>BKP1R</diyName> <desti>backu</desti> <addssOfft>0x54</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP2R
</me> <diyName>BKP2R</diyName> <desti>backu</desti> <addssOfft>0x58</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP3R
</me> <diyName>BKP3R</diyName> <desti>backu</desti> <addssOfft>0x5C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP4R
</me> <diyName>BKP4R</diyName> <desti>backu</desti> <addssOfft>0x60</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP5R
</me> <diyName>BKP5R</diyName> <desti>backu</desti> <addssOfft>0x64</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP6R
</me> <diyName>BKP6R</diyName> <desti>backu</desti> <addssOfft>0x68</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP7R
</me> <diyName>BKP7R</diyName> <desti>backu</desti> <addssOfft>0x6C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP8R
</me> <diyName>BKP8R</diyName> <desti>backu</desti> <addssOfft>0x70</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP9R
</me> <diyName>BKP9R</diyName> <desti>backu</desti> <addssOfft>0x74</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP10R
</me> <diyName>BKP10R</diyName> <desti>backu</desti> <addssOfft>0x78</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP11R
</me> <diyName>BKP11R</diyName> <desti>backu</desti> <addssOfft>0x7C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP12R
</me> <diyName>BKP12R</diyName> <desti>backu</desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP13R
</me> <diyName>BKP13R</diyName> <desti>backu</desti> <addssOfft>0x84</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP14R
</me> <diyName>BKP14R</diyName> <desti>backu</desti> <addssOfft>0x88</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP15R
</me> <diyName>BKP15R</diyName> <desti>backu</desti> <addssOfft>0x8C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP16R
</me> <diyName>BKP16R</diyName> <desti>backu</desti> <addssOfft>0x90</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP17R
</me> <diyName>BKP17R</diyName> <desti>backu</desti> <addssOfft>0x94</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP18R
</me> <diyName>BKP18R</diyName> <desti>backu</desti> <addssOfft>0x98</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP19R
</me> <diyName>BKP19R</diyName> <desti>backu</desti> <addssOfft>0x9C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>SDIO</me> <desti>
Secu
 dig 
put
/ouur</desti> <groupName>SDIO</groupName> <baAddss>0x40012C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
I2C3_EV
</me> <desti>I2C3vu</desti> <vue>72</vue> </u> <u> <me>
I2C3_ER
</me> <desti>I2C3 iru</desti> <vue>73</vue> </u> <gis> <> <me>
POWER
</me> <diyName>POWER</diyName> <desti>pow cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PWRCTRL
</me> <desti>PWRCTRL</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CLKCR
</me> <diyName>CLKCR</diyName> <desti>
SDI
 clock cڌ </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
HWFC_EN
</me> <desti>
HW
 
Flow
 
Cڌ
b</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NEGEDGE
</me> <desti>
SDIO_CK
 
dhasg
 sei b</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WIDBUS
</me> <desti>
Wide
 
bus
 modab b</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
BYPASS
</me> <desti>
Clock
 
divid
 bysab b</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PWRSAV
</me> <desti>Pow 
vg
 cfiguti b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CLKEN
</me> <desti>Clockb b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CLKDIV
</me> <desti>Clock 
divide
 fa</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
ARG
</me> <diyName>ARG</diyName> <desti>
gumt
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CMDARG
</me> <desti>
Commd
rgumt</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
CMD
</me> <diyName>CMD</diyName> <desti>
commd
 </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CE_ATACMD
</me> <desti>
CE
-
ATA
 commd</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
nIEN
</me> <desti>
n
 
Iru
 
Eb
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ENCMDcom
</me> <desti>Eb CMD 
comi
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIOSud
</me> <desti>
SD
 
I
/
O
 
sud
 commd</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPSMEN
</me> <desti>Commd 
th
 
e
 
	$mache
 (
CPSM

Eb
 
b
</
desti
> <
bOfft
>10</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
WAITPEND
</me> <desti>CPSM 
Was
 
ds
 
of
 
da
 
	`sr
 (
CmdPd
 

 
sigl
).</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WAITINT
</me> <desti>CPSM 
was
 
u
 
que
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WAITRESP
</me> <desti>
Wa
 
ڣ
 
bs
</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CMDINDEX
</me> <desti>
Commd
 
dex
</desti> <bOfft>0</bOfft> <bWidth>6</bWidth> </fld> </
flds
> </> <> <me>
RESPCMD
</me> <
diyName
>RESPCMD</diyName> <desti>
commd
eڣ </desti> <
addssOfft
>0x10</addssOfft> <
size
>0x20</size> <
acss
>
ad
-
ly
</acss> <
tVue
>0x00000000</tVue> <flds> <fld> <me>RESPCMD</me> <desti>
Reڣ
 commd index</desti> <bOfft>0</bOfft> <bWidth>6</bWidth> </fld> </flds> </> <> <me>
RESP1
</me> <diyName>RESP1</diyName> <desti>ڣ 1..4 </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CARDSTATUS1
</me> <desti>
Cd
 
Stus
</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
RESP2
</me> <diyName>RESP2</diyName> <desti>ڣ 1..4 </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CARDSTATUS2
</me> <desti>Cd Stus</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
RESP3
</me> <diyName>RESP3</diyName> <desti>ڣ 1..4 </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CARDSTATUS3
</me> <desti>Cd Stus</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
RESP4
</me> <diyName>RESP4</diyName> <desti>ڣ 1..4 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CARDSTATUS4
</me> <desti>Cd Stus</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
DTIMER
</me> <diyName>DTIMER</diyName> <desti>d
tim
 </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-
wre
</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DATATIME
</me> <desti>
Da
 
timeout
 
riod
</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
DLEN
</me> <diyName>DLEN</diyName> <desti>d
ngth
 </desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DATALENGTH
</me> <desti>Dngth 
vue
</desti> <bOfft>0</bOfft> <bWidth>25</bWidth> </fld> </flds> </> <> <me>
DCTRL
</me> <diyName>DCTRL</diyName> <desti>d
cڌ
 </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SDIOEN
</me> <desti>
SD
 
I
/
O
 
ab
 
funis
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RWMOD
</me> <desti>
Rd
 
wa
 
mode
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RWSTOP
</me> <desti>Rd wa 

</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RWSTART
</me> <desti>Rd wa 
t
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBLOCKSIZE
</me> <desti>D
block
 size</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
DMAEN
</me> <desti>
DMA
b b</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTMODE
</me> <desti>D
sr
 mod
i
 1: 
Sm
 

 
SDIO
 
muiby
 dsr.</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTDIR
</me> <desti>Ds
dei
 sei</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTEN
</me> <desti>DTEN</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DCOUNT
</me> <diyName>DCOUNT</diyName> <desti>d
cou
 </desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DATACOUNT
</me> <desti>D
cou
 vue</desti> <bOfft>0</bOfft> <bWidth>25</bWidth> </fld> </flds> </> <> <me>
STA
</me> <diyName>STA</diyName> <desti>
us
 </desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CEATAEND
</me> <desti>
CE
-
ATA
 commd 
comi
 sig
ived
 
CMD61
</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIOIT
</me> <desti>SDIO irueived</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXDAVL
</me> <desti>D
avaab
 

 
ive
 
FIFO
</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXDAVL
</me> <desti>Davaab i
sm
 FIFO</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFIFOE
</me> <desti>
Reive
 FIFO 
emy
</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFIFOE
</me> <desti>
Tnsm
 FIFOmy</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFIFOF
</me> <desti>ReivFIFO 
fu
</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFIFOF
</me> <desti>Tnsm FIFO fu</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFIFOHF
</me> <desti>ReivFIFO 
hf
 fu: 
the
 
e
 

 
a
 8 
wds
 i
the
 FIFO</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFIFOHE
</me> <desti>Tnsm FIFO hemy:a 8 wd
n
 
be
 
wrn
 
to
hFIFO</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXACT
</me> <desti>Div 
ogss
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXACT
</me> <desti>Dsm iogss</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDACT
</me> <desti>Commdns㸚rogss</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBCKEND
</me> <desti>Dblock 

/
	`ived
 (
CRC
 
check
 
sd
)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STBITERR
</me> <desti>
S
 b 
n
 
deed
 

 
l
 d
sigls
 i
wide
 
bus
 mode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DATAEND
</me> <desti>D
	`d
 (dcou, 
SDIDCOUNT
, 
is
 
zo
)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDSENT
</me> <desti>Commd 
	`
 (
no
eڣ 
qued
)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDREND
</me> <desti>Commdeڣeived (CRC checkasd)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXOVERR
</me> <desti>
Reived
 FIFO 
ovrun
 
r
</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXUNDERR
</me> <desti>Tnsm FIFO 
undrun
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTIMEOUT
</me> <desti>Dtimeout</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTIMEOUT
</me> <desti>Commdeڣimeout</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DCRCFAIL
</me> <desti>Dblock st/ived (CRC check 
ed
)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCRCFAIL
</me> <desti>Commdeڣeived (CRC check faed)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ICR
</me> <diyName>ICR</diyName> <desti>u 
r
 </desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CEATAENDC
</me> <desti>CEATAEND 
ag
 cˬ b</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIOITC
</me> <desti>SDIOIT fg cˬ b</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBCKENDC
</me> <desti>DBCKEND fg cˬ b</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STBITERRC
</me> <desti>STBITERR fg cˬ b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DATAENDC
</me> <desti>DATAEND fg cˬ b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDSENTC
</me> <desti>CMDSENT fg cˬ b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDRENDC
</me> <desti>CMDREND fg cˬ b</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXOVERRC
</me> <desti>RXOVERR fg cˬ b</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXUNDERRC
</me> <desti>TXUNDERR fg cˬ b</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTIMEOUTC
</me> <desti>DTIMEOUT fg cˬ b</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTIMEOUTC
</me> <desti>CTIMEOUT fg cˬ b</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DCRCFAILC
</me> <desti>DCRCFAIL fg cˬ b</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCRCFAILC
</me> <desti>CCRCFAIL fg cˬ b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
MASK
</me> <diyName>MASK</diyName> <desti>
mask
 </desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CEATAENDIE
</me> <desti>CE-ATA commd comi sigȻived irub</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SDIOITIE
</me> <desti>SDIO modueived irub</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXDAVLIE
</me> <desti>Davaab i
Rx
 FIFO irub</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXDAVLIE
</me> <desti>Davaab i
Tx
 FIFO irub</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFIFOEIE
</me> <desti>Rx FIFOmy irub</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFIFOEIE
</me> <desti>Tx FIFOmy irub</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFIFOFIE
</me> <desti>Rx FIFO fu irub</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFIFOFIE
</me> <desti>Tx FIFO fu irub</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFIFOHFIE
</me> <desti>Rx FIFO hfu irub</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXFIFOHEIE
</me> <desti>Tx FIFO hemy irub</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXACTIE
</me> <desti>Div
ag
 irub</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXACTIE
</me> <desti>Dsmg irub</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDACTIE
</me> <desti>Commdg irub</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBCKENDIE
</me> <desti>Dblock 
d
 irub</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STBITERRIE
</me> <desti>S b irub</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DATAENDIE
</me> <desti>Dd irub</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDSENTIE
</me> <desti>Commd sub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMDRENDIE
</me> <desti>Commdeڣeived irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXOVERRIE
</me> <desti>Rx FIFO ovrur irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXUNDERRIE
</me> <desti>Tx FIFO undrur irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DTIMEOUTIE
</me> <desti>Dtimeouub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTIMEOUTIE
</me> <desti>Commdimeouub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DCRCFAILIE
</me> <desti>DCRC 

 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCRCFAILIE
</me> <desti>Commd CRC fa irub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FIFOCNT
</me> <diyName>FIFOCNT</diyName> <desti>FIFO cou </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
FIFOCOUNT
</me> <desti>
Remag
 
numb
 owd
to
 bwrt܄d 
om
hFIFO.</desti> <bOfft>0</bOfft> <bWidth>24</bWidth> </fld> </flds> </> <> <me>FIFO</me> <diyName>FIFO</diyName> <desti>dFIFO </desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
FIFODa
</me> <desti>Reiv
d
nsm FIFO da</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </
gis
> </
rh
> <rh> <me>
SYSCFG
</me> <desti>
Syem
 
cfiguti
 
cڌr
</desti> <
groupName
>SYSCFG</groupName> <
baAddss
>0x40013800</baAddss> <
addssBlock
> <
offt
>0x0</offt> <size>0x400</size> <
uge
>gis</uge> </addssBlock> <gis> <> <me>
MEMRM
</me> <diyName>MEMRM</diyName> <desti>
memy
 
m
 </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MEM_MODE
</me> <desti>MEM_MODE</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
PMC
</me> <diyName>PMC</diyName> <desti>rh modcfiguti </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ADC1DC2
</me> <desti>ADC1DC2</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
EXTICR1
</me> <diyName>EXTICR1</diyName> <desti>
ex
 iru cfiguti 1</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI3
</me> <desti>
EXTI
 
x
 
	`cfiguti
 (x = 03)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI2
</me> <desti>EXTI x cfiguti (x = 03)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI1
</me> <desti>EXTI x cfiguti (x = 03)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI0
</me> <desti>EXTI x cfiguti (x = 03)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
EXTICR2
</me> <diyName>EXTICR2</diyName> <desti>ex iru cfiguti 2</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI7
</me> <desti>EXTI x cfiguti (x = 47)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI6
</me> <desti>EXTI x cfiguti (x = 47)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI5
</me> <desti>EXTI x cfiguti (x = 47)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI4
</me> <desti>EXTI x cfiguti (x = 47)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
EXTICR3
</me> <diyName>EXTICR3</diyName> <desti>ex iru cfiguti 3</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI11
</me> <desti>EXTI x cfiguti (x = 811)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI10
</me> <desti>EXTI10</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI9
</me> <desti>EXTI x cfiguti (x = 811)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI8
</me> <desti>EXTI x cfiguti (x = 811)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
EXTICR4
</me> <diyName>EXTICR4</diyName> <desti>ex iru cfiguti 4</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI15
</me> <desti>EXTI x cfiguti (x = 1215)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI14
</me> <desti>EXTI x cfiguti (x = 1215)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI13
</me> <desti>EXTI x cfiguti (x = 1215)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI12
</me> <desti>EXTI x cfiguti (x = 1215)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
CMPCR
</me> <diyName>CMPCR</diyName> <desti>
Comnti
 

 cڌ </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
READY
</me> <desti>READY</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMP_PD
</me> <desti>Comnti c
pow
-
down
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM1
</me> <desti>
Advd
-
tims
</desti> <groupName>
TIM
</groupName> <baAddss>0x40010000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
CR1
</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CKD
</me> <desti>
Clock
 
divisi
</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ARPE
</me> <desti>
Auto
-
ld
 
d
b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMS
</me> <desti>
Cr
-
igd
 modi</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DIR
</me> <desti>
Dei
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPM
</me> <desti>
O
-
pul
 mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
URS
</me> <desti>
Upde
eque 
sour
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UDIS
</me> <desti>Upd
dib
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CEN
</me> <desti>
Cou
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR2
</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
OIS4
</me> <desti>
Ouut
 
Id
 
e
 4</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS3N
</me> <desti>OuuId s 3</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS3
</me> <desti>OuuId s 3</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS2N
</me> <desti>OuuId s 2</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS2
</me> <desti>OuuId s 2</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS1N
</me> <desti>OuuId s 1</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS1
</me> <desti>OuuId s 1</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TI1S
</me> <desti>
TI1
 sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MMS
</me> <desti>
Ma
 modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
CCDS
</me> <desti>
Ctu
/
com
 DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCUS
</me> <desti>Ctu/com cڌ 
upde
 sei</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCPC
</me> <desti>Ctu/com 
ded
 cڌ</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SMCR
</me> <diyName>SMCR</diyName> <desti>
ave
 modcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ETP
</me> <desti>
Ex
 
igg
 
pެy
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ECE
</me> <desti>Ex 
ock
b</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ETPS
</me> <desti>Exrigg 
esr
</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ETF
</me> <desti>Exrigg 
fr
</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSM
</me> <desti>Ma/
Sve
 mode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TS
</me> <desti>
Trigg
 sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
SMS
</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
DIER
</me> <diyName>DIER</diyName> <desti>DMA/
Iru
b </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TDE
</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMDE
</me> <desti>
COM
 DMAequeb</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4DE
</me> <desti>Ctu/
Com
 4 DMAequeb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3DE
</me> <desti>Ctu/Com 3 DMAequeb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2DE
</me> <desti>Ctu/Com 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1DE
</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UDE
</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIE
</me> <desti>
Bak
 irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIE
</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMIE
</me> <desti>COM irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4IE
</me> <desti>Ctu/Com 4 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3IE
</me> <desti>Ctu/Com 3 irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2IE
</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1IE
</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UIE
</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SR
</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC4OF
</me> <desti>Ctu/Com 4 
ovu
 fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3OF
</me> <desti>Ctu/Com 3 ovu fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2OF
</me> <desti>Ctu/com 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1OF
</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIF
</me> <desti>Bak iru fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIF
</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMIF
</me> <desti>COM iru fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4IF
</me> <desti>Ctu/Com 4 iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3IF
</me> <desti>Ctu/Com 3 iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2IF
</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1IF
</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UIF
</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
EGR
</me> <diyName>EGR</diyName> <desti>
evt
 
gi
 </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
BG
</me> <desti>Bak gi</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TG
</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMG
</me> <desti>Ctu/Com cڌ updgi</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4G
</me> <desti>Ctu/com 4 gi</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3G
</me> <desti>Ctu/com 3 gi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2G
</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1G
</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UG
</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CCMR1_Ouut
</me> <diyName>CCMR1_Ouut</diyName> <desti>
u
/com mod1 (
ouut
 mode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OC2CE
</me> <desti>OuuCom 2 cˬb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC2M
</me> <desti>OuuCom 2 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC2PE
</me> <desti>OuuCom 2ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC2FE
</me> <desti>OuuCom 2 

b</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2S
</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OC1CE
</me> <desti>OuuCom 1 cˬb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC1M
</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC1PE
</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC1FE
</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1S
</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR1_Iut
</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (
put
 mode)</desti> <
eRegi
>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IC2F
</me> <desti>
Iut
 ctu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC2PCS
</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
IC1F
</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
ICPCS
</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR2_Ouut
</me> <diyName>CCMR2_Ouut</diyName> <desti>u/com mod2 (ouumode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OC4CE
</me> <desti>Ouucom 4 cˬb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC4M
</me> <desti>Ouucom 4 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC4PE
</me> <desti>Ouucom 4ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC4FE
</me> <desti>Ouucom 4 fab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4S
</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OC3CE
</me> <desti>Ouucom 3 cˬb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC3M
</me> <desti>Ouucom 3 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC3PE
</me> <desti>Ouucom 3ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC3FE
</me> <desti>Ouucom 3 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3S
</me> <desti>Ctu/Com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR2_Iut
</me> <diyName>CCMR2_Iut</diyName> <desti>u/com mod2 (pumode)</desti> <eRegi>CCMR2_Ouut</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IC4F
</me> <desti>Iuu 4 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC4PSC
</me> <desti>Iuu 4sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC4S</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
IC3F
</me> <desti>Iuu 3 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC3PSC
</me> <desti>Iuu 3sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC3S</me> <desti>Ctu/com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCER
</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC4P
</me> <desti>Ctu/Com 3 ouu
Pެy
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4E
</me> <desti>Ctu/Com 4 ouuab</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3NP
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3NE
</me> <desti>Ctu/Com 3 
comemry
 ouuab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3P
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3E
</me> <desti>Ctu/Com 3 ouuab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2NP
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2NE
</me> <desti>Ctu/Com 2 comemry ouuab</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2P
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2E
</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1NP
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1NE
</me> <desti>Ctu/Com 1 comemry ouuab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1P
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1E
</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CNT
</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
PSC
</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>
Psr
 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
ARR
</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR1
</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR2
</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR2</me> <desti>Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR3
</me> <diyName>CCR3</diyName> <desti>u/com 3</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR3</me> <desti>Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR4
</me> <diyName>CCR4</diyName> <desti>u/com 4</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR4</me> <desti>Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
DCR
</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DBL
</me> <desti>DMA 
bur
gth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
DBA
</me> <desti>DMA 
ba
 
addss
</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
DMAR
</me> <diyName>DMAR</diyName> <desti>DMAddsfu΁nsr</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DMAB
</me> <desti>DMA bur 
acss
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
RCR
</me> <diyName>RCR</diyName> <desti>
ti
 cou </desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
REP
</me> <desti>
Ri
 cou vue</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
BDTR
</me> <diyName>BDTR</diyName> <desti>nd 
dd
-
time
 </desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
MOE
</me> <desti>
Ma
 ouuab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AOE
</me> <desti>
Automic
 ouuab</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BKP
</me> <desti>Bakެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BKE
</me> <desti>Bakb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSSR
</me> <desti>
Off
-i 
Run
 mode</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSSI
</me> <desti>Off-i Id mode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LOCK
</me> <desti>
Lock
 cfiguti</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DTG
</me> <desti>
Dd
-tim
g
 
tup
</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> </gis> </rh> <rh 
divedFrom
="TIM1"> <me>
TIM8
</me> <baAddss>0x40010400</baAddss> </rh> <rh> <me>
TIM10
</me> <desti>
G
-
puo
-tims</desti> <groupName>TIM</groupName> <baAddss>0x40014400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
SPI1
</me> <desti>SPI1 
glob
 iru</desti> <vue>35</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC1M</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ICPCS</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM11
</me> <desti>G-puo-tims</desti> <groupName>TIM</groupName> <baAddss>0x40014800</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
SPI2
</me> <desti>SPI2 glob iru</desti> <vue>36</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC1M</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ICPCS</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
OR
</me> <diyName>OR</diyName> <desti>
ti
 </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
RMP
</me> <desti>Iu1 
mpg
 
by
</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM2
</me> <desti>Guoims</desti> <groupName>TIM</groupName> <baAddss>0x40000000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
SPI3
</me> <desti>SPI3 glob iru</desti> <vue>51</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CMS</me> <desti>Cr-igd modi</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DIR</me> <desti>Dei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OPM</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TI1S</me> <desti>TI1 sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MMS</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>CCDS</me> <desti>Ctu/com DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SMCR</me> <diyName>SMCR</diyName> <desti>avmodcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>ETP</me> <desti>Exriggެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ECE</me> <desti>Ex clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ETPS</me> <desti>Exriggsr</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ETF</me> <desti>Exrigg fr</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MSM</me> <desti>Ma/Svmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TS</me> <desti>Trigg sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SMS</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TDE</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4DE</me> <desti>Ctu/Com 4 DMAequeb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3DE</me> <desti>Ctu/Com 3 DMAequeb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2DE</me> <desti>Ctu/Com 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1DE</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDE</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIE</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4IE</me> <desti>Ctu/Com 4 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3IE</me> <desti>Ctu/Com 3 irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IE</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC4OF</me> <desti>Ctu/Com 4 ovu fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3OF</me> <desti>Ctu/Com 3 ovu fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2OF</me> <desti>Ctu/com 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIF</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4IF</me> <desti>Ctu/Com 4 iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3IF</me> <desti>Ctu/Com 3 iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IF</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TG</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4G</me> <desti>Ctu/com 4 gi</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3G</me> <desti>Ctu/com 3 gi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2G</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC2CE</me> <desti>OC2CE</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2M</me> <desti>OC2M</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC2PE</me> <desti>OC2PE</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2FE</me> <desti>OC2FE</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2S</me> <desti>CC2S</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC1CE</me> <desti>OC1CE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1M</me> <desti>OC1M</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OC1PE</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OC1FE</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>CC1S</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC2F</me> <desti>Iuu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC2PCS</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ICPCS</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR2_Ouut</me> <diyName>CCMR2_Ouut</diyName> <desti>u/com mod2 (ouumode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
O24CE
</me> <desti>O24CE</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC4M</me> <desti>OC4M</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC4PE</me> <desti>OC4PE</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC4FE</me> <desti>OC4FE</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4S</me> <desti>CC4S</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC3CE</me> <desti>OC3CE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC3M</me> <desti>OC3M</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC3PE</me> <desti>OC3PE</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC3FE</me> <desti>OC3FE</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3S</me> <desti>CC3S</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR2_Iut</me> <diyName>CCMR2_Iut</diyName> <desti>u/com mod2 (pumode)</desti> <eRegi>CCMR2_Ouut</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC4F</me> <desti>Iuu 4 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC4PSC</me> <desti>Iuu 4sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC4S</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC3F</me> <desti>Iuu 3 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC3PSC</me> <desti>Iuu 3sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC3S</me> <desti>Ctu/com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC4NP
</me> <desti>Ctu/Com 4 ouuPެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4P</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4E</me> <desti>Ctu/Com 4 ouuab</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3NP</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3P</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3E</me> <desti>Ctu/Com 3 ouuab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2NP</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2P</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2E</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CNT_H
</me> <desti>
High
 cou vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
CNT_L
</me> <desti>
Low
 cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ARR_H
</me> <desti>High Auto-ld vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
ARR_L
</me> <desti>Low Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CCR1_H
</me> <desti>High Ctu/Com 1 vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
CCR1_L
</me> <desti>Low Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR2</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CCR2_H
</me> <desti>High Ctu/Com 2 vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
CCR2_L
</me> <desti>Low Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR3</me> <diyName>CCR3</diyName> <desti>u/com 3</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CCR3_H
</me> <desti>High Ctu/Com vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
CCR3_L
</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR4</me> <diyName>CCR4</diyName> <desti>u/com 4</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CCR4_H
</me> <desti>High Ctu/Com vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
CCR4_L
</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>DCR</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DBL</me> <desti>DMA burgth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>DBA</me> <desti>DMA baddss</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>DMAR</me> <diyName>DMAR</diyName> <desti>DMAddsfu΁nsr</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DMAB</me> <desti>DMA burcss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>OR</me> <diyName>OR</diyName> <desti>
TIM5
 oi </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ITR1_RMP
</me> <desti>
Tim
 Iu4em</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM3
</me> <desti>Guoims</desti> <groupName>TIM</groupName> <baAddss>0x40000400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
SPI4
</me> <desti>SPI4 glob iru</desti> <vue>84</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CMS</me> <desti>Cr-igd modi</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DIR</me> <desti>Dei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OPM</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TI1S</me> <desti>TI1 sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MMS</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>CCDS</me> <desti>Ctu/com DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SMCR</me> <diyName>SMCR</diyName> <desti>avmodcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>ETP</me> <desti>Exriggެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ECE</me> <desti>Ex clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ETPS</me> <desti>Exriggsr</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ETF</me> <desti>Exrigg fr</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MSM</me> <desti>Ma/Svmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TS</me> <desti>Trigg sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SMS</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TDE</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4DE</me> <desti>Ctu/Com 4 DMAequeb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3DE</me> <desti>Ctu/Com 3 DMAequeb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2DE</me> <desti>Ctu/Com 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1DE</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDE</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIE</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4IE</me> <desti>Ctu/Com 4 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3IE</me> <desti>Ctu/Com 3 irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IE</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC4OF</me> <desti>Ctu/Com 4 ovu fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3OF</me> <desti>Ctu/Com 3 ovu fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2OF</me> <desti>Ctu/com 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIF</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4IF</me> <desti>Ctu/Com 4 iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3IF</me> <desti>Ctu/Com 3 iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IF</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TG</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4G</me> <desti>Ctu/com 4 gi</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3G</me> <desti>Ctu/com 3 gi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2G</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC2CE</me> <desti>OC2CE</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2M</me> <desti>OC2M</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC2PE</me> <desti>OC2PE</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2FE</me> <desti>OC2FE</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2S</me> <desti>CC2S</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC1CE</me> <desti>OC1CE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1M</me> <desti>OC1M</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OC1PE</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OC1FE</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>CC1S</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC2F</me> <desti>Iuu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC2PCS</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ICPCS</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR2_Ouut</me> <diyName>CCMR2_Ouut</diyName> <desti>u/com mod2 (ouumode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>O24CE</me> <desti>O24CE</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC4M</me> <desti>OC4M</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC4PE</me> <desti>OC4PE</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC4FE</me> <desti>OC4FE</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4S</me> <desti>CC4S</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC3CE</me> <desti>OC3CE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC3M</me> <desti>OC3M</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC3PE</me> <desti>OC3PE</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC3FE</me> <desti>OC3FE</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3S</me> <desti>CC3S</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR2_Iut</me> <diyName>CCMR2_Iut</diyName> <desti>u/com mod2 (pumode)</desti> <eRegi>CCMR2_Ouut</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC4F</me> <desti>Iuu 4 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC4PSC</me> <desti>Iuu 4sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC4S</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC3F</me> <desti>Iuu 3 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC3PSC</me> <desti>Iuu 3sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC3S</me> <desti>Ctu/com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC4NP</me> <desti>Ctu/Com 4 ouuPެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4P</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4E</me> <desti>Ctu/Com 4 ouuab</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3NP</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3P</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3E</me> <desti>Ctu/Com 3 ouuab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2NP</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2P</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2E</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT_H</me> <desti>High cou vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CNT_L</me> <desti>Low cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR_H</me> <desti>High Auto-ld vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>ARR_L</me> <desti>Low Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1_H</me> <desti>High Ctu/Com 1 vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR1_L</me> <desti>Low Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR2</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR2_H</me> <desti>High Ctu/Com 2 vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR2_L</me> <desti>Low Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR3</me> <diyName>CCR3</diyName> <desti>u/com 3</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR3_H</me> <desti>High Ctu/Com vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR3_L</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR4</me> <diyName>CCR4</diyName> <desti>u/com 4</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR4_H</me> <desti>High Ctu/Com vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR4_L</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>DCR</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DBL</me> <desti>DMA burgth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>DBA</me> <desti>DMA baddss</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>DMAR</me> <diyName>DMAR</diyName> <desti>DMAddsfu΁nsr</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DMAB</me> <desti>DMA burcss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="TIM3"> <me>
TIM4
</me> <baAddss>0x40000800</baAddss> </rh> <rh> <me>TIM5</me> <desti>G-puo-tims</desti> <groupName>TIM</groupName> <baAddss>0x40000C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CMS</me> <desti>Cr-igd modi</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DIR</me> <desti>Dei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OPM</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TI1S</me> <desti>TI1 sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MMS</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>CCDS</me> <desti>Ctu/com DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SMCR</me> <diyName>SMCR</diyName> <desti>avmodcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>ETP</me> <desti>Exriggެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ECE</me> <desti>Ex clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ETPS</me> <desti>Exriggsr</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ETF</me> <desti>Exrigg fr</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MSM</me> <desti>Ma/Svmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TS</me> <desti>Trigg sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SMS</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TDE</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4DE</me> <desti>Ctu/Com 4 DMAequeb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3DE</me> <desti>Ctu/Com 3 DMAequeb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2DE</me> <desti>Ctu/Com 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1DE</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDE</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIE</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4IE</me> <desti>Ctu/Com 4 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3IE</me> <desti>Ctu/Com 3 irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IE</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC4OF</me> <desti>Ctu/Com 4 ovu fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3OF</me> <desti>Ctu/Com 3 ovu fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2OF</me> <desti>Ctu/com 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIF</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4IF</me> <desti>Ctu/Com 4 iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3IF</me> <desti>Ctu/Com 3 iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IF</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TG</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4G</me> <desti>Ctu/com 4 gi</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3G</me> <desti>Ctu/com 3 gi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2G</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC2CE</me> <desti>OC2CE</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2M</me> <desti>OC2M</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC2PE</me> <desti>OC2PE</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2FE</me> <desti>OC2FE</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2S</me> <desti>CC2S</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC1CE</me> <desti>OC1CE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1M</me> <desti>OC1M</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OC1PE</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OC1FE</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>CC1S</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC2F</me> <desti>Iuu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC2PCS</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ICPCS</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR2_Ouut</me> <diyName>CCMR2_Ouut</diyName> <desti>u/com mod2 (ouumode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>O24CE</me> <desti>O24CE</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC4M</me> <desti>OC4M</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC4PE</me> <desti>OC4PE</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC4FE</me> <desti>OC4FE</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4S</me> <desti>CC4S</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC3CE</me> <desti>OC3CE</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC3M</me> <desti>OC3M</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC3PE</me> <desti>OC3PE</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC3FE</me> <desti>OC3FE</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3S</me> <desti>CC3S</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR2_Iut</me> <diyName>CCMR2_Iut</diyName> <desti>u/com mod2 (pumode)</desti> <eRegi>CCMR2_Ouut</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC4F</me> <desti>Iuu 4 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC4PSC</me> <desti>Iuu 4sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC4S</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC3F</me> <desti>Iuu 3 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC3PSC</me> <desti>Iuu 3sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC3S</me> <desti>Ctu/com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC4NP</me> <desti>Ctu/Com 4 ouuPެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4P</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC4E</me> <desti>Ctu/Com 4 ouuab</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3NP</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3P</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC3E</me> <desti>Ctu/Com 3 ouuab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2NP</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2P</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2E</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT_H</me> <desti>High cou vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CNT_L</me> <desti>Low cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR_H</me> <desti>High Auto-ld vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>ARR_L</me> <desti>Low Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1_H</me> <desti>High Ctu/Com 1 vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR1_L</me> <desti>Low Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR2</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR2_H</me> <desti>High Ctu/Com 2 vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR2_L</me> <desti>Low Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR3</me> <diyName>CCR3</diyName> <desti>u/com 3</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR3_H</me> <desti>High Ctu/Com vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR3_L</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR4</me> <diyName>CCR4</diyName> <desti>u/com 4</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR4_H</me> <desti>High Ctu/Com vue</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>CCR4_L</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>DCR</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DBL</me> <desti>DMA burgth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>DBA</me> <desti>DMA baddss</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>DMAR</me> <diyName>DMAR</diyName> <desti>DMAddsfu΁nsr</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DMAB</me> <desti>DMA burcss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>OR</me> <diyName>OR</diyName> <desti>TIM5 oi </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
IT4_RMP
</me> <desti>Tim Iu4em</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM9
</me> <desti>Guoims</desti> <groupName>TIM</groupName> <baAddss>0x40014000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OPM</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>MMS</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>SMCR</me> <diyName>SMCR</diyName> <desti>avmodcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>MSM</me> <desti>Ma/Svmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TS</me> <desti>Trigg sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SMS</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TIE</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IE</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC2OF</me> <desti>Ctu/com 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIF</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2IF</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TG</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2G</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC2M</me> <desti>OuuCom 2 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC2PE</me> <desti>OuuCom 2ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC2FE</me> <desti>OuuCom 2 fab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC1M</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC2F</me> <desti>Iuu 2 fr</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>IC2PCS</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>ICPCS</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC2NP</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2P</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC2E</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR2</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR2</me> <desti>Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
USART1
</me> <desti>
Univl
 
synchrous
 
asynchrous
 
iv
 
smr
</desti> <groupName>
USART
</groupName> <baAddss>0x40011000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
OTG_FS_WKUP
</me> <desti>
USB
 
On
-
The
-
Go
 
FS
 
Wakeup
 
through
 EXTI 
le
 iru</desti> <vue>42</vue> </u> <u> <me>
OTG_FS
</me> <desti>USB OThGFS glob iru</desti> <vue>67</vue> </u> <gis> <> <me>SR</me> <diyName>SR</diyName> <desti>Stu</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00C00000</tVue> <flds> <fld> <me>
CTS
</me> <desti>CTS fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LBD
</me> <desti>
LIN
  
dei
 fg</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TXE
</me> <desti>Tnsm demy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TC
</me> <desti>
Tnsmissi
 
come
</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RXNE
</me> <desti>Rd dnكmy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
IDLE
</me> <desti>IDLEdeed</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ORE
</me> <desti>
Ovrun
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
NF
</me> <desti>
Noi
 deed fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
FE
</me> <desti>
Fmg
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PE
</me> <desti>
Py
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
DR
</me> <diyName>DR</diyName> <desti>D</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>DR</me> <desti>Dvue</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> </flds> </> <> <me>
BRR
</me> <diyName>BRR</diyName> <desti>
Baud
 

 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DIV_Mtis
</me> <desti>
mtis
 o
USARTDIV
</desti> <bOfft>4</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
DIV_Fi
</me> <desti>
ai
 oUSARTDIV</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>CR1</me> <diyName>CR1</diyName> <desti>
Cڌ
 1</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
OVER8
</me> <desti>
Ovmg
 mode</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UE
</me> <desti>USARTb</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
M
</me> <desti>
Wd
gth</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WAKE
</me> <desti>Wakeu
mhod
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PCE
</me> <desti>Py cڌރb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PS
</me> <desti>Py sei</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PEIE
</me> <desti>PE irub</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXEIE
</me> <desti>TXE irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIE
</me> <desti>Tnsmissi comub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXNEIE
</me> <desti>RXNE irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDLEIE
</me> <desti>IDLE irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TE
</me> <desti>
Tnsmr
b</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RE
</me> <desti>
Reiv
b</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RWU
</me> <desti>Reiv 
wakeup
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SBK
</me> <desti>
Sd
 </desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>Cڌ 2</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
LINEN
</me> <desti>LIN modab</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STOP
</me> <desti>STOP bs</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CLKEN
</me> <desti>Clockb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPOL
</me> <desti>Clockެy</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPHA
</me> <desti>Clock 
pha
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBCL
</me> <desti>
La
 b clockul</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBDIE
</me> <desti>LIN  dei irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBDL
</me> <desti>
l
  deiچgth</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADD
</me> <desti>
Addss
 othUSART 
node
</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
CR3
</me> <diyName>CR3</diyName> <desti>Cڌ 3</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ONEBIT
</me> <desti>O 
me
 b mhodb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTSIE
</me> <desti>CTS irub</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTSE
</me> <desti>CTSb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RTSE
</me> <desti>
RTS
b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMAT
</me> <desti>DMAbˁnsmr</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMAR</me> <desti>DMAb˄eiv</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SCEN
</me> <desti>
Smtrd
 modab</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NACK
</me> <desti>Smtrd NACKb</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HDSEL
</me> <desti>
Hf
-
duex
 sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IRLP
</me> <desti>
IrDA
 
low
-pow</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IREN
</me> <desti>IrDA modab</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EIE
</me> <desti>
E
 irub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
GTPR
</me> <diyName>GTPR</diyName> <desti>
Gud
imds˸</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
GT
</me> <desti>Gudimvue</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="USART1"> <me>
USART2
</me> <baAddss>0x40004400</baAddss> </rh> <rh divedFrom="USART1"> <me>
USART6
</me> <baAddss>0x40011400</baAddss> </rh> <rh> <me>
WWDG
</me> <desti>
Wdow
 
wchdog
</desti> <groupName>WWDG</groupName> <baAddss>0x40002C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
PVD
</me> <desti>PVDhrough EXTIdei iru</desti> <vue>1</vue> </u> <gis> <> <me>
CR
</me> <diyName>CR</diyName> <desti>Cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x7F</tVue> <flds> <fld> <me>
WDGA
</me> <desti>
Aivi
 b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
T
</me> <desti>7-b 
	`cou
 (
MSB

LSB
)</desti> <bOfft>0</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>
CFR
</me> <diyName>CFR</diyName> <desti>
Cfiguti
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x7F</tVue> <flds> <fld> <me>
EWI
</me> <desti>
Ely
 wakeuu</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WDGTB1
</me> <desti>Tim ba</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WDGTB0
</me> <desti>Tim ba</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
W
</me> <desti>7-b 
wdow
 vue</desti> <bOfft>0</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>Stu</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00</tVue> <flds> <fld> <me>
EWIF
</me> <desti>Ely wakeuu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
DMA2
</me> <desti>DMA cڌr</desti> <groupName>DMA</groupName> <baAddss>0x40026400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
RCC
</me> <desti>RCC glob iru</desti> <vue>5</vue> </u> <gis> <> <me>
LISR
</me> <diyName>LISR</diyName> <desti>low iru stu</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TCIF3
</me> <desti>Sm xnscomu 
	`ag
 (x = 3..0)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF3
</me> <desti>Sm x hs㸚u fg (x=3..0)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF3
</me> <desti>Sm xns㸔r iru fg (x=3..0)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF3
</me> <desti>Sm x 
de
 modr iru fg (x=3..0)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF3
</me> <desti>Sm x FIFO iru fg (x=3..0)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIF2
</me> <desti>Sm xnscomu fg (x = 3..0)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF2
</me> <desti>Sm x hs㸚u fg (x=3..0)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF2
</me> <desti>Sm xns㸔r iru fg (x=3..0)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF2
</me> <desti>Sm x de modr iru fg (x=3..0)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF2
</me> <desti>Sm x FIFO iru fg (x=3..0)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIF1
</me> <desti>Sm xnscomu fg (x = 3..0)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF1
</me> <desti>Sm x hs㸚u fg (x=3..0)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF1
</me> <desti>Sm xns㸔r iru fg (x=3..0)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF1
</me> <desti>Sm x de modr iru fg (x=3..0)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF1
</me> <desti>Sm x FIFO iru fg (x=3..0)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIF0
</me> <desti>Sm xnscomu fg (x = 3..0)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF0
</me> <desti>Sm x hs㸚u fg (x=3..0)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF0
</me> <desti>Sm xns㸔r iru fg (x=3..0)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF0
</me> <desti>Sm x de modr iru fg (x=3..0)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF0
</me> <desti>Sm x FIFO iru fg (x=3..0)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
HISR
</me> <diyName>HISR</diyName> <desti>
high
 iru stu</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TCIF7
</me> <desti>Sm xnscomu fg (x=7..4)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF7
</me> <desti>Sm x hs㸚u fg (x=7..4)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF7
</me> <desti>Sm xns㸔r iru fg (x=7..4)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF7
</me> <desti>Sm x de modr iru fg (x=7..4)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF7
</me> <desti>Sm x FIFO iru fg (x=7..4)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIF6
</me> <desti>Sm xnscomu fg (x=7..4)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF6
</me> <desti>Sm x hs㸚u fg (x=7..4)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF6
</me> <desti>Sm xns㸔r iru fg (x=7..4)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF6
</me> <desti>Sm x de modr iru fg (x=7..4)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF6
</me> <desti>Sm x FIFO iru fg (x=7..4)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIF5
</me> <desti>Sm xnscomu fg (x=7..4)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF5
</me> <desti>Sm x hs㸚u fg (x=7..4)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF5
</me> <desti>Sm xns㸔r iru fg (x=7..4)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF5
</me> <desti>Sm x de modr iru fg (x=7..4)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF5
</me> <desti>Sm x FIFO iru fg (x=7..4)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIF4
</me> <desti>Sm xnscomu fg (x=7..4)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIF4
</me> <desti>Sm x hs㸚u fg (x=7..4)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIF4
</me> <desti>Sm xns㸔r iru fg (x=7..4)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIF4
</me> <desti>Sm x de modr iru fg (x=7..4)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FEIF4
</me> <desti>Sm x FIFO iru fg (x=7..4)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
LIFCR
</me> <diyName>LIFCR</diyName> <desti>low iru fg cˬ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CTCIF3
</me> <desti>Sm x cˬnscomu fg (x = 3..0)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF3
</me> <desti>Sm x cˬ hs㸚u fg (x = 3..0)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF3
</me> <desti>Sm x cˬns㸔r iru fg (x = 3..0)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF3
</me> <desti>Sm x cˬ de modr iru fg (x = 3..0)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF3
</me> <desti>Sm x cˬ FIFO iru fg (x = 3..0)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTCIF2
</me> <desti>Sm x cˬnscomu fg (x = 3..0)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF2
</me> <desti>Sm x cˬ hs㸚u fg (x = 3..0)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF2
</me> <desti>Sm x cˬns㸔r iru fg (x = 3..0)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF2
</me> <desti>Sm x cˬ de modr iru fg (x = 3..0)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF2
</me> <desti>Sm x cˬ FIFO iru fg (x = 3..0)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTCIF1
</me> <desti>Sm x cˬnscomu fg (x = 3..0)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF1
</me> <desti>Sm x cˬ hs㸚u fg (x = 3..0)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF1
</me> <desti>Sm x cˬns㸔r iru fg (x = 3..0)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF1
</me> <desti>Sm x cˬ de modr iru fg (x = 3..0)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF1
</me> <desti>Sm x cˬ FIFO iru fg (x = 3..0)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTCIF0
</me> <desti>Sm x cˬnscomu fg (x = 3..0)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF0
</me> <desti>Sm x cˬ hs㸚u fg (x = 3..0)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF0
</me> <desti>Sm x cˬns㸔r iru fg (x = 3..0)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF0
</me> <desti>Sm x cˬ de modr iru fg (x = 3..0)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF0
</me> <desti>Sm x cˬ FIFO iru fg (x = 3..0)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
HIFCR
</me> <diyName>HIFCR</diyName> <desti>high iru fg cˬ </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CTCIF7
</me> <desti>Sm x cˬnscomu fg (x = 7..4)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF7
</me> <desti>Sm x cˬ hs㸚u fg (x = 7..4)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF7
</me> <desti>Sm x cˬns㸔r iru fg (x = 7..4)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF7
</me> <desti>Sm x cˬ de modr iru fg (x = 7..4)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF7
</me> <desti>Sm x cˬ FIFO iru fg (x = 7..4)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTCIF6
</me> <desti>Sm x cˬnscomu fg (x = 7..4)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF6
</me> <desti>Sm x cˬ hs㸚u fg (x = 7..4)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF6
</me> <desti>Sm x cˬns㸔r iru fg (x = 7..4)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF6
</me> <desti>Sm x cˬ de modr iru fg (x = 7..4)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF6
</me> <desti>Sm x cˬ FIFO iru fg (x = 7..4)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTCIF5
</me> <desti>Sm x cˬnscomu fg (x = 7..4)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF5
</me> <desti>Sm x cˬ hs㸚u fg (x = 7..4)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF5
</me> <desti>Sm x cˬns㸔r iru fg (x = 7..4)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF5
</me> <desti>Sm x cˬ de modr iru fg (x = 7..4)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF5
</me> <desti>Sm x cˬ FIFO iru fg (x = 7..4)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTCIF4
</me> <desti>Sm x cˬnscomu fg (x = 7..4)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHTIF4
</me> <desti>Sm x cˬ hs㸚u fg (x = 7..4)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTEIF4
</me> <desti>Sm x cˬns㸔r iru fg (x = 7..4)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CDMEIF4
</me> <desti>Sm x cˬ de modr iru fg (x = 7..4)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CFEIF4
</me> <desti>Sm x cˬ FIFO iru fg (x = 7..4)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S0CR
</me> <diyName>S0CR</diyName> <desti>
am
 x cfiguti </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CHSEL
</me> <desti>
Chl
 sei</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MBURST
</me> <desti>
Memy
 burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PBURST
</me> <desti>
Ph
 burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CT
</me> <desti>
Cut
 
	`rg
 (ly i
bufr
 mode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBM
</me> <desti>
Doub
 bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PL
</me> <desti>
Priܙy
 
v
</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PINCOS
</me> <desti>Ph 
emt
 offsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MSIZE
</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PSIZE
</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MINC
</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PINC
</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CIRC
</me> <desti>
Ccur
 mode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PFCTRL
</me> <desti>Ph 
ow
 cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>
Tnsr
 comub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HTIE
</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEIE
</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMEIE
</me> <desti>
De
 modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EN
</me> <desti>Smb / fg sm 
ady
 
wh
dow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S0NDTR
</me> <diyName>S0NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
NDT
</me> <desti>
Numb
 od
ems
،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S0PAR
</me> <diyName>S0PAR</diyName> <desti>am xhdds</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PA
</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S0M0AR
</me> <diyName>S0M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
M0A
</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S0M1AR
</me> <diyName>S0M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
M1A
</me> <desti>Memy 1 
	`addss
 (
ud
 ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S0FCR
</me> <diyName>S0FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>
FEIE
</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
DMDIS
</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
FTH
</me> <desti>FIFO 
thshd
 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S1CR
</me> <diyName>S1CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ACK
</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S1NDTR
</me> <diyName>S1NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S1PAR
</me> <diyName>S1PAR</diyName> <desti>am xhdds</desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S1M0AR
</me> <diyName>S1M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S1M1AR
</me> <diyName>S1M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S1FCR
</me> <diyName>S1FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S2CR
</me> <diyName>S2CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ACK</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S2NDTR
</me> <diyName>S2NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S2PAR
</me> <diyName>S2PAR</diyName> <desti>am xhdds</desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S2M0AR
</me> <diyName>S2M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S2M1AR
</me> <diyName>S2M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S2FCR
</me> <diyName>S2FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0x54</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S3CR
</me> <diyName>S3CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0x58</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ACK</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S3NDTR
</me> <diyName>S3NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0x5C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S3PAR
</me> <diyName>S3PAR</diyName> <desti>am xhdds</desti> <addssOfft>0x60</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S3M0AR
</me> <diyName>S3M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0x64</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S3M1AR
</me> <diyName>S3M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0x68</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S3FCR
</me> <diyName>S3FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0x6C</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S4CR
</me> <diyName>S4CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0x70</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ACK</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S4NDTR
</me> <diyName>S4NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0x74</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S4PAR
</me> <diyName>S4PAR</diyName> <desti>am xhdds</desti> <addssOfft>0x78</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S4M0AR
</me> <diyName>S4M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0x7C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S4M1AR
</me> <diyName>S4M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S4FCR
</me> <diyName>S4FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0x84</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S5CR
</me> <diyName>S5CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0x88</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ACK</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S5NDTR
</me> <diyName>S5NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0x8C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S5PAR
</me> <diyName>S5PAR</diyName> <desti>am xhdds</desti> <addssOfft>0x90</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S5M0AR
</me> <diyName>S5M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0x94</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S5M1AR
</me> <diyName>S5M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0x98</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S5FCR
</me> <diyName>S5FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0x9C</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S6CR
</me> <diyName>S6CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0xA0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ACK</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S6NDTR
</me> <diyName>S6NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0xA4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S6PAR
</me> <diyName>S6PAR</diyName> <desti>am xhdds</desti> <addssOfft>0xA8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S6M0AR
</me> <diyName>S6M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0xAC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S6M1AR
</me> <diyName>S6M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0xB0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S6FCR
</me> <diyName>S6FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0xB4</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
S7CR
</me> <diyName>S7CR</diyName> <desti>am x cfiguti </desti> <addssOfft>0xB8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CHSEL</me> <desti>Chȣi</desti> <bOfft>25</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MBURST</me> <desti>Memy burnscfiguti</desti> <bOfft>23</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PBURST</me> <desti>Ph burnscfiguti</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ACK</me> <desti>ACK</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CT</me> <desti>Curg (ly ibufmode)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DBM</me> <desti>Doub bufmode</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PL</me> <desti>Priܙyev</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PINCOS</me> <desti>Ph inemoffsize</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy dsize</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph dsize</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PFCTRL</me> <desti>Ph flow cڌr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>Hs㸚ub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DMEIE</me> <desti>De modr irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>EN</me> <desti>Smb / fg smdy whdow</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
S7NDTR
</me> <diyName>S7NDTR</diyName> <desti>am xumb od</desti> <addssOfft>0xBC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odemt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
S7PAR
</me> <diyName>S7PAR</diyName> <desti>am xhdds</desti> <addssOfft>0xC0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S7M0AR
</me> <diyName>S7M0AR</diyName> <desti>am x memy 0dds</desti> <addssOfft>0xC4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M0A</me> <desti>Memy 0ddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S7M1AR
</me> <diyName>S7M1AR</diyName> <desti>am x memy 1dds</desti> <addssOfft>0xC8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>M1A</me> <desti>Memy 1dds(ud ioDoub bufmode)</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
S7FCR
</me> <diyName>S7FCR</diyName> <desti>am x FIFO cڌ </desti> <addssOfft>0xCC</addssOfft> <size>0x20</size> <tVue>0x00000021</tVue> <flds> <fld> <me>FEIE</me> <desti>FIFO irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FS</me> <desti>FIFO stus</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>DMDIS</me> <desti>De moddib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>FTH</me> <desti>FIFOhshd sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> </flds> </> </gis> </rh> <rh divedFrom="DMA2"> <me>
DMA1
</me> <baAddss>0x40026000</baAddss> <u> <me>
RTC_WKUP
</me> <desti>
RTC
 WakeuuhroughhEXTIe</desti> <vue>3</vue> </u> <u> <me>
RTC_Arm
</me> <desti>RTC 
	$Arms
 (
A
 
d
 
B

through
 
EXTI
 
le
 
u
</
desti
> <
vue
>41</vue> </u> </
rh
> <rh> <
me
>
GPIOH
</me> <desti>
G
-
puo
 
I
/
Os
</desti> <
groupName
>
GPIO
</groupName> <
baAddss
>0x40021C00</baAddss> <
addssBlock
> <
offt
>0x0</offt> <
size
>0x400</size> <
uge
>
gis
</uge> </addssBlock> <u> <me>
SDIO
</me> <desti>SDIO 
glob
 iru</desti> <vue>49</vue> </u> <gis> <> <me>
MODER
</me> <
diyName
>MODER</diyName> <desti>GPIO 
pt
 
mode
 </desti> <
addssOfft
>0x0</addssOfft> <size>0x20</size> <
acss
>
ad
-
wre
</acss> <
tVue
>0x00000000</tVue> <
flds
> <
fld
> <me>
MODER15
</me> <desti>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 = 0..15)</desti> <
bOfft
>30</bOfft> <
bWidth
>2</bWidth> </fld> <fld> <me>
MODER14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
OTYPER
</me> <diyName>OTYPER</diyName> <desti>GPIO܈
ouut
 
ty
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OT15
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
OSPEEDR
</me> <diyName>OSPEEDR</diyName> <desti>GPIO܈ouu
d
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OSPEEDR15
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
PUPDR
</me> <diyName>PUPDR</diyName> <desti>GPIO܈
pu
-
up
/pu-
down
 </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PUPDR15
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
IDR
</me> <diyName>IDR</diyName> <desti>GPIO܈
put
 
da
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-
ly
</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IDR15
</me> <desti>P܈pu
	`da
 (y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR14
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR13
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR12
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR11
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR10
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR9
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR8
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR7
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR6
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR5
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR4
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR3
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR2
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR1
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR0
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ODR
</me> <diyName>ODR</diyName> <desti>GPIO܈ouud</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ODR15
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR14
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR13
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR12
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR11
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR10
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR9
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR8
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR7
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR6
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR5
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR4
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR3
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR2
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR1
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR0
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
BSRR
</me> <diyName>BSRR</diyName> <desti>GPIO܈
b
 
t
/
t
 </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
BR15
</me> <desti>P܈xeb 
	`y
 (y = 0..15)</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR14
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR13
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR12
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR11
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR10
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR9
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR8
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR7
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR6
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR5
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR4
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR3
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR2
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR1
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR0
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS15
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS14
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS13
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS12
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS11
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS10
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS9
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS8
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS7
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS6
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS5
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS4
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS3
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS2
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS1
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS0
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
LCKR
</me> <diyName>LCKR</diyName> <desti>GPIO܈cfiguti 
lock
 </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
LCKK
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK15
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK14
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK13
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK12
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK11
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK10
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK9
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK8
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK7
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK6
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK5
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK4
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK3
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK2
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK1
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK0
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AFRL
</me> <diyName>AFRL</diyName> <desti>GPIO 
e
 
funi
 
low
 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AFRL7
</me> <desti>
Aɔǋ
 funi 
i
 p܈x b y (y = 0..7)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL6
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL5
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL4
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL3
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL2
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL1
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL0
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
AFRH
</me> <diyName>AFRH</diyName> <desti>GPIOɔǋ funi 
high
 </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AFRH15
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH14
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH13
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH12
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH11
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH10
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH9
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH8
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> </gis> </rh> <rh 
divedFrom
="GPIOH"> <me>
GPIOE
</me> <baAddss>0x40021000</baAddss> </rh> <rh divedFrom="GPIOH"> <me>
GPIOD
</me> <baAddss>0X40020C00</baAddss> <u> <me>
TIM1_BRK_TIM9
</me> <desti>
TIM1
 
Bak
 irund 
TIM9
 glob iru</desti> <vue>24</vue> </u> <u> <me>
TIM1_UP_TIM10
</me> <desti>TIM1 
Upde
 irund 
TIM10
 glob iru</desti> <vue>25</vue> </u> <u> <me>
TIM1_TRG_COM_TIM11
</me> <desti>TIM1 
Trigg
nd 
Commuti
 
us
nd 
TIM11
 glob iru</desti> <vue>26</vue> </u> <u> <me>
TIM1_CC
</me> <desti>TIM1 
Ctu
 
Com
 iru</desti> <vue>27</vue> </u> </rh> <rh divedFrom="GPIOH"> <me>
GPIOC
</me> <baAddss>0x40020800</baAddss> <u> <me>TIM1_UP_TIM10</me> <desti>TIM1 Updund TIM10 glob iru</desti> <vue>25</vue> </u> </rh> <rh> <me>
GPIOB
</me> <desti>G-puo I/Os</desti> <groupName>GPIO</groupName> <baAddss>0x40020400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>TIM1_TRG_COM_TIM11</me> <desti>TIM1 Triggnd Commuti irud TIM11 glob iru</desti> <vue>26</vue> </u> <gis> <> <me>MODER</me> <diyName>MODER</diyName> <desti>GPIO܈mod</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000280</tVue> <flds> <fld> <me>MODER15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>OTYPER</me> <diyName>OTYPER</diyName> <desti>GPIO܈ouuty </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OT15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>OSPEEDR</me> <diyName>OSPEEDR</diyName> <desti>GPIO܈ouud </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x000000C0</tVue> <flds> <fld> <me>OSPEEDR15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>PUPDR</me> <diyName>PUPDR</diyName> <desti>GPIO܈pu-up/pu-dow</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000100</tVue> <flds> <fld> <me>PUPDR15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>IDR</me> <diyName>IDR</diyName> <desti>GPIO܈pud</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IDR15</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR14</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR13</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR12</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR11</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR10</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR9</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR8</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR7</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR6</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR5</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR4</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR3</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR2</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR1</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR0</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>ODR</me> <diyName>ODR</diyName> <desti>GPIO܈ouud</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ODR15</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR14</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR13</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR12</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR11</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR10</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR9</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR8</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR7</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR6</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR5</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR4</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR3</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR2</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR1</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR0</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>BSRR</me> <diyName>BSRR</diyName> <desti>GPIO܈b s/</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BR15</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR14</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR13</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR12</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR11</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR10</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR9</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR8</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR7</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR6</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR5</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR4</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR3</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR2</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR1</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR0</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS15</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS14</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS13</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS12</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS11</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS10</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS9</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS8</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS7</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS6</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS5</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS4</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS3</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS2</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS1</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS0</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>LCKR</me> <diyName>LCKR</diyName> <desti>GPIO܈cfigutiچock </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>LCKK</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK15</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK14</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK13</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK12</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK11</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK10</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK9</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK8</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK7</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK6</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK5</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK4</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK3</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK2</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK1</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK0</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>AFRL</me> <diyName>AFRL</diyName> <desti>GPIOɔǋ funiچow </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>AFRL7</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL6</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL5</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL4</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL3</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL2</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL1</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL0</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>AFRH</me> <diyName>AFRH</diyName> <desti>GPIOɔǋ funi high </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>AFRH15</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH14</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH13</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH12</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH11</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH10</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH9</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH8</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
GPIOA
</me> <desti>G-puo I/Os</desti> <groupName>GPIO</groupName> <baAddss>0x40020000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
TIM2
</me> <desti>TIM2 glob iru</desti> <vue>28</vue> </u> <gis> <> <me>MODER</me> <diyName>MODER</diyName> <desti>GPIO܈mod</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0xA8000000</tVue> <flds> <fld> <me>MODER15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>OTYPER</me> <diyName>OTYPER</diyName> <desti>GPIO܈ouuty </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OT15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>OSPEEDR</me> <diyName>OSPEEDR</diyName> <desti>GPIO܈ouud </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OSPEEDR15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>PUPDR</me> <diyName>PUPDR</diyName> <desti>GPIO܈pu-up/pu-dow</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x64000000</tVue> <flds> <fld> <me>PUPDR15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>IDR</me> <diyName>IDR</diyName> <desti>GPIO܈pud</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IDR15</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR14</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR13</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR12</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR11</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR10</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR9</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR8</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR7</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR6</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR5</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR4</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR3</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR2</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR1</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR0</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>ODR</me> <diyName>ODR</diyName> <desti>GPIO܈ouud</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ODR15</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR14</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR13</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR12</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR11</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR10</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR9</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR8</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR7</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR6</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR5</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR4</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR3</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR2</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR1</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR0</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>BSRR</me> <diyName>BSRR</diyName> <desti>GPIO܈b s/</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BR15</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR14</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR13</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR12</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR11</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR10</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR9</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR8</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR7</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR6</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR5</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR4</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR3</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR2</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR1</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR0</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS15</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS14</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS13</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS12</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS11</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS10</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS9</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS8</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS7</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS6</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS5</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS4</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS3</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS2</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS1</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS0</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>LCKR</me> <diyName>LCKR</diyName> <desti>GPIO܈cfigutiچock </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>LCKK</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK15</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK14</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK13</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK12</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK11</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK10</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK9</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK8</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK7</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK6</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK5</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK4</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK3</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK2</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK1</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK0</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>AFRL</me> <diyName>AFRL</diyName> <desti>GPIOɔǋ funiچow </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>AFRL7</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL6</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL5</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL4</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL3</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL2</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL1</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL0</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>AFRH</me> <diyName>AFRH</diyName> <desti>GPIOɔǋ funi high </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>AFRH15</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH14</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH13</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH12</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH11</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH10</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH9</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH8</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
I2C3
</me> <desti>
I
-
gd
 
ccu
</desti> <groupName>
I2C
</groupName> <baAddss>0x40005C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
TIM3
</me> <desti>TIM3 glob iru</desti> <vue>29</vue> </u> <gis> <> <me>
CR1
</me> <diyName>CR1</diyName> <desti>
Cڌ
 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
SWRST
</me> <desti>
Sowe
et</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ALERT
</me> <desti>
SMBus
 
t
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PEC
</me> <desti>
Pack
 
r
 
checkg
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
POS
</me> <desti>
Acknowdge
/PEC 
	`Posi
 (d
i
)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ACK
</me> <desti>Acknowdg
ab
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STOP
</me> <desti>
St
 
gi
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
START
</me> <desti>
S
 gi</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NOSTRETCH
</me> <desti>
Clock
 
tchg
 
	`dib
 (
Sve
 mode)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ENGC
</me> <desti>G 

b</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ENPEC
</me> <desti>PECb</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ENARP
</me> <desti>
ARP
b</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SMBTYPE
</me> <desti>SMButy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SMBUS
</me> <desti>SMBumode</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PE
</me> <desti>
Ph
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR2
</me> <diyName>CR2</diyName> <desti>Cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
LAST
</me> <desti>
DMA
 
ϡ
 
sr
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMAEN
</me> <desti>DMA 
ques
b</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ITBUFEN
</me> <desti>
Bufr
 irub</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ITEVTEN
</me> <desti>
Evt
 irub</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ITERREN
</me> <desti>
E
 irub</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FREQ
</me> <desti>Ph 
ock
 
equcy
</desti> <bOfft>0</bOfft> <bWidth>6</bWidth> </fld> </flds> </> <> <me>
OAR1
</me> <diyName>OAR1</diyName> <desti>
Own
 
addss
 1</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ADDMODE
</me> <desti>
Addssg
 
	`mode
 (
ave
 mode)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADD10
</me> <desti>
I
ddss</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ADD7
</me> <desti>Iddss</desti> <bOfft>1</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
ADD0
</me> <desti>Iddss</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
OAR2
</me> <diyName>OAR2</diyName> <desti>Owadds2</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ADD2
</me> <desti>Iddss</desti> <bOfft>1</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
ENDUAL
</me> <desti>
Du
 
addssg
 modab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DR
</me> <diyName>DR</diyName> <desti>
Da
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DR</me> <desti>8-b d</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
SR1
</me> <diyName>SR1</diyName> <desti>
Stus
 1</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <tVue>0x0000</tVue> <flds> <fld> <me>
SMBALERT
</me> <desti>SMBut</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TIMEOUT
</me> <desti>
Timeout
 

 
Tlow
</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PECERR
</me> <desti>PEC E 

ei</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
OVR
</me> <desti>
Ovrun
/
Undrun
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
AF
</me> <desti>Acknowdg
u
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ARLO
</me> <desti>
Arbti
 
	`lo
 (
ma
 mode)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BERR
</me> <desti>
Bus
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TxE
</me> <desti>D
	`emy
 (
smrs
)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
RxNE
</me> <desti>D
n
my (
ivs
)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
STOPF
</me> <desti>St 
	`dei
 (avmode)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>ADD10</me> <desti>10-b 
hd
 
	`
 (
Ma
 mode)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BTF
</me> <desti>
By
ns
fished
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ADDR
</me> <desti>
Addss
 s(ma mode)/
	`mched
 (avmode)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SB
</me> <desti>S 
	`b
 (Ma mode)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
SR2
</me> <diyName>SR2</diyName> <desti>Stu2</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PEC</me> <desti>
ack
 checkg </desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
DUALF
</me> <desti>Du 
	`ag
 (Svmode)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SMBHOST
</me> <desti>SMBu
ho
 
	`hd
 (Svmode)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SMBDEFAULT
</me> <desti>SMBu
devi
  
	`addss
 (Svmode)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
GENCALL
</me> <desti>G cadds(Svmode)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TRA
</me> <desti>
Tnsmr
/
iv
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BUSY
</me> <desti>Bu
busy
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MSL
</me> <desti>Ma/ave</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CCR
</me> <diyName>CCR</diyName> <desti>Clock 
cڌ
 </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
F_S
</me> <desti>I2C ma modi</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DUTY
</me> <desti>
Fa
 mod
duty
 
cye
</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CCR</me> <desti>Clock cڌ  Fa/
Sndd
 mod(Ma mode)</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
TRISE
</me> <diyName>TRISE</diyName> <desti>TRISE </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0002</tVue> <flds> <fld> <me>TRISE</me> <desti>
Maximum
 
ri
 
time
 iFa/Sndd mod(Ma mode)</desti> <bOfft>0</bOfft> <bWidth>6</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="I2C3"> <me>
I2C2
</me> <baAddss>0x40005800</baAddss> <u> <me>
I2C3_EV
</me> <desti>I2C3 
evt
 iru</desti> <vue>72</vue> </u> <u> <me>
I2C3_ER
</me> <desti>I2C3 iru</desti> <vue>73</vue> </u> </rh> <rh divedFrom="I2C3"> <me>
I2C1
</me> <baAddss>0x40005400</baAddss> <u> <me>
I2C2_EV
</me> <desti>I2C2vu</desti> <vue>33</vue> </u> <u> <me>
I2C2_ER
</me> <desti>I2C2 iru</desti> <vue>34</vue> </u> </rh> <rh> <me>
I2S2ext
</me> <desti>
Sl
h 
r
</desti> <groupName>
SPI
</groupName> <baAddss>0x40003400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
I2C1_EV
</me> <desti>I2C1vu</desti> <vue>31</vue> </u> <u> <me>
I2C1_ER
</me> <desti>I2C1 iru</desti> <vue>32</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
BIDIMODE
</me> <desti>
Bideiڮ
 dmodab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIDIOE
</me> <desti>
Ouut
b i
bideiڮ
 mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCEN
</me> <desti>
Hdwe
 
CRC
 
lcuti
b</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCNEXT
</me> <desti>CRCns
xt
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DFF
</me> <desti>D
ame
 
fm
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXONLY
</me> <desti>
Reive
 oy</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SSM
</me> <desti>Sowav
magemt
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SSI
</me> <desti>
Il
 sv

</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LSBFIRST
</me> <desti>
Fme
 fm</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPE
</me> <desti>SPIb</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR
</me> <desti>
Baud
 

 cڌ</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MSTR
</me> <desti>Ma sei</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPOL
</me> <desti>Clock 
pެy
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPHA
</me> <desti>Clock 
pha
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TXEIE
</me> <desti>
Tx
 
bufr
 
emy
 irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXNEIE
</me> <desti>
RX
 bufnكmy irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ERRIE
</me> <desti>E irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FRF
</me> <desti>Fmfm</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SSOE
</me> <desti>
SS
 ouuab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXDMAEN
</me> <desti>Tx bufDMAb</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXDMAEN
</me> <desti>
Rx
 bufDMAb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SR
</me> <diyName>SR</diyName> <desti>
us
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <tVue>0x0002</tVue> <flds> <fld> <me>
TIFRFE
</me> <desti>
TI
 fmfm</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BSY
</me> <desti>
Busy
 
ag
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>OVR</me> <desti>Ovruag</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
MODF
</me> <desti>
Mode
 
u
</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
CRCERR
</me> <desti>CRC fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
UDR
</me> <desti>Undruag</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
CHSIDE
</me> <desti>
Chl
 
side
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TXE
</me> <desti>
Tnsm
 bufemy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
RXNE
</me> <desti>Reivbufnكmy</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>DR</me> <diyName>DR</diyName> <desti>d</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DR</me> <desti>D</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CRCPR
</me> <diyName>CRCPR</diyName> <desti>CRC 
pynoml
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0007</tVue> <flds> <fld> <me>
CRCPOLY
</me> <desti>CRCynom</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
RXCRCR
</me> <diyName>RXCRCR</diyName> <desti>RX CRC </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
RxCRC
</me> <desti>Rx CRC </desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
TXCRCR
</me> <diyName>TXCRCR</diyName> <desti>
TX
 CRC </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TxCRC
</me> <desti>Tx CRC </desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
I2SCFGR
</me> <diyName>I2SCFGR</diyName> <desti>
I2S
 cfiguti </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
I2SMOD
</me> <desti>I2S modi</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SE
</me> <desti>I2S 
Eb
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SCFG
</me> <desti>I2S cfiguti mode</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PCMSYNC
</me> <desti>
PCM
 fm
synchrizi
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SSTD
</me> <desti>I2S 
dd
 sei</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CKPOL
</me> <desti>
Sady
 
e
 clockެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DATLEN
</me> <desti>D
ngth
 
to
 
be
 
sed
</desti> <bOfft>1</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CHLEN
</me> <desti>Ch
	`ngth
 (
numb
 
of
 
bs
 
r
 
audio
 
chl
)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
I2SPR
</me> <diyName>I2SPR</diyName> <desti>I2S 
esr
 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>00000010</tVue> <flds> <fld> <me>
MCKOE
</me> <desti>Ma clock ouuab</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODD
</me> <desti>
Odd
 

 
the
sr</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SDIV
</me> <desti>I2S 
Lr
sr</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="I2S2ext"> <me>
I2S3ext
</me> <baAddss>0x40004000</baAddss> </rh> <rh divedFrom="I2S2ext"> <me>
SPI1
</me> <baAddss>0x40013000</baAddss> </rh> <rh divedFrom="I2S2ext"> <me>
SPI2
</me> <baAddss>0x40003800</baAddss> <u> <me>SPI1</me> <desti>SPI1 glob iru</desti> <vue>35</vue> </u> </rh> <rh divedFrom="I2S2ext"> <me>
SPI3
</me> <baAddss>0x40003C00</baAddss> <u> <me>SPI2</me> <desti>SPI2 glob iru</desti> <vue>36</vue> </u> </rh> <rh divedFrom="I2S2ext"> <me>
SPI4
</me> <baAddss>0x40013400</baAddss> <u> <me>SPI3</me> <desti>SPI3 glob iru</desti> <vue>51</vue> </u> </rh> <rh> <me>
NVIC
</me> <desti>
Need
 
Veed
 
Iru
 
Cڌr
</desti> <groupName>NVIC</groupName> <baAddss>0xE000E100</baAddss> <addssBlock> <offt>0x0</offt> <size>0x351</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
ISER0
</me> <diyName>ISER0</diyName> <desti>Iru 
S
-Eb 
Regi
</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SETENA
</me> <desti>SETENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ISER1
</me> <diyName>ISER1</diyName> <desti>Iru S-Eb Regi</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SETENA</me> <desti>SETENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ISER2
</me> <diyName>ISER2</diyName> <desti>Iru S-Eb Regi</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SETENA</me> <desti>SETENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ICER0
</me> <diyName>ICER0</diyName> <desti>Iru 
Cˬ
-Eb Regi</desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CLRENA
</me> <desti>CLRENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ICER1
</me> <diyName>ICER1</diyName> <desti>Iru Cˬ-Eb Regi</desti> <addssOfft>0x84</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CLRENA</me> <desti>CLRENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ICER2
</me> <diyName>ICER2</diyName> <desti>Iru Cˬ-Eb Regi</desti> <addssOfft>0x88</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CLRENA</me> <desti>CLRENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ISPR0
</me> <diyName>ISPR0</diyName> <desti>Iru S-
Pdg
 Regi</desti> <addssOfft>0x100</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SETPEND
</me> <desti>SETPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ISPR1
</me> <diyName>ISPR1</diyName> <desti>Iru S-Pdg Regi</desti> <addssOfft>0x104</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SETPEND</me> <desti>SETPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ISPR2
</me> <diyName>ISPR2</diyName> <desti>Iru S-Pdg Regi</desti> <addssOfft>0x108</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SETPEND</me> <desti>SETPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ICPR0
</me> <diyName>ICPR0</diyName> <desti>Iru Cˬ-Pdg Regi</desti> <addssOfft>0x180</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CLRPEND
</me> <desti>CLRPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ICPR1
</me> <diyName>ICPR1</diyName> <desti>Iru Cˬ-Pdg Regi</desti> <addssOfft>0x184</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CLRPEND</me> <desti>CLRPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
ICPR2
</me> <diyName>ICPR2</diyName> <desti>Iru Cˬ-Pdg Regi</desti> <addssOfft>0x188</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CLRPEND</me> <desti>CLRPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
IABR0
</me> <diyName>IABR0</diyName> <desti>Iru 
Aive
 
B
 Regi</desti> <addssOfft>0x200</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ACTIVE
</me> <desti>ACTIVE</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
IABR1
</me> <diyName>IABR1</diyName> <desti>Iru AivB Regi</desti> <addssOfft>0x204</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ACTIVE</me> <desti>ACTIVE</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
IABR2
</me> <diyName>IABR2</diyName> <desti>Iru AivB Regi</desti> <addssOfft>0x208</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ACTIVE</me> <desti>ACTIVE</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
IPR0
</me> <diyName>IPR0</diyName> <desti>Iru 
Priܙy
 Regi</desti> <addssOfft>0x300</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IPR_N0
</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
IPR_N1
</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
IPR_N2
</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
IPR_N3
</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR1
</me> <diyName>IPR1</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x304</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR2
</me> <diyName>IPR2</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x308</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR3
</me> <diyName>IPR3</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x30C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR4
</me> <diyName>IPR4</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x310</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR5
</me> <diyName>IPR5</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x314</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR6
</me> <diyName>IPR6</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x318</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR7
</me> <diyName>IPR7</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x31C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR8
</me> <diyName>IPR8</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x320</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR9
</me> <diyName>IPR9</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x324</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR10
</me> <diyName>IPR10</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x328</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR11
</me> <diyName>IPR11</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x32C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR12
</me> <diyName>IPR12</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x330</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR13
</me> <diyName>IPR13</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x334</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR14
</me> <diyName>IPR14</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x338</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR15
</me> <diyName>IPR15</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x33C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR16
</me> <diyName>IPR16</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x340</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR17
</me> <diyName>IPR17</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x344</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR18
</me> <diyName>IPR18</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x348</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
IPR19
</me> <diyName>IPR19</diyName> <desti>Iru Priܙy Regi</desti> <addssOfft>0x34C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IPR_N0</me> <desti>IPR_N0</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N1</me> <desti>IPR_N1</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N2</me> <desti>IPR_N2</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>IPR_N3</me> <desti>IPR_N3</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
FPU
</me> <desti>
Flٚg
 
pot
 
un
</desti> <groupName>FPU</groupName> <baAddss>0xE000EF34</baAddss> <addssBlock> <offt>0x0</offt> <size>0xD</size> <uge>gis</uge> </addssBlock> <u> <me>FPU</me> <desti>
Fltg
oun iru</desti> <vue>81</vue> </u> <u> <me>FPU</me> <desti>Fltgou</desti> <vue>81</vue> </u> <gis> <> <me>
FPCCR
</me> <diyName>FPCCR</diyName> <desti>Fltg-po
cڋxt
 cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
LSPACT
</me> <desti>LSPACT</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USER
</me> <desti>USER</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
THREAD
</me> <desti>THREAD</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HFRDY
</me> <desti>HFRDY</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MMRDY
</me> <desti>MMRDY</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BFRDY
</me> <desti>BFRDY</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MONRDY
</me> <desti>MONRDY</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LSPEN
</me> <desti>LSPEN</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ASPEN
</me> <desti>ASPEN</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
FPCAR
</me> <diyName>FPCAR</diyName> <desti>Fltg-pocڋxadds</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ADDRESS
</me> <desti>
Loti
 o
uuϋd
 
tg
-pot</desti> <bOfft>3</bOfft> <bWidth>29</bWidth> </fld> </flds> </> <> <me>
FPSCR
</me> <diyName>FPSCR</diyName> <desti>Fltg-poucڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IOC
</me> <desti>
Invid
 
ݔi
 
cumutive
 
exi
 b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DZC
</me> <desti>
Divisi
 
by
 
zo
 cumutivexi b.</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OFC
</me> <desti>
Ovow
 cumutivexi b</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UFC
</me> <desti>
Undow
 cumutivexi b</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IXC
</me> <desti>
Ixa
 cumutivexi b</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDC
</me> <desti>
Iut
 
dm
 cumutivexi b.</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RMode
</me> <desti>
Roundg
 Modcڌ fld</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
FZ
</me> <desti>
Flush
-to-zmodcڌ b:</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DN
</me> <desti>
Deu
 
NaN
 modcڌ b</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AHP
</me> <desti>
Aɔtive
 
hf
-
ecisi
 cڌ b</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
V
</me> <desti>Ovow 
cdi
 
code
 fg</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
C
</me> <desti>
Cry
 cdi codag</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
Z
</me> <desti>
Zo
 cdi codag</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
N
</me> <desti>
Negive
 cdi codag</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
MPU
</me> <desti>
Memy
 
ei
 un</desti> <groupName>MPU</groupName> <baAddss>0xE000ED90</baAddss> <addssBlock> <offt>0x0</offt> <size>0x15</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
MPU_TYPER
</me> <diyName>MPU_TYPER</diyName> <desti>MPUy </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0X00000800</tVue> <flds> <fld> <me>
SEPARATE
</me> <desti>
Se
 fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DREGION
</me> <desti>
Numb
 oMPU d
gis
</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
IREGION
</me> <desti>Numb oMPU 
rui
egis</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
MPU_CTRL
</me> <diyName>MPU_CTRL</diyName> <desti>MPU cڌ </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>
ENABLE
</me> <desti>
Ebs
hMPU</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HFNMIENA
</me> <desti>Ebˠthݔi oMPU 
durg
 
hd
 fau</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PRIVDEFENA
</me> <desti>Eb 
iviged
 
sowe
cst 
memy
 
m
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
MPU_RNR
</me> <diyName>MPU_RNR</diyName> <desti>MPU 
gi
umb </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>
REGION
</me> <desti>MPUegi</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
MPU_RBAR
</me> <diyName>MPU_RBAR</diyName> <desti>MPUegi 
ba
dds</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>REGION</me> <desti>MPUegi fld</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
VALID
</me> <desti>MPUegiڂumb 
vid
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ADDR</me> <desti>
Regi
 baddsfld</desti> <bOfft>5</bOfft> <bWidth>27</bWidth> </fld> </flds> </> <> <me>
MPU_RASR
</me> <diyName>MPU_RASR</diyName> <desti>MPUegi 
ibu
nd siz</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>ENABLE</me> <desti>Regiڃb b.</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SIZE
</me> <desti>
Size
 othMPUreiڄegi</desti> <bOfft>1</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
SRD
</me> <desti>
Subgi
 
dib
 bs</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>B</me> <desti>memyribu</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>C</me> <desti>memyribu</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
S
</me> <desti>
Shb
 memyribu</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEX
</me> <desti>memyribu</desti> <bOfft>19</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
AP
</me> <desti>
Acss
 
rmissi
</desti> <bOfft>24</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
XN
</me> <desti>
Inrui
csdib b</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
STK
</me> <desti>
SysTick
 
tim
</desti> <groupName>STK</groupName> <baAddss>0xE000E010</baAddss> <addssBlock> <offt>0x0</offt> <size>0x11</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
CTRL
</me> <diyName>CTRL</diyName> <desti>SysTick cڌއnd stu</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>ENABLE</me> <desti>
Cou
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TICKINT
</me> <desti>SysTickxi 
que
b</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CLKSOURCE
</me> <desti>Clock 
sour
 sei</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COUNTFLAG
</me> <desti>COUNTFLAG</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
LOAD
</me> <diyName>LOAD</diyName> <desti>SysTick 
ld
 vu</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>
RELOAD
</me> <desti>RELOAD vue</desti> <bOfft>0</bOfft> <bWidth>24</bWidth> </fld> </flds> </> <> <me>
VAL
</me> <diyName>VAL</diyName> <desti>SysTick 
cut
 vu</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>
CURRENT
</me> <desti>
Cut
 
cou
 vue</desti> <bOfft>0</bOfft> <bWidth>24</bWidth> </fld> </flds> </> <> <me>
CALIB
</me> <diyName>CALIB</diyName> <desti>SysTick 
libti
 vu</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0X00000000</tVue> <flds> <fld> <me>
TENMS
</me> <desti>
Cibti
 vue</desti> <bOfft>0</bOfft> <bWidth>24</bWidth> </fld> <fld> <me>
SKEW
</me> <desti>SKEW fg: 
Indis
 
whh
hTENMS vu
is
 
exa
</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NOREF
</me> <desti>NOREF fg. 
Rds
 
as
 zo</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
SCB
</me> <desti>
Syem
 cڌ 
block
</desti> <groupName>SCB</groupName> <baAddss>0xE000ED00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x41</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
CPUID
</me> <diyName>CPUID</diyName> <desti>CPUID ba </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x410FC241</tVue> <flds> <fld> <me>
Revisi
</me> <desti>Revisiڂumb</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
PtNo
</me> <desti>
Pt
umb oth
oss
</desti> <bOfft>4</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
Cڡt
</me> <desti>Rda0xF</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
V
</me> <desti>Vumb</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
Imemr
</me> <desti>Imemcode</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
ICSR
</me> <diyName>ICSR</diyName> <desti>Iru cڌއnd s </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
VECTACTIVE
</me> <desti>Aiv
ve
</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> <fld> <me>
RETTOBASE
</me> <desti>
Ru
ba 
v
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VECTPENDING
</me> <desti>Pdg ve</desti> <bOfft>12</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
ISRPENDING
</me> <desti>Iru 
ndg
 fg</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PENDSTCLR
</me> <desti>SysTickxi 
r
-ndg b</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PENDSTSET
</me> <desti>SysTickxi s-ndg b</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PENDSVCLR
</me> <desti>
PdSV
 cˬ-ndg b</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PENDSVSET
</me> <desti>PdSV s-ndg b</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NMIPENDSET
</me> <desti>
NMI
 s-ndg b.</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
VTOR
</me> <diyName>VTOR</diyName> <desti>
Ve
 
b
 off</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TBLOFF
</me> <desti>Ve܁ab ba offfld</desti> <bOfft>9</bOfft> <bWidth>21</bWidth> </fld> </flds> </> <> <me>
AIRCR
</me> <diyName>AIRCR</diyName> <desti>
Aliti
 irundecڌ </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
VECTRESET
</me> <desti>VECTRESET</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VECTCLRACTIVE
</me> <desti>VECTCLRACTIVE</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SYSRESETREQ
</me> <desti>SYSRESETREQ</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PRIGROUP
</me> <desti>PRIGROUP</desti> <bOfft>8</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
ENDIANESS
</me> <desti>ENDIANESS</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VECTKEYSTAT
</me> <desti>Regi 
key
</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
SCR
</me> <diyName>SCR</diyName> <desti>Syem cڌ </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SLEEPONEXIT
</me> <desti>SLEEPONEXIT</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SLEEPDEEP
</me> <desti>SLEEPDEEP</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SEVEONPEND
</me> <desti>
Sd
 Ev

 Pdg b</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCR</me> <diyName>CCR</diyName> <desti>
Cfiguti
nd cڌ </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
NONBASETHRDENA
</me> <desti>
Cfigus
 
how
hoss 
rs
 
Thad
 mode</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USERSETMPEND
</me> <desti>USERSETMPEND</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UNALIGN__TRP
</me> <desti>
UNALIGN_
 
TRP
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DIV_0_TRP
</me> <desti>DIV_0_TRP</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BFHFNMIGN
</me> <desti>BFHFNMIGN</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STKALIGN
</me> <desti>STKALIGN</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SHPR1
</me> <diyName>SHPR1</diyName> <desti>Syem 
hdr
 
iܙy
egis</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PRI_4
</me> <desti>Priܙy o
syem
 hd˸4</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
PRI_5
</me> <desti>Priܙy osyem hd˸5</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
PRI_6
</me> <desti>Priܙy osyem hd˸6</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
SHPR2
</me> <diyName>SHPR2</diyName> <desti>Syem hd˸iܙyegis</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PRI_11
</me> <desti>Priܙy osyem hd˸11</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
SHPR3
</me> <diyName>SHPR3</diyName> <desti>Syem hd˸iܙyegis</desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PRI_14
</me> <desti>Priܙy osyem hd˸14</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
PRI_15
</me> <desti>Priܙy osyem hd˸15</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
SHCRS
</me> <diyName>SHCRS</diyName> <desti>Syem hd˸cڌއnd s </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MEMFAULTACT
</me> <desti>Memy magemuɃxi 
aive
 b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BUSFAULTACT
</me> <desti>BuuɃxiڇivb</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USGFAULTACT
</me> <desti>
Uge
 fauɃxiڇivb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SVCALLACT
</me> <desti>
SVC
 caivb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MONITORACT
</me> <desti>
Debug
 
mڙ
ivb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PENDSVACT
</me> <desti>PdSVxiڇivb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SYSTICKACT
</me> <desti>SysTickxiڇivb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USGFAULTPENDED
</me> <desti>UguɃxiڅdg b</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MEMFAULTPENDED
</me> <desti>Memy magemuɃxiڅdg b</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BUSFAULTPENDED
</me> <desti>BuuɃxiڅdg b</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SVCALLPENDED
</me> <desti>SVC cȳndg b</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MEMFAULTENA
</me> <desti>Memy magemuɃb b</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BUSFAULTENA
</me> <desti>BuuɃb b</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USGFAULTENA
</me> <desti>UguɃb b</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CFSR_UFSR_BFSR_MMFSR
</me> <diyName>CFSR_UFSR_BFSR_MMFSR</diyName> <desti>
Cfigub
 fau stu</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IACCVIOL
</me> <desti>Inruiڇcs
viީi
 fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MUNSTKERR
</me> <desti>Memy 
mag
 fau o
unackg
 
a
  
om
xi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MSTKERR
</me> <desti>Memy mag fau o
ackg
 exi 
y
.</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MLSPERR
</me> <desti>MLSPERR</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MMARVALID
</me> <desti>Memy 
Magemt
 
Fau
 Adds
	$Regi
 (
MMAR

vid
 
ag
</
desti
> <
bOfft
>7</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
IBUSERR
</me> <desti>
Inrui
 
bus
 
r
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PRECISERR
</me> <desti>
Pci
 
da
 bur</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IMPRECISERR
</me> <desti>
Imeci
 dbur</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UNSTKERR
</me> <desti>
Bus
 
u
 

 
unackg
 
a
  
om
 
exi
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STKERR
</me> <desti>Buu o
ackg
 exi 
y
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LSPERR
</me> <desti>Buu o
tg
-
pot
 
zy
 
e
 
ervi
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BFARVALID
</me> <desti>Bu
Fau
 
Addss
 
	$Regi
 (
BFAR

vid
 
ag
</
desti
> <
bOfft
>15</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
UNDEFINSTR
</me> <desti>
Undefed
 
rui
 
uge
 
u
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
INVSTATE
</me> <desti>
Invid
 
e
 ugu</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
INVPC
</me> <desti>Invid 
PC
 
ld
 ugu</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NOCP
</me> <desti>
No
 
cross
 ugu.</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UNALIGNED
</me> <desti>
Uligd
 
acss
 ugu</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DIVBYZERO
</me> <desti>
Divide
 
by
 
zo
 ugu</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> </
flds
> </> <> <me>
HFSR
</me> <
diyName
>HFSR</diyName> <desti>
Hd
 fau 
us
 </desti> <
addssOfft
>0x2C</addssOfft> <
size
>0x20</size> <acss>
ad
-
wre
</acss> <
tVue
>0x00000000</tVue> <flds> <fld> <me>
VECTTBL
</me> <desti>
Ve
 
b
 
hd
 fau</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FORCED
</me> <desti>
Fd
 hd fau</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DEBUG_VT
</me> <desti>
Rerved
 
Debug
 
u
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
MMFAR
</me> <diyName>MMFAR</diyName> <desti>
Memy
 
magemt
 fau 
addss
 </desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MMFAR</me> <desti>Memy magemuɇddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>BFAR</me> <diyName>BFAR</diyName> <desti>
Bus
 fauɇdds</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BFAR</me> <desti>Buuɇddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
AFSR
</me> <diyName>AFSR</diyName> <desti>
Auxry
 fau stu</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IMPDEF
</me> <desti>
Imemti
 
defed
</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </
gis
> </
rh
> <rh> <me>
NVIC_STIR
</me> <desti>
Need
 
veed
 
u
 
cڌr
</desti> <
groupName
>
NVIC
</groupName> <
baAddss
>0xE000EF00</baAddss> <
addssBlock
> <
offt
>0x0</offt> <size>0x5</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
STIR
</me> <diyName>STIR</diyName> <desti>
Sowe
 
igg
 iru </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
INTID
</me> <desti>Sow
ged
 iru 
ID
</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
FPU_CPACR
</me> <desti>
Fltg
 
pot
 
un
 
CPACR
</desti> <groupName>
FPU
</groupName> <baAddss>0xE000ED88</baAddss> <addssBlock> <offt>0x0</offt> <size>0x5</size> <uge>gis</uge> </addssBlock> <gis> <> <me>CPACR</me> <diyName>CPACR</diyName> <desti>
Cross
cs
cڌ
 </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000000</tVue> <flds> <fld> <me>
CP
</me> <desti>CP</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
SCB_ACTRL
</me> <desti>
Syem
 cڌ 
block
 
ACTLR
</desti> <groupName>
SCB
</groupName> <baAddss>0xE000E008</baAddss> <addssBlock> <offt>0x0</offt> <size>0x5</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
ACTRL
</me> <diyName>ACTRL</diyName> <desti>Auxry cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DISMCYCINT
</me> <desti>DISMCYCINT</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISDEFWBUF
</me> <desti>DISDEFWBUF</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISFOLD
</me> <desti>DISFOLD</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISFPCA
</me> <desti>DISFPCA</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISOOFP
</me> <desti>DISOOFP</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> </
rhs
></
devi
>

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\STM32F~2.LD

48 
	$ENTRY
(
Ret_Hdr
)

52 
_M_Hp_Size
 = 
__HEAP_SIZE
;

53 
_M_Sck_Size
 = 
__STACK_SIZE
;

56 
MEMORY


58 
	`FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 256
K


59 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 64
K


60 
	}
}

62 
	g_eack
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

65 
	gSECTIONS


68 .
	gi_ve
 :

70 . = 
ALIGN
(4);

71 
KEEP
(*(.
i_ve
))

72 . = 
ALIGN
(4);

73 } >
	gRAM


76 .
	gxt
 :

78 . = 
ALIGN
(4);

79 *(.
	gxt
)

80 *(.
	gxt
*)

81 *(.
	gglue_7
)

82 *(.
	gglue_7t
)

83 *(.
	geh_ame
)

85 
KEEP
 (*(.

))

86 
KEEP
 (*(.
fi
))

88 . = 
ALIGN
(4);

89 
	g_ext
 = .;

90 } >
	gRAM


93 .
	groda
 :

95 . = 
ALIGN
(4);

96 *(.
	groda
)

97 *(.
	groda
*)

98 . = 
ALIGN
(4);

99 } >
	gRAM


101 .
	gARM
.
	gexb
 : { *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*} >
RAM


102 .
ARM
 : {

103 
__exidx_t
 = .;

104 *(.
	gARM
.
	gexidx
*)

105 
	g__exidx_d
 = .;

106 } >
	gRAM


108 .
	ge_y
 :

110 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

111 
KEEP
 (*(.
e_y
*))

112 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

113 } >
	gRAM


114 .
	g_y
 :

116 
PROVIDE_HIDDEN
 (
___y_t
 = .);

117 
KEEP
 (*(
SORT
(.
_y
.*)))

118 
KEEP
 (*(.
_y
*))

119 
PROVIDE_HIDDEN
 (
___y_d
 = .);

120 } >
	gRAM


121 .
	gfi_y
 :

123 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

124 
KEEP
 (*(
SORT
(.
fi_y
.*)))

125 
KEEP
 (*(.
fi_y
*))

126 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

127 } >
RAM


130 
	g_sida
 = 
LOADADDR
(.
da
);

133 .
	gda
 :

135 . = 
ALIGN
(4);

136 
	g_sda
 = .;

137 *(.
	gda
)

138 *(.
	gda
*)

140 . = 
ALIGN
(4);

141 
	g_eda
 = .;

142 } >
	gRAM


146 . = 
ALIGN
(4);

147 .
bss
 (
NOLOAD
) :

150 
_sbss
 = .;

151 
	g__bss_t__
 = 
_sbss
;

152 *(.
	gbss
)

153 *(.
	gbss
*)

154 *(
	gCOMMON
)

156 . = 
ALIGN
(4);

157 
	g_ebss
 = .;

158 
	g__bss_d__
 = 
_ebss
;

159 } >
	gRAM


162 .
hp
 (
NOLOAD
) :

164 . = 
ALIGN
(4);

165 
PROVIDE
 ( 
d
 = . );

166 
PROVIDE
 ( 
_d
 = . );

167 *(.
	ghp
*)

168 . = . + 
_M_Hp_Size
;

169 
	g__HpLim
 = .;

170 . = 
ALIGN
(4);

171 } >
	gRAM


173 .
	gARM
.
	gibus
 0 : { *(.
ARM
.
ibus
) }

175 
__SckLim
 = 
_eack
 - 
_M_Sck_Size
;

177 
ASSERT
(
__SckLim
 >
__HpLim
, "Region RAM overflowed with stack")

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\CMSIS_~1.H

25 #ide
__CMSIS_COMPILER_H


26 
	#__CMSIS_COMPILER_H


	)

28 
	~<dt.h
>

33 #i 
defed
 ( 
__CC_ARM
 )

34 
	~"cmsis_mcc.h
"

40 #i
defed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)

41 
	~"cmsis_mg_m.h
"

46 #i
defed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6100100)

47 
	~"cmsis_mg.h
"

53 #i
defed
 ( 
__GNUC__
 )

54 
	~"cmsis_gcc.h
"

60 #i
defed
 ( 
__ICCARM__
 )

61 
	~<cmsis_icrm.h
>

67 #i
defed
 ( 
__TI_ARM__
 )

68 
	~<cmsis_ccs.h
>

70 #ide 
__ASM


71 
	#__ASM
 
__asm


	)

73 #ide 
__INLINE


74 
	#__INLINE
 
le


	)

76 #ide 
__STATIC_INLINE


77 
	#__STATIC_INLINE
 
le


	)

79 #ide 
__STATIC_FORCEINLINE


80 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

82 #ide 
__NO_RETURN


83 
	#__NO_RETURN
 
	`__ibu__
((
nܑu
))

	)

85 #ide 
__USED


86 
	#__USED
 
	`__ibu__
((
ud
))

	)

88 #ide 
__WEAK


89 
	#__WEAK
 
	`__ibu__
((
wk
))

	)

91 #ide 
__PACKED


92 
	#__PACKED
 
	`__ibu__
((
cked
))

	)

94 #ide 
__PACKED_STRUCT


95 
	#__PACKED_STRUCT
 
	`__ibu__
((
cked
))

	)

97 #ide 
__PACKED_UNION


98 
	#__PACKED_UNION
 
	`__ibu__
((
cked
))

	)

100 #ide 
__UNALIGNED_UINT32


101 
__ibu__
((
cked
)
	gT_UINT32
 { 
ut32_t
 
	gv
; };

102 
	#__UNALIGNED_UINT32
(
x
(((
T_UINT32
 *)(x))->
v
)

	)

104 #ide 
__UNALIGNED_UINT16_WRITE


105 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ut16_t
 
	gv
; };

106 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v
()((((
T_UINT16_WRITE
 *)(*)ddr))->
v
(v))

	)

108 #ide 
__UNALIGNED_UINT16_READ


109 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ut16_t
 
	gv
; };

110 
	#__UNALIGNED_UINT16_READ
(
addr
(((cڡ 
T_UINT16_READ
 *)(cڡ *)ddr))->
v
)

	)

112 #ide 
__UNALIGNED_UINT32_WRITE


113 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ut32_t
 
	gv
; };

114 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v
()((((
T_UINT32_WRITE
 *)(*)ddr))->
v
(v))

	)

116 #ide 
__UNALIGNED_UINT32_READ


117 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ut32_t
 
	gv
; };

118 
	#__UNALIGNED_UINT32_READ
(
addr
(((cڡ 
T_UINT32_READ
 *)(cڡ *)ddr))->
v
)

	)

120 #ide 
__ALIGNED


121 
	#__ALIGNED
(
x

	`__ibu__
((
	`igd
(x)))

	)

123 #ide 
__RESTRICT


124 
	#__RESTRICT
 
__ri


	)

126 #ide 
__COMPILER_BARRIER


127 #wng 
No
 
comp
 
ecific
 
suti
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
igned
.

128 
	#__COMPILER_BARRIER
(()0

	)

135 #i
defed
 ( 
__TASKING__
 )

142 #ide 
__ASM


143 
	#__ASM
 
__asm


	)

145 #ide 
__INLINE


146 
	#__INLINE
 
le


	)

148 #ide 
__STATIC_INLINE


149 
	#__STATIC_INLINE
 
le


	)

151 #ide 
__STATIC_FORCEINLINE


152 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

154 #ide 
__NO_RETURN


155 
	#__NO_RETURN
 
	`__ibu__
((
nܑu
))

	)

157 #ide 
__USED


158 
	#__USED
 
	`__ibu__
((
ud
))

	)

160 #ide 
__WEAK


161 
	#__WEAK
 
	`__ibu__
((
wk
))

	)

163 #ide 
__PACKED


164 
	#__PACKED
 
__cked__


	)

166 #ide 
__PACKED_STRUCT


167 
	#__PACKED_STRUCT
 
__cked__


	)

169 #ide 
__PACKED_UNION


170 
	#__PACKED_UNION
 
__cked__


	)

172 #ide 
__UNALIGNED_UINT32


173 
__cked__
 
	gT_UINT32
 { 
ut32_t
 
	gv
; };

174 
	#__UNALIGNED_UINT32
(
x
(((
T_UINT32
 *)(x))->
v
)

	)

176 #ide 
__UNALIGNED_UINT16_WRITE


177 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ut16_t
 
	gv
; };

178 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v
()((((
T_UINT16_WRITE
 *)(*)ddr))->
v
(v))

	)

180 #ide 
__UNALIGNED_UINT16_READ


181 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ut16_t
 
	gv
; };

182 
	#__UNALIGNED_UINT16_READ
(
addr
(((cڡ 
T_UINT16_READ
 *)(cڡ *)ddr))->
v
)

	)

184 #ide 
__UNALIGNED_UINT32_WRITE


185 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ut32_t
 
	gv
; };

186 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v
()((((
T_UINT32_WRITE
 *)(*)ddr))->
v
(v))

	)

188 #ide 
__UNALIGNED_UINT32_READ


189 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ut32_t
 
	gv
; };

190 
	#__UNALIGNED_UINT32_READ
(
addr
(((cڡ 
T_UINT32_READ
 *)(cڡ *)ddr))->
v
)

	)

192 #ide 
__ALIGNED


193 
	#__ALIGNED
(
x

	`__ign
(x)

	)

195 #ide 
__RESTRICT


196 #wng 
No
 
comp
 
ecific
 
suti
 
__RESTRICT
. __RESTRICT 
is
 
igned
.

197 
	#__RESTRICT


	)

199 #ide 
__COMPILER_BARRIER


200 #wng 
No
 
comp
 
ecific
 
suti
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
igned
.

201 
	#__COMPILER_BARRIER
(()0

	)

208 #i
defed
 ( 
__CSMC__
 )

209 
	~<cmsis_csm.h
>

211 #ide 
__ASM


212 
	#__ASM
 
_asm


	)

214 #ide 
__INLINE


215 
	#__INLINE
 
le


	)

217 #ide 
__STATIC_INLINE


218 
	#__STATIC_INLINE
 
le


	)

220 #ide 
__STATIC_FORCEINLINE


221 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

223 #ide 
__NO_RETURN


225 
	#__NO_RETURN


	)

227 #ide 
__USED


228 #wng 
No
 
comp
 
ecific
 
suti
 
__USED
. __USED 
is
 
igned
.

229 
	#__USED


	)

231 #ide 
__WEAK


232 
	#__WEAK
 
__wk


	)

234 #ide 
__PACKED


235 
	#__PACKED
 @
cked


	)

237 #ide 
__PACKED_STRUCT


238 
	#__PACKED_STRUCT
 @
cked
 

	)

240 #ide 
__PACKED_UNION


241 
	#__PACKED_UNION
 @
cked
 

	)

243 #ide 
__UNALIGNED_UINT32


244 @
cked
 
	sT_UINT32
 { 
ut32_t
 
	mv
; };

245 
	#__UNALIGNED_UINT32
(
x
(((
T_UINT32
 *)(x))->
v
)

	)

247 #ide 
__UNALIGNED_UINT16_WRITE


248 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ut16_t
 
	gv
; };

249 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v
()((((
T_UINT16_WRITE
 *)(*)ddr))->
v
(v))

	)

251 #ide 
__UNALIGNED_UINT16_READ


252 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ut16_t
 
	gv
; };

253 
	#__UNALIGNED_UINT16_READ
(
addr
(((cڡ 
T_UINT16_READ
 *)(cڡ *)ddr))->
v
)

	)

255 #ide 
__UNALIGNED_UINT32_WRITE


256 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ut32_t
 
	gv
; };

257 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v
()((((
T_UINT32_WRITE
 *)(*)ddr))->
v
(v))

	)

259 #ide 
__UNALIGNED_UINT32_READ


260 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ut32_t
 
	gv
; };

261 
	#__UNALIGNED_UINT32_READ
(
addr
(((cڡ 
T_UINT32_READ
 *)(cڡ *)ddr))->
v
)

	)

263 #ide 
__ALIGNED


264 #wng 
No
 
comp
 
ecific
 
suti
 
__ALIGNED
. __ALIGNED 
is
 
igned
.

265 
	#__ALIGNED
(
x
)

	)

267 #ide 
__RESTRICT


268 #wng 
No
 
comp
 
ecific
 
suti
 
__RESTRICT
. __RESTRICT 
is
 
igned
.

269 
	#__RESTRICT


	)

271 #ide 
__COMPILER_BARRIER


272 #wng 
No
 
comp
 
ecific
 
suti
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
igned
.

273 
	#__COMPILER_BARRIER
(()0

	)

278 #r 
Unknown
 
comp
.

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\CMSIS_~2.H

25 #ide
__CMSIS_GCC_H


26 
	#__CMSIS_GCC_H


	)

29 #agm
GCC
 
dgnoic
 
push


30 #agm
GCC
 
dgnoic
 
igned
 "-Wsign-conversion"

31 #agm
GCC
 
dgnoic
 
igned
 "-Wconversion"

32 #agm
GCC
 
dgnoic
 
igned
 "-Wunused-parameter"

35 #ide
__has_but


36 
	#__has_but
(
x
(0)

	)

40 #ide 
__ASM


41 
	#__ASM
 
__asm


	)

43 #ide 
__INLINE


44 
	#__INLINE
 
le


	)

46 #ide 
__STATIC_INLINE


47 
	#__STATIC_INLINE
 
le


	)

49 #ide 
__STATIC_FORCEINLINE


50 
	#__STATIC_FORCEINLINE
 
	`__ibu__
((
ways_le
)
le


	)

52 #ide 
__NO_RETURN


53 
	#__NO_RETURN
 
	`__ibu__
((
__nܑu__
))

	)

55 #ide 
__USED


56 
	#__USED
 
	`__ibu__
((
ud
))

	)

58 #ide 
__WEAK


59 
	#__WEAK
 
	`__ibu__
((
wk
))

	)

61 #ide 
__PACKED


62 
	#__PACKED
 
	`__ibu__
((
cked
, 
	`igd
(1)))

	)

64 #ide 
__PACKED_STRUCT


65 
	#__PACKED_STRUCT
 
	`__ibu__
((
cked
, 
	`igd
(1)))

	)

67 #ide 
__PACKED_UNION


68 
	#__PACKED_UNION
 
	`__ibu__
((
cked
, 
	`igd
(1)))

	)

70 #ide 
__UNALIGNED_UINT32


71 #agm
GCC
 
dgnoic
 
push


72 #agm
GCC
 
dgnoic
 
igned
 "-Wpacked"

73 #agm
GCC
 
dgnoic
 
igned
 "-Wattributes"

74 
__ibu__
((
cked
)
	gT_UINT32
 { 
ut32_t
 
	gv
; };

75 #agm
GCC
 
dgnoic
 
p


76 
	#__UNALIGNED_UINT32
(
x
(((
T_UINT32
 *)(x))->
v
)

	)

78 #ide 
__UNALIGNED_UINT16_WRITE


79 #agm
GCC
 
dgnoic
 
push


80 #agm
GCC
 
dgnoic
 
igned
 "-Wpacked"

81 #agm
GCC
 
dgnoic
 
igned
 "-Wattributes"

82 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ut16_t
 
	gv
; };

83 #agm
GCC
 
dgnoic
 
p


84 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v
()((((
T_UINT16_WRITE
 *)(*)ddr))->
v
(v))

	)

86 #ide 
__UNALIGNED_UINT16_READ


87 #agm
GCC
 
dgnoic
 
push


88 #agm
GCC
 
dgnoic
 
igned
 "-Wpacked"

89 #agm
GCC
 
dgnoic
 
igned
 "-Wattributes"

90 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ut16_t
 
	gv
; };

91 #agm
GCC
 
dgnoic
 
p


92 
	#__UNALIGNED_UINT16_READ
(
addr
(((cڡ 
T_UINT16_READ
 *)(cڡ *)ddr))->
v
)

	)

94 #ide 
__UNALIGNED_UINT32_WRITE


95 #agm
GCC
 
dgnoic
 
push


96 #agm
GCC
 
dgnoic
 
igned
 "-Wpacked"

97 #agm
GCC
 
dgnoic
 
igned
 "-Wattributes"

98 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ut32_t
 
	gv
; };

99 #agm
GCC
 
dgnoic
 
p


100 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v
()((((
T_UINT32_WRITE
 *)(*)ddr))->
v
(v))

	)

102 #ide 
__UNALIGNED_UINT32_READ


103 #agm
GCC
 
dgnoic
 
push


104 #agm
GCC
 
dgnoic
 
igned
 "-Wpacked"

105 #agm
GCC
 
dgnoic
 
igned
 "-Wattributes"

106 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ut32_t
 
	gv
; };

107 #agm
GCC
 
dgnoic
 
p


108 
	#__UNALIGNED_UINT32_READ
(
addr
(((cڡ 
T_UINT32_READ
 *)(cڡ *)ddr))->
v
)

	)

110 #ide 
__ALIGNED


111 
	#__ALIGNED
(
x

	`__ibu__
((
	`igd
(x)))

	)

113 #ide 
__RESTRICT


114 
	#__RESTRICT
 
__ri


	)

116 #ide 
__COMPILER_BARRIER


117 
	#__COMPILER_BARRIER
(
__ASM
 vީe("":::"memy")

	)

122 #ide
__PROGRAM_START


131 
__STATIC_FORCEINLINE
 
__NO_RETURN
 
	$__cmsis_t
()

133 
	`_t
(
__NO_RETURN
;

136 
ut32_t
 cڡ* 
c
;

137 
ut32_t
* 
de
;

138 
ut32_t
 
wn
;

139 } 
	t__cy_b_t
;

142 
ut32_t
* 
de
;

143 
ut32_t
 
wn
;

144 } 
	t__zo_b_t
;

146 cڡ 
__cy_b_t
 
__cy_b_t__
;

147 cڡ 
__cy_b_t
 
__cy_b_d__
;

148 cڡ 
__zo_b_t
 
__zo_b_t__
;

149 cڡ 
__zo_b_t
 
__zo_b_d__
;

151 
__cy_b_t
 cڡ* 
pTab
 = &
__cy_b_t__
;Tab < &
__cy_b_d__
; ++pTable) {

152 
ut32_t
 
i
=0u; i<
pTab
->
wn
; ++i) {

153 
pTab
->
de
[
i
] =Tab->
c
[i];

157 
__zo_b_t
 cڡ* 
pTab
 = &
__zo_b_t__
;Tab < &
__zo_b_d__
; ++pTable) {

158 
ut32_t
 
i
=0u; i<
pTab
->
wn
; ++i) {

159 
pTab
->
de
[
i
] = 0u;

163 
	`_t
();

164 
	}
}

166 
	#__PROGRAM_START
 
__cmsis_t


	)

169 #ide
__INITIAL_SP


170 
	#__INITIAL_SP
 
__SckT


	)

173 #ide
__STACK_LIMIT


174 
	#__STACK_LIMIT
 
__SckLim


	)

177 #ide
__VECTOR_TABLE


178 
	#__VECTOR_TABLE
 
__Ves


	)

181 #ide
__VECTOR_TABLE_ATTRIBUTE


182 
	#__VECTOR_TABLE_ATTRIBUTE
 
	`__ibu
((
ud
, 
	`i
(".ves")))

	)

196 
__STATIC_FORCEINLINE
 
	$__ab_q
()

198 
__ASM
 volatile ("cpsie i" : : : "memory");

199 
	}
}

207 
__STATIC_FORCEINLINE
 
	$__dib_q
()

209 
__ASM
 volatile ("cpsid i" : : : "memory");

210 
	}
}

218 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_CONTROL
()

220 
ut32_t
 
su
;

222 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

223 (
su
);

224 
	}
}

227 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

233 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_CONTROL_NS
()

235 
ut32_t
 
su
;

237 
__ASM
 vީ("MRS %0, cڌ_ns" : "" (
su
) );

238 (
su
);

239 
	}
}

248 
__STATIC_FORCEINLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

250 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) : "memory");

251 
	}
}

254 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

260 
__STATIC_FORCEINLINE
 
	$__TZ_t_CONTROL_NS
(
ut32_t
 
cڌ
)

262 
__ASM
 vީ("MSR cڌ_ns, %0" : : "r" (
cڌ
) : "memory");

263 
	}
}

272 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_IPSR
()

274 
ut32_t
 
su
;

276 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

277 (
su
);

278 
	}
}

286 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_APSR
()

288 
ut32_t
 
su
;

290 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

291 (
su
);

292 
	}
}

300 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_xPSR
()

302 
ut32_t
 
su
;

304 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

305 (
su
);

306 
	}
}

314 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_PSP
()

316 
ut32_t
 
su
;

318 
__ASM
 vީ("MRS %0," : "" (
su
) );

319 (
su
);

320 
	}
}

323 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

329 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_PSP_NS
()

331 
ut32_t
 
su
;

333 
__ASM
 vީ("MRS %0,_ns" : "" (
su
) );

334 (
su
);

335 
	}
}

344 
__STATIC_FORCEINLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

346 
__ASM
 vީ("MSR, %0" : : "r" (
tOfProcSck
) : );

347 
	}
}

350 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

356 
__STATIC_FORCEINLINE
 
	$__TZ_t_PSP_NS
(
ut32_t
 
tOfProcSck
)

358 
__ASM
 vީ("MSR_ns, %0" : : "r" (
tOfProcSck
) : );

359 
	}
}

368 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_MSP
()

370 
ut32_t
 
su
;

372 
__ASM
 vީ("MRS %0, m" : "" (
su
) );

373 (
su
);

374 
	}
}

377 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

383 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_MSP_NS
()

385 
ut32_t
 
su
;

387 
__ASM
 vީ("MRS %0, m_ns" : "" (
su
) );

388 (
su
);

389 
	}
}

398 
__STATIC_FORCEINLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

400 
__ASM
 vީ("MSR m, %0" : : "r" (
tOfMaSck
) : );

401 
	}
}

404 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

410 
__STATIC_FORCEINLINE
 
	$__TZ_t_MSP_NS
(
ut32_t
 
tOfMaSck
)

412 
__ASM
 vީ("MSR m_ns, %0" : : "r" (
tOfMaSck
) : );

413 
	}
}

417 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

423 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_SP_NS
()

425 
ut32_t
 
su
;

427 
__ASM
 vީ("MRS %0, sp_ns" : "" (
su
) );

428 (
su
);

429 
	}
}

437 
__STATIC_FORCEINLINE
 
	$__TZ_t_SP_NS
(
ut32_t
 
tOfSck
)

439 
__ASM
 vީ("MSR sp_ns, %0" : : "r" (
tOfSck
) : );

440 
	}
}

449 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_PRIMASK
()

451 
ut32_t
 
su
;

453 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) :: "memory");

454 (
su
);

455 
	}
}

458 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

464 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_PRIMASK_NS
()

466 
ut32_t
 
su
;

468 
__ASM
 vީ("MRS %0,rimask_ns" : "" (
su
) :: "memory");

469 (
su
);

470 
	}
}

479 
__STATIC_FORCEINLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

481 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) : "memory");

482 
	}
}

485 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

491 
__STATIC_FORCEINLINE
 
	$__TZ_t_PRIMASK_NS
(
ut32_t
 
iMask
)

493 
__ASM
 vީ("MSRrimask_ns, %0" : : "r" (
iMask
) : "memory");

494 
	}
}

498 #i((
defed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

499 (
defed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

500 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

506 
__STATIC_FORCEINLINE
 
	$__ab_u_q
()

508 
__ASM
 volatile ("cpsie f" : : : "memory");

509 
	}
}

517 
__STATIC_FORCEINLINE
 
	$__dib_u_q
()

519 
__ASM
 volatile ("cpsid f" : : : "memory");

520 
	}
}

528 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_BASEPRI
()

530 
ut32_t
 
su
;

532 
__ASM
 vީ("MRS %0, bai" : "" (
su
) );

533 (
su
);

534 
	}
}

537 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

543 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_BASEPRI_NS
()

545 
ut32_t
 
su
;

547 
__ASM
 vީ("MRS %0, bai_ns" : "" (
su
) );

548 (
su
);

549 
	}
}

558 
__STATIC_FORCEINLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

560 
__ASM
 vީ("MSR bai, %0" : : "r" (
baPri
) : "memory");

561 
	}
}

564 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

570 
__STATIC_FORCEINLINE
 
	$__TZ_t_BASEPRI_NS
(
ut32_t
 
baPri
)

572 
__ASM
 vީ("MSR bai_ns, %0" : : "r" (
baPri
) : "memory");

573 
	}
}

583 
__STATIC_FORCEINLINE
 
	$__t_BASEPRI_MAX
(
ut32_t
 
baPri
)

585 
__ASM
 vީ("MSR bai_max, %0" : : "r" (
baPri
) : "memory");

586 
	}
}

594 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_FAULTMASK
()

596 
ut32_t
 
su
;

598 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

599 (
su
);

600 
	}
}

603 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

609 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_FAULTMASK_NS
()

611 
ut32_t
 
su
;

613 
__ASM
 vީ("MRS %0, faumask_ns" : "" (
su
) );

614 (
su
);

615 
	}
}

624 
__STATIC_FORCEINLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

626 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) : "memory");

627 
	}
}

630 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

636 
__STATIC_FORCEINLINE
 
	$__TZ_t_FAULTMASK_NS
(
ut32_t
 
uMask
)

638 
__ASM
 vީ("MSR faumask_ns, %0" : : "r" (
uMask
) : "memory");

639 
	}
}

643 (
defed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

644 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

647 #i((
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

648 (
defed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

659 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_PSPLIM
()

661 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

662 (!
	`defed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

666 
ut32_t
 
su
;

667 
__ASM
 vީ("MRS %0,lim" : "" (
su
) );

668  
su
;

670 
	}
}

672 #i(
defed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3))

681 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_PSPLIM_NS
()

683 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

687 
ut32_t
 
su
;

688 
__ASM
 vީ("MRS %0,lim_ns" : "" (
su
) );

689  
su
;

691 
	}
}

704 
__STATIC_FORCEINLINE
 
	$__t_PSPLIM
(
ut32_t
 
ProcSckPLim
)

706 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

707 (!
	`defed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

709 ()
ProcSckPLim
;

711 
__ASM
 vީ("MSRlim, %0" : : "r" (
ProcSckPLim
));

713 
	}
}

716 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

725 
__STATIC_FORCEINLINE
 
	$__TZ_t_PSPLIM_NS
(
ut32_t
 
ProcSckPLim
)

727 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

729 ()
ProcSckPLim
;

731 
__ASM
 vީ("MSRlim_ns, %0\n" : : "r" (
ProcSckPLim
));

733 
	}
}

746 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_MSPLIM
()

748 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

749 (!
	`defed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

753 
ut32_t
 
su
;

754 
__ASM
 vީ("MRS %0, mlim" : "" (
su
) );

755  
su
;

757 
	}
}

760 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

769 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__TZ_g_MSPLIM_NS
()

771 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

775 
ut32_t
 
su
;

776 
__ASM
 vީ("MRS %0, mlim_ns" : "" (
su
) );

777  
su
;

779 
	}
}

792 
__STATIC_FORCEINLINE
 
	$__t_MSPLIM
(
ut32_t
 
MaSckPLim
)

794 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

795 (!
	`defed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

797 ()
MaSckPLim
;

799 
__ASM
 vީ("MSR mlim, %0" : : "r" (
MaSckPLim
));

801 
	}
}

804 #i(
defed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

813 
__STATIC_FORCEINLINE
 
	$__TZ_t_MSPLIM_NS
(
ut32_t
 
MaSckPLim
)

815 #i(!(
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

817 ()
MaSckPLim
;

819 
__ASM
 vީ("MSR mlim_ns, %0" : : "r" (
MaSckPLim
));

821 
	}
}

825 (
defed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

833 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__g_FPSCR
()

835 #i((
	`defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

836 (
	`defed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

837 #i
	`__has_but
(
__but_m_g_s
)

841  
	`__but_m_g_s
();

843 
ut32_t
 
su
;

845 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

846 (
su
);

851 
	}
}

859 
__STATIC_FORCEINLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

861 #i((
	`defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

862 (
	`defed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

863 #i
	`__has_but
(
__but_m_t_s
)

867 
	`__but_m_t_s
(
s
);

869 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) : "vfpcc", "memory");

872 ()
s
;

874 
	}
}

889 #i
defed
 (
__thumb__
&& !defed (
__thumb2__
)

890 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

891 
	#__CMSIS_GCC_RW_REG
(
r
"+l" (r)

	)

892 
	#__CMSIS_GCC_USE_REG
(
r
"l" (r)

	)

894 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

895 
	#__CMSIS_GCC_RW_REG
(
r
"+r" (r)

	)

896 
	#__CMSIS_GCC_USE_REG
(
r
"r" (r)

	)

903 
	#__NOP
(
__ASM
 vީ("n")

	)

909 
	#__WFI
(
__ASM
 vީ("wfi")

	)

917 
	#__WFE
(
__ASM
 vީ("w")

	)

924 
	#__SEV
(
__ASM
 vީ("v")

	)

933 
__STATIC_FORCEINLINE
 
	$__ISB
()

935 
__ASM
 volatile ("isb 0xF":::"memory");

936 
	}
}

944 
__STATIC_FORCEINLINE
 
	$__DSB
()

946 
__ASM
 volatile ("dsb 0xF":::"memory");

947 
	}
}

955 
__STATIC_FORCEINLINE
 
	$__DMB
()

957 
__ASM
 volatile ("dmb 0xF":::"memory");

958 
	}
}

967 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

969 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

970  
	`__but_bsw32
(
vue
);

972 
ut32_t
 
su
;

974 
__ASM
 vީ("v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

975  
su
;

977 
	}
}

986 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

988 
ut32_t
 
su
;

990 
__ASM
 vީ("v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

991  
su
;

992 
	}
}

1001 
__STATIC_FORCEINLINE
 
t16_t
 
	$__REVSH
(
t16_t
 
vue
)

1003 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1004  (
t16_t
)
	`__but_bsw16
(
vue
);

1006 
t16_t
 
su
;

1008 
__ASM
 vީ("vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

1009  
su
;

1011 
	}
}

1021 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__ROR
(
ut32_t
 
1
, ut32_
2
)

1023 
2
 %= 32U;

1024 i(
2
 == 0U)

1026  
1
;

1028  (
1
 >> 
2
) | (op1 << (32U - op2));

1029 
	}
}

1039 
	#__BKPT
(
vue

__ASM
 vީ("bk "#vue)

	)

1048 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

1050 
ut32_t
 
su
;

1052 #i((
	`defed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1053 (
	`defed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1054 (
	`defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1055 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

1057 
ut32_t
 
s
 = (4U * 8U) - 1U;

1059 
su
 = 
vue
;

1060 
vue
 >>= 1U; value != 0U; value >>= 1U)

1062 
su
 <<= 1U;

1063 
su
 |
vue
 & 1U;

1064 
s
--;

1066 
su
 <<
s
;

1068  
su
;

1069 
	}
}

1078 
__STATIC_FORCEINLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

1089 i(
vue
 == 0U)

1093  
	`__but_z
(
vue
);

1094 
	}
}

1097 #i((
defed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1098 (
defed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1099 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1100 (
defed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1107 
__STATIC_FORCEINLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

1109 
ut32_t
 
su
;

1111 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1112 
__ASM
 vީ("ldxb %0, %1" : "" (
su
: "Q" (*
addr
) );

1117 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

1119  ((
ut8_t

su
);

1120 
	}
}

1129 
__STATIC_FORCEINLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

1131 
ut32_t
 
su
;

1133 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1134 
__ASM
 vީ("ldxh %0, %1" : "" (
su
: "Q" (*
addr
) );

1139 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

1141  ((
ut16_t

su
);

1142 
	}
}

1151 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

1153 
ut32_t
 
su
;

1155 
__ASM
 vީ("ldx %0, %1" : "" (
su
: "Q" (*
addr
) );

1156 (
su
);

1157 
	}
}

1168 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

1170 
ut32_t
 
su
;

1172 
__ASM
 vީ("xb %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

1173 (
su
);

1174 
	}
}

1185 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

1187 
ut32_t
 
su
;

1189 
__ASM
 vީ("xh %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

1190 (
su
);

1191 
	}
}

1202 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

1204 
ut32_t
 
su
;

1206 
__ASM
 vީ("x %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" (
vue
) );

1207 (
su
);

1208 
	}
}

1215 
__STATIC_FORCEINLINE
 
	$__CLREX
()

1217 
__ASM
 volatile ("clrex" ::: "memory");

1218 
	}
}

1221 (
defed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1222 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1223 (
defed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */

1226 #i((
defed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1227 (
defed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1228 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1236 
	#__SSAT
(
ARG1
,
ARG2
) \

1237 
__exnsi__
 \

1239 
t32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1240 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

1241 
__RES
; \

1242 })

	)

1252 
	#__USAT
(
ARG1
,
ARG2
) \

1253 
__exnsi__
 \

1255 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1256 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

1257 
__RES
; \

1258 })

	)

1268 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__RRX
(
ut32_t
 
vue
)

1270 
ut32_t
 
su
;

1272 
__ASM
 vީ("x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

1273 (
su
);

1274 
	}
}

1283 
__STATIC_FORCEINLINE
 
ut8_t
 
	$__LDRBT
(vީ
ut8_t
 *
r
)

1285 
ut32_t
 
su
;

1287 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1288 
__ASM
 vީ("ldrb%0, %1" : "" (
su
: "Q" (*
r
) );

1293 
__ASM
 vީ("ldrb%0, [%1]" : "" (
su
: "r" (
r
) : "memory" );

1295  ((
ut8_t

su
);

1296 
	}
}

1305 
__STATIC_FORCEINLINE
 
ut16_t
 
	$__LDRHT
(vީ
ut16_t
 *
r
)

1307 
ut32_t
 
su
;

1309 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1310 
__ASM
 vީ("ldrh%0, %1" : "" (
su
: "Q" (*
r
) );

1315 
__ASM
 vީ("ldrh%0, [%1]" : "" (
su
: "r" (
r
) : "memory" );

1317  ((
ut16_t

su
);

1318 
	}
}

1327 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__LDRT
(vީ
ut32_t
 *
r
)

1329 
ut32_t
 
su
;

1331 
__ASM
 vީ("ld %0, %1" : "" (
su
: "Q" (*
r
) );

1332 (
su
);

1333 
	}
}

1342 
__STATIC_FORCEINLINE
 
	$__STRBT
(
ut8_t
 
vue
, vީut8_*
r
)

1344 
__ASM
 vީ("rb%1, %0" : "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1345 
	}
}

1354 
__STATIC_FORCEINLINE
 
	$__STRHT
(
ut16_t
 
vue
, vީut16_*
r
)

1356 
__ASM
 vީ("rh%1, %0" : "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1357 
	}
}

1366 
__STATIC_FORCEINLINE
 
	$__STRT
(
ut32_t
 
vue
, vީut32_*
r
)

1368 
__ASM
 vީ(" %1, %0" : "=Q" (*
r
: "r" (
vue
) );

1369 
	}
}

1372 (
defed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1373 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1382 
__STATIC_FORCEINLINE
 
t32_t
 
	$__SSAT
(
t32_t
 
v
, 
ut32_t
 
t
)

1384 i((
t
 >= 1U) && (sat <= 32U))

1386 cڡ 
t32_t
 
max
 = (t32_t)((1U << (
t
 - 1U)) - 1U);

1387 cڡ 
t32_t
 
m
 = -1 - 
max
 ;

1388 i(
v
 > 
max
)

1390  
max
;

1392 i(
v
 < 
m
)

1394  
m
;

1397  
v
;

1398 
	}
}

1407 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__USAT
(
t32_t
 
v
, 
ut32_t
 
t
)

1409 i(
t
 <= 31U)

1411 cڡ 
ut32_t
 
max
 = ((1U << 
t
) - 1U);

1412 i(
v
 > (
t32_t
)
max
)

1414  
max
;

1416 i(
v
 < 0)

1421  (
ut32_t
)
v
;

1422 
	}
}

1425 (
defed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1426 (
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1429 #i((
defed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1430 (
defed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1437 
__STATIC_FORCEINLINE
 
ut8_t
 
	$__LDAB
(vީ
ut8_t
 *
r
)

1439 
ut32_t
 
su
;

1441 
__ASM
 vީ("ldab %0, %1" : "" (
su
: "Q" (*
r
) );

1442  ((
ut8_t

su
);

1443 
	}
}

1452 
__STATIC_FORCEINLINE
 
ut16_t
 
	$__LDAH
(vީ
ut16_t
 *
r
)

1454 
ut32_t
 
su
;

1456 
__ASM
 vީ("ldah %0, %1" : "" (
su
: "Q" (*
r
) );

1457  ((
ut16_t

su
);

1458 
	}
}

1467 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__LDA
(vީ
ut32_t
 *
r
)

1469 
ut32_t
 
su
;

1471 
__ASM
 vީ("ld%0, %1" : "" (
su
: "Q" (*
r
) );

1472 (
su
);

1473 
	}
}

1482 
__STATIC_FORCEINLINE
 
	$__STLB
(
ut8_t
 
vue
, vީut8_*
r
)

1484 
__ASM
 vީ("lb %1, %0" : "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1485 
	}
}

1494 
__STATIC_FORCEINLINE
 
	$__STLH
(
ut16_t
 
vue
, vީut16_*
r
)

1496 
__ASM
 vީ("lh %1, %0" : "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1497 
	}
}

1506 
__STATIC_FORCEINLINE
 
	$__STL
(
ut32_t
 
vue
, vީut32_*
r
)

1508 
__ASM
 vީ("%1, %0" : "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1509 
	}
}

1518 
__STATIC_FORCEINLINE
 
ut8_t
 
	$__LDAEXB
(vީ
ut8_t
 *
r
)

1520 
ut32_t
 
su
;

1522 
__ASM
 vީ("ldxb %0, %1" : "" (
su
: "Q" (*
r
) );

1523  ((
ut8_t

su
);

1524 
	}
}

1533 
__STATIC_FORCEINLINE
 
ut16_t
 
	$__LDAEXH
(vީ
ut16_t
 *
r
)

1535 
ut32_t
 
su
;

1537 
__ASM
 vީ("ldxh %0, %1" : "" (
su
: "Q" (*
r
) );

1538  ((
ut16_t

su
);

1539 
	}
}

1548 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__LDAEX
(vީ
ut32_t
 *
r
)

1550 
ut32_t
 
su
;

1552 
__ASM
 vީ("ldx %0, %1" : "" (
su
: "Q" (*
r
) );

1553 (
su
);

1554 
	}
}

1565 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__STLEXB
(
ut8_t
 
vue
, vީut8_*
r
)

1567 
ut32_t
 
su
;

1569 
__ASM
 vީ("xb %0, %2, %1" : "=&r" (
su
), "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1570 (
su
);

1571 
	}
}

1582 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__STLEXH
(
ut16_t
 
vue
, vީut16_*
r
)

1584 
ut32_t
 
su
;

1586 
__ASM
 vީ("xh %0, %2, %1" : "=&r" (
su
), "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1587 (
su
);

1588 
	}
}

1599 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__STLEX
(
ut32_t
 
vue
, vީut32_*
r
)

1601 
ut32_t
 
su
;

1603 
__ASM
 vީ("x %0, %2, %1" : "=&r" (
su
), "=Q" (*
r
: "r" ((
ut32_t
)
vue
) );

1604 (
su
);

1605 
	}
}

1608 (
defed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

1619 #i(
defed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1))

1621 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

1623 
ut32_t
 
su
;

1625 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1626 (
su
);

1627 
	}
}

1629 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

1631 
ut32_t
 
su
;

1633 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1634 (
su
);

1635 
	}
}

1637 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

1639 
ut32_t
 
su
;

1641 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1642 (
su
);

1643 
	}
}

1645 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

1647 
ut32_t
 
su
;

1649 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1650 (
su
);

1651 
	}
}

1653 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

1655 
ut32_t
 
su
;

1657 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1658 (
su
);

1659 
	}
}

1661 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

1663 
ut32_t
 
su
;

1665 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1666 (
su
);

1667 
	}
}

1670 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

1672 
ut32_t
 
su
;

1674 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1675 (
su
);

1676 
	}
}

1678 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

1680 
ut32_t
 
su
;

1682 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1683 (
su
);

1684 
	}
}

1686 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

1688 
ut32_t
 
su
;

1690 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1691 (
su
);

1692 
	}
}

1694 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

1696 
ut32_t
 
su
;

1698 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1699 (
su
);

1700 
	}
}

1702 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

1704 
ut32_t
 
su
;

1706 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1707 (
su
);

1708 
	}
}

1710 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

1712 
ut32_t
 
su
;

1714 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1715 (
su
);

1716 
	}
}

1719 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

1721 
ut32_t
 
su
;

1723 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1724 (
su
);

1725 
	}
}

1727 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

1729 
ut32_t
 
su
;

1731 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1732 (
su
);

1733 
	}
}

1735 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

1737 
ut32_t
 
su
;

1739 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1740 (
su
);

1741 
	}
}

1743 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

1745 
ut32_t
 
su
;

1747 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1748 (
su
);

1749 
	}
}

1751 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

1753 
ut32_t
 
su
;

1755 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1756 (
su
);

1757 
	}
}

1759 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

1761 
ut32_t
 
su
;

1763 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1764 (
su
);

1765 
	}
}

1767 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

1769 
ut32_t
 
su
;

1771 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1772 (
su
);

1773 
	}
}

1775 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

1777 
ut32_t
 
su
;

1779 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1780 (
su
);

1781 
	}
}

1783 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

1785 
ut32_t
 
su
;

1787 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1788 (
su
);

1789 
	}
}

1791 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

1793 
ut32_t
 
su
;

1795 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1796 (
su
);

1797 
	}
}

1799 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

1801 
ut32_t
 
su
;

1803 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1804 (
su
);

1805 
	}
}

1807 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

1809 
ut32_t
 
su
;

1811 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1812 (
su
);

1813 
	}
}

1815 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

1817 
ut32_t
 
su
;

1819 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1820 (
su
);

1821 
	}
}

1823 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

1825 
ut32_t
 
su
;

1827 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1828 (
su
);

1829 
	}
}

1831 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

1833 
ut32_t
 
su
;

1835 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1836 (
su
);

1837 
	}
}

1839 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

1841 
ut32_t
 
su
;

1843 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1844 (
su
);

1845 
	}
}

1847 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

1849 
ut32_t
 
su
;

1851 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1852 (
su
);

1853 
	}
}

1855 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

1857 
ut32_t
 
su
;

1859 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1860 (
su
);

1861 
	}
}

1863 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

1865 
ut32_t
 
su
;

1867 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1868 (
su
);

1869 
	}
}

1871 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

1873 
ut32_t
 
su
;

1875 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1876 (
su
);

1877 
	}
}

1879 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

1881 
ut32_t
 
su
;

1883 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1884 (
su
);

1885 
	}
}

1887 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

1889 
ut32_t
 
su
;

1891 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1892 (
su
);

1893 
	}
}

1895 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

1897 
ut32_t
 
su
;

1899 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1900 (
su
);

1901 
	}
}

1903 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

1905 
ut32_t
 
su
;

1907 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1908 (
su
);

1909 
	}
}

1911 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

1913 
ut32_t
 
su
;

1915 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1916 (
su
);

1917 
	}
}

1919 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

1921 
ut32_t
 
su
;

1923 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

1924 (
su
);

1925 
	}
}

1927 
	#__SSAT16
(
ARG1
,
ARG2
) \

1929 
t32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1930 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

1931 
__RES
; \

1932 })

	)

1934 
	#__USAT16
(
ARG1
,
ARG2
) \

1936 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1937 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

1938 
__RES
; \

1939 })

	)

1941 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

1943 
ut32_t
 
su
;

1945 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

1946 (
su
);

1947 
	}
}

1949 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

1951 
ut32_t
 
su
;

1953 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1954 (
su
);

1955 
	}
}

1957 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

1959 
ut32_t
 
su
;

1961 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

1962 (
su
);

1963 
	}
}

1965 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

1967 
ut32_t
 
su
;

1969 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1970 (
su
);

1971 
	}
}

1973 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

1975 
ut32_t
 
su
;

1977 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1978 (
su
);

1979 
	}
}

1981 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

1983 
ut32_t
 
su
;

1985 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

1986 (
su
);

1987 
	}
}

1989 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

1991 
ut32_t
 
su
;

1993 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

1994 (
su
);

1995 
	}
}

1997 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

1999 
ut32_t
 
su
;

2001 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

2002 (
su
);

2003 
	}
}

2005 
__STATIC_FORCEINLINE
 
ut64_t
 
	$__SMLALD
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

2007 
	uλg_u
{

2008 
ut32_t
 
w32
[2];

2009 
ut64_t
 
w64
;

2010 } 
r
;

2011 
r
.
w64
 = 
acc
;

2013 #ide
__ARMEB__


2014 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2016 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2019 (
r
.
w64
);

2020 
	}
}

2022 
__STATIC_FORCEINLINE
 
ut64_t
 
	$__SMLALDX
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

2024 
	uλg_u
{

2025 
ut32_t
 
w32
[2];

2026 
ut64_t
 
w64
;

2027 } 
r
;

2028 
r
.
w64
 = 
acc
;

2030 #ide
__ARMEB__


2031 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2033 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2036 (
r
.
w64
);

2037 
	}
}

2039 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

2041 
ut32_t
 
su
;

2043 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

2044 (
su
);

2045 
	}
}

2047 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

2049 
ut32_t
 
su
;

2051 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

2052 (
su
);

2053 
	}
}

2055 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

2057 
ut32_t
 
su
;

2059 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

2060 (
su
);

2061 
	}
}

2063 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

2065 
ut32_t
 
su
;

2067 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

2068 (
su
);

2069 
	}
}

2071 
__STATIC_FORCEINLINE
 
ut64_t
 
	$__SMLSLD
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

2073 
	uλg_u
{

2074 
ut32_t
 
w32
[2];

2075 
ut64_t
 
w64
;

2076 } 
r
;

2077 
r
.
w64
 = 
acc
;

2079 #ide
__ARMEB__


2080 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2082 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2085 (
r
.
w64
);

2086 
	}
}

2088 
__STATIC_FORCEINLINE
 
ut64_t
 
	$__SMLSLDX
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

2090 
	uλg_u
{

2091 
ut32_t
 
w32
[2];

2092 
ut64_t
 
w64
;

2093 } 
r
;

2094 
r
.
w64
 = 
acc
;

2096 #ide
__ARMEB__


2097 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2099 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2102 (
r
.
w64
);

2103 
	}
}

2105 
__STATIC_FORCEINLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

2107 
ut32_t
 
su
;

2109 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

2110 (
su
);

2111 
	}
}

2113 
__STATIC_FORCEINLINE
 
t32_t
 
	$__QADD

t32_t
 
1
, i32_
2
)

2115 
t32_t
 
su
;

2117 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

2118 (
su
);

2119 
	}
}

2121 
__STATIC_FORCEINLINE
 
t32_t
 
	$__QSUB

t32_t
 
1
, i32_
2
)

2123 
t32_t
 
su
;

2125 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

2126 (
su
);

2127 
	}
}

2130 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

2132 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2133 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2134 
__RES
; \

2135 })

	)

2137 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

2139 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2140 i(
ARG3
 == 0) \

2141 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

2143 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2144 
__RES
; \

2145 })

	)

2148 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

2149 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

2151 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

2152 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

2154 
__STATIC_FORCEINLINE
 
t32_t
 
	$__SMMLA
 (
t32_t
 
1
, i32_
2
, i32_
3
)

2156 
t32_t
 
su
;

2158 
__ASM
 vީ("smm %0, %1, %2, %3" : "" (
su
): "r" (
1
), "r" (
2
), "r" (
3
) );

2159 (
su
);

2160 
	}
}

2166 #agm
GCC
 
dgnoic
 
p


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\CMSIS_~3.H

25 #i 
defed
 ( 
__ICCARM__
 )

26 #agm
syem_ude


27 #i
defed
 (
__g__
)

28 #agm
g
 
syem_hd


31 #ide
__CMSIS_VERSION_H


32 
	#__CMSIS_VERSION_H


	)

35 
	#__CM_CMSIS_VERSION_MAIN
 ( 5U

	)

36 
	#__CM_CMSIS_VERSION_SUB
 ( 3U

	)

37 
	#__CM_CMSIS_VERSION
 ((
__CM_CMSIS_VERSION_MAIN
 << 16U) | \

38 
__CM_CMSIS_VERSION_SUB
 )

	)

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\MPU_AR~1.H

25 #i 
defed
 ( 
__ICCARM__
 )

26 #agm
syem_ude


27 #i
defed
 (
__g__
)

28 #agm
g
 
syem_hd


31 #ide
ARM_MPU_ARMV7_H


32 
	#ARM_MPU_ARMV7_H


	)

34 
	#ARM_MPU_REGION_SIZE_32B
 ((
ut8_t
)0x04U)

35 
	#ARM_MPU_REGION_SIZE_64B
 ((
ut8_t
)0x05U)

36 
	#ARM_MPU_REGION_SIZE_128B
 ((
ut8_t
)0x06U)

37 
	#ARM_MPU_REGION_SIZE_256B
 ((
ut8_t
)0x07U)

38 
	#ARM_MPU_REGION_SIZE_512B
 ((
ut8_t
)0x08U)

39 
	#ARM_MPU_REGION_SIZE_1KB
 ((
ut8_t
)0x09U)

40 
	#ARM_MPU_REGION_SIZE_2KB
 ((
ut8_t
)0x0AU)

41 
	#ARM_MPU_REGION_SIZE_4KB
 ((
ut8_t
)0x0BU)

42 
	#ARM_MPU_REGION_SIZE_8KB
 ((
ut8_t
)0x0CU)

43 
	#ARM_MPU_REGION_SIZE_16KB
 ((
ut8_t
)0x0DU)

44 
	#ARM_MPU_REGION_SIZE_32KB
 ((
ut8_t
)0x0EU)

45 
	#ARM_MPU_REGION_SIZE_64KB
 ((
ut8_t
)0x0FU)

46 
	#ARM_MPU_REGION_SIZE_128KB
 ((
ut8_t
)0x10U)

47 
	#ARM_MPU_REGION_SIZE_256KB
 ((
ut8_t
)0x11U)

48 
	#ARM_MPU_REGION_SIZE_512KB
 ((
ut8_t
)0x12U)

49 
	#ARM_MPU_REGION_SIZE_1MB
 ((
ut8_t
)0x13U)

50 
	#ARM_MPU_REGION_SIZE_2MB
 ((
ut8_t
)0x14U)

51 
	#ARM_MPU_REGION_SIZE_4MB
 ((
ut8_t
)0x15U)

52 
	#ARM_MPU_REGION_SIZE_8MB
 ((
ut8_t
)0x16U)

53 
	#ARM_MPU_REGION_SIZE_16MB
 ((
ut8_t
)0x17U)

54 
	#ARM_MPU_REGION_SIZE_32MB
 ((
ut8_t
)0x18U)

55 
	#ARM_MPU_REGION_SIZE_64MB
 ((
ut8_t
)0x19U)

56 
	#ARM_MPU_REGION_SIZE_128MB
 ((
ut8_t
)0x1AU)

57 
	#ARM_MPU_REGION_SIZE_256MB
 ((
ut8_t
)0x1BU)

58 
	#ARM_MPU_REGION_SIZE_512MB
 ((
ut8_t
)0x1CU)

59 
	#ARM_MPU_REGION_SIZE_1GB
 ((
ut8_t
)0x1DU)

60 
	#ARM_MPU_REGION_SIZE_2GB
 ((
ut8_t
)0x1EU)

61 
	#ARM_MPU_REGION_SIZE_4GB
 ((
ut8_t
)0x1FU)

62 

	)

63 
	#ARM_MPU_AP_NONE
 0U

64 
	#ARM_MPU_AP_PRIV
 1U

65 
	#ARM_MPU_AP_URO
 2U

66 
	#ARM_MPU_AP_FULL
 3U

67 
	#ARM_MPU_AP_PRO
 5U

68 
	#ARM_MPU_AP_RO
 6U

69 

	)

75 
	#ARM_MPU_RBAR
(
Regi
, 
BaAddss
) \

76 (((
BaAddss
& 
MPU_RBAR_ADDR_Msk
) | \

77 ((
Regi
& 
MPU_RBAR_REGION_Msk
) | \

78 (
MPU_RBAR_VALID_Msk
))

	)

88 
	#ARM_MPU_ACCESS_
(
TyExtFld
, 
IsShb
, 
IsCachb
, 
IsBufb
) \

89 ((((
TyExtFld
<< 
MPU_RASR_TEX_Pos
& 
MPU_RASR_TEX_Msk
) | \

90 (((
IsShb
<< 
MPU_RASR_S_Pos
& 
MPU_RASR_S_Msk
) | \

91 (((
IsCachb
<< 
MPU_RASR_C_Pos
& 
MPU_RASR_C_Msk
) | \

92 (((
IsBufb
<< 
MPU_RASR_B_Pos
& 
MPU_RASR_B_Msk
))

	)

103 
	#ARM_MPU_RASR_EX
(
DibExec
, 
AcssPmissi
, 
AcssAribus
, 
SubRegiDib
, 
Size
) \

104 ((((
DibExec
<< 
MPU_RASR_XN_Pos
& 
MPU_RASR_XN_Msk
) | \

105 (((
AcssPmissi
<< 
MPU_RASR_AP_Pos
& 
MPU_RASR_AP_Msk
) | \

106 (((
AcssAribus
& (
MPU_RASR_TEX_Msk
 | 
MPU_RASR_S_Msk
 | 
MPU_RASR_C_Msk
 | 
MPU_RASR_B_Msk
))) | \

107 (((
SubRegiDib
<< 
MPU_RASR_SRD_Pos
& 
MPU_RASR_SRD_Msk
) | \

108 (((
Size
<< 
MPU_RASR_SIZE_Pos
& 
MPU_RASR_SIZE_Msk
) | \

109 (((
MPU_RASR_ENABLE_Msk
))))

	)

123 
	#ARM_MPU_RASR
(
DibExec
, 
AcssPmissi
, 
TyExtFld
, 
IsShb
, 
IsCachb
, 
IsBufb
, 
SubRegiDib
, 
Size
) \

124 
	`ARM_MPU_RASR_EX
(
DibExec
, 
AcssPmissi
, 
	`ARM_MPU_ACCESS_
(
TyExtFld
, 
IsShb
, 
IsCachb
, 
IsBufb
), 
SubRegiDib
, 
Size
)

	)

133 
	#ARM_MPU_ACCESS_ORDERED
 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 0U)

	)

144 
	#ARM_MPU_ACCESS_DEVICE
(
IsShb
((IsShb? 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 1U: ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))

	)

157 
	#ARM_MPU_ACCESS_NORMAL
(
OurCp
, 
ICp
, 
IsShb

	`ARM_MPU_ACCESS_
((4U | (OurCp)), IsShb, ((ICp& 2U), ((ICp& 1U))

	)

162 
	#ARM_MPU_CACHEP_NOCACHE
 0U

	)

167 
	#ARM_MPU_CACHEP_WB_WRA
 1U

	)

172 
	#ARM_MPU_CACHEP_WT_NWA
 2U

	)

177 
	#ARM_MPU_CACHEP_WB_NWA
 3U

	)

184 
ut32_t
 
	mRBAR
;

185 
ut32_t
 
	mRASR
;

186 } 
	tARM_MPU_Regi_t
;

191 
__STATIC_INLINE
 
	$ARM_MPU_Eb
(
ut32_t
 
MPU_Cڌ
)

193 
MPU
->
CTRL
 = 
MPU_Cڌ
 | 
MPU_CTRL_ENABLE_Msk
;

194 #ifde
SCB_SHCSR_MEMFAULTENA_Msk


195 
SCB
->
SHCSR
 |
SCB_SHCSR_MEMFAULTENA_Msk
;

197 
	`__DSB
();

198 
	`__ISB
();

199 
	}
}

203 
__STATIC_INLINE
 
	$ARM_MPU_Dib
()

205 
	`__DMB
();

206 #ifde
SCB_SHCSR_MEMFAULTENA_Msk


207 
SCB
->
SHCSR
 &~
SCB_SHCSR_MEMFAULTENA_Msk
;

209 
MPU
->
CTRL
 &~
MPU_CTRL_ENABLE_Msk
;

210 
	}
}

215 
__STATIC_INLINE
 
	$ARM_MPU_CRegi
(
ut32_t
 
r
)

217 
MPU
->
RNR
 = 
r
;

218 
MPU
->
RASR
 = 0U;

219 
	}
}

225 
__STATIC_INLINE
 
	$ARM_MPU_SRegi
(
ut32_t
 
rb
, ut32_

)

227 
MPU
->
RBAR
 = 
rb
;

228 
MPU
->
RASR
 = 

;

229 
	}
}

236 
__STATIC_INLINE
 
	$ARM_MPU_SRegiEx
(
ut32_t
 
r
, ut32_
rb
, ut32_

)

238 
MPU
->
RNR
 = 
r
;

239 
MPU
->
RBAR
 = 
rb
;

240 
MPU
->
RASR
 = 

;

241 
	}
}

248 
__STATIC_INLINE
 
	$ARM_MPU_OrdedMemy
(vީ
ut32_t
* 
d
, cڡ ut32_t* 
__RESTRICT
 
c
, ut32_
n
)

250 
ut32_t
 
i
;

251 
i
 = 0U; i < 
n
; ++i)

253 
d
[
i
] = 
c
[i];

255 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_Ld
(
ARM_MPU_Regi_t
 cڡ* 
b
, 
ut32_t
 
t
)

263 cڡ 
ut32_t
 
rowWdSize
 = (
ARM_MPU_Regi_t
)/4U;

264 
t
 > 
MPU_TYPE_RALIASES
) {

265 
	`ARM_MPU_OrdedMemy
(&(
MPU
->
RBAR
), &(
b
->RBAR), 
MPU_TYPE_RALIASES
*
rowWdSize
);

266 
b
 +
MPU_TYPE_RALIASES
;

267 
t
 -
MPU_TYPE_RALIASES
;

269 
	`ARM_MPU_OrdedMemy
(&(
MPU
->
RBAR
), &(
b
->RBAR), 
t
*
rowWdSize
);

270 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\MPU_AR~2.H

25 #i 
defed
 ( 
__ICCARM__
 )

26 #agm
syem_ude


27 #i
defed
 (
__g__
)

28 #agm
g
 
syem_hd


31 #ide
ARM_MPU_ARMV8_H


32 
	#ARM_MPU_ARMV8_H


	)

35 
	#ARM_MPU_ATTR_DEVICE
 ( 0U )

	)

38 
	#ARM_MPU_ATTR_NON_CACHEABLE
 ( 4U )

	)

46 
	#ARM_MPU_ATTR_MEMORY_
(
NT
, 
WB
, 
RA
, 
WA
) \

47 (((
NT
 & 1U<< 3U| ((
WB
 & 1U<< 2U| ((
RA
 & 1U<< 1U| (
WA
 & 1U))

	)

50 
	#ARM_MPU_ATTR_DEVICE_nGnRnE
 (0U)

	)

53 
	#ARM_MPU_ATTR_DEVICE_nGnRE
 (1U)

	)

56 
	#ARM_MPU_ATTR_DEVICE_nGRE
 (2U)

	)

59 
	#ARM_MPU_ATTR_DEVICE_GRE
 (3U)

	)

65 
	#ARM_MPU_ATTR
(
O
, 
I
(((O & 0xFU<< 4U| (((O & 0xFU!0U? (I & 0xFU: ((I & 0x3U<< 2U)))

	)

68 
	#ARM_MPU_SH_NON
 (0U)

	)

71 
	#ARM_MPU_SH_OUTER
 (2U)

	)

74 
	#ARM_MPU_SH_INNER
 (3U)

	)

80 
	#ARM_MPU_AP_
(
RO
, 
NP
(((RO & 1U<< 1U| (NP & 1U))

	)

89 
	#ARM_MPU_RBAR
(
BASE
, 
SH
, 
RO
, 
NP
, 
XN
) \

90 ((
BASE
 & 
MPU_RBAR_BASE_Msk
) | \

91 ((
SH
 << 
MPU_RBAR_SH_Pos
& 
MPU_RBAR_SH_Msk
) | \

92 ((
	`ARM_MPU_AP_
(
RO
, 
NP
<< 
MPU_RBAR_AP_Pos
& 
MPU_RBAR_AP_Msk
) | \

93 ((
XN
 << 
MPU_RBAR_XN_Pos
& 
MPU_RBAR_XN_Msk
))

	)

99 
	#ARM_MPU_RLAR
(
LIMIT
, 
IDX
) \

100 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

101 ((
IDX
 << 
MPU_RLAR_ArIndx_Pos
& 
MPU_RLAR_ArIndx_Msk
) | \

102 (
MPU_RLAR_EN_Msk
))

	)

104 #i
defed
(
MPU_RLAR_PXN_Pos
)

111 
	#ARM_MPU_RLAR_PXN
(
LIMIT
, 
PXN
, 
IDX
) \

112 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

113 ((
PXN
 << 
MPU_RLAR_PXN_Pos
& 
MPU_RLAR_PXN_Msk
) | \

114 ((
IDX
 << 
MPU_RLAR_ArIndx_Pos
& 
MPU_RLAR_ArIndx_Msk
) | \

115 (
MPU_RLAR_EN_Msk
))

	)

123 
ut32_t
 
	mRBAR
;

124 
ut32_t
 
	mRLAR
;

125 } 
	tARM_MPU_Regi_t
;

130 
__STATIC_INLINE
 
	$ARM_MPU_Eb
(
ut32_t
 
MPU_Cڌ
)

132 
MPU
->
CTRL
 = 
MPU_Cڌ
 | 
MPU_CTRL_ENABLE_Msk
;

133 #ifde
SCB_SHCSR_MEMFAULTENA_Msk


134 
SCB
->
SHCSR
 |
SCB_SHCSR_MEMFAULTENA_Msk
;

136 
	`__DSB
();

137 
	`__ISB
();

138 
	}
}

142 
__STATIC_INLINE
 
	$ARM_MPU_Dib
()

144 
	`__DMB
();

145 #ifde
SCB_SHCSR_MEMFAULTENA_Msk


146 
SCB
->
SHCSR
 &~
SCB_SHCSR_MEMFAULTENA_Msk
;

148 
MPU
->
CTRL
 &~
MPU_CTRL_ENABLE_Msk
;

149 
	}
}

151 #ifde
MPU_NS


155 
__STATIC_INLINE
 
	$ARM_MPU_Eb_NS
(
ut32_t
 
MPU_Cڌ
)

157 
MPU_NS
->
CTRL
 = 
MPU_Cڌ
 | 
MPU_CTRL_ENABLE_Msk
;

158 #ifde
SCB_SHCSR_MEMFAULTENA_Msk


159 
SCB_NS
->
SHCSR
 |
SCB_SHCSR_MEMFAULTENA_Msk
;

161 
	`__DSB
();

162 
	`__ISB
();

163 
	}
}

167 
__STATIC_INLINE
 
	$ARM_MPU_Dib_NS
()

169 
	`__DMB
();

170 #ifde
SCB_SHCSR_MEMFAULTENA_Msk


171 
SCB_NS
->
SHCSR
 &~
SCB_SHCSR_MEMFAULTENA_Msk
;

173 
MPU_NS
->
CTRL
 &~
MPU_CTRL_ENABLE_Msk
;

174 
	}
}

182 
__STATIC_INLINE
 
	$ARM_MPU_SMemArEx
(
MPU_Ty
* 
mpu
, 
ut8_t
 
idx
, ut8_

)

184 cڡ 
ut8_t
 
g
 = 
idx
 / 4U;

185 cڡ 
ut32_t
 
pos
 = ((
idx
 % 4U) * 8U);

186 cڡ 
ut32_t
 
mask
 = 0xFFU << 
pos
;

188 i(
g
 >((
mpu
->
MAIR
) / (mpu->MAIR[0]))) {

192 
mpu
->
MAIR
[
g
] = ((mpu->MAIR[g] & ~
mask
| ((

 << 
pos
) & mask));

193 
	}
}

199 
__STATIC_INLINE
 
	$ARM_MPU_SMemAr
(
ut8_t
 
idx
, ut8_

)

201 
	`ARM_MPU_SMemArEx
(
MPU
, 
idx
, 

);

202 
	}
}

204 #ifde
MPU_NS


209 
__STATIC_INLINE
 
	$ARM_MPU_SMemAr_NS
(
ut8_t
 
idx
, ut8_

)

211 
	`ARM_MPU_SMemArEx
(
MPU_NS
, 
idx
, 

);

212 
	}
}

219 
__STATIC_INLINE
 
	$ARM_MPU_CRegiEx
(
MPU_Ty
* 
mpu
, 
ut32_t
 
r
)

221 
mpu
->
RNR
 = 
r
;

222 
mpu
->
RLAR
 = 0U;

223 
	}
}

228 
__STATIC_INLINE
 
	$ARM_MPU_CRegi
(
ut32_t
 
r
)

230 
	`ARM_MPU_CRegiEx
(
MPU
, 
r
);

231 
	}
}

233 #ifde
MPU_NS


237 
__STATIC_INLINE
 
	$ARM_MPU_CRegi_NS
(
ut32_t
 
r
)

239 
	`ARM_MPU_CRegiEx
(
MPU_NS
, 
r
);

240 
	}
}

249 
__STATIC_INLINE
 
	$ARM_MPU_SRegiEx
(
MPU_Ty
* 
mpu
, 
ut32_t
 
r
, ut32_
rb
, ut32_

)

251 
mpu
->
RNR
 = 
r
;

252 
mpu
->
RBAR
 = 
rb
;

253 
mpu
->
RLAR
 = 

;

254 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_SRegi
(
ut32_t
 
r
, ut32_
rb
, ut32_

)

263 
	`ARM_MPU_SRegiEx
(
MPU
, 
r
, 
rb
, 

);

264 
	}
}

266 #ifde
MPU_NS


272 
__STATIC_INLINE
 
	$ARM_MPU_SRegi_NS
(
ut32_t
 
r
, ut32_
rb
, ut32_

)

274 
	`ARM_MPU_SRegiEx
(
MPU_NS
, 
r
, 
rb
, 

);

275 
	}
}

283 
__STATIC_INLINE
 
	$ARM_MPU_OrdedMemy
(vީ
ut32_t
* 
d
, cڡ ut32_t* 
__RESTRICT
 
c
, ut32_
n
)

285 
ut32_t
 
i
;

286 
i
 = 0U; i < 
n
; ++i)

288 
d
[
i
] = 
c
[i];

290 
	}
}

298 
__STATIC_INLINE
 
	$ARM_MPU_LdEx
(
MPU_Ty
* 
mpu
, 
ut32_t
 
r
, 
ARM_MPU_Regi_t
 cڡ* 
b
, ut32_
t
)

300 cڡ 
ut32_t
 
rowWdSize
 = (
ARM_MPU_Regi_t
)/4U;

301 i(
t
 == 1U) {

302 
mpu
->
RNR
 = 
r
;

303 
	`ARM_MPU_OrdedMemy
(&(
mpu
->
RBAR
), &(
b
->RBAR), 
rowWdSize
);

305 
ut32_t
 
rBa
 = 
r
 & ~(
MPU_TYPE_RALIASES
-1U);

306 
ut32_t
 
rOfft
 = 
r
 % 
MPU_TYPE_RALIASES
;

308 
mpu
->
RNR
 = 
rBa
;

309 (
rOfft
 + 
t
> 
MPU_TYPE_RALIASES
) {

310 
ut32_t
 
c
 = 
MPU_TYPE_RALIASES
 - 
rOfft
;

311 
	`ARM_MPU_OrdedMemy
(&(
mpu
->
RBAR
)+(
rOfft
*2U), &(
b
->RBAR), 
c
*
rowWdSize
);

312 
b
 +
c
;

313 
t
 -
c
;

314 
rOfft
 = 0U;

315 
rBa
 +
MPU_TYPE_RALIASES
;

316 
mpu
->
RNR
 = 
rBa
;

319 
	`ARM_MPU_OrdedMemy
(&(
mpu
->
RBAR
)+(
rOfft
*2U), &(
b
->RBAR), 
t
*
rowWdSize
);

321 
	}
}

328 
__STATIC_INLINE
 
	$ARM_MPU_Ld
(
ut32_t
 
r
, 
ARM_MPU_Regi_t
 cڡ* 
b
, ut32_
t
)

330 
	`ARM_MPU_LdEx
(
MPU
, 
r
, 
b
, 
t
);

331 
	}
}

333 #ifde
MPU_NS


339 
__STATIC_INLINE
 
	$ARM_MPU_Ld_NS
(
ut32_t
 
r
, 
ARM_MPU_Regi_t
 cڡ* 
b
, ut32_
t
)

341 
	`ARM_MPU_LdEx
(
MPU_NS
, 
r
, 
b
, 
t
);

342 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\TZ_CON~1.H

25 #i 
defed
 ( 
__ICCARM__
 )

26 #agm
syem_ude


27 #i
defed
 (
__g__
)

28 #agm
g
 
syem_hd


31 #ide
TZ_CONTEXT_H


32 
	#TZ_CONTEXT_H


	)

34 
	~<dt.h
>

36 #ide
TZ_MODULEID_T


37 
	#TZ_MODULEID_T


	)

39 
ut32_t
 
	tTZ_ModuId_t
;

43 
ut32_t
 
	tTZ_MemyId_t
;

47 
ut32_t
 
TZ_InCڋxtSyem_S
 ();

53 
TZ_MemyId_t
 
TZ_AocModuCڋxt_S
 (
TZ_ModuId_t
 
modu
);

58 
ut32_t
 
TZ_FeModuCڋxt_S
 (
TZ_MemyId_t
 
id
);

63 
ut32_t
 
TZ_LdCڋxt_S
 (
TZ_MemyId_t
 
id
);

68 
ut32_t
 
TZ_SteCڋxt_S
 (
TZ_MemyId_t
 
id
);

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\core_cm4.h

25 #i 
defed
 ( 
__ICCARM__
 )

26 #agm
syem_ude


27 #i
defed
 (
__g__
)

28 #agm
g
 
syem_hd


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

34 
	~<dt.h
>

36 #ifde
__lulus


63 
	~"cmsis_vsi.h
"

66 
	#__CM4_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN


	)

67 
	#__CM4_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB


	)

68 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16U) | \

69 
__CM4_CMSIS_VERSION_SUB
 )

	)

71 
	#__CORTEX_M
 (4U

	)

76 #i
defed
 ( 
__CC_ARM
 )

77 #i
defed
 
__TARGET_FPU_VFP


78 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #i
defed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

89 #i
defed
 
__ARM_FP


90 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

91 
	#__FPU_USED
 1U

	)

94 
	#__FPU_USED
 0U

	)

97 
	#__FPU_USED
 0U

	)

100 #i
defed
 ( 
__GNUC__
 )

101 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

102 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

103 
	#__FPU_USED
 1U

	)

106 
	#__FPU_USED
 0U

	)

109 
	#__FPU_USED
 0U

	)

112 #i
defed
 ( 
__ICCARM__
 )

113 #i
defed
 
__ARMVFP__


114 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

115 
	#__FPU_USED
 1U

	)

118 
	#__FPU_USED
 0U

	)

121 
	#__FPU_USED
 0U

	)

124 #i
defed
 ( 
__TI_ARM__
 )

125 #i
defed
 
__TI_VFP_SUPPORT__


126 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


138 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #i
defed
 ( 
__CSMC__
 )

149 #i
__CSMC__
 & 0x400U)

150 #i
defed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

162 
	~"cmsis_comp.h
"

165 #ifde
__lulus


171 #ide
__CMSIS_GENERIC


173 #ide
__CORE_CM4_H_DEPENDANT


174 
	#__CORE_CM4_H_DEPENDANT


	)

176 #ifde
__lulus


181 #i
defed
 
__CHECK_DEVICE_DEFINES


182 #ide
__CM4_REV


183 
	#__CM4_REV
 0x0000U

	)

187 #ide
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0U

	)

192 #ide
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0U

	)

197 #ide
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 3U

	)

202 #ide
__Vd_SysTickCfig


203 
	#__Vd_SysTickCfig
 0U

	)

216 #ifde
__lulus


217 
	#__I
 vީ

	)

219 
	#__I
 vީcڡ

	)

221 
	#__O
 vީ

	)

222 
	#__IO
 vީ

	)

225 
	#__IM
 vީcڡ

	)

226 
	#__OM
 vީ

	)

227 
	#__IOM
 vީ

	)

263 
ut32_t
 
_rved0
:16;

264 
ut32_t
 
GE
:4;

265 
ut32_t
 
_rved1
:7;

266 
ut32_t
 
Q
:1;

267 
ut32_t
 
V
:1;

268 
ut32_t
 
C
:1;

269 
ut32_t
 
Z
:1;

270 
ut32_t
 
N
:1;

271 } 
b
;

272 
ut32_t
 
w
;

273 } 
	tAPSR_Ty
;

276 
	#APSR_N_Pos
 31U

	)

277 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

279 
	#APSR_Z_Pos
 30U

	)

280 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

282 
	#APSR_C_Pos
 29U

	)

283 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

285 
	#APSR_V_Pos
 28U

	)

286 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

288 
	#APSR_Q_Pos
 27U

	)

289 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos


	)

291 
	#APSR_GE_Pos
 16U

	)

292 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos


	)

302 
ut32_t
 
ISR
:9;

303 
ut32_t
 
_rved0
:23;

304 } 
b
;

305 
ut32_t
 
w
;

306 } 
	tIPSR_Ty
;

309 
	#IPSR_ISR_Pos
 0U

	)

310 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

320 
ut32_t
 
ISR
:9;

321 
ut32_t
 
_rved0
:1;

322 
ut32_t
 
ICI_IT_1
:6;

323 
ut32_t
 
GE
:4;

324 
ut32_t
 
_rved1
:4;

325 
ut32_t
 
T
:1;

326 
ut32_t
 
ICI_IT_2
:2;

327 
ut32_t
 
Q
:1;

328 
ut32_t
 
V
:1;

329 
ut32_t
 
C
:1;

330 
ut32_t
 
Z
:1;

331 
ut32_t
 
N
:1;

332 } 
b
;

333 
ut32_t
 
w
;

334 } 
	txPSR_Ty
;

337 
	#xPSR_N_Pos
 31U

	)

338 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

340 
	#xPSR_Z_Pos
 30U

	)

341 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

343 
	#xPSR_C_Pos
 29U

	)

344 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

346 
	#xPSR_V_Pos
 28U

	)

347 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

349 
	#xPSR_Q_Pos
 27U

	)

350 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos


	)

352 
	#xPSR_ICI_IT_2_Pos
 25U

	)

353 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos


	)

355 
	#xPSR_T_Pos
 24U

	)

356 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

358 
	#xPSR_GE_Pos
 16U

	)

359 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos


	)

361 
	#xPSR_ICI_IT_1_Pos
 10U

	)

362 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos


	)

364 
	#xPSR_ISR_Pos
 0U

	)

365 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

375 
ut32_t
 
nPRIV
:1;

376 
ut32_t
 
SPSEL
:1;

377 
ut32_t
 
FPCA
:1;

378 
ut32_t
 
_rved0
:29;

379 } 
b
;

380 
ut32_t
 
w
;

381 } 
	tCONTROL_Ty
;

384 
	#CONTROL_FPCA_Pos
 2U

	)

385 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos


	)

387 
	#CONTROL_SPSEL_Pos
 1U

	)

388 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

390 
	#CONTROL_nPRIV_Pos
 0U

	)

391 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

408 
__IOM
 
ut32_t
 
ISER
[8U];

409 
ut32_t
 
RESERVED0
[24U];

410 
__IOM
 
ut32_t
 
ICER
[8U];

411 
ut32_t
 
RESERVED1
[24U];

412 
__IOM
 
ut32_t
 
ISPR
[8U];

413 
ut32_t
 
RESERVED2
[24U];

414 
__IOM
 
ut32_t
 
ICPR
[8U];

415 
ut32_t
 
RESERVED3
[24U];

416 
__IOM
 
ut32_t
 
IABR
[8U];

417 
ut32_t
 
RESERVED4
[56U];

418 
__IOM
 
ut8_t
 
IP
[240U];

419 
ut32_t
 
RESERVED5
[644U];

420 
__OM
 
ut32_t
 
STIR
;

421 } 
	tNVIC_Ty
;

424 
	#NVIC_STIR_INTID_Pos
 0U

	)

425 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

442 
__IM
 
ut32_t
 
CPUID
;

443 
__IOM
 
ut32_t
 
ICSR
;

444 
__IOM
 
ut32_t
 
VTOR
;

445 
__IOM
 
ut32_t
 
AIRCR
;

446 
__IOM
 
ut32_t
 
SCR
;

447 
__IOM
 
ut32_t
 
CCR
;

448 
__IOM
 
ut8_t
 
SHP
[12U];

449 
__IOM
 
ut32_t
 
SHCSR
;

450 
__IOM
 
ut32_t
 
CFSR
;

451 
__IOM
 
ut32_t
 
HFSR
;

452 
__IOM
 
ut32_t
 
DFSR
;

453 
__IOM
 
ut32_t
 
MMFAR
;

454 
__IOM
 
ut32_t
 
BFAR
;

455 
__IOM
 
ut32_t
 
AFSR
;

456 
__IM
 
ut32_t
 
PFR
[2U];

457 
__IM
 
ut32_t
 
DFR
;

458 
__IM
 
ut32_t
 
ADR
;

459 
__IM
 
ut32_t
 
MMFR
[4U];

460 
__IM
 
ut32_t
 
ISAR
[5U];

461 
ut32_t
 
RESERVED0
[5U];

462 
__IOM
 
ut32_t
 
CPACR
;

463 } 
	tSCB_Ty
;

466 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

467 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

469 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

470 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

472 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

473 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

475 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

476 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

478 
	#SCB_CPUID_REVISION_Pos
 0U

	)

479 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

482 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

483 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

485 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

486 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

488 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

489 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

491 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

492 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

494 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

495 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

497 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

498 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

500 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

501 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

503 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

504 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

506 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

507 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

509 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

510 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

513 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

514 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

517 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

518 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

520 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

521 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

523 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

524 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

526 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

527 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

529 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

530 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

532 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

533 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

535 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

536 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

539 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

540 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

542 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

543 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

545 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

546 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

549 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

550 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

552 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

553 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

555 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

556 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

558 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

559 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

561 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

562 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

564 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

565 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

568 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

569 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

571 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

572 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

574 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

575 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

577 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

578 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

580 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

581 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

583 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

584 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

586 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

587 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

589 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

590 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

592 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

593 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

595 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

596 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

598 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

599 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

601 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

602 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

604 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

605 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

607 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

608 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

611 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

612 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

614 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

615 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

617 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

618 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

621 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7U

	)

622 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos


	)

624 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5U

	)

625 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos


	)

627 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4U

	)

628 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos


	)

630 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3U

	)

631 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos


	)

633 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1U

	)

634 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos


	)

636 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0U

	)

637 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

640 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7U

	)

641 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos


	)

643 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5U

	)

644 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos


	)

646 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4U

	)

647 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos


	)

649 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3U

	)

650 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos


	)

652 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2U

	)

653 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos


	)

655 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1U

	)

656 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos


	)

658 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0U

	)

659 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos


	)

662 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9U

	)

663 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos


	)

665 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8U

	)

666 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos


	)

668 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3U

	)

669 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos


	)

671 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2U

	)

672 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos


	)

674 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1U

	)

675 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos


	)

677 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0U

	)

678 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos


	)

681 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

682 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

684 
	#SCB_HFSR_FORCED_Pos
 30U

	)

685 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

687 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

688 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

691 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

692 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

694 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

695 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

697 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

698 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

700 
	#SCB_DFSR_BKPT_Pos
 1U

	)

701 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

703 
	#SCB_DFSR_HALTED_Pos
 0U

	)

704 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

721 
ut32_t
 
RESERVED0
[1U];

722 
__IM
 
ut32_t
 
ICTR
;

723 
__IOM
 
ut32_t
 
ACTLR
;

724 } 
	tSCnSCB_Ty
;

727 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

728 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

731 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

732 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

734 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

735 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

737 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

738 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

740 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

741 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

743 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

744 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

761 
__IOM
 
ut32_t
 
CTRL
;

762 
__IOM
 
ut32_t
 
LOAD
;

763 
__IOM
 
ut32_t
 
VAL
;

764 
__IM
 
ut32_t
 
CALIB
;

765 } 
	tSysTick_Ty
;

768 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

769 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

771 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

772 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

774 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

775 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

777 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

778 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

781 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

782 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

785 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

786 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

789 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

790 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

792 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

793 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

795 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

796 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

813 
__OM
 union

815 
__OM
 
ut8_t
 
u8
;

816 
__OM
 
ut16_t
 
u16
;

817 
__OM
 
ut32_t
 
u32
;

818 } 
PORT
 [32U];

819 
ut32_t
 
RESERVED0
[864U];

820 
__IOM
 
ut32_t
 
TER
;

821 
ut32_t
 
RESERVED1
[15U];

822 
__IOM
 
ut32_t
 
TPR
;

823 
ut32_t
 
RESERVED2
[15U];

824 
__IOM
 
ut32_t
 
TCR
;

825 
ut32_t
 
RESERVED3
[32U];

826 
ut32_t
 
RESERVED4
[43U];

827 
__OM
 
ut32_t
 
LAR
;

828 
__IM
 
ut32_t
 
LSR
;

829 
ut32_t
 
RESERVED5
[6U];

830 
__IM
 
ut32_t
 
PID4
;

831 
__IM
 
ut32_t
 
PID5
;

832 
__IM
 
ut32_t
 
PID6
;

833 
__IM
 
ut32_t
 
PID7
;

834 
__IM
 
ut32_t
 
PID0
;

835 
__IM
 
ut32_t
 
PID1
;

836 
__IM
 
ut32_t
 
PID2
;

837 
__IM
 
ut32_t
 
PID3
;

838 
__IM
 
ut32_t
 
CID0
;

839 
__IM
 
ut32_t
 
CID1
;

840 
__IM
 
ut32_t
 
CID2
;

841 
__IM
 
ut32_t
 
CID3
;

842 } 
	tITM_Ty
;

845 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

846 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

849 
	#ITM_TCR_BUSY_Pos
 23U

	)

850 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

852 
	#ITM_TCR_TBusID_Pos
 16U

	)

853 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

855 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

856 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

858 
	#ITM_TCR_TSPs_Pos
 8U

	)

859 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

861 
	#ITM_TCR_SWOENA_Pos
 4U

	)

862 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

864 
	#ITM_TCR_DWTENA_Pos
 3U

	)

865 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

867 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

868 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

870 
	#ITM_TCR_TSENA_Pos
 1U

	)

871 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

873 
	#ITM_TCR_ITMENA_Pos
 0U

	)

874 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

877 
	#ITM_LSR_ByAcc_Pos
 2U

	)

878 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

880 
	#ITM_LSR_Acss_Pos
 1U

	)

881 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

883 
	#ITM_LSR_P_Pos
 0U

	)

884 
	#ITM_LSR_P_Msk
 (1UL )

	)

901 
__IOM
 
ut32_t
 
CTRL
;

902 
__IOM
 
ut32_t
 
CYCCNT
;

903 
__IOM
 
ut32_t
 
CPICNT
;

904 
__IOM
 
ut32_t
 
EXCCNT
;

905 
__IOM
 
ut32_t
 
SLEEPCNT
;

906 
__IOM
 
ut32_t
 
LSUCNT
;

907 
__IOM
 
ut32_t
 
FOLDCNT
;

908 
__IM
 
ut32_t
 
PCSR
;

909 
__IOM
 
ut32_t
 
COMP0
;

910 
__IOM
 
ut32_t
 
MASK0
;

911 
__IOM
 
ut32_t
 
FUNCTION0
;

912 
ut32_t
 
RESERVED0
[1U];

913 
__IOM
 
ut32_t
 
COMP1
;

914 
__IOM
 
ut32_t
 
MASK1
;

915 
__IOM
 
ut32_t
 
FUNCTION1
;

916 
ut32_t
 
RESERVED1
[1U];

917 
__IOM
 
ut32_t
 
COMP2
;

918 
__IOM
 
ut32_t
 
MASK2
;

919 
__IOM
 
ut32_t
 
FUNCTION2
;

920 
ut32_t
 
RESERVED2
[1U];

921 
__IOM
 
ut32_t
 
COMP3
;

922 
__IOM
 
ut32_t
 
MASK3
;

923 
__IOM
 
ut32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IM
 
ut32_t
 
SSPSR
;

1049 
__IOM
 
ut32_t
 
CSPSR
;

1050 
ut32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ut32_t
 
ACPR
;

1052 
ut32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ut32_t
 
SPPR
;

1054 
ut32_t
 
RESERVED2
[131U];

1055 
__IM
 
ut32_t
 
FFSR
;

1056 
__IOM
 
ut32_t
 
FFCR
;

1057 
__IM
 
ut32_t
 
FSCR
;

1058 
ut32_t
 
RESERVED3
[759U];

1059 
__IM
 
ut32_t
 
TRIGGER
;

1060 
__IM
 
ut32_t
 
FIFO0
;

1061 
__IM
 
ut32_t
 
ITATBCTR2
;

1062 
ut32_t
 
RESERVED4
[1U];

1063 
__IM
 
ut32_t
 
ITATBCTR0
;

1064 
__IM
 
ut32_t
 
FIFO1
;

1065 
__IOM
 
ut32_t
 
ITCTRL
;

1066 
ut32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ut32_t
 
CLAIMSET
;

1068 
__IOM
 
ut32_t
 
CLAIMCLR
;

1069 
ut32_t
 
RESERVED7
[8U];

1070 
__IM
 
ut32_t
 
DEVID
;

1071 
__IM
 
ut32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNSt_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

1086 
	#TPI_FFSR_TCP_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

1089 
	#TPI_FFSR_FtStݳd_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

1099 
	#TPI_FFCR_EnFCt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

1110 
	#TPI_FIFO0_ITM_bycou_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

1116 
	#TPI_FIFO0_ETM_bycou_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1132 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1133 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1136 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1137 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

1139 
	#TPI_FIFO1_ITM_bycou_Pos
 27U

	)

1140 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

1142 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1143 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

1145 
	#TPI_FIFO1_ETM_bycou_Pos
 24U

	)

1146 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

1148 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1149 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

1151 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1152 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

1154 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1155 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1158 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1159 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1161 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1162 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1165 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1166 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1169 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1170 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1172 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1173 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1175 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1176 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1178 
	#TPI_DEVID_MBufSz_Pos
 6U

	)

1179 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1181 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1182 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1184 
	#TPI_DEVID_NrTIut_Pos
 0U

	)

1185 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL )

	)

1188 
	#TPI_DEVTYPE_SubTy_Pos
 4U

	)

1189 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL )

	)

1191 
	#TPI_DEVTYPE_MajTy_Pos
 0U

	)

1192 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1197 #i
defed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1210 
__IM
 
ut32_t
 
TYPE
;

1211 
__IOM
 
ut32_t
 
CTRL
;

1212 
__IOM
 
ut32_t
 
RNR
;

1213 
__IOM
 
ut32_t
 
RBAR
;

1214 
__IOM
 
ut32_t
 
RASR
;

1215 
__IOM
 
ut32_t
 
RBAR_A1
;

1216 
__IOM
 
ut32_t
 
RASR_A1
;

1217 
__IOM
 
ut32_t
 
RBAR_A2
;

1218 
__IOM
 
ut32_t
 
RASR_A2
;

1219 
__IOM
 
ut32_t
 
RBAR_A3
;

1220 
__IOM
 
ut32_t
 
RASR_A3
;

1221 } 
	tMPU_Ty
;

1223 
	#MPU_TYPE_RALIASES
 4U

	)

1226 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1227 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1229 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1230 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1232 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1233 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1236 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1237 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1239 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1240 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1242 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1243 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1246 
	#MPU_RNR_REGION_Pos
 0U

	)

1247 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1250 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1251 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1253 
	#MPU_RBAR_VALID_Pos
 4U

	)

1254 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1256 
	#MPU_RBAR_REGION_Pos
 0U

	)

1257 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1260 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1261 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1263 
	#MPU_RASR_XN_Pos
 28U

	)

1264 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1266 
	#MPU_RASR_AP_Pos
 24U

	)

1267 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1269 
	#MPU_RASR_TEX_Pos
 19U

	)

1270 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1272 
	#MPU_RASR_S_Pos
 18U

	)

1273 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1275 
	#MPU_RASR_C_Pos
 17U

	)

1276 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1278 
	#MPU_RASR_B_Pos
 16U

	)

1279 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1281 
	#MPU_RASR_SRD_Pos
 8U

	)

1282 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1284 
	#MPU_RASR_SIZE_Pos
 1U

	)

1285 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1287 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1288 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1306 
ut32_t
 
RESERVED0
[1U];

1307 
__IOM
 
ut32_t
 
FPCCR
;

1308 
__IOM
 
ut32_t
 
FPCAR
;

1309 
__IOM
 
ut32_t
 
FPDSCR
;

1310 
__IM
 
ut32_t
 
MVFR0
;

1311 
__IM
 
ut32_t
 
MVFR1
;

1312 
__IM
 
ut32_t
 
MVFR2
;

1313 } 
	tFPU_Ty
;

1316 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1317 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

1319 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1320 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

1322 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1323 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

1325 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1326 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

1328 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1329 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

1331 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1332 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

1334 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1335 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

1337 
	#FPU_FPCCR_USER_Pos
 1U

	)

1338 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

1340 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1341 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1344 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1345 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

1348 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1349 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

1351 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1352 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

1354 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1355 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

1357 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1358 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

1361 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28U

	)

1362 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

1364 
	#FPU_MVFR0_Sht_ves_Pos
 24U

	)

1365 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

1367 
	#FPU_MVFR0_Sque_ro_Pos
 20U

	)

1368 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

1370 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1371 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

1373 
	#FPU_MVFR0_FP_exp_pg_Pos
 12U

	)

1374 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

1376 
	#FPU_MVFR0_Doub_ecisi_Pos
 8U

	)

1377 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

1379 
	#FPU_MVFR0_Sg_ecisi_Pos
 4U

	)

1380 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

1382 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0U

	)

1383 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL )

	)

1386 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28U

	)

1387 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

1389 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1390 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

1392 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1393 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

1395 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1396 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1400 
	#FPU_MVFR2_VFP_Misc_Pos
 4U

	)

1401 
	#FPU_MVFR2_VFP_Misc_Msk
 (0xFUL << 
FPU_MVFR2_VFP_Misc_Pos


	)

1418 
__IOM
 
ut32_t
 
DHCSR
;

1419 
__OM
 
ut32_t
 
DCRSR
;

1420 
__IOM
 
ut32_t
 
DCRDR
;

1421 
__IOM
 
ut32_t
 
DEMCR
;

1422 } 
	tCeDebug_Ty
;

1425 
	#CeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1426 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1428 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1429 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1431 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1432 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1434 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1435 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1437 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1438 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1440 
	#CeDebug_DHCSR_S_HALT_Pos
 17U

	)

1441 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1443 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1444 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1446 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1447 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1449 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1450 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1452 
	#CeDebug_DHCSR_C_STEP_Pos
 2U

	)

1453 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1455 
	#CeDebug_DHCSR_C_HALT_Pos
 1U

	)

1456 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1458 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1459 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1462 
	#CeDebug_DCRSR_REGWnR_Pos
 16U

	)

1463 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1465 
	#CeDebug_DCRSR_REGSEL_Pos
 0U

	)

1466 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1469 
	#CeDebug_DEMCR_TRCENA_Pos
 24U

	)

1470 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1472 
	#CeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1473 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1475 
	#CeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1476 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1478 
	#CeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1479 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1481 
	#CeDebug_DEMCR_MON_EN_Pos
 16U

	)

1482 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1484 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1485 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1487 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1488 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1490 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1491 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1493 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1494 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1496 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1497 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1499 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1500 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1502 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1503 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1505 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1506 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1524 
	#_VAL2FLD
(
fld
, 
vue
(((
ut32_t
)(vue<< fld ## 
_Pos
& fld ## 
_Msk
)

	)

1532 
	#_FLD2VAL
(
fld
, 
vue
(((
ut32_t
)(vue& fld ## 
_Msk
>> fld ## 
_Pos
)

	)

1545 
	#SCS_BASE
 (0xE000E000UL

	)

1546 
	#ITM_BASE
 (0xE0000000UL

	)

1547 
	#DWT_BASE
 (0xE0001000UL

	)

1548 
	#TPI_BASE
 (0xE0040000UL

	)

1549 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1550 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1551 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1552 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1554 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1555 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1556 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1557 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1558 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1559 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1560 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1561 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1563 #i
defed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1564 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1565 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1568 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1569 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1597 #ifde
CMSIS_NVIC_VIRTUAL


1598 #ide
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1599 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vtu.h"

	)

1601 #ud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1603 
	#NVIC_SPriܙyGroupg
 
__NVIC_SPriܙyGroupg


	)

1604 
	#NVIC_GPriܙyGroupg
 
__NVIC_GPriܙyGroupg


	)

1605 
	#NVIC_EbIRQ
 
__NVIC_EbIRQ


	)

1606 
	#NVIC_GEbIRQ
 
__NVIC_GEbIRQ


	)

1607 
	#NVIC_DibIRQ
 
__NVIC_DibIRQ


	)

1608 
	#NVIC_GPdgIRQ
 
__NVIC_GPdgIRQ


	)

1609 
	#NVIC_SPdgIRQ
 
__NVIC_SPdgIRQ


	)

1610 
	#NVIC_CˬPdgIRQ
 
__NVIC_CˬPdgIRQ


	)

1611 
	#NVIC_GAive
 
__NVIC_GAive


	)

1612 
	#NVIC_SPriܙy
 
__NVIC_SPriܙy


	)

1613 
	#NVIC_GPriܙy
 
__NVIC_GPriܙy


	)

1614 
	#NVIC_SyemRet
 
__NVIC_SyemRet


	)

1617 #ifde
CMSIS_VECTAB_VIRTUAL


1618 #ide
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1619 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veab_vtu.h"

	)

1621 #ud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1623 
	#NVIC_SVe
 
__NVIC_SVe


	)

1624 
	#NVIC_GVe
 
__NVIC_GVe


	)

1627 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1631 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1UL

	)

1632 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9UL

	)

1633 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDUL

	)

1634 
	#EXC_RETURN_HANDLER_FPU
 (0xFFFFFFE1UL

	)

1635 
	#EXC_RETURN_THREAD_MSP_FPU
 (0xFFFFFFE9UL

	)

1636 
	#EXC_RETURN_THREAD_PSP_FPU
 (0xFFFFFFEDUL

	)

1648 
__STATIC_INLINE
 
__NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1650 
ut32_t
 
g_vue
;

1651 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1653 
g_vue
 = 
SCB
->
AIRCR
;

1654 
g_vue
 &~((
ut32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1655 
g_vue
 = (reg_value |

1656 ((
ut32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1657 (
PriܙyGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1658 
SCB
->
AIRCR
 = 
g_vue
;

1667 
__STATIC_INLINE
 
ut32_t
 
__NVIC_GPriܙyGroupg
()

1669  ((
ut32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
));

1679 
__STATIC_INLINE
 
__NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1681 i((
t32_t
)(
IRQn
) >= 0)

1683 
__COMPILER_BARRIER
();

1684 
NVIC
->
ISER
[(((
ut32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1685 
__COMPILER_BARRIER
();

1698 
__STATIC_INLINE
 
ut32_t
 
__NVIC_GEbIRQ
(
IRQn_Ty
 
IRQn
)

1700 i((
t32_t
)(
IRQn
) >= 0)

1702 ((
ut32_t
)(((
NVIC
->
ISER
[(((ut32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1717 
__STATIC_INLINE
 
__NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1719 i((
t32_t
)(
IRQn
) >= 0)

1721 
NVIC
->
ICER
[(((
ut32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1722 
__DSB
();

1723 
__ISB
();

1736 
__STATIC_INLINE
 
ut32_t
 
__NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1738 i((
t32_t
)(
IRQn
) >= 0)

1740 ((
ut32_t
)(((
NVIC
->
ISPR
[(((ut32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1755 
__STATIC_INLINE
 
__NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1757 i((
t32_t
)(
IRQn
) >= 0)

1759 
NVIC
->
ISPR
[(((
ut32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1770 
__STATIC_INLINE
 
__NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1772 i((
t32_t
)(
IRQn
) >= 0)

1774 
NVIC
->
ICPR
[(((
ut32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1787 
__STATIC_INLINE
 
ut32_t
 
__NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1789 i((
t32_t
)(
IRQn
) >= 0)

1791 ((
ut32_t
)(((
NVIC
->
IABR
[(((ut32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1809 
__STATIC_INLINE
 
__NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1811 i((
t32_t
)(
IRQn
) >= 0)

1813 
NVIC
->
IP
[((
ut32_t
)
IRQn
)] = (
ut8_t
)((
iܙy
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1817 
SCB
->
SHP
[(((
ut32_t
)
IRQn
& 0xFUL)-4UL] = (
ut8_t
)((
iܙy
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1831 
__STATIC_INLINE
 
ut32_t
 
__NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1834 i((
t32_t
)(
IRQn
) >= 0)

1836 (((
ut32_t
)
NVIC
->
IP
[((ut32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1840 (((
ut32_t
)
SCB
->
SHP
[(((ut32_t)
IRQn
& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1856 
__STATIC_INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1858 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1859 
ut32_t
 
PemPriܙyBs
;

1860 
ut32_t
 
SubPriܙyBs
;

1862 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1863 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1866 ((
PemPriܙy
 & (
ut32_t
)((1UL << (
PemPriܙyBs
)- 1UL)<< 
SubPriܙyBs
) |

1867 ((
SubPriܙy
 & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL)))

1883 
__STATIC_INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* cڡ 
pPemPriܙy
, ut32_t* cڡ 
pSubPriܙy
)

1885 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1886 
ut32_t
 
PemPriܙyBs
;

1887 
ut32_t
 
SubPriܙyBs
;

1889 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1890 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1892 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& (
ut32_t
)((1UL << (
PemPriܙyBs
)) - 1UL);

1893 *
pSubPriܙy
 = (
Priܙy
 ) & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL);

1906 
__STATIC_INLINE
 
__NVIC_SVe
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
ve
)

1908 
ut32_t
 
ves
 = (ut32_)
SCB
->
VTOR
;

1909 (* (*(
ves
 + ((
t32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
* 4)
ve
;

1922 
__STATIC_INLINE
 
ut32_t
 
__NVIC_GVe
(
IRQn_Ty
 
IRQn
)

1924 
ut32_t
 
ves
 = (ut32_)
SCB
->
VTOR
;

1925  (
ut32_t
)(* (*(
ves
 + ((
t32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
) * 4));

1933 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_SyemRet
()

1935 
__DSB
();

1937 
SCB
->
AIRCR
 = (
ut32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1938 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1939 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1940 
__DSB
();

1944 
__NOP
();

1953 #i
defed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1955 
	~"mpu_mv7.h
"

1976 
__STATIC_INLINE
 
ut32_t
 
SCB_GFPUTy
()

1978 
ut32_t
 
mv0
;

1980 
mv0
 = 
FPU
->
MVFR0
;

1981 i((
mv0
 & (
FPU_MVFR0_Sg_ecisi_Msk
 | 
FPU_MVFR0_Doub_ecisi_Msk
)) == 0x020U)

2004 #i
defed
 (
__Vd_SysTickCfig
) && (__Vendor_SysTickConfig == 0U)

2017 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

2019 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
)

2024 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

2025 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2026 
SysTick
->
VAL
 = 0UL;

2027 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2028 
SysTick_CTRL_TICKINT_Msk
 |

2029 
SysTick_CTRL_ENABLE_Msk
;

2047 vީ
t32_t
 
ITM_RxBufr
;

2048 
	#ITM_RXBUFFER_EMPTY
 ((
t32_t
)0x5AA55AA5U

	)

2059 
__STATIC_INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

2061 i(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2062 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2064 
ITM
->
PORT
[0U].
u32
 == 0UL)

2066 
__NOP
();

2068 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ut8_t
)
ch
;

2070  (
	gch
);

2080 
__STATIC_INLINE
 
t32_t
 
ITM_ReiveCh
 ()

2082 
t32_t
 
	gch
 = -1;

2084 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
)

2086 
ch
 = 
ITM_RxBufr
;

2087 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

2090  (
	gch
);

2100 
__STATIC_INLINE
 
t32_t
 
ITM_CheckCh
 ()

2103 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
)

2118 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\dev\dev.c

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\inc\STM32F~1.H

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

69 !
defed
(
STM32F411xE
&& !defed(
STM32F412xG
&& !defed(
STM32F413_423xx
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

107 #ifde
STM32F40XX


108 
	#STM32F40_41xxx


	)

112 #ifde
STM32F427X


113 
	#STM32F427_437xx


	)

120 #i!
	`defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

121 !
	`defed
(
STM32F411xE
&& !defed(
STM32F412xG
&& !defed(
STM32F413_423xx
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

125 #i!
	`defed
 (
USE_STDPERIPH_DRIVER
)

141 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
) || \

142 
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
|| 
	$defed
(
STM32F469_479xx
)

143 #i!
	`defed
 (
HSE_VALUE
)

144 
	#HSE_VALUE
 ((
ut32_t
)25000000

	)

146 #i
	`defed
 (
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

147 #i!
	`defed
 (
HSE_VALUE
)

148 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

155 #i!
	`defed
 (
HSE_STARTUP_TIMEOUT
)

156 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

159 #i!
	`defed
 (
HSI_VALUE
)

160 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

166 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

167 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08

	)

168 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

169 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

170 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

171 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

172 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

173 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

186 
	#__CM4_REV
 0x0001

	)

187 
	#__MPU_PRESENT
 1

	)

188 
	#__NVIC_PRIO_BITS
 4

	)

189 
	#__Vd_SysTickCfig
 0

	)

190 
	#__FPU_PRESENT
 1

	)

196 
	eIRQn


199 
NMaskabI_IRQn
 = -14,

200 
MemyMagemt_IRQn
 = -12,

201 
BusFau_IRQn
 = -11,

202 
UgeFau_IRQn
 = -10,

203 
SVCl_IRQn
 = -5,

204 
DebugMڙ_IRQn
 = -4,

205 
PdSV_IRQn
 = -2,

206 
SysTick_IRQn
 = -1,

208 
WWDG_IRQn
 = 0,

209 
PVD_IRQn
 = 1,

210 
TAMP_STAMP_IRQn
 = 2,

211 
RTC_WKUP_IRQn
 = 3,

212 
FLASH_IRQn
 = 4,

213 
RCC_IRQn
 = 5,

214 
EXTI0_IRQn
 = 6,

215 
EXTI1_IRQn
 = 7,

216 
EXTI2_IRQn
 = 8,

217 
EXTI3_IRQn
 = 9,

218 
EXTI4_IRQn
 = 10,

219 
DMA1_Sm0_IRQn
 = 11,

220 
DMA1_Sm1_IRQn
 = 12,

221 
DMA1_Sm2_IRQn
 = 13,

222 
DMA1_Sm3_IRQn
 = 14,

223 
DMA1_Sm4_IRQn
 = 15,

224 
DMA1_Sm5_IRQn
 = 16,

225 
DMA1_Sm6_IRQn
 = 17,

226 
ADC_IRQn
 = 18,

228 #i
	`defed
(
STM32F40_41xxx
)

229 
CAN1_TX_IRQn
 = 19,

230 
CAN1_RX0_IRQn
 = 20,

231 
CAN1_RX1_IRQn
 = 21,

232 
CAN1_SCE_IRQn
 = 22,

233 
EXTI9_5_IRQn
 = 23,

234 
TIM1_BRK_TIM9_IRQn
 = 24,

235 
TIM1_UP_TIM10_IRQn
 = 25,

236 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

237 
TIM1_CC_IRQn
 = 27,

238 
TIM2_IRQn
 = 28,

239 
TIM3_IRQn
 = 29,

240 
TIM4_IRQn
 = 30,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
I2C2_EV_IRQn
 = 33,

244 
I2C2_ER_IRQn
 = 34,

245 
SPI1_IRQn
 = 35,

246 
SPI2_IRQn
 = 36,

247 
USART1_IRQn
 = 37,

248 
USART2_IRQn
 = 38,

249 
USART3_IRQn
 = 39,

250 
EXTI15_10_IRQn
 = 40,

251 
RTC_Arm_IRQn
 = 41,

252 
OTG_FS_WKUP_IRQn
 = 42,

253 
TIM8_BRK_TIM12_IRQn
 = 43,

254 
TIM8_UP_TIM13_IRQn
 = 44,

255 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

256 
TIM8_CC_IRQn
 = 46,

257 
DMA1_Sm7_IRQn
 = 47,

258 
FSMC_IRQn
 = 48,

259 
SDIO_IRQn
 = 49,

260 
TIM5_IRQn
 = 50,

261 
SPI3_IRQn
 = 51,

262 
UART4_IRQn
 = 52,

263 
UART5_IRQn
 = 53,

264 
TIM6_DAC_IRQn
 = 54,

265 
TIM7_IRQn
 = 55,

266 
DMA2_Sm0_IRQn
 = 56,

267 
DMA2_Sm1_IRQn
 = 57,

268 
DMA2_Sm2_IRQn
 = 58,

269 
DMA2_Sm3_IRQn
 = 59,

270 
DMA2_Sm4_IRQn
 = 60,

271 
ETH_IRQn
 = 61,

272 
ETH_WKUP_IRQn
 = 62,

273 
CAN2_TX_IRQn
 = 63,

274 
CAN2_RX0_IRQn
 = 64,

275 
CAN2_RX1_IRQn
 = 65,

276 
CAN2_SCE_IRQn
 = 66,

277 
OTG_FS_IRQn
 = 67,

278 
DMA2_Sm5_IRQn
 = 68,

279 
DMA2_Sm6_IRQn
 = 69,

280 
DMA2_Sm7_IRQn
 = 70,

281 
USART6_IRQn
 = 71,

282 
I2C3_EV_IRQn
 = 72,

283 
I2C3_ER_IRQn
 = 73,

284 
OTG_HS_EP1_OUT_IRQn
 = 74,

285 
OTG_HS_EP1_IN_IRQn
 = 75,

286 
OTG_HS_WKUP_IRQn
 = 76,

287 
OTG_HS_IRQn
 = 77,

288 
DCMI_IRQn
 = 78,

289 
CRYP_IRQn
 = 79,

290 
HASH_RNG_IRQn
 = 80,

291 
FPU_IRQn
 = 81

294 #i
	`defed
(
STM32F427_437xx
)

295 
CAN1_TX_IRQn
 = 19,

296 
CAN1_RX0_IRQn
 = 20,

297 
CAN1_RX1_IRQn
 = 21,

298 
CAN1_SCE_IRQn
 = 22,

299 
EXTI9_5_IRQn
 = 23,

300 
TIM1_BRK_TIM9_IRQn
 = 24,

301 
TIM1_UP_TIM10_IRQn
 = 25,

302 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

303 
TIM1_CC_IRQn
 = 27,

304 
TIM2_IRQn
 = 28,

305 
TIM3_IRQn
 = 29,

306 
TIM4_IRQn
 = 30,

307 
I2C1_EV_IRQn
 = 31,

308 
I2C1_ER_IRQn
 = 32,

309 
I2C2_EV_IRQn
 = 33,

310 
I2C2_ER_IRQn
 = 34,

311 
SPI1_IRQn
 = 35,

312 
SPI2_IRQn
 = 36,

313 
USART1_IRQn
 = 37,

314 
USART2_IRQn
 = 38,

315 
USART3_IRQn
 = 39,

316 
EXTI15_10_IRQn
 = 40,

317 
RTC_Arm_IRQn
 = 41,

318 
OTG_FS_WKUP_IRQn
 = 42,

319 
TIM8_BRK_TIM12_IRQn
 = 43,

320 
TIM8_UP_TIM13_IRQn
 = 44,

321 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

322 
TIM8_CC_IRQn
 = 46,

323 
DMA1_Sm7_IRQn
 = 47,

324 
FMC_IRQn
 = 48,

325 
SDIO_IRQn
 = 49,

326 
TIM5_IRQn
 = 50,

327 
SPI3_IRQn
 = 51,

328 
UART4_IRQn
 = 52,

329 
UART5_IRQn
 = 53,

330 
TIM6_DAC_IRQn
 = 54,

331 
TIM7_IRQn
 = 55,

332 
DMA2_Sm0_IRQn
 = 56,

333 
DMA2_Sm1_IRQn
 = 57,

334 
DMA2_Sm2_IRQn
 = 58,

335 
DMA2_Sm3_IRQn
 = 59,

336 
DMA2_Sm4_IRQn
 = 60,

337 
ETH_IRQn
 = 61,

338 
ETH_WKUP_IRQn
 = 62,

339 
CAN2_TX_IRQn
 = 63,

340 
CAN2_RX0_IRQn
 = 64,

341 
CAN2_RX1_IRQn
 = 65,

342 
CAN2_SCE_IRQn
 = 66,

343 
OTG_FS_IRQn
 = 67,

344 
DMA2_Sm5_IRQn
 = 68,

345 
DMA2_Sm6_IRQn
 = 69,

346 
DMA2_Sm7_IRQn
 = 70,

347 
USART6_IRQn
 = 71,

348 
I2C3_EV_IRQn
 = 72,

349 
I2C3_ER_IRQn
 = 73,

350 
OTG_HS_EP1_OUT_IRQn
 = 74,

351 
OTG_HS_EP1_IN_IRQn
 = 75,

352 
OTG_HS_WKUP_IRQn
 = 76,

353 
OTG_HS_IRQn
 = 77,

354 
DCMI_IRQn
 = 78,

355 
CRYP_IRQn
 = 79,

356 
HASH_RNG_IRQn
 = 80,

357 
FPU_IRQn
 = 81,

358 
UART7_IRQn
 = 82,

359 
UART8_IRQn
 = 83,

360 
SPI4_IRQn
 = 84,

361 
SPI5_IRQn
 = 85,

362 
SPI6_IRQn
 = 86,

363 
SAI1_IRQn
 = 87,

364 
DMA2D_IRQn
 = 90

367 #i
	`defed
(
STM32F429_439xx
)

368 
CAN1_TX_IRQn
 = 19,

369 
CAN1_RX0_IRQn
 = 20,

370 
CAN1_RX1_IRQn
 = 21,

371 
CAN1_SCE_IRQn
 = 22,

372 
EXTI9_5_IRQn
 = 23,

373 
TIM1_BRK_TIM9_IRQn
 = 24,

374 
TIM1_UP_TIM10_IRQn
 = 25,

375 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

376 
TIM1_CC_IRQn
 = 27,

377 
TIM2_IRQn
 = 28,

378 
TIM3_IRQn
 = 29,

379 
TIM4_IRQn
 = 30,

380 
I2C1_EV_IRQn
 = 31,

381 
I2C1_ER_IRQn
 = 32,

382 
I2C2_EV_IRQn
 = 33,

383 
I2C2_ER_IRQn
 = 34,

384 
SPI1_IRQn
 = 35,

385 
SPI2_IRQn
 = 36,

386 
USART1_IRQn
 = 37,

387 
USART2_IRQn
 = 38,

388 
USART3_IRQn
 = 39,

389 
EXTI15_10_IRQn
 = 40,

390 
RTC_Arm_IRQn
 = 41,

391 
OTG_FS_WKUP_IRQn
 = 42,

392 
TIM8_BRK_TIM12_IRQn
 = 43,

393 
TIM8_UP_TIM13_IRQn
 = 44,

394 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

395 
TIM8_CC_IRQn
 = 46,

396 
DMA1_Sm7_IRQn
 = 47,

397 
FMC_IRQn
 = 48,

398 
SDIO_IRQn
 = 49,

399 
TIM5_IRQn
 = 50,

400 
SPI3_IRQn
 = 51,

401 
UART4_IRQn
 = 52,

402 
UART5_IRQn
 = 53,

403 
TIM6_DAC_IRQn
 = 54,

404 
TIM7_IRQn
 = 55,

405 
DMA2_Sm0_IRQn
 = 56,

406 
DMA2_Sm1_IRQn
 = 57,

407 
DMA2_Sm2_IRQn
 = 58,

408 
DMA2_Sm3_IRQn
 = 59,

409 
DMA2_Sm4_IRQn
 = 60,

410 
ETH_IRQn
 = 61,

411 
ETH_WKUP_IRQn
 = 62,

412 
CAN2_TX_IRQn
 = 63,

413 
CAN2_RX0_IRQn
 = 64,

414 
CAN2_RX1_IRQn
 = 65,

415 
CAN2_SCE_IRQn
 = 66,

416 
OTG_FS_IRQn
 = 67,

417 
DMA2_Sm5_IRQn
 = 68,

418 
DMA2_Sm6_IRQn
 = 69,

419 
DMA2_Sm7_IRQn
 = 70,

420 
USART6_IRQn
 = 71,

421 
I2C3_EV_IRQn
 = 72,

422 
I2C3_ER_IRQn
 = 73,

423 
OTG_HS_EP1_OUT_IRQn
 = 74,

424 
OTG_HS_EP1_IN_IRQn
 = 75,

425 
OTG_HS_WKUP_IRQn
 = 76,

426 
OTG_HS_IRQn
 = 77,

427 
DCMI_IRQn
 = 78,

428 
CRYP_IRQn
 = 79,

429 
HASH_RNG_IRQn
 = 80,

430 
FPU_IRQn
 = 81,

431 
UART7_IRQn
 = 82,

432 
UART8_IRQn
 = 83,

433 
SPI4_IRQn
 = 84,

434 
SPI5_IRQn
 = 85,

435 
SPI6_IRQn
 = 86,

436 
SAI1_IRQn
 = 87,

437 
LTDC_IRQn
 = 88,

438 
LTDC_ER_IRQn
 = 89,

439 
DMA2D_IRQn
 = 90

442 #i
	`defed
(
STM32F410xx
)

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_TIM9_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
I2C1_EV_IRQn
 = 31,

449 
I2C1_ER_IRQn
 = 32,

450 
I2C2_EV_IRQn
 = 33,

451 
I2C2_ER_IRQn
 = 34,

452 
SPI1_IRQn
 = 35,

453 
SPI2_IRQn
 = 36,

454 
USART1_IRQn
 = 37,

455 
USART2_IRQn
 = 38,

456 
EXTI15_10_IRQn
 = 40,

457 
RTC_Arm_IRQn
 = 41,

458 
DMA1_Sm7_IRQn
 = 47,

459 
TIM5_IRQn
 = 50,

460 
TIM6_DAC_IRQn
 = 54,

461 
DMA2_Sm0_IRQn
 = 56,

462 
DMA2_Sm1_IRQn
 = 57,

463 
DMA2_Sm2_IRQn
 = 58,

464 
DMA2_Sm3_IRQn
 = 59,

465 
DMA2_Sm4_IRQn
 = 60,

466 
DMA2_Sm5_IRQn
 = 68,

467 
DMA2_Sm6_IRQn
 = 69,

468 
DMA2_Sm7_IRQn
 = 70,

469 
USART6_IRQn
 = 71,

470 
RNG_IRQn
 = 80,

471 
FPU_IRQn
 = 81,

472 
SPI5_IRQn
 = 85,

473 
FMPI2C1_EV_IRQn
 = 95,

474 
FMPI2C1_ER_IRQn
 = 96,

475 
LPTIM1_IRQn
 = 97

478 #i
	`defed
(
STM32F401xx
|| defed(
STM32F411xE
)

479 
EXTI9_5_IRQn
 = 23,

480 
TIM1_BRK_TIM9_IRQn
 = 24,

481 
TIM1_UP_TIM10_IRQn
 = 25,

482 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

483 
TIM1_CC_IRQn
 = 27,

484 
TIM2_IRQn
 = 28,

485 
TIM3_IRQn
 = 29,

486 
TIM4_IRQn
 = 30,

487 
I2C1_EV_IRQn
 = 31,

488 
I2C1_ER_IRQn
 = 32,

489 
I2C2_EV_IRQn
 = 33,

490 
I2C2_ER_IRQn
 = 34,

491 
SPI1_IRQn
 = 35,

492 
SPI2_IRQn
 = 36,

493 
USART1_IRQn
 = 37,

494 
USART2_IRQn
 = 38,

495 
EXTI15_10_IRQn
 = 40,

496 
RTC_Arm_IRQn
 = 41,

497 
OTG_FS_WKUP_IRQn
 = 42,

498 
DMA1_Sm7_IRQn
 = 47,

499 
SDIO_IRQn
 = 49,

500 
TIM5_IRQn
 = 50,

501 
SPI3_IRQn
 = 51,

502 
DMA2_Sm0_IRQn
 = 56,

503 
DMA2_Sm1_IRQn
 = 57,

504 
DMA2_Sm2_IRQn
 = 58,

505 
DMA2_Sm3_IRQn
 = 59,

506 
DMA2_Sm4_IRQn
 = 60,

507 
OTG_FS_IRQn
 = 67,

508 
DMA2_Sm5_IRQn
 = 68,

509 
DMA2_Sm6_IRQn
 = 69,

510 
DMA2_Sm7_IRQn
 = 70,

511 
USART6_IRQn
 = 71,

512 
I2C3_EV_IRQn
 = 72,

513 
I2C3_ER_IRQn
 = 73,

514 
FPU_IRQn
 = 81,

515 #i
	`defed
(
STM32F401xx
)

516 
SPI4_IRQn
 = 84

518 #i
	`defed
(
STM32F411xE
)

519 
SPI4_IRQn
 = 84,

520 
SPI5_IRQn
 = 85

524 #i
	`defed
(
STM32F469_479xx
)

525 
CAN1_TX_IRQn
 = 19,

526 
CAN1_RX0_IRQn
 = 20,

527 
CAN1_RX1_IRQn
 = 21,

528 
CAN1_SCE_IRQn
 = 22,

529 
EXTI9_5_IRQn
 = 23,

530 
TIM1_BRK_TIM9_IRQn
 = 24,

531 
TIM1_UP_TIM10_IRQn
 = 25,

532 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

533 
TIM1_CC_IRQn
 = 27,

534 
TIM2_IRQn
 = 28,

535 
TIM3_IRQn
 = 29,

536 
TIM4_IRQn
 = 30,

537 
I2C1_EV_IRQn
 = 31,

538 
I2C1_ER_IRQn
 = 32,

539 
I2C2_EV_IRQn
 = 33,

540 
I2C2_ER_IRQn
 = 34,

541 
SPI1_IRQn
 = 35,

542 
SPI2_IRQn
 = 36,

543 
USART1_IRQn
 = 37,

544 
USART2_IRQn
 = 38,

545 
USART3_IRQn
 = 39,

546 
EXTI15_10_IRQn
 = 40,

547 
RTC_Arm_IRQn
 = 41,

548 
OTG_FS_WKUP_IRQn
 = 42,

549 
TIM8_BRK_TIM12_IRQn
 = 43,

550 
TIM8_UP_TIM13_IRQn
 = 44,

551 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

552 
TIM8_CC_IRQn
 = 46,

553 
DMA1_Sm7_IRQn
 = 47,

554 
FMC_IRQn
 = 48,

555 
SDIO_IRQn
 = 49,

556 
TIM5_IRQn
 = 50,

557 
SPI3_IRQn
 = 51,

558 
UART4_IRQn
 = 52,

559 
UART5_IRQn
 = 53,

560 
TIM6_DAC_IRQn
 = 54,

561 
TIM7_IRQn
 = 55,

562 
DMA2_Sm0_IRQn
 = 56,

563 
DMA2_Sm1_IRQn
 = 57,

564 
DMA2_Sm2_IRQn
 = 58,

565 
DMA2_Sm3_IRQn
 = 59,

566 
DMA2_Sm4_IRQn
 = 60,

567 
ETH_IRQn
 = 61,

568 
ETH_WKUP_IRQn
 = 62,

569 
CAN2_TX_IRQn
 = 63,

570 
CAN2_RX0_IRQn
 = 64,

571 
CAN2_RX1_IRQn
 = 65,

572 
CAN2_SCE_IRQn
 = 66,

573 
OTG_FS_IRQn
 = 67,

574 
DMA2_Sm5_IRQn
 = 68,

575 
DMA2_Sm6_IRQn
 = 69,

576 
DMA2_Sm7_IRQn
 = 70,

577 
USART6_IRQn
 = 71,

578 
I2C3_EV_IRQn
 = 72,

579 
I2C3_ER_IRQn
 = 73,

580 
OTG_HS_EP1_OUT_IRQn
 = 74,

581 
OTG_HS_EP1_IN_IRQn
 = 75,

582 
OTG_HS_WKUP_IRQn
 = 76,

583 
OTG_HS_IRQn
 = 77,

584 
DCMI_IRQn
 = 78,

585 
CRYP_IRQn
 = 79,

586 
HASH_RNG_IRQn
 = 80,

587 
FPU_IRQn
 = 81,

588 
UART7_IRQn
 = 82,

589 
UART8_IRQn
 = 83,

590 
SPI4_IRQn
 = 84,

591 
SPI5_IRQn
 = 85,

592 
SPI6_IRQn
 = 86,

593 
SAI1_IRQn
 = 87,

594 
LTDC_IRQn
 = 88,

595 
LTDC_ER_IRQn
 = 89,

596 
DMA2D_IRQn
 = 90,

597 
QUADSPI_IRQn
 = 91,

598 
DSI_IRQn
 = 92

601 #i
	`defed
(
STM32F446xx
)

602 
CAN1_TX_IRQn
 = 19,

603 
CAN1_RX0_IRQn
 = 20,

604 
CAN1_RX1_IRQn
 = 21,

605 
CAN1_SCE_IRQn
 = 22,

606 
EXTI9_5_IRQn
 = 23,

607 
TIM1_BRK_TIM9_IRQn
 = 24,

608 
TIM1_UP_TIM10_IRQn
 = 25,

609 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

610 
TIM1_CC_IRQn
 = 27,

611 
TIM2_IRQn
 = 28,

612 
TIM3_IRQn
 = 29,

613 
TIM4_IRQn
 = 30,

614 
I2C1_EV_IRQn
 = 31,

615 
I2C1_ER_IRQn
 = 32,

616 
I2C2_EV_IRQn
 = 33,

617 
I2C2_ER_IRQn
 = 34,

618 
SPI1_IRQn
 = 35,

619 
SPI2_IRQn
 = 36,

620 
USART1_IRQn
 = 37,

621 
USART2_IRQn
 = 38,

622 
USART3_IRQn
 = 39,

623 
EXTI15_10_IRQn
 = 40,

624 
RTC_Arm_IRQn
 = 41,

625 
OTG_FS_WKUP_IRQn
 = 42,

626 
TIM8_BRK_IRQn
 = 43,

627 
TIM8_BRK_TIM12_IRQn
 = 43,

628 
TIM8_UP_TIM13_IRQn
 = 44,

629 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

630 
DMA1_Sm7_IRQn
 = 47,

631 
FMC_IRQn
 = 48,

632 
SDIO_IRQn
 = 49,

633 
TIM5_IRQn
 = 50,

634 
SPI3_IRQn
 = 51,

635 
UART4_IRQn
 = 52,

636 
UART5_IRQn
 = 53,

637 
TIM6_DAC_IRQn
 = 54,

638 
TIM7_IRQn
 = 55,

639 
DMA2_Sm0_IRQn
 = 56,

640 
DMA2_Sm1_IRQn
 = 57,

641 
DMA2_Sm2_IRQn
 = 58,

642 
DMA2_Sm3_IRQn
 = 59,

643 
DMA2_Sm4_IRQn
 = 60,

644 
CAN2_TX_IRQn
 = 63,

645 
CAN2_RX0_IRQn
 = 64,

646 
CAN2_RX1_IRQn
 = 65,

647 
CAN2_SCE_IRQn
 = 66,

648 
OTG_FS_IRQn
 = 67,

649 
DMA2_Sm5_IRQn
 = 68,

650 
DMA2_Sm6_IRQn
 = 69,

651 
DMA2_Sm7_IRQn
 = 70,

652 
USART6_IRQn
 = 71,

653 
I2C3_EV_IRQn
 = 72,

654 
I2C3_ER_IRQn
 = 73,

655 
OTG_HS_EP1_OUT_IRQn
 = 74,

656 
OTG_HS_EP1_IN_IRQn
 = 75,

657 
OTG_HS_WKUP_IRQn
 = 76,

658 
OTG_HS_IRQn
 = 77,

659 
DCMI_IRQn
 = 78,

660 
FPU_IRQn
 = 81,

661 
SPI4_IRQn
 = 84,

662 
SAI1_IRQn
 = 87,

663 
SAI2_IRQn
 = 91,

664 
QUADSPI_IRQn
 = 92,

665 
CEC_IRQn
 = 93,

666 
SPDIF_RX_IRQn
 = 94,

667 
FMPI2C1_EV_IRQn
 = 95,

668 
FMPI2C1_ER_IRQn
 = 96

671 #i
	`defed
(
STM32F412xG
)

672 
CAN1_TX_IRQn
 = 19,

673 
CAN1_RX0_IRQn
 = 20,

674 
CAN1_RX1_IRQn
 = 21,

675 
CAN1_SCE_IRQn
 = 22,

676 
EXTI9_5_IRQn
 = 23,

677 
TIM1_BRK_TIM9_IRQn
 = 24,

678 
TIM1_UP_TIM10_IRQn
 = 25,

679 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

680 
TIM1_CC_IRQn
 = 27,

681 
TIM2_IRQn
 = 28,

682 
TIM3_IRQn
 = 29,

683 
TIM4_IRQn
 = 30,

684 
I2C1_EV_IRQn
 = 31,

685 
I2C1_ER_IRQn
 = 32,

686 
I2C2_EV_IRQn
 = 33,

687 
I2C2_ER_IRQn
 = 34,

688 
SPI1_IRQn
 = 35,

689 
SPI2_IRQn
 = 36,

690 
USART1_IRQn
 = 37,

691 
USART2_IRQn
 = 38,

692 
USART3_IRQn
 = 39,

693 
EXTI15_10_IRQn
 = 40,

694 
RTC_Arm_IRQn
 = 41,

695 
OTG_FS_WKUP_IRQn
 = 42,

696 
TIM8_BRK_TIM12_IRQn
 = 43,

697 
TIM8_UP_TIM13_IRQn
 = 44,

698 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

699 
TIM8_CC_IRQn
 = 46,

700 
DMA1_Sm7_IRQn
 = 47,

701 
FSMC_IRQn
 = 48,

702 
SDIO_IRQn
 = 49,

703 
TIM5_IRQn
 = 50,

704 
SPI3_IRQn
 = 51,

705 
TIM6_IRQn
 = 54,

706 
TIM7_IRQn
 = 55,

707 
DMA2_Sm0_IRQn
 = 56,

708 
DMA2_Sm1_IRQn
 = 57,

709 
DMA2_Sm2_IRQn
 = 58,

710 
DMA2_Sm3_IRQn
 = 59,

711 
DMA2_Sm4_IRQn
 = 60,

712 
DFSDM1_FLT0_IRQn
 = 61,

713 
DFSDM1_FLT1_IRQn
 = 62,

714 
CAN2_TX_IRQn
 = 63,

715 
CAN2_RX0_IRQn
 = 64,

716 
CAN2_RX1_IRQn
 = 65,

717 
CAN2_SCE_IRQn
 = 66,

718 
OTG_FS_IRQn
 = 67,

719 
DMA2_Sm5_IRQn
 = 68,

720 
DMA2_Sm6_IRQn
 = 69,

721 
DMA2_Sm7_IRQn
 = 70,

722 
USART6_IRQn
 = 71,

723 
I2C3_EV_IRQn
 = 72,

724 
I2C3_ER_IRQn
 = 73,

725 
RNG_IRQn
 = 80,

726 
FPU_IRQn
 = 81,

727 
SPI4_IRQn
 = 84,

728 
SPI5_IRQn
 = 85,

729 
QUADSPI_IRQn
 = 92,

730 
FMPI2C1_EV_IRQn
 = 95,

731 
FMPI2C1_ER_IRQn
 = 96

734 #i
	`defed
(
STM32F413_423xx
)

735 
CAN1_TX_IRQn
 = 19,

736 
CAN1_RX0_IRQn
 = 20,

737 
CAN1_RX1_IRQn
 = 21,

738 
CAN1_SCE_IRQn
 = 22,

739 
EXTI9_5_IRQn
 = 23,

740 
TIM1_BRK_TIM9_IRQn
 = 24,

741 
TIM1_UP_TIM10_IRQn
 = 25,

742 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

743 
TIM1_CC_IRQn
 = 27,

744 
TIM2_IRQn
 = 28,

745 
TIM3_IRQn
 = 29,

746 
TIM4_IRQn
 = 30,

747 
I2C1_EV_IRQn
 = 31,

748 
I2C1_ER_IRQn
 = 32,

749 
I2C2_EV_IRQn
 = 33,

750 
I2C2_ER_IRQn
 = 34,

751 
SPI1_IRQn
 = 35,

752 
SPI2_IRQn
 = 36,

753 
USART1_IRQn
 = 37,

754 
USART2_IRQn
 = 38,

755 
USART3_IRQn
 = 39,

756 
EXTI15_10_IRQn
 = 40,

757 
RTC_Arm_IRQn
 = 41,

758 
OTG_FS_WKUP_IRQn
 = 42,

759 
TIM8_BRK_TIM12_IRQn
 = 43,

760 
TIM8_UP_TIM13_IRQn
 = 44,

761 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

762 
TIM8_CC_IRQn
 = 46,

763 
DMA1_Sm7_IRQn
 = 47,

764 
SDIO_IRQn
 = 49,

765 
TIM5_IRQn
 = 50,

766 
SPI3_IRQn
 = 51,

767 
UART4_IRQn
 = 52,

768 
UART5_IRQn
 = 53,

769 
TIM6_DAC_IRQn
 = 54,

770 
TIM7_IRQn
 = 55,

771 
DMA2_Sm0_IRQn
 = 56,

772 
DMA2_Sm1_IRQn
 = 57,

773 
DMA2_Sm2_IRQn
 = 58,

774 
DMA2_Sm3_IRQn
 = 59,

775 
DMA2_Sm4_IRQn
 = 60,

776 
DFSDM1_FLT0_IRQn
 = 61,

777 
DFSDM1_FLT1_IRQn
 = 62,

778 
CAN2_TX_IRQn
 = 63,

779 
CAN2_RX0_IRQn
 = 64,

780 
CAN2_RX1_IRQn
 = 65,

781 
CAN2_SCE_IRQn
 = 66,

782 
OTG_FS_IRQn
 = 67,

783 
DMA2_Sm5_IRQn
 = 68,

784 
DMA2_Sm6_IRQn
 = 69,

785 
DMA2_Sm7_IRQn
 = 70,

786 
USART6_IRQn
 = 71,

787 
I2C3_EV_IRQn
 = 72,

788 
I2C3_ER_IRQn
 = 73,

789 
CAN3_TX_IRQn
 = 74,

790 
CAN3_RX0_IRQn
 = 75,

791 
CAN3_RX1_IRQn
 = 76,

792 
CAN3_SCE_IRQn
 = 77,

793 
RNG_IRQn
 = 80,

794 
FPU_IRQn
 = 81,

795 
UART7_IRQn
 = 82,

796 
UART8_IRQn
 = 83,

797 
SPI4_IRQn
 = 84,

798 
SPI5_IRQn
 = 85,

799 
SAI1_IRQn
 = 87,

800 
UART9_IRQn
 = 88,

801 
UART10_IRQn
 = 89,

802 
QUADSPI_IRQn
 = 92,

803 
FMPI2C1_EV_IRQn
 = 95,

804 
FMPI2C1_ER_IRQn
 = 96,

805 
LPTIM1_IRQn
 = 97,

806 
DFSDM2_FLT0_IRQn
 = 98,

807 
DFSDM2_FLT1_IRQn
 = 99,

808 
DFSDM2_FLT2_IRQn
 = 100,

809 
DFSDM2_FLT3_IRQn
 = 101

811 } 
	tIRQn_Ty
;

817 
	~"ce_cm4.h
"

818 
	~"syem_m32f4xx.h
"

819 
	~<dt.h
>

825 
t32_t
 
	ts32
;

826 
t16_t
 
	ts16
;

827 
t8_t
 
	ts8
;

829 cڡ 
	tt32_t
 
	tsc32
;

830 cڡ 
	tt16_t
 
	tsc16
;

831 cڡ 
	tt8_t
 
	tsc8
;

833 
__IO
 
	tt32_t
 
	tvs32
;

834 
__IO
 
	tt16_t
 
	tvs16
;

835 
__IO
 
	tt8_t
 
	tvs8
;

837 
__I
 
	tt32_t
 
	tvsc32
;

838 
__I
 
	tt16_t
 
	tvsc16
;

839 
__I
 
	tt8_t
 
	tvsc8
;

841 
ut32_t
 
	tu32
;

842 
ut16_t
 
	tu16
;

843 
ut8_t
 
	tu8
;

845 cڡ 
	tut32_t
 
	tuc32
;

846 cڡ 
	tut16_t
 
	tuc16
;

847 cڡ 
	tut8_t
 
	tuc8
;

849 
__IO
 
	tut32_t
 
	tvu32
;

850 
__IO
 
	tut16_t
 
	tvu16
;

851 
__IO
 
	tut8_t
 
	tvu8
;

853 
__I
 
	tut32_t
 
	tvuc32
;

854 
__I
 
	tut16_t
 
	tvuc16
;

855 
__I
 
	tut8_t
 
	tvuc8
;

857 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

859 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

860 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

862 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

878 
__IO
 
ut32_t
 
SR
;

879 
__IO
 
ut32_t
 
CR1
;

880 
__IO
 
ut32_t
 
CR2
;

881 
__IO
 
ut32_t
 
SMPR1
;

882 
__IO
 
ut32_t
 
SMPR2
;

883 
__IO
 
ut32_t
 
JOFR1
;

884 
__IO
 
ut32_t
 
JOFR2
;

885 
__IO
 
ut32_t
 
JOFR3
;

886 
__IO
 
ut32_t
 
JOFR4
;

887 
__IO
 
ut32_t
 
HTR
;

888 
__IO
 
ut32_t
 
LTR
;

889 
__IO
 
ut32_t
 
SQR1
;

890 
__IO
 
ut32_t
 
SQR2
;

891 
__IO
 
ut32_t
 
SQR3
;

892 
__IO
 
ut32_t
 
JSQR
;

893 
__IO
 
ut32_t
 
JDR1
;

894 
__IO
 
ut32_t
 
JDR2
;

895 
__IO
 
ut32_t
 
JDR3
;

896 
__IO
 
ut32_t
 
JDR4
;

897 
__IO
 
ut32_t
 
DR
;

898 } 
	tADC_TyDef
;

902 
__IO
 
ut32_t
 
CSR
;

903 
__IO
 
ut32_t
 
CCR
;

904 
__IO
 
ut32_t
 
CDR
;

906 } 
	tADC_Comm_TyDef
;

915 
__IO
 
ut32_t
 
TIR
;

916 
__IO
 
ut32_t
 
TDTR
;

917 
__IO
 
ut32_t
 
TDLR
;

918 
__IO
 
ut32_t
 
TDHR
;

919 } 
	tCAN_TxMaBox_TyDef
;

927 
__IO
 
ut32_t
 
RIR
;

928 
__IO
 
ut32_t
 
RDTR
;

929 
__IO
 
ut32_t
 
RDLR
;

930 
__IO
 
ut32_t
 
RDHR
;

931 } 
	tCAN_FIFOMaBox_TyDef
;

939 
__IO
 
ut32_t
 
FR1
;

940 
__IO
 
ut32_t
 
FR2
;

941 } 
	tCAN_FrRegi_TyDef
;

949 
__IO
 
ut32_t
 
MCR
;

950 
__IO
 
ut32_t
 
MSR
;

951 
__IO
 
ut32_t
 
TSR
;

952 
__IO
 
ut32_t
 
RF0R
;

953 
__IO
 
ut32_t
 
RF1R
;

954 
__IO
 
ut32_t
 
IER
;

955 
__IO
 
ut32_t
 
ESR
;

956 
__IO
 
ut32_t
 
BTR
;

957 
ut32_t
 
RESERVED0
[88];

958 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

959 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

960 
ut32_t
 
RESERVED1
[12];

961 
__IO
 
ut32_t
 
FMR
;

962 
__IO
 
ut32_t
 
FM1R
;

963 
ut32_t
 
RESERVED2
;

964 
__IO
 
ut32_t
 
FS1R
;

965 
ut32_t
 
RESERVED3
;

966 
__IO
 
ut32_t
 
FFA1R
;

967 
ut32_t
 
RESERVED4
;

968 
__IO
 
ut32_t
 
FA1R
;

969 
ut32_t
 
RESERVED5
[8];

970 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

971 } 
	tCAN_TyDef
;

973 #i
	`defed
(
STM32F446xx
)

979 
__IO
 
ut32_t
 
CR
;

980 
__IO
 
ut32_t
 
CFGR
;

981 
__IO
 
ut32_t
 
TXDR
;

982 
__IO
 
ut32_t
 
RXDR
;

983 
__IO
 
ut32_t
 
ISR
;

984 
__IO
 
ut32_t
 
IER
;

985 }
	tCEC_TyDef
;

994 
__IO
 
ut32_t
 
DR
;

995 
__IO
 
ut8_t
 
IDR
;

996 
ut8_t
 
RESERVED0
;

997 
ut16_t
 
RESERVED1
;

998 
__IO
 
ut32_t
 
CR
;

999 } 
	tCRC_TyDef
;

1007 
__IO
 
ut32_t
 
CR
;

1008 
__IO
 
ut32_t
 
SWTRIGR
;

1009 
__IO
 
ut32_t
 
DHR12R1
;

1010 
__IO
 
ut32_t
 
DHR12L1
;

1011 
__IO
 
ut32_t
 
DHR8R1
;

1012 
__IO
 
ut32_t
 
DHR12R2
;

1013 
__IO
 
ut32_t
 
DHR12L2
;

1014 
__IO
 
ut32_t
 
DHR8R2
;

1015 
__IO
 
ut32_t
 
DHR12RD
;

1016 
__IO
 
ut32_t
 
DHR12LD
;

1017 
__IO
 
ut32_t
 
DHR8RD
;

1018 
__IO
 
ut32_t
 
DOR1
;

1019 
__IO
 
ut32_t
 
DOR2
;

1020 
__IO
 
ut32_t
 
SR
;

1021 } 
	tDAC_TyDef
;

1023 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

1029 
__IO
 
ut32_t
 
FLTCR1
;

1030 
__IO
 
ut32_t
 
FLTCR2
;

1031 
__IO
 
ut32_t
 
FLTISR
;

1032 
__IO
 
ut32_t
 
FLTICR
;

1033 
__IO
 
ut32_t
 
FLTJCHGR
;

1034 
__IO
 
ut32_t
 
FLTFCR
;

1035 
__IO
 
ut32_t
 
FLTJDATAR
;

1036 
__IO
 
ut32_t
 
FLTRDATAR
;

1037 
__IO
 
ut32_t
 
FLTAWHTR
;

1038 
__IO
 
ut32_t
 
FLTAWLTR
;

1039 
__IO
 
ut32_t
 
FLTAWSR
;

1040 
__IO
 
ut32_t
 
FLTAWCFR
;

1041 
__IO
 
ut32_t
 
FLTEXMAX
;

1042 
__IO
 
ut32_t
 
FLTEXMIN
;

1043 
__IO
 
ut32_t
 
FLTCNVTIMR
;

1044 } 
	tDFSDM_Fr_TyDef
;

1051 
__IO
 
ut32_t
 
CHCFGR1
;

1052 
__IO
 
ut32_t
 
CHCFGR2
;

1053 
__IO
 
ut32_t
 
CHAWSCDR
;

1055 
__IO
 
ut32_t
 
CHWDATAR
;

1056 
__IO
 
ut32_t
 
CHDATINR
;

1057 } 
	tDFSDM_Chl_TyDef
;

1060 
	#DFSDM_TyDef
 
DFSDM_Fr_TyDef


	)

1068 
__IO
 
ut32_t
 
IDCODE
;

1069 
__IO
 
ut32_t
 
CR
;

1070 
__IO
 
ut32_t
 
APB1FZ
;

1071 
__IO
 
ut32_t
 
APB2FZ
;

1072 }
	tDBGMCU_TyDef
;

1080 
__IO
 
ut32_t
 
CR
;

1081 
__IO
 
ut32_t
 
SR
;

1082 
__IO
 
ut32_t
 
RISR
;

1083 
__IO
 
ut32_t
 
IER
;

1084 
__IO
 
ut32_t
 
MISR
;

1085 
__IO
 
ut32_t
 
ICR
;

1086 
__IO
 
ut32_t
 
ESCR
;

1087 
__IO
 
ut32_t
 
ESUR
;

1088 
__IO
 
ut32_t
 
CWSTRTR
;

1089 
__IO
 
ut32_t
 
CWSIZER
;

1090 
__IO
 
ut32_t
 
DR
;

1091 } 
	tDCMI_TyDef
;

1099 
__IO
 
ut32_t
 
CR
;

1100 
__IO
 
ut32_t
 
NDTR
;

1101 
__IO
 
ut32_t
 
PAR
;

1102 
__IO
 
ut32_t
 
M0AR
;

1103 
__IO
 
ut32_t
 
M1AR
;

1104 
__IO
 
ut32_t
 
FCR
;

1105 } 
	tDMA_Sm_TyDef
;

1109 
__IO
 
ut32_t
 
LISR
;

1110 
__IO
 
ut32_t
 
HISR
;

1111 
__IO
 
ut32_t
 
LIFCR
;

1112 
__IO
 
ut32_t
 
HIFCR
;

1113 } 
	tDMA_TyDef
;

1121 
__IO
 
ut32_t
 
CR
;

1122 
__IO
 
ut32_t
 
ISR
;

1123 
__IO
 
ut32_t
 
IFCR
;

1124 
__IO
 
ut32_t
 
FGMAR
;

1125 
__IO
 
ut32_t
 
FGOR
;

1126 
__IO
 
ut32_t
 
BGMAR
;

1127 
__IO
 
ut32_t
 
BGOR
;

1128 
__IO
 
ut32_t
 
FGPFCCR
;

1129 
__IO
 
ut32_t
 
FGCOLR
;

1130 
__IO
 
ut32_t
 
BGPFCCR
;

1131 
__IO
 
ut32_t
 
BGCOLR
;

1132 
__IO
 
ut32_t
 
FGCMAR
;

1133 
__IO
 
ut32_t
 
BGCMAR
;

1134 
__IO
 
ut32_t
 
OPFCCR
;

1135 
__IO
 
ut32_t
 
OCOLR
;

1136 
__IO
 
ut32_t
 
OMAR
;

1137 
__IO
 
ut32_t
 
OOR
;

1138 
__IO
 
ut32_t
 
NLR
;

1139 
__IO
 
ut32_t
 
LWR
;

1140 
__IO
 
ut32_t
 
AMTCR
;

1141 
ut32_t
 
RESERVED
[236];

1142 
__IO
 
ut32_t
 
FGCLUT
[256];

1143 
__IO
 
ut32_t
 
BGCLUT
[256];

1144 } 
	tDMA2D_TyDef
;

1146 #i
	`defed
(
STM32F469_479xx
)

1153 
__IO
 
ut32_t
 
VR
;

1154 
__IO
 
ut32_t
 
CR
;

1155 
__IO
 
ut32_t
 
CCR
;

1156 
__IO
 
ut32_t
 
LVCIDR
;

1157 
__IO
 
ut32_t
 
LCOLCR
;

1158 
__IO
 
ut32_t
 
LPCR
;

1159 
__IO
 
ut32_t
 
LPMCR
;

1160 
ut32_t
 
RESERVED0
[4];

1161 
__IO
 
ut32_t
 
PCR
;

1162 
__IO
 
ut32_t
 
GVCIDR
;

1163 
__IO
 
ut32_t
 
MCR
;

1164 
__IO
 
ut32_t
 
VMCR
;

1165 
__IO
 
ut32_t
 
VPCR
;

1166 
__IO
 
ut32_t
 
VCCR
;

1167 
__IO
 
ut32_t
 
VNPCR
;

1168 
__IO
 
ut32_t
 
VHSACR
;

1169 
__IO
 
ut32_t
 
VHBPCR
;

1170 
__IO
 
ut32_t
 
VLCR
;

1171 
__IO
 
ut32_t
 
VVSACR
;

1172 
__IO
 
ut32_t
 
VVBPCR
;

1173 
__IO
 
ut32_t
 
VVFPCR
;

1174 
__IO
 
ut32_t
 
VVACR
;

1175 
__IO
 
ut32_t
 
LCCR
;

1176 
__IO
 
ut32_t
 
CMCR
;

1177 
__IO
 
ut32_t
 
GHCR
;

1178 
__IO
 
ut32_t
 
GPDR
;

1179 
__IO
 
ut32_t
 
GPSR
;

1180 
__IO
 
ut32_t
 
TCCR
[6];

1181 
__IO
 
ut32_t
 
TDCR
;

1182 
__IO
 
ut32_t
 
CLCR
;

1183 
__IO
 
ut32_t
 
CLTCR
;

1184 
__IO
 
ut32_t
 
DLTCR
;

1185 
__IO
 
ut32_t
 
PCTLR
;

1186 
__IO
 
ut32_t
 
PCONFR
;

1187 
__IO
 
ut32_t
 
PUCR
;

1188 
__IO
 
ut32_t
 
PTTCR
;

1189 
__IO
 
ut32_t
 
PSR
;

1190 
ut32_t
 
RESERVED1
[2];

1191 
__IO
 
ut32_t
 
ISR
[2];

1192 
__IO
 
ut32_t
 
IER
[2];

1193 
ut32_t
 
RESERVED2
[3];

1194 
__IO
 
ut32_t
 
FIR
[2];

1195 
ut32_t
 
RESERVED3
[8];

1196 
__IO
 
ut32_t
 
VSCR
;

1197 
ut32_t
 
RESERVED4
[2];

1198 
__IO
 
ut32_t
 
LCVCIDR
;

1199 
__IO
 
ut32_t
 
LCCCR
;

1200 
ut32_t
 
RESERVED5
;

1201 
__IO
 
ut32_t
 
LPMCCR
;

1202 
ut32_t
 
RESERVED6
[7];

1203 
__IO
 
ut32_t
 
VMCCR
;

1204 
__IO
 
ut32_t
 
VPCCR
;

1205 
__IO
 
ut32_t
 
VCCCR
;

1206 
__IO
 
ut32_t
 
VNPCCR
;

1207 
__IO
 
ut32_t
 
VHSACCR
;

1208 
__IO
 
ut32_t
 
VHBPCCR
;

1209 
__IO
 
ut32_t
 
VLCCR
;

1210 
__IO
 
ut32_t
 
VVSACCR
;

1211 
__IO
 
ut32_t
 
VVBPCCR
;

1212 
__IO
 
ut32_t
 
VVFPCCR
;

1213 
__IO
 
ut32_t
 
VVACCR
;

1214 
ut32_t
 
RESERVED7
[11];

1215 
__IO
 
ut32_t
 
TDCCR
;

1216 
ut32_t
 
RESERVED8
[155];

1217 
__IO
 
ut32_t
 
WCFGR
;

1218 
__IO
 
ut32_t
 
WCR
;

1219 
__IO
 
ut32_t
 
WIER
;

1220 
__IO
 
ut32_t
 
WISR
;

1221 
__IO
 
ut32_t
 
WIFCR
;

1222 
ut32_t
 
RESERVED9
;

1223 
__IO
 
ut32_t
 
WPCR
[5];

1224 
ut32_t
 
RESERVED10
;

1225 
__IO
 
ut32_t
 
WRPCR
;

1226 } 
	tDSI_TyDef
;

1235 
__IO
 
ut32_t
 
MACCR
;

1236 
__IO
 
ut32_t
 
MACFFR
;

1237 
__IO
 
ut32_t
 
MACHTHR
;

1238 
__IO
 
ut32_t
 
MACHTLR
;

1239 
__IO
 
ut32_t
 
MACMIIAR
;

1240 
__IO
 
ut32_t
 
MACMIIDR
;

1241 
__IO
 
ut32_t
 
MACFCR
;

1242 
__IO
 
ut32_t
 
MACVLANTR
;

1243 
ut32_t
 
RESERVED0
[2];

1244 
__IO
 
ut32_t
 
MACRWUFFR
;

1245 
__IO
 
ut32_t
 
MACPMTCSR
;

1246 
ut32_t
 
RESERVED1
[2];

1247 
__IO
 
ut32_t
 
MACSR
;

1248 
__IO
 
ut32_t
 
MACIMR
;

1249 
__IO
 
ut32_t
 
MACA0HR
;

1250 
__IO
 
ut32_t
 
MACA0LR
;

1251 
__IO
 
ut32_t
 
MACA1HR
;

1252 
__IO
 
ut32_t
 
MACA1LR
;

1253 
__IO
 
ut32_t
 
MACA2HR
;

1254 
__IO
 
ut32_t
 
MACA2LR
;

1255 
__IO
 
ut32_t
 
MACA3HR
;

1256 
__IO
 
ut32_t
 
MACA3LR
;

1257 
ut32_t
 
RESERVED2
[40];

1258 
__IO
 
ut32_t
 
MMCCR
;

1259 
__IO
 
ut32_t
 
MMCRIR
;

1260 
__IO
 
ut32_t
 
MMCTIR
;

1261 
__IO
 
ut32_t
 
MMCRIMR
;

1262 
__IO
 
ut32_t
 
MMCTIMR
;

1263 
ut32_t
 
RESERVED3
[14];

1264 
__IO
 
ut32_t
 
MMCTGFSCCR
;

1265 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

1266 
ut32_t
 
RESERVED4
[5];

1267 
__IO
 
ut32_t
 
MMCTGFCR
;

1268 
ut32_t
 
RESERVED5
[10];

1269 
__IO
 
ut32_t
 
MMCRFCECR
;

1270 
__IO
 
ut32_t
 
MMCRFAECR
;

1271 
ut32_t
 
RESERVED6
[10];

1272 
__IO
 
ut32_t
 
MMCRGUFCR
;

1273 
ut32_t
 
RESERVED7
[334];

1274 
__IO
 
ut32_t
 
PTPTSCR
;

1275 
__IO
 
ut32_t
 
PTPSSIR
;

1276 
__IO
 
ut32_t
 
PTPTSHR
;

1277 
__IO
 
ut32_t
 
PTPTSLR
;

1278 
__IO
 
ut32_t
 
PTPTSHUR
;

1279 
__IO
 
ut32_t
 
PTPTSLUR
;

1280 
__IO
 
ut32_t
 
PTPTSAR
;

1281 
__IO
 
ut32_t
 
PTPTTHR
;

1282 
__IO
 
ut32_t
 
PTPTTLR
;

1283 
__IO
 
ut32_t
 
RESERVED8
;

1284 
__IO
 
ut32_t
 
PTPTSSR
;

1285 
ut32_t
 
RESERVED9
[565];

1286 
__IO
 
ut32_t
 
DMABMR
;

1287 
__IO
 
ut32_t
 
DMATPDR
;

1288 
__IO
 
ut32_t
 
DMARPDR
;

1289 
__IO
 
ut32_t
 
DMARDLAR
;

1290 
__IO
 
ut32_t
 
DMATDLAR
;

1291 
__IO
 
ut32_t
 
DMASR
;

1292 
__IO
 
ut32_t
 
DMAOMR
;

1293 
__IO
 
ut32_t
 
DMAIER
;

1294 
__IO
 
ut32_t
 
DMAMFBOCR
;

1295 
__IO
 
ut32_t
 
DMARSWTR
;

1296 
ut32_t
 
RESERVED10
[8];

1297 
__IO
 
ut32_t
 
DMACHTDR
;

1298 
__IO
 
ut32_t
 
DMACHRDR
;

1299 
__IO
 
ut32_t
 
DMACHTBAR
;

1300 
__IO
 
ut32_t
 
DMACHRBAR
;

1301 } 
	tETH_TyDef
;

1309 
__IO
 
ut32_t
 
IMR
;

1310 
__IO
 
ut32_t
 
EMR
;

1311 
__IO
 
ut32_t
 
RTSR
;

1312 
__IO
 
ut32_t
 
FTSR
;

1313 
__IO
 
ut32_t
 
SWIER
;

1314 
__IO
 
ut32_t
 
PR
;

1315 } 
	tEXTI_TyDef
;

1323 
__IO
 
ut32_t
 
ACR
;

1324 
__IO
 
ut32_t
 
KEYR
;

1325 
__IO
 
ut32_t
 
OPTKEYR
;

1326 
__IO
 
ut32_t
 
SR
;

1327 
__IO
 
ut32_t
 
CR
;

1328 
__IO
 
ut32_t
 
OPTCR
;

1329 
__IO
 
ut32_t
 
OPTCR1
;

1330 } 
	tFLASH_TyDef
;

1332 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

1339 
__IO
 
ut32_t
 
BTCR
[8];

1340 } 
	tFSMC_Bk1_TyDef
;

1348 
__IO
 
ut32_t
 
BWTR
[7];

1349 } 
	tFSMC_Bk1E_TyDef
;

1357 
__IO
 
ut32_t
 
PCR2
;

1358 
__IO
 
ut32_t
 
SR2
;

1359 
__IO
 
ut32_t
 
PMEM2
;

1360 
__IO
 
ut32_t
 
PATT2
;

1361 
ut32_t
 
RESERVED0
;

1362 
__IO
 
ut32_t
 
ECCR2
;

1363 } 
	tFSMC_Bk2_TyDef
;

1371 
__IO
 
ut32_t
 
PCR3
;

1372 
__IO
 
ut32_t
 
SR3
;

1373 
__IO
 
ut32_t
 
PMEM3
;

1374 
__IO
 
ut32_t
 
PATT3
;

1375 
ut32_t
 
RESERVED0
;

1376 
__IO
 
ut32_t
 
ECCR3
;

1377 } 
	tFSMC_Bk3_TyDef
;

1385 
__IO
 
ut32_t
 
PCR4
;

1386 
__IO
 
ut32_t
 
SR4
;

1387 
__IO
 
ut32_t
 
PMEM4
;

1388 
__IO
 
ut32_t
 
PATT4
;

1389 
__IO
 
ut32_t
 
PIO4
;

1390 } 
	tFSMC_Bk4_TyDef
;

1393 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1400 
__IO
 
ut32_t
 
BTCR
[8];

1401 } 
	tFMC_Bk1_TyDef
;

1409 
__IO
 
ut32_t
 
BWTR
[7];

1410 } 
	tFMC_Bk1E_TyDef
;

1418 
__IO
 
ut32_t
 
PCR2
;

1419 
__IO
 
ut32_t
 
SR2
;

1420 
__IO
 
ut32_t
 
PMEM2
;

1421 
__IO
 
ut32_t
 
PATT2
;

1422 
ut32_t
 
RESERVED0
;

1423 
__IO
 
ut32_t
 
ECCR2
;

1424 } 
	tFMC_Bk2_TyDef
;

1432 
__IO
 
ut32_t
 
PCR3
;

1433 
__IO
 
ut32_t
 
SR3
;

1434 
__IO
 
ut32_t
 
PMEM3
;

1435 
__IO
 
ut32_t
 
PATT3
;

1436 
ut32_t
 
RESERVED0
;

1437 
__IO
 
ut32_t
 
ECCR3
;

1438 } 
	tFMC_Bk3_TyDef
;

1446 
__IO
 
ut32_t
 
PCR4
;

1447 
__IO
 
ut32_t
 
SR4
;

1448 
__IO
 
ut32_t
 
PMEM4
;

1449 
__IO
 
ut32_t
 
PATT4
;

1450 
__IO
 
ut32_t
 
PIO4
;

1451 } 
	tFMC_Bk4_TyDef
;

1459 
__IO
 
ut32_t
 
SDCR
[2];

1460 
__IO
 
ut32_t
 
SDTR
[2];

1461 
__IO
 
ut32_t
 
SDCMR
;

1462 
__IO
 
ut32_t
 
SDRTR
;

1463 
__IO
 
ut32_t
 
SDSR
;

1464 } 
	tFMC_Bk5_6_TyDef
;

1473 
__IO
 
ut32_t
 
MODER
;

1474 
__IO
 
ut32_t
 
OTYPER
;

1475 
__IO
 
ut32_t
 
OSPEEDR
;

1476 
__IO
 
ut32_t
 
PUPDR
;

1477 
__IO
 
ut32_t
 
IDR
;

1478 
__IO
 
ut32_t
 
ODR
;

1479 
__IO
 
ut16_t
 
BSRRL
;

1480 
__IO
 
ut16_t
 
BSRRH
;

1481 
__IO
 
ut32_t
 
LCKR
;

1482 
__IO
 
ut32_t
 
AFR
[2];

1483 } 
	tGPIO_TyDef
;

1491 
__IO
 
ut32_t
 
MEMRMP
;

1492 
__IO
 
ut32_t
 
PMC
;

1493 
__IO
 
ut32_t
 
EXTICR
[4];

1494 #i
	`defed
 (
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

1495 
ut32_t
 
RESERVED
;

1496 
__IO
 
ut32_t
 
CFGR2
;

1497 
__IO
 
ut32_t
 
CMPCR
;

1498 
ut32_t
 
RESERVED1
[2];

1499 
__IO
 
ut32_t
 
CFGR
;

1501 
ut32_t
 
RESERVED
[2];

1502 
__IO
 
ut32_t
 
CMPCR
;

1504 #i
	`defed
(
STM32F413_423xx
)

1505 
__IO
 
ut32_t
 
MCHDLYCR
;

1507 } 
	tSYSCFG_TyDef
;

1515 
__IO
 
ut16_t
 
CR1
;

1516 
ut16_t
 
RESERVED0
;

1517 
__IO
 
ut16_t
 
CR2
;

1518 
ut16_t
 
RESERVED1
;

1519 
__IO
 
ut16_t
 
OAR1
;

1520 
ut16_t
 
RESERVED2
;

1521 
__IO
 
ut16_t
 
OAR2
;

1522 
ut16_t
 
RESERVED3
;

1523 
__IO
 
ut16_t
 
DR
;

1524 
ut16_t
 
RESERVED4
;

1525 
__IO
 
ut16_t
 
SR1
;

1526 
ut16_t
 
RESERVED5
;

1527 
__IO
 
ut16_t
 
SR2
;

1528 
ut16_t
 
RESERVED6
;

1529 
__IO
 
ut16_t
 
CCR
;

1530 
ut16_t
 
RESERVED7
;

1531 
__IO
 
ut16_t
 
TRISE
;

1532 
ut16_t
 
RESERVED8
;

1533 
__IO
 
ut16_t
 
FLTR
;

1534 
ut16_t
 
RESERVED9
;

1535 } 
	tI2C_TyDef
;

1537 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

1544 
__IO
 
ut32_t
 
CR1
;

1545 
__IO
 
ut32_t
 
CR2
;

1546 
__IO
 
ut32_t
 
OAR1
;

1547 
__IO
 
ut32_t
 
OAR2
;

1548 
__IO
 
ut32_t
 
TIMINGR
;

1549 
__IO
 
ut32_t
 
TIMEOUTR
;

1550 
__IO
 
ut32_t
 
ISR
;

1551 
__IO
 
ut32_t
 
ICR
;

1552 
__IO
 
ut32_t
 
PECR
;

1553 
__IO
 
ut32_t
 
RXDR
;

1554 
__IO
 
ut32_t
 
TXDR
;

1555 }
	tFMPI2C_TyDef
;

1564 
__IO
 
ut32_t
 
KR
;

1565 
__IO
 
ut32_t
 
PR
;

1566 
__IO
 
ut32_t
 
RLR
;

1567 
__IO
 
ut32_t
 
SR
;

1568 } 
	tIWDG_TyDef
;

1576 
ut32_t
 
RESERVED0
[2];

1577 
__IO
 
ut32_t
 
SSCR
;

1578 
__IO
 
ut32_t
 
BPCR
;

1579 
__IO
 
ut32_t
 
AWCR
;

1580 
__IO
 
ut32_t
 
TWCR
;

1581 
__IO
 
ut32_t
 
GCR
;

1582 
ut32_t
 
RESERVED1
[2];

1583 
__IO
 
ut32_t
 
SRCR
;

1584 
ut32_t
 
RESERVED2
[1];

1585 
__IO
 
ut32_t
 
BCCR
;

1586 
ut32_t
 
RESERVED3
[1];

1587 
__IO
 
ut32_t
 
IER
;

1588 
__IO
 
ut32_t
 
ISR
;

1589 
__IO
 
ut32_t
 
ICR
;

1590 
__IO
 
ut32_t
 
LIPCR
;

1591 
__IO
 
ut32_t
 
CPSR
;

1592 
__IO
 
ut32_t
 
CDSR
;

1593 } 
	tLTDC_TyDef
;

1601 
__IO
 
ut32_t
 
CR
;

1602 
__IO
 
ut32_t
 
WHPCR
;

1603 
__IO
 
ut32_t
 
WVPCR
;

1604 
__IO
 
ut32_t
 
CKCR
;

1605 
__IO
 
ut32_t
 
PFCR
;

1606 
__IO
 
ut32_t
 
CACR
;

1607 
__IO
 
ut32_t
 
DCCR
;

1608 
__IO
 
ut32_t
 
BFCR
;

1609 
ut32_t
 
RESERVED0
[2];

1610 
__IO
 
ut32_t
 
CFBAR
;

1611 
__IO
 
ut32_t
 
CFBLR
;

1612 
__IO
 
ut32_t
 
CFBLNR
;

1613 
ut32_t
 
RESERVED1
[3];

1614 
__IO
 
ut32_t
 
CLUTWR
;

1616 } 
	tLTDC_Lay_TyDef
;

1624 
__IO
 
ut32_t
 
CR
;

1625 
__IO
 
ut32_t
 
CSR
;

1626 } 
	tPWR_TyDef
;

1634 
__IO
 
ut32_t
 
CR
;

1635 
__IO
 
ut32_t
 
PLLCFGR
;

1636 
__IO
 
ut32_t
 
CFGR
;

1637 
__IO
 
ut32_t
 
CIR
;

1638 
__IO
 
ut32_t
 
AHB1RSTR
;

1639 
__IO
 
ut32_t
 
AHB2RSTR
;

1640 
__IO
 
ut32_t
 
AHB3RSTR
;

1641 
ut32_t
 
RESERVED0
;

1642 
__IO
 
ut32_t
 
APB1RSTR
;

1643 
__IO
 
ut32_t
 
APB2RSTR
;

1644 
ut32_t
 
RESERVED1
[2];

1645 
__IO
 
ut32_t
 
AHB1ENR
;

1646 
__IO
 
ut32_t
 
AHB2ENR
;

1647 
__IO
 
ut32_t
 
AHB3ENR
;

1648 
ut32_t
 
RESERVED2
;

1649 
__IO
 
ut32_t
 
APB1ENR
;

1650 
__IO
 
ut32_t
 
APB2ENR
;

1651 
ut32_t
 
RESERVED3
[2];

1652 
__IO
 
ut32_t
 
AHB1LPENR
;

1653 
__IO
 
ut32_t
 
AHB2LPENR
;

1654 
__IO
 
ut32_t
 
AHB3LPENR
;

1655 
ut32_t
 
RESERVED4
;

1656 
__IO
 
ut32_t
 
APB1LPENR
;

1657 
__IO
 
ut32_t
 
APB2LPENR
;

1658 
ut32_t
 
RESERVED5
[2];

1659 
__IO
 
ut32_t
 
BDCR
;

1660 
__IO
 
ut32_t
 
CSR
;

1661 
ut32_t
 
RESERVED6
[2];

1662 
__IO
 
ut32_t
 
SSCGR
;

1663 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1664 
__IO
 
ut32_t
 
PLLSAICFGR
;

1665 
__IO
 
ut32_t
 
DCKCFGR
;

1666 
__IO
 
ut32_t
 
CKGATENR
;

1667 
__IO
 
ut32_t
 
DCKCFGR2
;

1669 } 
	tRCC_TyDef
;

1677 
__IO
 
ut32_t
 
TR
;

1678 
__IO
 
ut32_t
 
DR
;

1679 
__IO
 
ut32_t
 
CR
;

1680 
__IO
 
ut32_t
 
ISR
;

1681 
__IO
 
ut32_t
 
PRER
;

1682 
__IO
 
ut32_t
 
WUTR
;

1683 
__IO
 
ut32_t
 
CALIBR
;

1684 
__IO
 
ut32_t
 
ALRMAR
;

1685 
__IO
 
ut32_t
 
ALRMBR
;

1686 
__IO
 
ut32_t
 
WPR
;

1687 
__IO
 
ut32_t
 
SSR
;

1688 
__IO
 
ut32_t
 
SHIFTR
;

1689 
__IO
 
ut32_t
 
TSTR
;

1690 
__IO
 
ut32_t
 
TSDR
;

1691 
__IO
 
ut32_t
 
TSSSR
;

1692 
__IO
 
ut32_t
 
CALR
;

1693 
__IO
 
ut32_t
 
TAFCR
;

1694 
__IO
 
ut32_t
 
ALRMASSR
;

1695 
__IO
 
ut32_t
 
ALRMBSSR
;

1696 
ut32_t
 
RESERVED7
;

1697 
__IO
 
ut32_t
 
BKP0R
;

1698 
__IO
 
ut32_t
 
BKP1R
;

1699 
__IO
 
ut32_t
 
BKP2R
;

1700 
__IO
 
ut32_t
 
BKP3R
;

1701 
__IO
 
ut32_t
 
BKP4R
;

1702 
__IO
 
ut32_t
 
BKP5R
;

1703 
__IO
 
ut32_t
 
BKP6R
;

1704 
__IO
 
ut32_t
 
BKP7R
;

1705 
__IO
 
ut32_t
 
BKP8R
;

1706 
__IO
 
ut32_t
 
BKP9R
;

1707 
__IO
 
ut32_t
 
BKP10R
;

1708 
__IO
 
ut32_t
 
BKP11R
;

1709 
__IO
 
ut32_t
 
BKP12R
;

1710 
__IO
 
ut32_t
 
BKP13R
;

1711 
__IO
 
ut32_t
 
BKP14R
;

1712 
__IO
 
ut32_t
 
BKP15R
;

1713 
__IO
 
ut32_t
 
BKP16R
;

1714 
__IO
 
ut32_t
 
BKP17R
;

1715 
__IO
 
ut32_t
 
BKP18R
;

1716 
__IO
 
ut32_t
 
BKP19R
;

1717 } 
	tRTC_TyDef
;

1726 
__IO
 
ut32_t
 
GCR
;

1727 } 
	tSAI_TyDef
;

1731 
__IO
 
ut32_t
 
CR1
;

1732 
__IO
 
ut32_t
 
CR2
;

1733 
__IO
 
ut32_t
 
FRCR
;

1734 
__IO
 
ut32_t
 
SLOTR
;

1735 
__IO
 
ut32_t
 
IMR
;

1736 
__IO
 
ut32_t
 
SR
;

1737 
__IO
 
ut32_t
 
CLRFR
;

1738 
__IO
 
ut32_t
 
DR
;

1739 } 
	tSAI_Block_TyDef
;

1747 
__IO
 
ut32_t
 
POWER
;

1748 
__IO
 
ut32_t
 
CLKCR
;

1749 
__IO
 
ut32_t
 
ARG
;

1750 
__IO
 
ut32_t
 
CMD
;

1751 
__I
 
ut32_t
 
RESPCMD
;

1752 
__I
 
ut32_t
 
RESP1
;

1753 
__I
 
ut32_t
 
RESP2
;

1754 
__I
 
ut32_t
 
RESP3
;

1755 
__I
 
ut32_t
 
RESP4
;

1756 
__IO
 
ut32_t
 
DTIMER
;

1757 
__IO
 
ut32_t
 
DLEN
;

1758 
__IO
 
ut32_t
 
DCTRL
;

1759 
__I
 
ut32_t
 
DCOUNT
;

1760 
__I
 
ut32_t
 
STA
;

1761 
__IO
 
ut32_t
 
ICR
;

1762 
__IO
 
ut32_t
 
MASK
;

1763 
ut32_t
 
RESERVED0
[2];

1764 
__I
 
ut32_t
 
FIFOCNT
;

1765 
ut32_t
 
RESERVED1
[13];

1766 
__IO
 
ut32_t
 
FIFO
;

1767 } 
	tSDIO_TyDef
;

1775 
__IO
 
ut16_t
 
CR1
;

1776 
ut16_t
 
RESERVED0
;

1777 
__IO
 
ut16_t
 
CR2
;

1778 
ut16_t
 
RESERVED1
;

1779 
__IO
 
ut16_t
 
SR
;

1780 
ut16_t
 
RESERVED2
;

1781 
__IO
 
ut16_t
 
DR
;

1782 
ut16_t
 
RESERVED3
;

1783 
__IO
 
ut16_t
 
CRCPR
;

1784 
ut16_t
 
RESERVED4
;

1785 
__IO
 
ut16_t
 
RXCRCR
;

1786 
ut16_t
 
RESERVED5
;

1787 
__IO
 
ut16_t
 
TXCRCR
;

1788 
ut16_t
 
RESERVED6
;

1789 
__IO
 
ut16_t
 
I2SCFGR
;

1790 
ut16_t
 
RESERVED7
;

1791 
__IO
 
ut16_t
 
I2SPR
;

1792 
ut16_t
 
RESERVED8
;

1793 } 
	tSPI_TyDef
;

1795 #i
	`defed
(
STM32F446xx
)

1801 
__IO
 
ut32_t
 
CR
;

1802 
__IO
 
ut16_t
 
IMR
;

1803 
ut16_t
 
RESERVED0
;

1804 
__IO
 
ut32_t
 
SR
;

1805 
__IO
 
ut16_t
 
IFCR
;

1806 
ut16_t
 
RESERVED1
;

1807 
__IO
 
ut32_t
 
DR
;

1808 
__IO
 
ut32_t
 
CSR
;

1809 
__IO
 
ut32_t
 
DIR
;

1810 
ut16_t
 
RESERVED2
;

1811 } 
	tSPDIFRX_TyDef
;

1814 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1820 
__IO
 
ut32_t
 
CR
;

1821 
__IO
 
ut32_t
 
DCR
;

1822 
__IO
 
ut32_t
 
SR
;

1823 
__IO
 
ut32_t
 
FCR
;

1824 
__IO
 
ut32_t
 
DLR
;

1825 
__IO
 
ut32_t
 
CCR
;

1826 
__IO
 
ut32_t
 
AR
;

1827 
__IO
 
ut32_t
 
ABR
;

1828 
__IO
 
ut32_t
 
DR
;

1829 
__IO
 
ut32_t
 
PSMKR
;

1830 
__IO
 
ut32_t
 
PSMAR
;

1831 
__IO
 
ut32_t
 
PIR
;

1832 
__IO
 
ut32_t
 
LPTR
;

1833 } 
	tQUADSPI_TyDef
;

1836 #i
	`defed
(
STM32F446xx
)

1842 
__IO
 
ut32_t
 
CR
;

1843 
__IO
 
ut16_t
 
IMR
;

1844 
ut16_t
 
RESERVED0
;

1845 
__IO
 
ut32_t
 
SR
;

1846 
__IO
 
ut16_t
 
IFCR
;

1847 
ut16_t
 
RESERVED1
;

1848 
__IO
 
ut32_t
 
DR
;

1849 
__IO
 
ut32_t
 
CSR
;

1850 
__IO
 
ut32_t
 
DIR
;

1851 
ut16_t
 
RESERVED2
;

1852 } 
	tSPDIF_TyDef
;

1861 
__IO
 
ut16_t
 
CR1
;

1862 
ut16_t
 
RESERVED0
;

1863 
__IO
 
ut16_t
 
CR2
;

1864 
ut16_t
 
RESERVED1
;

1865 
__IO
 
ut16_t
 
SMCR
;

1866 
ut16_t
 
RESERVED2
;

1867 
__IO
 
ut16_t
 
DIER
;

1868 
ut16_t
 
RESERVED3
;

1869 
__IO
 
ut16_t
 
SR
;

1870 
ut16_t
 
RESERVED4
;

1871 
__IO
 
ut16_t
 
EGR
;

1872 
ut16_t
 
RESERVED5
;

1873 
__IO
 
ut16_t
 
CCMR1
;

1874 
ut16_t
 
RESERVED6
;

1875 
__IO
 
ut16_t
 
CCMR2
;

1876 
ut16_t
 
RESERVED7
;

1877 
__IO
 
ut16_t
 
CCER
;

1878 
ut16_t
 
RESERVED8
;

1879 
__IO
 
ut32_t
 
CNT
;

1880 
__IO
 
ut16_t
 
PSC
;

1881 
ut16_t
 
RESERVED9
;

1882 
__IO
 
ut32_t
 
ARR
;

1883 
__IO
 
ut16_t
 
RCR
;

1884 
ut16_t
 
RESERVED10
;

1885 
__IO
 
ut32_t
 
CCR1
;

1886 
__IO
 
ut32_t
 
CCR2
;

1887 
__IO
 
ut32_t
 
CCR3
;

1888 
__IO
 
ut32_t
 
CCR4
;

1889 
__IO
 
ut16_t
 
BDTR
;

1890 
ut16_t
 
RESERVED11
;

1891 
__IO
 
ut16_t
 
DCR
;

1892 
ut16_t
 
RESERVED12
;

1893 
__IO
 
ut16_t
 
DMAR
;

1894 
ut16_t
 
RESERVED13
;

1895 
__IO
 
ut16_t
 
OR
;

1896 
ut16_t
 
RESERVED14
;

1897 } 
	tTIM_TyDef
;

1905 
__IO
 
ut16_t
 
SR
;

1906 
ut16_t
 
RESERVED0
;

1907 
__IO
 
ut16_t
 
DR
;

1908 
ut16_t
 
RESERVED1
;

1909 
__IO
 
ut16_t
 
BRR
;

1910 
ut16_t
 
RESERVED2
;

1911 
__IO
 
ut16_t
 
CR1
;

1912 
ut16_t
 
RESERVED3
;

1913 
__IO
 
ut16_t
 
CR2
;

1914 
ut16_t
 
RESERVED4
;

1915 
__IO
 
ut16_t
 
CR3
;

1916 
ut16_t
 
RESERVED5
;

1917 
__IO
 
ut16_t
 
GTPR
;

1918 
ut16_t
 
RESERVED6
;

1919 } 
	tUSART_TyDef
;

1927 
__IO
 
ut32_t
 
CR
;

1928 
__IO
 
ut32_t
 
CFR
;

1929 
__IO
 
ut32_t
 
SR
;

1930 } 
	tWWDG_TyDef
;

1938 
__IO
 
ut32_t
 
CR
;

1939 
__IO
 
ut32_t
 
SR
;

1940 
__IO
 
ut32_t
 
DR
;

1941 
__IO
 
ut32_t
 
DOUT
;

1942 
__IO
 
ut32_t
 
DMACR
;

1943 
__IO
 
ut32_t
 
IMSCR
;

1944 
__IO
 
ut32_t
 
RISR
;

1945 
__IO
 
ut32_t
 
MISR
;

1946 
__IO
 
ut32_t
 
K0LR
;

1947 
__IO
 
ut32_t
 
K0RR
;

1948 
__IO
 
ut32_t
 
K1LR
;

1949 
__IO
 
ut32_t
 
K1RR
;

1950 
__IO
 
ut32_t
 
K2LR
;

1951 
__IO
 
ut32_t
 
K2RR
;

1952 
__IO
 
ut32_t
 
K3LR
;

1953 
__IO
 
ut32_t
 
K3RR
;

1954 
__IO
 
ut32_t
 
IV0LR
;

1955 
__IO
 
ut32_t
 
IV0RR
;

1956 
__IO
 
ut32_t
 
IV1LR
;

1957 
__IO
 
ut32_t
 
IV1RR
;

1958 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1959 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1960 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1961 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1962 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1963 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1964 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1965 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1966 
__IO
 
ut32_t
 
CSGCM0R
;

1967 
__IO
 
ut32_t
 
CSGCM1R
;

1968 
__IO
 
ut32_t
 
CSGCM2R
;

1969 
__IO
 
ut32_t
 
CSGCM3R
;

1970 
__IO
 
ut32_t
 
CSGCM4R
;

1971 
__IO
 
ut32_t
 
CSGCM5R
;

1972 
__IO
 
ut32_t
 
CSGCM6R
;

1973 
__IO
 
ut32_t
 
CSGCM7R
;

1974 } 
	tCRYP_TyDef
;

1982 
__IO
 
ut32_t
 
CR
;

1983 
__IO
 
ut32_t
 
DIN
;

1984 
__IO
 
ut32_t
 
STR
;

1985 
__IO
 
ut32_t
 
HR
[5];

1986 
__IO
 
ut32_t
 
IMR
;

1987 
__IO
 
ut32_t
 
SR
;

1988 
ut32_t
 
RESERVED
[52];

1989 
__IO
 
ut32_t
 
CSR
[54];

1990 } 
	tHASH_TyDef
;

1998 
__IO
 
ut32_t
 
HR
[8];

1999 } 
	tHASH_DIGEST_TyDef
;

2007 
__IO
 
ut32_t
 
CR
;

2008 
__IO
 
ut32_t
 
SR
;

2009 
__IO
 
ut32_t
 
DR
;

2010 } 
	tRNG_TyDef
;

2012 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2018 
__IO
 
ut32_t
 
ISR
;

2019 
__IO
 
ut32_t
 
ICR
;

2020 
__IO
 
ut32_t
 
IER
;

2021 
__IO
 
ut32_t
 
CFGR
;

2022 
__IO
 
ut32_t
 
CR
;

2023 
__IO
 
ut32_t
 
CMP
;

2024 
__IO
 
ut32_t
 
ARR
;

2025 
__IO
 
ut32_t
 
CNT
;

2026 
__IO
 
ut32_t
 
OR
;

2027 } 
	tLPTIM_TyDef
;

2037 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

2038 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

2039 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

2040 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

2041 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

2042 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

2043 #i
	`defed
(
STM32F469_479xx
)

2044 
	#SRAM2_BASE
 ((
ut32_t
)0x20028000

	)

2045 
	#SRAM3_BASE
 ((
ut32_t
)0x20030000

	)

2046 #i
	`defed
(
STM32F413_423xx
)

2047 
	#SRAM2_BASE
 ((
ut32_t
)0x20040000

	)

2050 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

2051 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

2053 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

2054 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

2057 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2058 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

2061 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2062 
	#QSPI_R_BASE
 ((
ut32_t
)0xA0001000

	)

2065 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

2066 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

2067 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

2068 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22380000

	)

2069 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

2070 #i
	`defed
(
STM32F469_479xx
)

2071 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22500000

	)

2072 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22600000

	)

2073 #i
	`defed
(
STM32F413_423xx
)

2074 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22800000

	)

2077 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

2078 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42480000

	)

2081 
	#SRAM_BASE
 
SRAM1_BASE


	)

2082 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2086 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2087 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2088 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2089 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2092 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2093 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2094 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2095 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2096 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2097 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2098 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2099 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2101 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2102 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2103 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2104 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2105 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2106 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2107 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2108 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2109 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2110 #i
	`defed
(
STM32F446xx
)

2111 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2113 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2114 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2115 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2116 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2117 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2118 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2119 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2120 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2121 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

2122 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2124 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2125 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2126 #i
	`defed
(
STM32F413_423xx
)

2127 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2129 #i
	`defed
(
STM32F446xx
)

2130 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2132 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2133 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2134 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2135 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2138 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2139 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2140 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2141 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2142 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2143 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2144 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2145 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2146 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2147 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2148 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2149 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2150 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2151 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2152 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2153 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2154 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2155 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2156 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2157 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2158 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2159 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2160 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2161 #i
	`defed
(
STM32F446xx
)

2162 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2163 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2164 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2166 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2167 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2168 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2169 #i
	`defed
(
STM32F469_479xx
)

2170 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2172 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

2173 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2174 
	#DFSDM1_Chl0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2175 
	#DFSDM1_Chl1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2176 
	#DFSDM1_Chl2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2177 
	#DFSDM1_Chl3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2178 
	#DFSDM1_Fr0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2179 
	#DFSDM1_Fr1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2180 
	#DFSDM1_0
 ((
DFSDM_TyDef
 *
DFSDM1_Fr0_BASE
)

	)

2181 
	#DFSDM1_1
 ((
DFSDM_TyDef
 *
DFSDM1_Fr1_BASE
)

	)

2183 
	#DFSDM0
 
DFSDM1_0


	)

2184 
	#DFSDM1
 
DFSDM1_1


	)

2185 #i
	`defed
(
STM32F413_423xx
)

2186 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2187 
	#DFSDM2_Chl0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2188 
	#DFSDM2_Chl1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2189 
	#DFSDM2_Chl2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2190 
	#DFSDM2_Chl3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2191 
	#DFSDM2_Chl4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2192 
	#DFSDM2_Chl5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2193 
	#DFSDM2_Chl6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2194 
	#DFSDM2_Chl7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2195 
	#DFSDM2_Fr0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2196 
	#DFSDM2_Fr1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2197 
	#DFSDM2_Fr2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2198 
	#DFSDM2_Fr3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2199 
	#DFSDM2_0
 ((
DFSDM_TyDef
 *
DFSDM2_Fr0_BASE
)

	)

2200 
	#DFSDM2_1
 ((
DFSDM_TyDef
 *
DFSDM2_Fr1_BASE
)

	)

2201 
	#DFSDM2_2
 ((
DFSDM_TyDef
 *
DFSDM2_Fr2_BASE
)

	)

2202 
	#DFSDM2_3
 ((
DFSDM_TyDef
 *
DFSDM2_Fr3_BASE
)

	)

2207 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2208 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2209 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2210 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2211 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2212 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2213 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2214 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2215 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2216 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2217 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2218 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2219 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2220 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2221 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2222 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2223 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2224 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2225 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2226 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2227 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2228 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2229 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2230 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2231 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2232 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2233 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2234 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2235 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2236 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2237 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2238 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2239 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2240 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2241 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2242 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2243 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2244 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2247 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2248 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2249 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2250 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2251 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2253 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

2255 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2256 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2257 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2258 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2259 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2262 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2264 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2265 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2266 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2267 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2268 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2269 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2273 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

2282 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2283 
	#QUADSPI
 ((
QUADSPI_TyDef
 *
QSPI_R_BASE
)

	)

2285 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

2286 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

2287 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

2288 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

2289 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

2290 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

2291 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

2292 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

2293 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

2294 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

2295 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

2296 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

2297 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

2298 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

2299 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

2300 #i
	`defed
(
STM32F446xx
)

2301 
	#SPDIFRX
 ((
SPDIFRX_TyDef
 *
SPDIFRX_BASE
)

	)

2303 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

2304 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

2305 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

2306 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

2307 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

2308 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

2309 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

2310 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

2311 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

2312 
	#FMPI2C1
 ((
FMPI2C_TyDef
 *
FMPI2C1_BASE
)

	)

2314 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

2315 
	#LPTIM1
 ((
LPTIM_TyDef
 *
LPTIM1_BASE
)

	)

2317 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

2318 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

2319 #i
	`defed
(
STM32F413_423xx
)

2320 
	#CAN3
 ((
CAN_TyDef
 *
CAN3_BASE
)

	)

2322 #i
	`defed
(
STM32F446xx
)

2323 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

2325 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

2326 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

2327 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

2328 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

2329 
	#UART9
 ((
USART_TyDef
 *
UART9_BASE
)

	)

2330 
	#UART10
 ((
USART_TyDef
 *
UART10_BASE
)

	)

2331 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

2332 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

2333 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

2334 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

2335 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

2336 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

2337 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

2338 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

2339 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

2340 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

2341 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

2342 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

2343 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

2344 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

2345 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

2346 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

2347 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

2348 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

2349 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

2350 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

2351 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

2352 #i
	`defed
(
STM32F446xx
)

2353 
	#SAI2
 ((
SAI_TyDef
 *
SAI2_BASE
)

	)

2354 
	#SAI2_Block_A
 ((
SAI_Block_TyDef
 *)
SAI2_Block_A_BASE
)

	)

2355 
	#SAI2_Block_B
 ((
SAI_Block_TyDef
 *)
SAI2_Block_B_BASE
)

	)

2357 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

2358 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

2359 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

2360 #i
	`defed
(
STM32F469_479xx
)

2361 
	#DSI
 ((
DSI_TyDef
 *)
DSI_BASE
)

	)

2363 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

2364 
	#DFSDM1_Chl0
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl0_BASE
)

	)

2365 
	#DFSDM1_Chl1
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl1_BASE
)

	)

2366 
	#DFSDM1_Chl2
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl2_BASE
)

	)

2367 
	#DFSDM1_Chl3
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl3_BASE
)

	)

2368 
	#DFSDM1_Fr0
 ((
DFSDM_TyDef
 *
DFSDM_Fr0_BASE
)

	)

2369 
	#DFSDM1_Fr1
 ((
DFSDM_TyDef
 *
DFSDM_Fr1_BASE
)

	)

2370 #i
	`defed
(
STM32F413_423xx
)

2371 
	#DFSDM2_Chl0
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl0_BASE
)

	)

2372 
	#DFSDM2_Chl1
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl1_BASE
)

	)

2373 
	#DFSDM2_Chl2
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl2_BASE
)

	)

2374 
	#DFSDM2_Chl3
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl3_BASE
)

	)

2375 
	#DFSDM2_Chl4
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl4_BASE
)

	)

2376 
	#DFSDM2_Chl5
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl5_BASE
)

	)

2377 
	#DFSDM2_Chl6
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl6_BASE
)

	)

2378 
	#DFSDM2_Chl7
 ((
DFSDM_Chl_TyDef
 *
DFSDM2_Chl7_BASE
)

	)

2379 
	#DFSDM2_Fr0
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr0_BASE
)

	)

2380 
	#DFSDM2_Fr1
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr1_BASE
)

	)

2381 
	#DFSDM2_Fr2
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr2_BASE
)

	)

2382 
	#DFSDM2_Fr3
 ((
DFSDM_Fr_TyDef
 *
DFSDM2_Fr3_BASE
)

	)

2385 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

2386 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

2387 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

2388 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

2389 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

2390 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

2391 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

2392 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

2393 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

2394 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

2395 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

2396 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

2397 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

2398 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

2399 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

2400 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

2401 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

2402 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

2403 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

2404 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

2405 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

2406 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

2407 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

2408 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

2409 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

2410 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

2411 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

2412 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

2413 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

2414 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

2415 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

2416 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

2417 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

2418 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

2419 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

2420 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

2421 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

2422 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

2423 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

2425 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

2426 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

2427 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

2428 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

2429 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

2430 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

2433 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2434 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

2435 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

2436 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

2437 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

2438 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

2439 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

2442 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

2466 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

2467 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

2468 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

2469 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

2470 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

2471 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

2474 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

2475 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

2476 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

2477 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

2478 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

2479 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

2480 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

2481 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

2482 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

2483 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

2484 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

2485 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

2486 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

2487 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

2488 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

2489 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

2490 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

2491 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

2492 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

2493 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

2494 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

2495 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

2496 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

2497 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

2500 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

2501 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

2502 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

2503 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

2504 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

2505 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

2506 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

2507 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

2508 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

2509 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

2510 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

2511 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

2512 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

2513 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

2514 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

2515 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

2516 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

2517 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

2518 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

2519 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

2520 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

2521 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

2522 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

2523 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

2526 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

2527 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

2528 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

2529 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

2530 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

2531 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

2532 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

2533 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

2534 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

2535 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

2536 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

2537 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

2538 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

2539 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

2540 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

2541 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

2542 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

2543 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

2544 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

2545 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

2546 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

2547 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

2548 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

2549 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

2550 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

2551 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

2552 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

2553 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

2554 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

2555 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

2556 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

2557 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

2558 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

2559 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

2560 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

2561 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

2564 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

2565 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

2566 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

2567 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

2568 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

2569 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

2570 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

2571 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

2572 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

2573 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

2574 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

2575 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

2576 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

2577 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

2578 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

2579 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

2580 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

2581 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

2582 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

2583 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

2584 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

2585 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

2586 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

2587 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

2588 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

2589 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

2590 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

2591 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

2592 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

2593 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

2594 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

2595 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

2596 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

2597 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

2598 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

2599 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

2600 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

2601 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

2602 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

2603 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

2606 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

2609 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

2612 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

2615 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

2618 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

2621 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

2624 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

2625 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

2626 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

2627 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

2628 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

2629 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

2630 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

2631 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

2632 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

2633 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

2634 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

2635 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

2636 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

2637 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

2638 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

2639 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

2640 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

2641 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

2642 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

2643 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

2644 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

2645 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

2646 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

2647 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

2648 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

2649 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

2650 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

2651 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

2652 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

2655 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

2656 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

2657 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

2658 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

2659 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

2660 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

2661 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

2662 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

2663 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

2664 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

2665 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

2666 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

2667 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

2668 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

2669 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

2670 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

2671 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

2672 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

2673 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

2674 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

2675 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

2676 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

2677 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

2678 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

2679 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

2680 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

2681 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

2682 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

2683 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

2684 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

2685 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

2686 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

2687 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

2688 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

2689 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

2690 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

2693 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

2694 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

2695 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

2696 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

2697 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

2698 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

2699 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

2700 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

2701 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

2702 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

2703 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

2704 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

2705 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

2706 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

2707 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

2708 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

2709 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

2710 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

2711 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

2712 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

2713 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

2714 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

2715 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

2716 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

2717 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

2718 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

2719 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

2720 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

2721 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

2722 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

2723 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2724 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2725 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2726 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2727 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2728 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2731 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2732 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2733 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2734 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2735 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2736 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2737 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2738 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2739 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2740 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2741 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2742 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2743 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2744 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2745 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2746 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2747 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2748 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2749 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2750 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2751 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2752 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2753 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2754 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2755 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2756 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2757 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2760 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2763 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2766 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2769 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2772 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2773 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2776 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2777 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2778 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2779 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2780 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2781 
	#ADC_CSR_OVR1
 ((
ut32_t
)0x00000020

	)

2782 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2783 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2784 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2785 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2786 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2787 
	#ADC_CSR_OVR2
 ((
ut32_t
)0x00002000

	)

2788 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2789 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2790 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2791 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2792 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2793 
	#ADC_CSR_OVR3
 ((
ut32_t
)0x00200000

	)

2796 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2797 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2798 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2801 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2802 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2803 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2804 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2805 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2806 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2807 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2808 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2809 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2810 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2811 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2812 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2813 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2814 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2815 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2816 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2817 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2818 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2819 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2820 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2823 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2824 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2833 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2834 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2835 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2836 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2837 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2838 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2839 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2840 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2841 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2844 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2845 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2846 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2847 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2848 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2849 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2850 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2851 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2852 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2855 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2856 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2857 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2858 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2859 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2860 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2861 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2862 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2863 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2864 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2865 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2866 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2867 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2868 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2869 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2870 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2872 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2873 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2874 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2875 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2877 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2878 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2879 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2880 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2883 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2884 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2885 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2886 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2889 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2890 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2891 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2892 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2895 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2896 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2897 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2898 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2899 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2900 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2901 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2902 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2903 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2904 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2905 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2906 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2907 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2908 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2911 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2912 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2913 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2915 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2916 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2917 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2918 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2920 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2921 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2924 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2925 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2926 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2927 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2928 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2929 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2933 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2934 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2935 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2936 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2937 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2940 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2941 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2942 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2945 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2946 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2947 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2948 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2951 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2952 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2953 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2954 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2957 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2958 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2959 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2960 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2961 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2964 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2965 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2966 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2969 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2970 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2971 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2972 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2975 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2976 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2977 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2978 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2981 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2982 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2983 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2984 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2985 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2988 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2989 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2990 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2993 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2994 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2995 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2996 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2999 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

3000 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

3001 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

3002 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

3005 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

3006 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

3007 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

3008 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

3011 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

3012 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

3013 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

3016 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

3017 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

3018 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

3019 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

3022 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

3023 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

3024 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

3025 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

3028 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

3029 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

3030 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

3031 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

3034 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

3035 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

3036 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

3039 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

3040 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

3041 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

3042 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

3045 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

3046 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

3047 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

3048 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

3052 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

3055 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

3056 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

3057 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

3058 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

3059 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

3060 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

3061 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

3062 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

3063 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

3064 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

3065 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

3066 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

3067 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

3068 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

3069 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

3072 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

3073 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

3074 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

3075 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

3076 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

3077 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

3078 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

3079 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

3080 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

3081 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

3082 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

3083 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

3084 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

3085 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

3086 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

3089 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

3090 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

3091 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

3092 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

3093 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

3094 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

3095 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

3096 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

3097 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

3098 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

3099 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

3100 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

3101 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

3102 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

3103 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

3106 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

3107 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

3108 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

3109 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

3110 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

3111 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

3112 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

3113 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

3114 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

3115 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

3116 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

3117 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

3118 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

3119 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

3120 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

3123 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

3124 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

3125 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

3126 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

3127 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

3128 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

3129 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

3130 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

3131 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

3132 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

3133 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

3134 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

3135 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

3136 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

3137 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

3138 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

3139 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

3140 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

3141 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

3142 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

3143 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

3144 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

3145 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

3146 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

3147 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

3148 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

3149 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

3150 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

3151 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

3152 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

3153 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

3154 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

3157 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

3158 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

3159 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

3160 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

3161 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

3162 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

3163 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

3164 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

3165 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

3166 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

3167 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

3168 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

3169 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

3170 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

3171 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

3172 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

3173 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

3174 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

3175 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

3176 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

3177 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

3178 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

3179 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

3180 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

3181 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

3182 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

3183 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

3184 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

3185 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

3186 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

3187 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

3188 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

3191 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

3192 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

3193 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

3194 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

3195 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

3196 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

3197 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

3198 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

3199 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

3200 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

3201 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

3202 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

3203 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

3204 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

3205 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

3206 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

3207 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

3208 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

3209 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

3210 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

3211 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

3212 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

3213 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

3214 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

3215 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

3216 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

3217 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

3218 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

3219 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

3220 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

3221 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

3222 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

3225 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

3226 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

3227 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

3228 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

3229 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

3230 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

3231 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

3232 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

3233 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

3234 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

3235 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

3236 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

3237 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

3238 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

3239 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

3240 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

3241 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

3242 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

3243 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

3244 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

3245 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

3246 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

3247 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

3248 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

3249 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

3250 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

3251 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

3252 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

3253 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

3254 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

3255 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

3256 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

3259 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

3260 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

3261 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

3262 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

3263 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

3264 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

3265 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

3266 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

3267 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

3268 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

3269 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

3270 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

3271 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

3272 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

3273 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

3274 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

3275 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

3276 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

3277 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

3278 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

3279 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

3280 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

3281 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

3282 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

3283 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

3284 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

3285 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

3286 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

3287 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

3288 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

3289 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

3290 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

3293 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

3294 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

3295 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

3296 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

3297 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

3298 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

3299 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

3300 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

3301 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

3302 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

3303 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

3304 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

3305 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

3306 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

3307 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

3308 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

3309 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

3310 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

3311 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

3312 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

3313 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

3314 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

3315 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

3316 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

3317 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

3318 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

3319 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

3320 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

3321 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

3322 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

3323 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

3324 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

3327 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

3328 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

3329 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

3330 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

3331 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

3332 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

3333 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

3334 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

3335 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

3336 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

3337 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

3338 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

3339 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

3340 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

3341 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

3342 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

3343 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

3344 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

3345 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

3346 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

3347 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

3348 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

3349 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

3350 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

3351 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

3352 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

3353 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

3354 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

3355 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

3356 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

3357 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

3358 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

3361 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

3362 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

3363 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

3364 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

3365 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

3366 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

3367 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

3368 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

3369 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

3370 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

3371 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

3372 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

3373 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

3374 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

3375 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

3376 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

3377 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

3378 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

3379 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

3380 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

3381 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

3382 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

3383 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

3384 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

3385 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

3386 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

3387 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

3388 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

3389 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

3390 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

3391 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

3392 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

3395 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

3396 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

3397 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

3398 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

3399 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

3400 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

3401 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

3402 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

3403 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

3404 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

3405 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

3406 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

3407 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

3408 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

3409 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

3410 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

3411 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

3412 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

3413 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

3414 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

3415 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

3416 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

3417 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

3418 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

3419 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

3420 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

3421 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

3422 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

3423 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

3424 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

3425 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

3426 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

3429 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

3430 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

3431 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

3432 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

3433 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

3434 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

3435 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

3436 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

3437 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

3438 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

3439 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

3440 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

3441 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

3442 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

3443 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

3444 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

3445 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

3446 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

3447 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

3448 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

3449 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

3450 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

3451 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

3452 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

3453 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

3454 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

3455 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

3456 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

3457 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

3458 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

3459 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

3460 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

3463 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

3464 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

3465 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

3466 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

3467 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

3468 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

3469 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

3470 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

3471 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

3472 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

3473 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

3474 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

3475 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

3476 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

3477 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

3478 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

3479 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

3480 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

3481 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

3482 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

3483 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

3484 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

3485 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

3486 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

3487 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

3488 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

3489 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

3490 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

3491 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

3492 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

3493 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

3494 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

3497 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

3498 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

3499 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

3500 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

3501 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

3502 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

3503 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

3504 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

3505 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

3506 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

3507 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

3508 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

3509 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

3510 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

3511 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

3512 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

3513 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

3514 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

3515 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

3516 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

3517 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

3518 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

3519 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

3520 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

3521 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

3522 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

3523 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

3524 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

3525 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

3526 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

3527 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

3528 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

3531 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

3532 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

3533 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

3534 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

3535 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

3536 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

3537 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

3538 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

3539 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

3540 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

3541 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

3542 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

3543 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

3544 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

3545 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

3546 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

3547 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

3548 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

3549 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

3550 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

3551 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

3552 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

3553 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

3554 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

3555 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

3556 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

3557 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

3558 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

3559 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3560 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3561 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3562 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3565 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3566 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3567 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3568 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3569 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3570 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3571 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3572 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3573 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3574 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3575 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3576 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3577 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3578 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3579 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3580 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3581 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3582 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3583 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3584 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3585 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3586 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3587 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3588 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3589 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3590 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3591 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3592 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3593 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3594 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3595 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3596 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3599 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3600 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3601 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3602 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3603 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3604 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3605 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3606 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3607 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3608 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3609 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3610 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3611 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3612 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3613 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3614 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3615 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3616 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3617 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3618 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3619 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3620 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3621 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3622 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3623 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3624 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3625 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3626 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3627 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3628 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3629 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3630 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3633 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3634 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3635 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3636 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3637 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3638 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3639 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3640 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3641 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3642 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3643 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3644 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3645 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3646 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3647 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3648 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3649 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3650 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3651 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3652 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3653 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3654 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3655 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3656 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3657 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3658 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3659 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3660 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3661 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3662 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3663 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3664 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3667 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3668 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3669 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3670 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3671 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3672 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3673 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3674 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3675 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3676 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3677 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3678 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3679 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3680 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3681 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3682 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3683 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3684 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3685 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3686 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3687 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3688 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3689 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3690 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3691 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3692 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3693 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3694 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3695 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3696 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3697 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3698 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3701 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3702 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3703 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3704 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3705 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3706 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3707 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3708 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3709 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3710 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3711 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3712 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3713 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3714 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3715 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3716 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3717 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3718 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3719 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3720 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3721 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3722 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3723 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3724 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3725 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3726 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3727 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3728 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3729 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3730 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3731 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3732 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3735 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3736 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3737 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3738 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3739 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3740 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3741 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3742 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3743 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3744 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3745 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3746 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3747 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3748 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3749 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3750 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3751 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3752 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3753 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3754 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3755 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3756 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3757 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3758 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3759 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3760 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3761 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3762 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3763 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3764 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3765 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3766 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3769 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3770 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3771 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3772 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3773 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3774 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3775 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3776 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3777 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3778 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3779 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3780 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3781 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3782 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3783 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3784 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3785 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3786 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3787 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3788 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3789 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3790 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3791 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3792 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3793 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3794 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3795 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3796 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3797 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3798 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3799 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3800 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3803 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3804 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3805 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3806 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3807 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3808 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3809 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3810 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3811 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3812 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3813 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3814 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3815 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3816 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3817 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3818 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3819 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3820 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3821 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3822 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3823 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3824 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3825 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3826 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3827 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3828 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3829 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3830 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3831 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3832 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3833 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3834 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3837 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3838 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3839 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3840 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3841 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3842 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3843 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3844 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3845 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3846 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3847 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3848 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3849 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3850 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3851 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3852 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3853 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3854 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3855 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3856 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3857 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3858 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3859 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3860 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3861 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3862 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3863 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3864 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3865 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3866 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3867 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3868 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3871 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3872 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3873 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3874 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3875 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3876 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3877 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3878 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3879 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3880 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3881 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3882 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3883 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3884 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3885 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3886 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3887 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3888 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3889 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3890 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3891 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3892 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3893 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3894 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3895 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3896 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3897 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3898 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3899 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3900 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3901 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3902 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3905 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3906 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3907 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3908 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3909 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3910 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3911 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3912 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3913 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3914 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3915 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3916 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3917 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3918 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3919 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3920 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3921 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3922 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3923 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3924 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3925 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3926 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3927 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3928 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3929 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3930 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3931 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3932 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3933 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3934 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3935 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3936 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3939 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3940 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3941 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3942 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3943 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3944 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3945 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3946 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3947 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3948 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3949 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3950 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3951 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3952 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3953 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3954 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3955 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3956 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3957 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3958 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3959 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3960 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3961 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3962 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3963 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3964 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3965 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3966 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3967 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3968 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3969 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3970 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3973 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3974 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3975 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3976 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3977 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3978 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3979 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3980 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3981 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3982 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3983 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3984 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3985 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3986 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3987 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3988 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3989 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3990 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3991 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3992 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3993 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3994 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3995 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3996 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3997 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3998 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3999 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

4000 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

4001 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

4002 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

4003 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

4004 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

4007 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

4008 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

4009 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

4010 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

4011 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

4012 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

4013 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

4014 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

4015 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

4016 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

4017 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

4018 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

4019 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

4020 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

4021 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

4022 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

4023 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

4024 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

4025 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

4026 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

4027 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

4028 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

4029 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

4030 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

4031 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

4032 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

4033 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

4034 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

4035 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

4036 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

4037 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

4038 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

4041 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

4042 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

4043 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

4044 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

4045 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

4046 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

4047 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

4048 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

4049 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

4050 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

4051 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

4052 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

4053 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

4054 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

4055 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

4056 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

4057 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

4058 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

4059 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

4060 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

4061 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

4062 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

4063 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

4064 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

4065 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

4066 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

4067 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

4068 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

4069 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

4070 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

4071 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

4072 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

4074 #i
	`defed
(
STM32F446xx
)

4082 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

4083 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

4084 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

4087 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

4088 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

4089 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

4090 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

4091 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

4092 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

4093 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

4094 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

4095 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

4098 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

4101 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

4104 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

4105 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

4106 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

4107 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

4108 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

4109 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

4110 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

4111 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

4112 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

4113 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

4114 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

4115 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

4116 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

4119 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

4120 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

4121 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

4122 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

4123 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

4124 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

4125 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

4126 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

4127 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

4128 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

4129 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

4130 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

4131 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

4140 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

4144 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

4148 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

4156 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

4158 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

4159 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

4160 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

4161 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

4162 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

4163 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

4164 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

4165 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

4166 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

4167 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

4168 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

4169 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

4171 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

4172 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

4173 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

4174 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

4175 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

4176 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

4177 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

4178 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

4180 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

4181 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

4182 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

4183 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

4186 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

4187 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

4188 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

4189 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

4190 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

4192 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

4193 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

4195 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

4196 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

4198 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

4199 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

4201 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

4202 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

4210 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

4211 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

4212 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

4214 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

4215 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

4216 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

4217 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

4219 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

4220 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

4221 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

4223 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

4224 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

4225 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

4226 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

4227 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

4229 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

4230 
	#DAC_CR_DMAUDRIE1
 ((
ut32_t
)0x00002000

	)

4231 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

4232 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

4233 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

4235 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

4236 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

4237 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

4238 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

4240 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

4241 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

4242 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

4244 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

4245 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

4246 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

4247 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

4248 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

4250 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

4251 
	#DAC_CR_DMAUDRIE2
 ((
ut32_t
)0x20000000U

	)

4254 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

4255 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

4258 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

4261 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

4264 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

4267 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

4270 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

4273 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

4276 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

4277 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

4280 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

4281 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4284 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4285 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4288 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4291 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4294 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4295 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4309 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

4310 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

4311 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

4312 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

4313 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

4314 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

4315 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

4316 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

4317 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

4318 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

4319 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

4320 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

4321 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

4322 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

4325 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

4326 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

4327 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

4330 
	#DCMI_RIS_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

4331 
	#DCMI_RIS_OVR_RIS
 ((
ut32_t
)0x00000002)

	)

4332 
	#DCMI_RIS_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

4333 
	#DCMI_RIS_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

4334 
	#DCMI_RIS_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

4336 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4337 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4338 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4339 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4340 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4341 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4344 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

4345 
	#DCMI_IER_OVR_IE
 ((
ut32_t
)0x00000002)

	)

4346 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

4347 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

4348 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

4351 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4354 
	#DCMI_MIS_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

4355 
	#DCMI_MIS_OVR_MIS
 ((
ut32_t
)0x00000002)

	)

4356 
	#DCMI_MIS_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

4357 
	#DCMI_MIS_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

4358 
	#DCMI_MIS_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

4361 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4362 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4363 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4364 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4365 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4368 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

4369 
	#DCMI_ICR_OVR_ISC
 ((
ut32_t
)0x00000002)

	)

4370 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

4371 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

4372 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

4375 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4378 
	#DCMI_ESCR_FSC
 ((
ut32_t
)0x000000FF)

	)

4379 
	#DCMI_ESCR_LSC
 ((
ut32_t
)0x0000FF00)

	)

4380 
	#DCMI_ESCR_LEC
 ((
ut32_t
)0x00FF0000)

	)

4381 
	#DCMI_ESCR_FEC
 ((
ut32_t
)0xFF000000)

	)

4384 
	#DCMI_ESUR_FSU
 ((
ut32_t
)0x000000FF)

	)

4385 
	#DCMI_ESUR_LSU
 ((
ut32_t
)0x0000FF00)

	)

4386 
	#DCMI_ESUR_LEU
 ((
ut32_t
)0x00FF0000)

	)

4387 
	#DCMI_ESUR_FEU
 ((
ut32_t
)0xFF000000)

	)

4390 
	#DCMI_CWSTRT_HOFFCNT
 ((
ut32_t
)0x00003FFF)

	)

4391 
	#DCMI_CWSTRT_VST
 ((
ut32_t
)0x1FFF0000)

	)

4394 
	#DCMI_CWSIZE_CAPCNT
 ((
ut32_t
)0x00003FFF)

	)

4395 
	#DCMI_CWSIZE_VLINE
 ((
ut32_t
)0x3FFF0000)

	)

4398 
	#DCMI_DR_BYTE0
 ((
ut32_t
)0x000000FF)

	)

4399 
	#DCMI_DR_BYTE1
 ((
ut32_t
)0x0000FF00)

	)

4400 
	#DCMI_DR_BYTE2
 ((
ut32_t
)0x00FF0000)

	)

4401 
	#DCMI_DR_BYTE3
 ((
ut32_t
)0xFF000000)

	)

4412 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
ut32_t
)0x80000000

	)

4413 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
ut32_t
)0x40000000

	)

4414 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
ut32_t
)0x00FF0000

	)

4415 
	#DFSDM_CHCFGR1_DATPACK
 ((
ut32_t
)0x0000C000

	)

4416 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
ut32_t
)0x00008000

	)

4417 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
ut32_t
)0x00004000

	)

4418 
	#DFSDM_CHCFGR1_DATMPX
 ((
ut32_t
)0x00003000

	)

4419 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
ut32_t
)0x00002000

	)

4420 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
ut32_t
)0x00001000

	)

4421 
	#DFSDM_CHCFGR1_CHINSEL
 ((
ut32_t
)0x00000100

	)

4422 
	#DFSDM_CHCFGR1_CHEN
 ((
ut32_t
)0x00000080

	)

4423 
	#DFSDM_CHCFGR1_CKABEN
 ((
ut32_t
)0x00000040

	)

4424 
	#DFSDM_CHCFGR1_SCDEN
 ((
ut32_t
)0x00000020

	)

4425 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
ut32_t
)0x0000000C

	)

4426 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
ut32_t
)0x00000008

	)

4427 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
ut32_t
)0x00000004

	)

4428 
	#DFSDM_CHCFGR1_SITP
 ((
ut32_t
)0x00000003

	)

4429 
	#DFSDM_CHCFGR1_SITP_1
 ((
ut32_t
)0x00000002

	)

4430 
	#DFSDM_CHCFGR1_SITP_0
 ((
ut32_t
)0x00000001

	)

4433 
	#DFSDM_CHCFGR2_OFFSET
 ((
ut32_t
)0xFFFFFF00

	)

4434 
	#DFSDM_CHCFGR2_DTRBS
 ((
ut32_t
)0x000000F8

	)

4437 
	#DFSDM_CHAWSCDR_AWFORD
 ((
ut32_t
)0x00C00000

	)

4438 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
ut32_t
)0x00800000

	)

4439 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
ut32_t
)0x00400000

	)

4440 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
ut32_t
)0x001F0000

	)

4441 
	#DFSDM_CHAWSCDR_BKSCD
 ((
ut32_t
)0x0000F000

	)

4442 
	#DFSDM_CHAWSCDR_SCDT
 ((
ut32_t
)0x000000FF

	)

4445 
	#DFSDM_CHWDATR_WDATA
 ((
ut32_t
)0x0000FFFF

	)

4448 
	#DFSDM_CHDATINR_INDAT0
 ((
ut32_t
)0x0000FFFF

	)

4449 
	#DFSDM_CHDATINR_INDAT1
 ((
ut32_t
)0xFFFF0000

	)

4454 
	#DFSDM_FLTCR1_AWFSEL
 ((
ut32_t
)0x40000000

	)

4455 
	#DFSDM_FLTCR1_FAST
 ((
ut32_t
)0x20000000

	)

4456 
	#DFSDM_FLTCR1_RCH
 ((
ut32_t
)0x07000000

	)

4457 
	#DFSDM_FLTCR1_RDMAEN
 ((
ut32_t
)0x00200000

	)

4458 
	#DFSDM_FLTCR1_RSYNC
 ((
ut32_t
)0x00080000

	)

4459 
	#DFSDM_FLTCR1_RCONT
 ((
ut32_t
)0x00040000

	)

4460 
	#DFSDM_FLTCR1_RSWSTART
 ((
ut32_t
)0x00020000

	)

4461 
	#DFSDM_FLTCR1_JEXTEN
 ((
ut32_t
)0x00006000

	)

4462 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
ut32_t
)0x00004000

	)

4463 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
ut32_t
)0x00002000

	)

4464 
	#DFSDM_FLTCR1_JEXTSEL
 ((
ut32_t
)0x00000700

	)

4465 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
ut32_t
)0x00000400

	)

4466 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
ut32_t
)0x00000200

	)

4467 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
ut32_t
)0x00000100

	)

4468 
	#DFSDM_FLTCR1_JDMAEN
 ((
ut32_t
)0x00000020

	)

4469 
	#DFSDM_FLTCR1_JSCAN
 ((
ut32_t
)0x00000010

	)

4470 
	#DFSDM_FLTCR1_JSYNC
 ((
ut32_t
)0x00000008

	)

4471 
	#DFSDM_FLTCR1_JSWSTART
 ((
ut32_t
)0x00000002

	)

4472 
	#DFSDM_FLTCR1_DFEN
 ((
ut32_t
)0x00000001

	)

4475 
	#DFSDM_FLTCR2_AWDCH
 ((
ut32_t
)0x000F0000

	)

4476 
	#DFSDM_FLTCR2_EXCH
 ((
ut32_t
)0x00000F00

	)

4477 
	#DFSDM_FLTCR2_CKABIE
 ((
ut32_t
)0x00000040

	)

4478 
	#DFSDM_FLTCR2_SCDIE
 ((
ut32_t
)0x00000020

	)

4479 
	#DFSDM_FLTCR2_AWDIE
 ((
ut32_t
)0x00000010

	)

4480 
	#DFSDM_FLTCR2_ROVRIE
 ((
ut32_t
)0x00000008

	)

4481 
	#DFSDM_FLTCR2_JOVRIE
 ((
ut32_t
)0x00000004

	)

4482 
	#DFSDM_FLTCR2_REOCIE
 ((
ut32_t
)0x00000002

	)

4483 
	#DFSDM_FLTCR2_JEOCIE
 ((
ut32_t
)0x00000001

	)

4486 
	#DFSDM_FLTISR_SCDF
 ((
ut32_t
)0x0F000000

	)

4487 
	#DFSDM_FLTISR_CKABF
 ((
ut32_t
)0x000F0000

	)

4488 
	#DFSDM_FLTISR_RCIP
 ((
ut32_t
)0x00004000

	)

4489 
	#DFSDM_FLTISR_JCIP
 ((
ut32_t
)0x00002000

	)

4490 
	#DFSDM_FLTISR_AWDF
 ((
ut32_t
)0x00000010

	)

4491 
	#DFSDM_FLTISR_ROVRF
 ((
ut32_t
)0x00000008

	)

4492 
	#DFSDM_FLTISR_JOVRF
 ((
ut32_t
)0x00000004

	)

4493 
	#DFSDM_FLTISR_REOCF
 ((
ut32_t
)0x00000002

	)

4494 
	#DFSDM_FLTISR_JEOCF
 ((
ut32_t
)0x00000001

	)

4497 
	#DFSDM_FLTICR_CLRSCSDF
 ((
ut32_t
)0x0F000000

	)

4498 
	#DFSDM_FLTICR_CLRCKABF
 ((
ut32_t
)0x000F0000

	)

4499 
	#DFSDM_FLTICR_CLRROVRF
 ((
ut32_t
)0x00000008

	)

4500 
	#DFSDM_FLTICR_CLRJOVRF
 ((
ut32_t
)0x00000004

	)

4503 
	#DFSDM_FLTJCHGR_JCHG
 ((
ut32_t
)0x000000FF

	)

4506 
	#DFSDM_FLTFCR_FORD
 ((
ut32_t
)0xE0000000

	)

4507 
	#DFSDM_FLTFCR_FORD_2
 ((
ut32_t
)0x80000000

	)

4508 
	#DFSDM_FLTFCR_FORD_1
 ((
ut32_t
)0x40000000

	)

4509 
	#DFSDM_FLTFCR_FORD_0
 ((
ut32_t
)0x20000000

	)

4510 
	#DFSDM_FLTFCR_FOSR
 ((
ut32_t
)0x03FF0000

	)

4511 
	#DFSDM_FLTFCR_IOSR
 ((
ut32_t
)0x000000FF

	)

4514 
	#DFSDM_FLTJDATAR_JDATA
 ((
ut32_t
)0xFFFFFF00

	)

4515 
	#DFSDM_FLTJDATAR_JDATACH
 ((
ut32_t
)0x00000007

	)

4518 
	#DFSDM_FLTRDATAR_RDATA
 ((
ut32_t
)0xFFFFFF00

	)

4519 
	#DFSDM_FLTRDATAR_RPEND
 ((
ut32_t
)0x00000010

	)

4520 
	#DFSDM_FLTRDATAR_RDATACH
 ((
ut32_t
)0x00000007

	)

4523 
	#DFSDM_FLTAWHTR_AWHT
 ((
ut32_t
)0xFFFFFF00

	)

4524 
	#DFSDM_FLTAWHTR_BKAWH
 ((
ut32_t
)0x0000000F

	)

4527 
	#DFSDM_FLTAWLTR_AWLT
 ((
ut32_t
)0xFFFFFF00

	)

4528 
	#DFSDM_FLTAWLTR_BKAWL
 ((
ut32_t
)0x0000000F

	)

4531 
	#DFSDM_FLTAWSR_AWHTF
 ((
ut32_t
)0x00000F00

	)

4532 
	#DFSDM_FLTAWSR_AWLTF
 ((
ut32_t
)0x0000000F

	)

4535 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
ut32_t
)0x00000F00

	)

4536 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
ut32_t
)0x0000000F

	)

4539 
	#DFSDM_FLTEXMAX_EXMAX
 ((
ut32_t
)0xFFFFFF00

	)

4540 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
ut32_t
)0x00000007

	)

4543 
	#DFSDM_FLTEXMIN_EXMIN
 ((
ut32_t
)0xFFFFFF00

	)

4544 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
ut32_t
)0x00000007

	)

4547 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
ut32_t
)0xFFFFFFF0

	)

4555 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

4556 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

4557 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

4558 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

4559 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

4560 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

4561 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

4562 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

4563 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

4564 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

4565 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

4566 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

4567 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

4568 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

4569 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

4570 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

4571 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

4572 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

4573 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

4574 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

4575 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

4576 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

4577 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

4578 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

4579 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

4580 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

4581 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

4582 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

4583 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

4584 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

4585 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

4586 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

4587 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

4588 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

4589 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

4592 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

4593 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

4594 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

4595 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

4596 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

4597 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

4598 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

4599 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

4600 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

4601 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

4602 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

4603 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

4604 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

4605 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

4606 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

4607 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

4608 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

4611 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

4612 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

4613 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

4614 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

4615 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

4616 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

4617 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

4618 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

4619 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

4622 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

4623 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

4624 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

4625 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

4626 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

4627 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

4628 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

4629 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

4630 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

4631 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

4632 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

4633 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

4634 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

4635 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

4636 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

4637 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

4638 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

4639 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

4640 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

4641 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

4644 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

4645 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

4646 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

4647 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

4648 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

4649 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

4650 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

4651 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

4652 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

4653 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

4654 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

4655 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

4656 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

4657 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

4658 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

4659 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

4660 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

4661 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

4662 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

4663 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

4666 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

4667 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

4668 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

4669 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

4670 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

4671 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

4672 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

4673 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

4674 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

4675 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

4676 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

4677 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

4678 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

4679 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

4680 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

4681 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

4682 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

4683 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

4684 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

4685 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

4688 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

4689 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

4690 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

4691 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

4692 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

4693 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

4694 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

4695 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

4696 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

4697 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

4698 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

4699 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

4700 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

4701 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

4702 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

4703 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

4704 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

4705 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

4706 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

4707 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

4717 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

4718 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

4719 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

4720 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

4721 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

4722 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

4723 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

4724 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

4725 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

4726 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

4730 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

4731 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

4732 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

4733 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

4734 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

4735 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

4739 
	#DMA2D_IFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

4740 
	#DMA2D_IFCR_CTCIF
 ((
ut32_t
)0x00000002

	)

4741 
	#DMA2D_IFCR_CTWIF
 ((
ut32_t
)0x00000004

	)

4742 
	#DMA2D_IFCR_CAECIF
 ((
ut32_t
)0x00000008

	)

4743 
	#DMA2D_IFCR_CCTCIF
 ((
ut32_t
)0x00000010

	)

4744 
	#DMA2D_IFCR_CCEIF
 ((
ut32_t
)0x00000020

	)

4747 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4748 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4749 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4750 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4751 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4752 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4756 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4760 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4764 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4768 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4772 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4773 
	#DMA2D_FGPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4774 
	#DMA2D_FGPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4775 
	#DMA2D_FGPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4776 
	#DMA2D_FGPFCCR_CM_3
 ((
ut32_t
)0x00000008

	)

4777 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4778 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4779 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4780 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4781 
	#DMA2D_FGPFCCR_AM_0
 ((
ut32_t
)0x00010000

	)

4782 
	#DMA2D_FGPFCCR_AM_1
 ((
ut32_t
)0x00020000

	)

4783 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4787 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4788 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4789 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4793 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4794 
	#DMA2D_BGPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4795 
	#DMA2D_BGPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4796 
	#DMA2D_BGPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4797 
	#DMA2D_FGPFCCR_CM_3
 ((
ut32_t
)0x00000008

	)

4798 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4799 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4800 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4801 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4802 
	#DMA2D_BGPFCCR_AM_0
 ((
ut32_t
)0x00010000

	)

4803 
	#DMA2D_BGPFCCR_AM_1
 ((
ut32_t
)0x00020000

	)

4804 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4808 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4809 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4810 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4814 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4818 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4822 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

4823 
	#DMA2D_OPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4824 
	#DMA2D_OPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4825 
	#DMA2D_OPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4831 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

4832 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

4833 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

4834 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

4837 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

4838 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

4839 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

4842 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

4843 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

4844 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

4845 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

4848 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

4849 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

4850 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

4851 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

4855 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4859 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

4863 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

4864 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

4868 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

4872 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

4873 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

4888 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

4889 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

4890 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

4891 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

4892 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

4893 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

4894 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

4895 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

4896 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

4897 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

4898 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

4899 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

4900 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

4901 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

4902 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

4903 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

4904 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

4905 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

4906 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

4907 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

4908 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

4911 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

4912 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

4913 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

4914 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

4915 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

4916 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

4917 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

4918 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

4919 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

4920 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

4921 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

4922 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

4923 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

4924 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

4925 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

4926 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

4927 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

4928 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

4929 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

4930 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

4931 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

4934 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

4935 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

4936 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

4937 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

4938 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

4939 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

4940 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

4941 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

4942 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

4943 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

4944 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

4945 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

4946 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

4947 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

4948 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

4949 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

4950 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

4951 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

4952 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

4953 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

4954 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

4957 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

4958 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

4959 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

4960 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

4961 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

4962 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

4963 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

4964 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

4965 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

4966 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

4967 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

4968 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

4969 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

4970 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

4971 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

4972 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

4973 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

4974 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

4975 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

4976 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

4977 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

4980 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

4981 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

4982 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

4983 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

4984 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

4985 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

4986 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

4987 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

4988 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

4989 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

4990 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

4991 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

4992 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

4993 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

4994 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

4995 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

4996 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

4997 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

4998 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

4999 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

5000 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

5003 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

5004 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

5005 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

5006 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

5007 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

5008 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

5009 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

5010 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

5011 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

5012 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

5013 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

5014 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

5015 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

5016 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

5017 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

5018 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

5019 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

5020 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

5021 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

5022 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

5023 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

5031 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

5032 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

5033 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

5034 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

5035 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

5036 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

5037 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

5038 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

5039 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

5040 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

5041 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

5042 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

5043 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

5044 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

5045 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

5046 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

5047 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

5049 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

5050 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

5051 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

5052 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

5053 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

5054 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

5055 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

5058 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

5059 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

5060 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

5061 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

5062 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

5063 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

5064 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

5067 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

5068 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

5069 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

5070 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5071 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

5072 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

5073 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

5074 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

5075 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

5076 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

5077 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

5078 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

5079 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

5080 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

5081 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

5082 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

5083 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

5086 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

5087 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

5088 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

5089 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

5090 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

5091 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

5093 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

5094 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

5095 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

5096 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

5097 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

5098 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

5099 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

5100 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

5101 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

5102 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

5103 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

5104 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

5105 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

5106 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

5107 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

5108 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

5109 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

5110 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

5111 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

5112 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

5113 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

5114 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

5115 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

5116 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

5117 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

5119 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

5120 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

5123 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

5124 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

5125 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

5126 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

5127 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

5128 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

5129 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

5130 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

5131 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

5132 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

5133 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

5134 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

5135 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

5137 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

5144 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5145 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5147 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5148 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5149 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5151 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5152 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5153 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5155 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5156 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5157 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5158 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5159 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5160 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5161 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5162 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5163 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5164 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5167 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5168 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5170 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5171 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5172 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5174 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5175 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5176 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5178 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5179 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5180 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5181 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5182 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5183 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5184 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5185 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5186 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5187 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5190 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5191 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5193 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5194 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5195 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5197 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5198 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5199 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5201 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5202 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5203 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5204 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5205 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5206 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5207 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5208 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5209 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5210 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5213 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5214 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5216 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5217 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5218 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5220 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5221 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5222 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5224 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5225 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5226 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5227 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5228 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5229 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5230 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5231 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5232 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5233 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5236 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5237 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5238 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5239 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5240 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5242 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5243 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5244 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5245 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5246 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5248 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5249 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5250 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5251 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5252 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5254 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5255 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5256 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5257 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5258 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5260 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5261 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5262 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5263 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5264 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5266 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5267 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5268 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5269 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5270 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5272 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5273 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5274 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5277 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5278 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5279 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5280 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5281 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5283 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5284 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5285 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5286 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5287 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5289 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5290 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5291 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5292 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5293 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5295 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5296 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5297 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5298 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5299 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5301 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5302 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5303 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5304 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5305 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5307 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5308 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5309 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5310 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5311 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5313 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5314 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5315 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5318 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5319 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5320 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5321 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5322 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5324 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5325 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5326 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5327 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5328 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5330 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5331 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5332 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5333 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5334 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5336 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5337 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5338 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5339 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5340 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5342 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5343 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5344 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5345 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5346 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5348 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5349 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5350 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5351 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5352 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5354 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5355 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5356 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5359 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5360 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5361 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5362 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5363 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5365 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5366 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5367 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5368 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5369 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5371 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5372 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5373 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5374 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5375 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5377 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5378 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5379 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5380 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5381 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5383 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5384 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5385 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5386 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5387 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5389 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5390 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5391 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5392 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5393 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5395 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5396 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5397 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5400 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5401 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5402 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5403 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5404 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5406 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5407 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5408 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5409 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5410 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5412 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5413 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5414 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5415 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5416 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5418 
	#FSMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5419 
	#FSMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5420 
	#FSMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5421 
	#FSMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5422 
	#FSMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5424 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5425 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5426 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5429 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5430 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5431 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5432 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5433 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5435 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5436 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5437 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5438 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5439 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5441 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5442 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5443 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5444 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5445 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5447 
	#FSMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5448 
	#FSMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5449 
	#FSMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5450 
	#FSMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5451 
	#FSMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5453 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5454 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5455 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5458 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5459 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5460 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5461 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5462 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5464 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5465 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5466 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5467 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5468 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5470 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5471 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5472 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5473 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5474 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5476 
	#FSMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5477 
	#FSMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5478 
	#FSMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5479 
	#FSMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5480 
	#FSMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5482 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5483 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5484 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5487 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5488 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5489 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5490 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5491 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5493 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5494 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5495 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5496 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5497 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5499 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5500 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5501 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5502 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5503 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5505 
	#FSMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5506 
	#FSMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5507 
	#FSMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5508 
	#FSMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5509 
	#FSMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5511 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5512 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5513 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5516 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5517 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5518 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5520 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5521 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5522 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5524 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5526 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5527 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5528 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5529 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5530 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5532 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5533 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5534 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5535 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5536 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5538 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5539 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5540 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5541 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5544 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5545 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5546 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5548 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5549 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5550 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5552 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5554 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5555 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5556 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5557 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5558 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5560 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5561 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5562 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5563 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5564 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5566 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5567 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5568 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5569 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5572 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5573 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5574 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5576 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5577 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5578 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5580 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5582 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5583 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5584 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5585 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5586 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5588 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5589 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5590 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5591 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5592 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5594 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5595 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5596 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5597 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5600 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5601 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5602 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5603 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5604 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5605 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5606 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5609 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5610 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5611 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5612 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5613 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5614 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5615 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5618 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5619 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5620 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5621 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5622 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5623 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5624 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5627 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5628 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5629 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5630 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5631 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5632 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5633 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5634 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5635 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5637 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5638 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5639 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5640 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5641 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5642 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5643 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5644 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5645 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5647 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5648 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5649 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5650 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5651 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5652 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5653 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5654 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5655 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5657 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5658 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5659 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5660 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5661 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5662 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5663 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5664 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5665 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5668 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5669 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5670 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5671 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5672 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5673 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5674 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5675 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5676 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5678 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5679 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5680 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5681 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5682 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5683 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5684 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5685 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5686 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5688 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5689 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5690 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5691 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5692 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5693 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5694 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5695 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5696 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5698 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5699 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5700 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5701 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5702 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5703 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5704 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5705 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5706 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5709 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5710 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5711 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5712 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5713 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5714 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5715 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5716 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5717 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5719 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5720 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5721 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5722 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5723 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5724 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5725 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5726 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5727 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5729 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5730 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5731 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5732 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5733 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5734 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5735 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5736 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5737 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5739 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5740 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5741 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5742 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5743 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5744 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5745 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5746 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5747 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5750 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5751 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5752 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5753 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5754 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5755 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5756 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5757 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5758 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5760 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5761 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5762 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5763 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5764 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5765 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5766 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5767 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5768 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5770 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5771 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5772 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5773 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5774 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5775 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5776 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5777 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5778 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5780 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5781 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5782 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5783 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5784 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5785 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5786 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5787 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5788 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5791 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5792 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5793 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5794 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5795 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5796 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5797 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5798 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5799 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5801 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5802 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5803 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5804 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5805 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5806 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5807 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5808 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5809 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5811 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5812 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5813 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5814 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5815 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5816 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5817 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5818 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5819 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5821 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5822 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5823 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5824 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5825 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5826 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5827 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5828 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5829 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5832 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5833 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5834 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5835 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5836 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5837 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5838 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5839 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5840 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5842 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5843 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5844 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5845 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5846 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5847 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5848 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5849 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5850 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5852 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5853 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5854 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5855 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5856 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5857 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5858 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5859 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5860 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5862 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5863 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5864 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5865 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5866 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5867 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5868 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5869 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5870 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5873 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5874 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5875 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5876 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5877 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5878 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5879 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5880 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5881 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5883 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5884 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5885 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5886 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5887 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5888 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5889 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5890 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5891 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5893 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5894 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5895 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5896 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5897 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5898 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5899 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5900 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5901 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5903 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5904 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5905 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5906 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5907 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5908 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5909 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5910 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5911 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5914 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5917 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5920 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

5927 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5928 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5930 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5931 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5932 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5934 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5935 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5936 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5938 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5939 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5940 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5941 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5942 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5943 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5944 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5945 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5946 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5947 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5948 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

5951 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5952 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5954 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5955 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5956 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5958 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5959 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5960 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5962 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5963 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5964 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5965 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5966 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5967 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5968 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5969 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5970 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5971 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5974 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5975 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5977 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5978 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5979 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5981 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5982 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5983 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5985 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5986 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5987 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5988 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5989 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5990 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5991 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5992 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5993 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5994 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5997 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5998 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

6000 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

6001 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

6002 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

6004 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

6005 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

6006 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

6008 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

6009 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

6010 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

6011 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

6012 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

6013 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

6014 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

6015 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

6016 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

6017 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

6020 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

6021 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6022 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6023 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6024 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6026 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6027 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6028 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6029 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6030 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6032 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

6033 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

6034 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

6035 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

6036 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

6037 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

6038 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

6039 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

6040 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

6042 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6043 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6044 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6045 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6046 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6048 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6049 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6050 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6051 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6052 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6054 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

6055 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6056 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6057 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6058 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6060 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

6061 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6062 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6065 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

6066 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6067 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6068 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6069 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6071 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6072 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6073 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6074 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6075 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6077 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

6078 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

6079 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

6080 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

6081 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

6082 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

6083 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

6084 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

6085 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

6087 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6088 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6089 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6090 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6091 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6093 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6094 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6095 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6096 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6097 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6099 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

6100 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6101 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6102 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6103 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6105 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

6106 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6107 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6110 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

6111 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6112 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6113 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6114 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6116 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6117 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6118 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6119 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6120 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6122 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

6123 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

6124 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

6125 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

6126 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

6127 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

6128 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

6129 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

6130 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

6132 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6133 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6134 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6135 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6136 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6138 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6139 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6140 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6141 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6142 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6144 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

6145 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6146 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6147 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6148 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6150 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

6151 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6152 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6155 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

6156 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6157 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6158 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6159 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6161 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6162 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6163 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6164 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6165 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6167 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

6168 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

6169 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

6170 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

6171 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

6172 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

6173 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

6174 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

6175 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

6177 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6178 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6179 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6180 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6181 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6183 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6184 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6185 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6186 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6187 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6189 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

6190 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6191 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6192 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6193 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6195 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

6196 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6197 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6200 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

6201 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6202 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6203 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6204 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6206 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6207 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6208 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6209 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6210 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6212 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

6213 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

6214 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

6215 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

6216 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

6217 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

6218 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

6219 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

6220 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

6222 
	#FMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6223 
	#FMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6224 
	#FMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6225 
	#FMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6226 
	#FMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6228 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

6229 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6230 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6233 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

6234 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6235 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6236 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6237 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6239 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6240 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6241 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6242 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6243 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6245 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

6246 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

6247 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

6248 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

6249 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

6250 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

6251 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

6252 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

6253 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

6255 
	#FMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6256 
	#FMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6257 
	#FMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6258 
	#FMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6259 
	#FMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6261 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

6262 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6263 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6266 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

6267 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6268 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6269 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6270 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6272 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6273 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6274 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6275 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6276 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6278 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

6279 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

6280 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

6281 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

6282 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

6283 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

6284 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

6285 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

6286 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

6288 
	#FMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6289 
	#FMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6290 
	#FMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6291 
	#FMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6292 
	#FMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6294 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

6295 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6296 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6299 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

6300 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6301 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6302 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6303 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6305 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6306 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6307 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6308 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6309 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6311 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

6312 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

6313 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

6314 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

6315 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

6316 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

6317 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

6318 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

6319 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

6321 
	#FMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6322 
	#FMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6323 
	#FMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6324 
	#FMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6325 
	#FMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6327 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

6328 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6329 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6332 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

6333 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

6334 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

6336 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

6337 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

6338 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

6340 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

6342 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

6343 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

6344 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

6345 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

6346 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

6348 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

6349 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

6350 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

6351 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

6352 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

6354 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

6355 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6356 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6357 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6360 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

6361 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

6362 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

6364 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

6365 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

6366 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

6368 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

6370 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

6371 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

6372 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

6373 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

6374 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

6376 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

6377 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

6378 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

6379 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

6380 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

6382 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

6383 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6384 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6385 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6388 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

6389 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

6390 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

6392 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

6393 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

6394 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

6396 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

6398 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

6399 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

6400 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

6401 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

6402 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

6404 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

6405 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

6406 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

6407 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

6408 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

6410 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

6411 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6412 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6413 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6416 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

6417 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

6418 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

6419 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

6420 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

6421 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

6422 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

6425 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

6426 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

6427 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

6428 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

6429 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

6430 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

6431 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

6434 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

6435 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

6436 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

6437 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

6438 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

6439 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

6440 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

6443 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

6444 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

6445 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

6446 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

6447 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

6448 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

6449 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

6450 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

6451 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

6453 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

6454 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

6455 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

6456 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

6457 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

6458 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

6459 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

6460 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

6461 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

6463 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

6464 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

6465 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

6466 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

6467 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

6468 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

6469 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

6470 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

6471 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

6473 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

6474 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

6475 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

6476 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

6477 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

6478 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

6479 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

6480 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

6481 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

6484 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

6485 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

6486 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

6487 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

6488 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

6489 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

6490 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

6491 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

6492 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

6494 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

6495 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

6496 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

6497 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

6498 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

6499 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

6500 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

6501 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

6502 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

6504 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

6505 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

6506 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

6507 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

6508 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

6509 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

6510 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

6511 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

6512 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

6514 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

6515 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

6516 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

6517 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

6518 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

6519 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

6520 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

6521 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

6522 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

6525 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

6526 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

6527 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

6528 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

6529 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

6530 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

6531 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

6532 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

6533 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

6535 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

6536 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

6537 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

6538 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

6539 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

6540 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

6541 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

6542 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

6543 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

6545 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

6546 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

6547 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

6548 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

6549 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

6550 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

6551 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

6552 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

6553 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

6555 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

6556 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

6557 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

6558 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

6559 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

6560 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

6561 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

6562 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

6563 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

6566 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

6567 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

6568 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

6569 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

6570 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

6571 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

6572 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

6573 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

6574 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

6576 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

6577 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

6578 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

6579 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

6580 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

6581 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

6582 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

6583 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

6584 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

6586 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

6587 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

6588 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

6589 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

6590 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

6591 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

6592 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

6593 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

6594 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

6596 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

6597 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

6598 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

6599 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

6600 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

6601 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

6602 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

6603 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

6604 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

6607 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

6608 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

6609 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

6610 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

6611 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

6612 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

6613 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

6614 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

6615 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

6617 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

6618 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

6619 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

6620 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

6621 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

6622 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

6623 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

6624 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

6625 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

6627 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

6628 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

6629 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

6630 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

6631 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

6632 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

6633 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

6634 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

6635 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

6637 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

6638 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

6639 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

6640 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

6641 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

6642 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

6643 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

6644 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

6645 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

6648 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

6649 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

6650 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

6651 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

6652 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

6653 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

6654 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

6655 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

6656 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

6658 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

6659 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

6660 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

6661 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

6662 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

6663 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

6664 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

6665 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

6666 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

6668 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

6669 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

6670 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

6671 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

6672 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

6673 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

6674 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

6675 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

6676 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

6678 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

6679 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

6680 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

6681 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

6682 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

6683 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

6684 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

6685 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

6686 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

6689 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

6690 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

6691 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

6692 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

6693 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

6694 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

6695 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

6696 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

6697 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

6699 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

6700 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

6701 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

6702 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

6703 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

6704 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

6705 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

6706 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

6707 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

6709 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

6710 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

6711 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

6712 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

6713 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

6714 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

6715 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

6716 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

6717 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

6719 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

6720 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

6721 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

6722 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

6723 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

6724 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

6725 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

6726 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

6727 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

6730 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

6733 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

6736 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

6737 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

6738 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

6740 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

6741 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

6742 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

6744 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

6745 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

6746 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

6748 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

6750 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

6751 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

6752 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

6754 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

6756 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

6757 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6758 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6760 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

6762 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

6763 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6764 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6767 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

6768 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

6769 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

6771 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

6772 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

6773 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

6775 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

6776 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

6777 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

6779 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

6781 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

6782 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

6783 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

6785 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

6787 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

6788 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6789 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6791 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

6793 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

6794 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6795 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6798 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

6799 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

6800 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

6801 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

6802 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

6804 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

6805 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

6806 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

6807 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

6808 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

6810 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

6811 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

6812 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

6813 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

6814 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

6816 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

6817 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

6818 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

6819 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

6821 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

6822 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

6823 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

6824 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

6826 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

6827 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

6828 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

6829 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

6831 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

6832 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

6833 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

6834 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

6837 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

6838 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

6839 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

6840 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

6841 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

6843 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

6844 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

6845 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

6846 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

6847 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

6849 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

6850 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

6851 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

6852 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

6853 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

6855 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

6856 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

6857 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

6858 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

6860 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

6861 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

6862 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

6863 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

6865 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

6866 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

6867 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

6868 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

6870 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

6871 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

6872 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

6873 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

6876 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

6877 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

6878 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

6879 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

6881 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

6883 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

6885 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

6886 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

6887 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

6888 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

6889 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

6891 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

6894 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

6896 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

6898 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

6901 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

6903 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

6904 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

6905 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

6907 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

6908 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

6909 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

6911 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

6921 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

6922 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

6923 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

6925 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

6926 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

6927 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

6929 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

6930 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

6931 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

6933 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

6934 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

6935 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

6937 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

6938 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

6939 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

6941 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

6942 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

6943 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

6945 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

6946 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

6947 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

6949 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

6950 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

6951 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

6953 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

6954 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

6955 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

6957 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

6958 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

6959 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

6961 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

6962 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

6963 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6965 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6966 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6967 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6969 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6970 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6971 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6973 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6974 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6975 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6977 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6978 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6979 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6981 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6982 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6983 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6986 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6987 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6988 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6989 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6990 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6991 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6992 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6993 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6994 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6995 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6996 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6997 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6998 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6999 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

7000 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

7001 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

7004 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

7005 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

7006 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

7008 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

7009 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

7010 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

7012 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

7016 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

7020 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

7024 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

7028 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

7032 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

7036 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

7040 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

7044 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

7048 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

7052 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

7056 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

7060 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

7064 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

7069 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

7070 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

7071 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

7073 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

7074 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

7075 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

7077 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

7078 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

7079 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

7081 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

7082 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

7083 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

7085 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

7086 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

7087 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

7089 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

7090 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

7091 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

7093 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

7094 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

7095 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

7097 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

7098 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

7099 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

7101 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

7102 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

7103 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

7105 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

7106 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

7107 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

7109 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

7110 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

7111 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

7113 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

7114 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

7115 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

7117 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

7118 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

7119 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

7121 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

7122 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

7123 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

7125 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

7126 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

7127 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

7129 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

7130 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

7131 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

7134 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

7135 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

7136 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

7137 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

7138 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

7139 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

7140 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

7141 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

7142 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

7143 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

7144 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

7145 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

7146 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

7147 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

7148 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

7149 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

7151 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

7152 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

7153 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

7154 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

7155 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

7156 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

7157 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

7158 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

7159 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

7160 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

7161 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

7162 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

7163 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

7164 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

7165 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

7166 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

7169 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

7170 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

7171 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

7172 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

7173 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

7174 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

7175 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

7176 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

7177 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

7178 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

7179 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

7180 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

7181 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

7182 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

7183 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

7184 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

7186 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7187 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7188 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7189 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7190 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7191 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7192 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7193 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7194 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7195 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7196 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7197 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7198 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7199 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7200 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7201 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7204 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

7205 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

7206 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

7207 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

7208 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

7209 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

7210 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

7211 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

7212 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

7213 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

7214 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

7215 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

7216 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

7217 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

7218 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

7219 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

7220 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

7221 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

7222 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

7223 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

7224 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

7225 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

7226 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

7227 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

7228 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

7229 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

7230 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

7231 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

7232 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

7233 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

7234 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

7235 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

7243 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

7244 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

7245 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

7246 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

7247 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

7248 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

7249 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

7250 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

7251 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

7252 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

7253 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

7254 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

7255 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

7256 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

7257 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

7258 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

7259 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

7262 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

7263 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

7264 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

7265 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

7266 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

7267 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

7268 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

7271 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

7272 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

7275 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

7276 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

7277 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

7278 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

7286 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

7287 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

7288 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

7289 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

7290 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

7291 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

7292 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

7293 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

7294 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

7295 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

7296 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

7297 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

7298 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

7299 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

7302 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

7303 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

7304 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

7305 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

7306 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

7307 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

7308 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

7310 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

7311 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

7312 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

7313 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

7314 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

7317 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

7318 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

7320 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

7321 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

7322 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

7323 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

7324 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

7325 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

7326 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

7327 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

7328 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

7329 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

7331 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

7334 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

7335 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

7338 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

7341 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

7342 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

7343 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

7344 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

7345 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

7346 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

7347 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

7348 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

7349 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

7350 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

7351 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

7352 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

7353 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

7354 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

7357 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

7358 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

7359 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

7360 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

7361 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

7362 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

7363 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

7364 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

7367 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

7368 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

7369 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

7372 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

7375 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

7376 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

7378 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

7385 
	#FMPI2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

7386 
	#FMPI2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

7387 
	#FMPI2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

7388 
	#FMPI2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

7389 
	#FMPI2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

7390 
	#FMPI2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

7391 
	#FMPI2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

7392 
	#FMPI2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

7393 
	#FMPI2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

7394 
	#FMPI2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

7395 
	#FMPI2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

7396 
	#FMPI2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

7397 
	#FMPI2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

7398 
	#FMPI2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

7399 
	#FMPI2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

7400 
	#FMPI2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

7401 
	#FMPI2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

7402 
	#FMPI2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

7403 
	#FMPI2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

7406 
	#FMPI2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

7407 
	#FMPI2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

7408 
	#FMPI2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

7409 
	#FMPI2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

7410 
	#FMPI2C_CR2_START
 ((
ut32_t
)0x00002000

	)

7411 
	#FMPI2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

7412 
	#FMPI2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

7413 
	#FMPI2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

7414 
	#FMPI2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

7415 
	#FMPI2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

7416 
	#FMPI2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

7419 
	#FMPI2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

7420 
	#FMPI2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

7421 
	#FMPI2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

7424 
	#FMPI2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

7425 
	#FMPI2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

7426 
	#FMPI2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

7429 
	#FMPI2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

7430 
	#FMPI2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

7431 
	#FMPI2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

7432 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

7433 
	#FMPI2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

7436 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

7437 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

7438 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

7439 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

7440 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

7443 
	#FMPI2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

7444 
	#FMPI2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

7445 
	#FMPI2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

7446 
	#FMPI2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

7447 
	#FMPI2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

7448 
	#FMPI2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

7449 
	#FMPI2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

7450 
	#FMPI2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

7451 
	#FMPI2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

7452 
	#FMPI2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

7453 
	#FMPI2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

7454 
	#FMPI2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

7455 
	#FMPI2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

7456 
	#FMPI2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

7457 
	#FMPI2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

7458 
	#FMPI2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

7459 
	#FMPI2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

7462 
	#FMPI2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

7463 
	#FMPI2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

7464 
	#FMPI2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

7465 
	#FMPI2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

7466 
	#FMPI2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

7467 
	#FMPI2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

7468 
	#FMPI2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

7469 
	#FMPI2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

7470 
	#FMPI2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

7473 
	#FMPI2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

7476 
	#FMPI2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

7479 
	#FMPI2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

7487 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

7490 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

7491 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

7492 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

7493 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

7496 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

7499 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

7500 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

7510 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

7511 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

7515 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

7516 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

7520 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

7521 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

7525 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

7526 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

7530 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

7531 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

7532 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

7533 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

7534 
	#LTDC_GCR_DEN
 ((
ut32_t
)0x00010000

	)

7535 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

7536 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

7537 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

7538 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

7541 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7545 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

7546 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

7550 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

7551 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

7552 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

7556 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

7557 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

7558 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

7559 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

7563 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

7564 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

7565 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

7566 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

7570 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

7571 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

7572 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

7573 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

7577 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

7581 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

7582 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

7586 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

7587 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

7588 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

7589 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

7593 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

7594 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

7595 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

7599 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

7600 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7604 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

7605 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7609 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

7610 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

7611 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

7615 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

7619 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

7623 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

7624 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

7625 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

7626 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

7630 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

7631 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

7635 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

7639 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

7640 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

7644 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

7648 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

7649 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

7650 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

7651 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

7653 #i
	`defed
(
STM32F469_479xx
)

7660 
	#DSI_VR
 ((
ut32_t
)0x3133302A

	)

7663 
	#DSI_CR_EN
 ((
ut32_t
)0x00000001

	)

7666 
	#DSI_CCR_TXECKDIV
 ((
ut32_t
)0x000000FF

	)

7667 
	#DSI_CCR_TXECKDIV0
 ((
ut32_t
)0x00000001)

	)

7668 
	#DSI_CCR_TXECKDIV1
 ((
ut32_t
)0x00000002)

	)

7669 
	#DSI_CCR_TXECKDIV2
 ((
ut32_t
)0x00000004)

	)

7670 
	#DSI_CCR_TXECKDIV3
 ((
ut32_t
)0x00000008)

	)

7671 
	#DSI_CCR_TXECKDIV4
 ((
ut32_t
)0x00000010)

	)

7672 
	#DSI_CCR_TXECKDIV5
 ((
ut32_t
)0x00000020)

	)

7673 
	#DSI_CCR_TXECKDIV6
 ((
ut32_t
)0x00000040)

	)

7674 
	#DSI_CCR_TXECKDIV7
 ((
ut32_t
)0x00000080)

	)

7676 
	#DSI_CCR_TOCKDIV
 ((
ut32_t
)0x0000FF00

	)

7677 
	#DSI_CCR_TOCKDIV0
 ((
ut32_t
)0x00000100)

	)

7678 
	#DSI_CCR_TOCKDIV1
 ((
ut32_t
)0x00000200)

	)

7679 
	#DSI_CCR_TOCKDIV2
 ((
ut32_t
)0x00000400)

	)

7680 
	#DSI_CCR_TOCKDIV3
 ((
ut32_t
)0x00000800)

	)

7681 
	#DSI_CCR_TOCKDIV4
 ((
ut32_t
)0x00001000)

	)

7682 
	#DSI_CCR_TOCKDIV5
 ((
ut32_t
)0x00002000)

	)

7683 
	#DSI_CCR_TOCKDIV6
 ((
ut32_t
)0x00004000)

	)

7684 
	#DSI_CCR_TOCKDIV7
 ((
ut32_t
)0x00008000)

	)

7687 
	#DSI_LVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7688 
	#DSI_LVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7689 
	#DSI_LVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7692 
	#DSI_LCOLCR_COLC
 ((
ut32_t
)0x0000000F

	)

7693 
	#DSI_LCOLCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7694 
	#DSI_LCOLCR_COLC1
 ((
ut32_t
)0x00000020)

	)

7695 
	#DSI_LCOLCR_COLC2
 ((
ut32_t
)0x00000040)

	)

7696 
	#DSI_LCOLCR_COLC3
 ((
ut32_t
)0x00000080)

	)

7698 
	#DSI_LCOLCR_LPE
 ((
ut32_t
)0x00000100

	)

7701 
	#DSI_LPCR_DEP
 ((
ut32_t
)0x00000001

	)

7702 
	#DSI_LPCR_VSP
 ((
ut32_t
)0x00000002

	)

7703 
	#DSI_LPCR_HSP
 ((
ut32_t
)0x00000004

	)

7706 
	#DSI_LPMCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7707 
	#DSI_LPMCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7708 
	#DSI_LPMCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7709 
	#DSI_LPMCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7710 
	#DSI_LPMCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7711 
	#DSI_LPMCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7712 
	#DSI_LPMCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7713 
	#DSI_LPMCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

7714 
	#DSI_LPMCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

7716 
	#DSI_LPMCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

7717 
	#DSI_LPMCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

7718 
	#DSI_LPMCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

7719 
	#DSI_LPMCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

7720 
	#DSI_LPMCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

7721 
	#DSI_LPMCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

7722 
	#DSI_LPMCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

7723 
	#DSI_LPMCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

7724 
	#DSI_LPMCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

7727 
	#DSI_PCR_ETTXE
 ((
ut32_t
)0x00000001

	)

7728 
	#DSI_PCR_ETRXE
 ((
ut32_t
)0x00000002

	)

7729 
	#DSI_PCR_BTAE
 ((
ut32_t
)0x00000004

	)

7730 
	#DSI_PCR_ECCRXE
 ((
ut32_t
)0x00000008

	)

7731 
	#DSI_PCR_CRCRXE
 ((
ut32_t
)0x00000010

	)

7734 
	#DSI_GVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7735 
	#DSI_GVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7736 
	#DSI_GVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7739 
	#DSI_MCR_CMDM
 ((
ut32_t
)0x00000001

	)

7742 
	#DSI_VMCR_VMT
 ((
ut32_t
)0x00000003

	)

7743 
	#DSI_VMCR_VMT0
 ((
ut32_t
)0x00000001)

	)

7744 
	#DSI_VMCR_VMT1
 ((
ut32_t
)0x00000002)

	)

7746 
	#DSI_VMCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

7747 
	#DSI_VMCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

7748 
	#DSI_VMCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

7749 
	#DSI_VMCR_LPVAE
 ((
ut32_t
)0x00000800

	)

7750 
	#DSI_VMCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

7751 
	#DSI_VMCR_LPHFPE
 ((
ut32_t
)0x00002000

	)

7752 
	#DSI_VMCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

7753 
	#DSI_VMCR_LPCE
 ((
ut32_t
)0x00008000

	)

7754 
	#DSI_VMCR_PGE
 ((
ut32_t
)0x00010000

	)

7755 
	#DSI_VMCR_PGM
 ((
ut32_t
)0x00100000

	)

7756 
	#DSI_VMCR_PGO
 ((
ut32_t
)0x01000000

	)

7759 
	#DSI_VPCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

7760 
	#DSI_VPCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

7761 
	#DSI_VPCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

7762 
	#DSI_VPCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

7763 
	#DSI_VPCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

7764 
	#DSI_VPCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

7765 
	#DSI_VPCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

7766 
	#DSI_VPCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

7767 
	#DSI_VPCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

7768 
	#DSI_VPCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

7769 
	#DSI_VPCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

7770 
	#DSI_VPCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

7771 
	#DSI_VPCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

7772 
	#DSI_VPCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

7773 
	#DSI_VPCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

7776 
	#DSI_VCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

7777 
	#DSI_VCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

7778 
	#DSI_VCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

7779 
	#DSI_VCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

7780 
	#DSI_VCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

7781 
	#DSI_VCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

7782 
	#DSI_VCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

7783 
	#DSI_VCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

7784 
	#DSI_VCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

7785 
	#DSI_VCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

7786 
	#DSI_VCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

7787 
	#DSI_VCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

7788 
	#DSI_VCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

7789 
	#DSI_VCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

7792 
	#DSI_VNPCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

7793 
	#DSI_VNPCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

7794 
	#DSI_VNPCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

7795 
	#DSI_VNPCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

7796 
	#DSI_VNPCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

7797 
	#DSI_VNPCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

7798 
	#DSI_VNPCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

7799 
	#DSI_VNPCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

7800 
	#DSI_VNPCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

7801 
	#DSI_VNPCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

7802 
	#DSI_VNPCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

7803 
	#DSI_VNPCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

7804 
	#DSI_VNPCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

7805 
	#DSI_VNPCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

7808 
	#DSI_VHSACR_HSA
 ((
ut32_t
)0x00000FFF

	)

7809 
	#DSI_VHSACR_HSA0
 ((
ut32_t
)0x00000001)

	)

7810 
	#DSI_VHSACR_HSA1
 ((
ut32_t
)0x00000002)

	)

7811 
	#DSI_VHSACR_HSA2
 ((
ut32_t
)0x00000004)

	)

7812 
	#DSI_VHSACR_HSA3
 ((
ut32_t
)0x00000008)

	)

7813 
	#DSI_VHSACR_HSA4
 ((
ut32_t
)0x00000010)

	)

7814 
	#DSI_VHSACR_HSA5
 ((
ut32_t
)0x00000020)

	)

7815 
	#DSI_VHSACR_HSA6
 ((
ut32_t
)0x00000040)

	)

7816 
	#DSI_VHSACR_HSA7
 ((
ut32_t
)0x00000080)

	)

7817 
	#DSI_VHSACR_HSA8
 ((
ut32_t
)0x00000100)

	)

7818 
	#DSI_VHSACR_HSA9
 ((
ut32_t
)0x00000200)

	)

7819 
	#DSI_VHSACR_HSA10
 ((
ut32_t
)0x00000400)

	)

7820 
	#DSI_VHSACR_HSA11
 ((
ut32_t
)0x00000800)

	)

7823 
	#DSI_VHBPCR_HBP
 ((
ut32_t
)0x00000FFF

	)

7824 
	#DSI_VHBPCR_HBP0
 ((
ut32_t
)0x00000001)

	)

7825 
	#DSI_VHBPCR_HBP1
 ((
ut32_t
)0x00000002)

	)

7826 
	#DSI_VHBPCR_HBP2
 ((
ut32_t
)0x00000004)

	)

7827 
	#DSI_VHBPCR_HBP3
 ((
ut32_t
)0x00000008)

	)

7828 
	#DSI_VHBPCR_HBP4
 ((
ut32_t
)0x00000010)

	)

7829 
	#DSI_VHBPCR_HBP5
 ((
ut32_t
)0x00000020)

	)

7830 
	#DSI_VHBPCR_HBP6
 ((
ut32_t
)0x00000040)

	)

7831 
	#DSI_VHBPCR_HBP7
 ((
ut32_t
)0x00000080)

	)

7832 
	#DSI_VHBPCR_HBP8
 ((
ut32_t
)0x00000100)

	)

7833 
	#DSI_VHBPCR_HBP9
 ((
ut32_t
)0x00000200)

	)

7834 
	#DSI_VHBPCR_HBP10
 ((
ut32_t
)0x00000400)

	)

7835 
	#DSI_VHBPCR_HBP11
 ((
ut32_t
)0x00000800)

	)

7838 
	#DSI_VLCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

7839 
	#DSI_VLCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

7840 
	#DSI_VLCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

7841 
	#DSI_VLCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

7842 
	#DSI_VLCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

7843 
	#DSI_VLCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

7844 
	#DSI_VLCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

7845 
	#DSI_VLCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

7846 
	#DSI_VLCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

7847 
	#DSI_VLCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

7848 
	#DSI_VLCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

7849 
	#DSI_VLCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

7850 
	#DSI_VLCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

7851 
	#DSI_VLCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

7852 
	#DSI_VLCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

7853 
	#DSI_VLCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

7856 
	#DSI_VVSACR_VSA
 ((
ut32_t
)0x000003FF

	)

7857 
	#DSI_VVSACR_VSA0
 ((
ut32_t
)0x00000001)

	)

7858 
	#DSI_VVSACR_VSA1
 ((
ut32_t
)0x00000002)

	)

7859 
	#DSI_VVSACR_VSA2
 ((
ut32_t
)0x00000004)

	)

7860 
	#DSI_VVSACR_VSA3
 ((
ut32_t
)0x00000008)

	)

7861 
	#DSI_VVSACR_VSA4
 ((
ut32_t
)0x00000010)

	)

7862 
	#DSI_VVSACR_VSA5
 ((
ut32_t
)0x00000020)

	)

7863 
	#DSI_VVSACR_VSA6
 ((
ut32_t
)0x00000040)

	)

7864 
	#DSI_VVSACR_VSA7
 ((
ut32_t
)0x00000080)

	)

7865 
	#DSI_VVSACR_VSA8
 ((
ut32_t
)0x00000100)

	)

7866 
	#DSI_VVSACR_VSA9
 ((
ut32_t
)0x00000200)

	)

7869 
	#DSI_VVBPCR_VBP
 ((
ut32_t
)0x000003FF

	)

7870 
	#DSI_VVBPCR_VBP0
 ((
ut32_t
)0x00000001)

	)

7871 
	#DSI_VVBPCR_VBP1
 ((
ut32_t
)0x00000002)

	)

7872 
	#DSI_VVBPCR_VBP2
 ((
ut32_t
)0x00000004)

	)

7873 
	#DSI_VVBPCR_VBP3
 ((
ut32_t
)0x00000008)

	)

7874 
	#DSI_VVBPCR_VBP4
 ((
ut32_t
)0x00000010)

	)

7875 
	#DSI_VVBPCR_VBP5
 ((
ut32_t
)0x00000020)

	)

7876 
	#DSI_VVBPCR_VBP6
 ((
ut32_t
)0x00000040)

	)

7877 
	#DSI_VVBPCR_VBP7
 ((
ut32_t
)0x00000080)

	)

7878 
	#DSI_VVBPCR_VBP8
 ((
ut32_t
)0x00000100)

	)

7879 
	#DSI_VVBPCR_VBP9
 ((
ut32_t
)0x00000200)

	)

7882 
	#DSI_VVFPCR_VFP
 ((
ut32_t
)0x000003FF

	)

7883 
	#DSI_VVFPCR_VFP0
 ((
ut32_t
)0x00000001)

	)

7884 
	#DSI_VVFPCR_VFP1
 ((
ut32_t
)0x00000002)

	)

7885 
	#DSI_VVFPCR_VFP2
 ((
ut32_t
)0x00000004)

	)

7886 
	#DSI_VVFPCR_VFP3
 ((
ut32_t
)0x00000008)

	)

7887 
	#DSI_VVFPCR_VFP4
 ((
ut32_t
)0x00000010)

	)

7888 
	#DSI_VVFPCR_VFP5
 ((
ut32_t
)0x00000020)

	)

7889 
	#DSI_VVFPCR_VFP6
 ((
ut32_t
)0x00000040)

	)

7890 
	#DSI_VVFPCR_VFP7
 ((
ut32_t
)0x00000080)

	)

7891 
	#DSI_VVFPCR_VFP8
 ((
ut32_t
)0x00000100)

	)

7892 
	#DSI_VVFPCR_VFP9
 ((
ut32_t
)0x00000200)

	)

7895 
	#DSI_VVACR_VA
 ((
ut32_t
)0x00003FFF

	)

7896 
	#DSI_VVACR_VA0
 ((
ut32_t
)0x00000001)

	)

7897 
	#DSI_VVACR_VA1
 ((
ut32_t
)0x00000002)

	)

7898 
	#DSI_VVACR_VA2
 ((
ut32_t
)0x00000004)

	)

7899 
	#DSI_VVACR_VA3
 ((
ut32_t
)0x00000008)

	)

7900 
	#DSI_VVACR_VA4
 ((
ut32_t
)0x00000010)

	)

7901 
	#DSI_VVACR_VA5
 ((
ut32_t
)0x00000020)

	)

7902 
	#DSI_VVACR_VA6
 ((
ut32_t
)0x00000040)

	)

7903 
	#DSI_VVACR_VA7
 ((
ut32_t
)0x00000080)

	)

7904 
	#DSI_VVACR_VA8
 ((
ut32_t
)0x00000100)

	)

7905 
	#DSI_VVACR_VA9
 ((
ut32_t
)0x00000200)

	)

7906 
	#DSI_VVACR_VA10
 ((
ut32_t
)0x00000400)

	)

7907 
	#DSI_VVACR_VA11
 ((
ut32_t
)0x00000800)

	)

7908 
	#DSI_VVACR_VA12
 ((
ut32_t
)0x00001000)

	)

7909 
	#DSI_VVACR_VA13
 ((
ut32_t
)0x00002000)

	)

7912 
	#DSI_LCCR_CMDSIZE
 ((
ut32_t
)0x0000FFFF

	)

7913 
	#DSI_LCCR_CMDSIZE0
 ((
ut32_t
)0x00000001)

	)

7914 
	#DSI_LCCR_CMDSIZE1
 ((
ut32_t
)0x00000002)

	)

7915 
	#DSI_LCCR_CMDSIZE2
 ((
ut32_t
)0x00000004)

	)

7916 
	#DSI_LCCR_CMDSIZE3
 ((
ut32_t
)0x00000008)

	)

7917 
	#DSI_LCCR_CMDSIZE4
 ((
ut32_t
)0x00000010)

	)

7918 
	#DSI_LCCR_CMDSIZE5
 ((
ut32_t
)0x00000020)

	)

7919 
	#DSI_LCCR_CMDSIZE6
 ((
ut32_t
)0x00000040)

	)

7920 
	#DSI_LCCR_CMDSIZE7
 ((
ut32_t
)0x00000080)

	)

7921 
	#DSI_LCCR_CMDSIZE8
 ((
ut32_t
)0x00000100)

	)

7922 
	#DSI_LCCR_CMDSIZE9
 ((
ut32_t
)0x00000200)

	)

7923 
	#DSI_LCCR_CMDSIZE10
 ((
ut32_t
)0x00000400)

	)

7924 
	#DSI_LCCR_CMDSIZE11
 ((
ut32_t
)0x00000800)

	)

7925 
	#DSI_LCCR_CMDSIZE12
 ((
ut32_t
)0x00001000)

	)

7926 
	#DSI_LCCR_CMDSIZE13
 ((
ut32_t
)0x00002000)

	)

7927 
	#DSI_LCCR_CMDSIZE14
 ((
ut32_t
)0x00004000)

	)

7928 
	#DSI_LCCR_CMDSIZE15
 ((
ut32_t
)0x00008000)

	)

7931 
	#DSI_CMCR_TEARE
 ((
ut32_t
)0x00000001

	)

7932 
	#DSI_CMCR_ARE
 ((
ut32_t
)0x00000002

	)

7933 
	#DSI_CMCR_GSW0TX
 ((
ut32_t
)0x00000100

	)

7934 
	#DSI_CMCR_GSW1TX
 ((
ut32_t
)0x00000200

	)

7935 
	#DSI_CMCR_GSW2TX
 ((
ut32_t
)0x00000400

	)

7936 
	#DSI_CMCR_GSR0TX
 ((
ut32_t
)0x00000800

	)

7937 
	#DSI_CMCR_GSR1TX
 ((
ut32_t
)0x00001000

	)

7938 
	#DSI_CMCR_GSR2TX
 ((
ut32_t
)0x00002000

	)

7939 
	#DSI_CMCR_GLWTX
 ((
ut32_t
)0x00004000

	)

7940 
	#DSI_CMCR_DSW0TX
 ((
ut32_t
)0x00010000

	)

7941 
	#DSI_CMCR_DSW1TX
 ((
ut32_t
)0x00020000

	)

7942 
	#DSI_CMCR_DSR0TX
 ((
ut32_t
)0x00040000

	)

7943 
	#DSI_CMCR_DLWTX
 ((
ut32_t
)0x00080000

	)

7944 
	#DSI_CMCR_MRDPS
 ((
ut32_t
)0x01000000

	)

7947 
	#DSI_GHCR_DT
 ((
ut32_t
)0x0000003F

	)

7948 
	#DSI_GHCR_DT0
 ((
ut32_t
)0x00000001)

	)

7949 
	#DSI_GHCR_DT1
 ((
ut32_t
)0x00000002)

	)

7950 
	#DSI_GHCR_DT2
 ((
ut32_t
)0x00000004)

	)

7951 
	#DSI_GHCR_DT3
 ((
ut32_t
)0x00000008)

	)

7952 
	#DSI_GHCR_DT4
 ((
ut32_t
)0x00000010)

	)

7953 
	#DSI_GHCR_DT5
 ((
ut32_t
)0x00000020)

	)

7955 
	#DSI_GHCR_VCID
 ((
ut32_t
)0x000000C0

	)

7956 
	#DSI_GHCR_VCID0
 ((
ut32_t
)0x00000040)

	)

7957 
	#DSI_GHCR_VCID1
 ((
ut32_t
)0x00000080)

	)

7959 
	#DSI_GHCR_WCLSB
 ((
ut32_t
)0x0000FF00

	)

7960 
	#DSI_GHCR_WCLSB0
 ((
ut32_t
)0x00000100)

	)

7961 
	#DSI_GHCR_WCLSB1
 ((
ut32_t
)0x00000200)

	)

7962 
	#DSI_GHCR_WCLSB2
 ((
ut32_t
)0x00000400)

	)

7963 
	#DSI_GHCR_WCLSB3
 ((
ut32_t
)0x00000800)

	)

7964 
	#DSI_GHCR_WCLSB4
 ((
ut32_t
)0x00001000)

	)

7965 
	#DSI_GHCR_WCLSB5
 ((
ut32_t
)0x00002000)

	)

7966 
	#DSI_GHCR_WCLSB6
 ((
ut32_t
)0x00004000)

	)

7967 
	#DSI_GHCR_WCLSB7
 ((
ut32_t
)0x00008000)

	)

7969 
	#DSI_GHCR_WCMSB
 ((
ut32_t
)0x00FF0000

	)

7970 
	#DSI_GHCR_WCMSB0
 ((
ut32_t
)0x00010000)

	)

7971 
	#DSI_GHCR_WCMSB1
 ((
ut32_t
)0x00020000)

	)

7972 
	#DSI_GHCR_WCMSB2
 ((
ut32_t
)0x00040000)

	)

7973 
	#DSI_GHCR_WCMSB3
 ((
ut32_t
)0x00080000)

	)

7974 
	#DSI_GHCR_WCMSB4
 ((
ut32_t
)0x00100000)

	)

7975 
	#DSI_GHCR_WCMSB5
 ((
ut32_t
)0x00200000)

	)

7976 
	#DSI_GHCR_WCMSB6
 ((
ut32_t
)0x00400000)

	)

7977 
	#DSI_GHCR_WCMSB7
 ((
ut32_t
)0x00800000)

	)

7980 
	#DSI_GPDR_DATA1
 ((
ut32_t
)0x000000FF

	)

7981 
	#DSI_GPDR_DATA1_0
 ((
ut32_t
)0x00000001)

	)

7982 
	#DSI_GPDR_DATA1_1
 ((
ut32_t
)0x00000002)

	)

7983 
	#DSI_GPDR_DATA1_2
 ((
ut32_t
)0x00000004)

	)

7984 
	#DSI_GPDR_DATA1_3
 ((
ut32_t
)0x00000008)

	)

7985 
	#DSI_GPDR_DATA1_4
 ((
ut32_t
)0x00000010)

	)

7986 
	#DSI_GPDR_DATA1_5
 ((
ut32_t
)0x00000020)

	)

7987 
	#DSI_GPDR_DATA1_6
 ((
ut32_t
)0x00000040)

	)

7988 
	#DSI_GPDR_DATA1_7
 ((
ut32_t
)0x00000080)

	)

7990 
	#DSI_GPDR_DATA2
 ((
ut32_t
)0x0000FF00

	)

7991 
	#DSI_GPDR_DATA2_0
 ((
ut32_t
)0x00000100)

	)

7992 
	#DSI_GPDR_DATA2_1
 ((
ut32_t
)0x00000200)

	)

7993 
	#DSI_GPDR_DATA2_2
 ((
ut32_t
)0x00000400)

	)

7994 
	#DSI_GPDR_DATA2_3
 ((
ut32_t
)0x00000800)

	)

7995 
	#DSI_GPDR_DATA2_4
 ((
ut32_t
)0x00001000)

	)

7996 
	#DSI_GPDR_DATA2_5
 ((
ut32_t
)0x00002000)

	)

7997 
	#DSI_GPDR_DATA2_6
 ((
ut32_t
)0x00004000)

	)

7998 
	#DSI_GPDR_DATA2_7
 ((
ut32_t
)0x00008000)

	)

8000 
	#DSI_GPDR_DATA3
 ((
ut32_t
)0x00FF0000

	)

8001 
	#DSI_GPDR_DATA3_0
 ((
ut32_t
)0x00010000)

	)

8002 
	#DSI_GPDR_DATA3_1
 ((
ut32_t
)0x00020000)

	)

8003 
	#DSI_GPDR_DATA3_2
 ((
ut32_t
)0x00040000)

	)

8004 
	#DSI_GPDR_DATA3_3
 ((
ut32_t
)0x00080000)

	)

8005 
	#DSI_GPDR_DATA3_4
 ((
ut32_t
)0x00100000)

	)

8006 
	#DSI_GPDR_DATA3_5
 ((
ut32_t
)0x00200000)

	)

8007 
	#DSI_GPDR_DATA3_6
 ((
ut32_t
)0x00400000)

	)

8008 
	#DSI_GPDR_DATA3_7
 ((
ut32_t
)0x00800000)

	)

8010 
	#DSI_GPDR_DATA4
 ((
ut32_t
)0xFF000000

	)

8011 
	#DSI_GPDR_DATA4_0
 ((
ut32_t
)0x01000000)

	)

8012 
	#DSI_GPDR_DATA4_1
 ((
ut32_t
)0x02000000)

	)

8013 
	#DSI_GPDR_DATA4_2
 ((
ut32_t
)0x04000000)

	)

8014 
	#DSI_GPDR_DATA4_3
 ((
ut32_t
)0x08000000)

	)

8015 
	#DSI_GPDR_DATA4_4
 ((
ut32_t
)0x10000000)

	)

8016 
	#DSI_GPDR_DATA4_5
 ((
ut32_t
)0x20000000)

	)

8017 
	#DSI_GPDR_DATA4_6
 ((
ut32_t
)0x40000000)

	)

8018 
	#DSI_GPDR_DATA4_7
 ((
ut32_t
)0x80000000)

	)

8021 
	#DSI_GPSR_CMDFE
 ((
ut32_t
)0x00000001

	)

8022 
	#DSI_GPSR_CMDFF
 ((
ut32_t
)0x00000002

	)

8023 
	#DSI_GPSR_PWRFE
 ((
ut32_t
)0x00000004

	)

8024 
	#DSI_GPSR_PWRFF
 ((
ut32_t
)0x00000008

	)

8025 
	#DSI_GPSR_PRDFE
 ((
ut32_t
)0x00000010

	)

8026 
	#DSI_GPSR_PRDFF
 ((
ut32_t
)0x00000020

	)

8027 
	#DSI_GPSR_RCB
 ((
ut32_t
)0x00000040

	)

8030 
	#DSI_TCCR0_LPRX_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8031 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8032 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8033 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8034 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8035 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8036 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8037 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8038 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8048 
	#DSI_TCCR0_HSTX_TOCNT
 ((
ut32_t
)0xFFFF0000

	)

8049 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
ut32_t
)0x00010000)

	)

8050 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
ut32_t
)0x00020000)

	)

8051 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
ut32_t
)0x00040000)

	)

8052 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
ut32_t
)0x00080000)

	)

8053 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
ut32_t
)0x00100000)

	)

8054 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
ut32_t
)0x00200000)

	)

8055 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
ut32_t
)0x00400000)

	)

8056 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
ut32_t
)0x00800000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
ut32_t
)0x01000000)

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
ut32_t
)0x02000000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
ut32_t
)0x04000000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
ut32_t
)0x08000000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
ut32_t
)0x10000000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
ut32_t
)0x20000000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
ut32_t
)0x40000000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
ut32_t
)0x80000000)

	)

8067 
	#DSI_TCCR1_HSRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8068 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8069 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8070 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8071 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8072 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8073 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8074 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8075 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8086 
	#DSI_TCCR2_LPRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8087 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8088 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8089 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8090 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8091 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8092 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8093 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8094 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8105 
	#DSI_TCCR3_HSWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8106 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8107 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8108 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8109 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8110 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8111 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8112 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8113 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8123 
	#DSI_TCCR3_PM
 ((
ut32_t
)0x01000000

	)

8126 
	#DSI_TCCR4_LPWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8127 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8128 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8129 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8130 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8131 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8132 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8133 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8134 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8145 
	#DSI_TCCR5_BTA_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

8146 
	#DSI_TCCR5_BTA_TOCNT0
 ((
ut32_t
)0x00000001)

	)

8147 
	#DSI_TCCR5_BTA_TOCNT1
 ((
ut32_t
)0x00000002)

	)

8148 
	#DSI_TCCR5_BTA_TOCNT2
 ((
ut32_t
)0x00000004)

	)

8149 
	#DSI_TCCR5_BTA_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8150 
	#DSI_TCCR5_BTA_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8151 
	#DSI_TCCR5_BTA_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8152 
	#DSI_TCCR5_BTA_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8153 
	#DSI_TCCR5_BTA_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8155 
	#DSI_TCCR5_BTA_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8164 
	#DSI_TDCR_3DM
 ((
ut32_t
)0x00000003

	)

8165 
	#DSI_TDCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8166 
	#DSI_TDCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8168 
	#DSI_TDCR_3DF
 ((
ut32_t
)0x0000000C

	)

8169 
	#DSI_TDCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8170 
	#DSI_TDCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8172 
	#DSI_TDCR_SVS
 ((
ut32_t
)0x00000010

	)

8173 
	#DSI_TDCR_RF
 ((
ut32_t
)0x00000020

	)

8174 
	#DSI_TDCR_S3DC
 ((
ut32_t
)0x00010000

	)

8177 
	#DSI_CLCR_DPCC
 ((
ut32_t
)0x00000001

	)

8178 
	#DSI_CLCR_ACR
 ((
ut32_t
)0x00000002

	)

8181 
	#DSI_CLTCR_LP2HS_TIME
 ((
ut32_t
)0x000003FF

	)

8182 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00000001)

	)

8183 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00000002)

	)

8184 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00000004)

	)

8185 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00000008)

	)

8186 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00000010)

	)

8187 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00000020)

	)

8188 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00000040)

	)

8189 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00000080)

	)

8190 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ut32_t
)0x00000100)

	)

8191 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ut32_t
)0x00000200)

	)

8193 
	#DSI_CLTCR_HS2LP_TIME
 ((
ut32_t
)0x03FF0000

	)

8194 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ut32_t
)0x00010000)

	)

8195 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ut32_t
)0x00020000)

	)

8196 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ut32_t
)0x00040000)

	)

8197 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ut32_t
)0x00080000)

	)

8198 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ut32_t
)0x00100000)

	)

8199 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ut32_t
)0x00200000)

	)

8200 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ut32_t
)0x00400000)

	)

8201 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ut32_t
)0x00800000)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ut32_t
)0x01000000)

	)

8203 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ut32_t
)0x02000000)

	)

8206 
	#DSI_DLTCR_MRD_TIME
 ((
ut32_t
)0x00007FFF

	)

8207 
	#DSI_DLTCR_MRD_TIME0
 ((
ut32_t
)0x00000001)

	)

8208 
	#DSI_DLTCR_MRD_TIME1
 ((
ut32_t
)0x00000002)

	)

8209 
	#DSI_DLTCR_MRD_TIME2
 ((
ut32_t
)0x00000004)

	)

8210 
	#DSI_DLTCR_MRD_TIME3
 ((
ut32_t
)0x00000008)

	)

8211 
	#DSI_DLTCR_MRD_TIME4
 ((
ut32_t
)0x00000010)

	)

8212 
	#DSI_DLTCR_MRD_TIME5
 ((
ut32_t
)0x00000020)

	)

8213 
	#DSI_DLTCR_MRD_TIME6
 ((
ut32_t
)0x00000040)

	)

8214 
	#DSI_DLTCR_MRD_TIME7
 ((
ut32_t
)0x00000080)

	)

8215 
	#DSI_DLTCR_MRD_TIME8
 ((
ut32_t
)0x00000100)

	)

8216 
	#DSI_DLTCR_MRD_TIME9
 ((
ut32_t
)0x00000200)

	)

8217 
	#DSI_DLTCR_MRD_TIME10
 ((
ut32_t
)0x00000400)

	)

8218 
	#DSI_DLTCR_MRD_TIME11
 ((
ut32_t
)0x00000800)

	)

8219 
	#DSI_DLTCR_MRD_TIME12
 ((
ut32_t
)0x00001000)

	)

8220 
	#DSI_DLTCR_MRD_TIME13
 ((
ut32_t
)0x00002000)

	)

8221 
	#DSI_DLTCR_MRD_TIME14
 ((
ut32_t
)0x00004000)

	)

8223 
	#DSI_DLTCR_LP2HS_TIME
 ((
ut32_t
)0x00FF0000

	)

8224 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00010000)

	)

8225 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00020000)

	)

8226 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00040000)

	)

8227 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00080000)

	)

8228 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00100000)

	)

8229 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00200000)

	)

8230 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00400000)

	)

8231 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00800000)

	)

8233 
	#DSI_DLTCR_HS2LP_TIME
 ((
ut32_t
)0xFF000000

	)

8234 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ut32_t
)0x01000000)

	)

8235 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ut32_t
)0x02000000)

	)

8236 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ut32_t
)0x04000000)

	)

8237 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ut32_t
)0x08000000)

	)

8238 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ut32_t
)0x10000000)

	)

8239 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ut32_t
)0x20000000)

	)

8240 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ut32_t
)0x40000000)

	)

8241 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ut32_t
)0x80000000)

	)

8244 
	#DSI_PCTLR_DEN
 ((
ut32_t
)0x00000002

	)

8245 
	#DSI_PCTLR_CKE
 ((
ut32_t
)0x00000004

	)

8248 
	#DSI_PCONFR_NL
 ((
ut32_t
)0x00000003

	)

8249 
	#DSI_PCONFR_NL0
 ((
ut32_t
)0x00000001)

	)

8250 
	#DSI_PCONFR_NL1
 ((
ut32_t
)0x00000002)

	)

8252 
	#DSI_PCONFR_SW_TIME
 ((
ut32_t
)0x0000FF00

	)

8253 
	#DSI_PCONFR_SW_TIME0
 ((
ut32_t
)0x00000100)

	)

8254 
	#DSI_PCONFR_SW_TIME1
 ((
ut32_t
)0x00000200)

	)

8255 
	#DSI_PCONFR_SW_TIME2
 ((
ut32_t
)0x00000400)

	)

8256 
	#DSI_PCONFR_SW_TIME3
 ((
ut32_t
)0x00000800)

	)

8257 
	#DSI_PCONFR_SW_TIME4
 ((
ut32_t
)0x00001000)

	)

8258 
	#DSI_PCONFR_SW_TIME5
 ((
ut32_t
)0x00002000)

	)

8259 
	#DSI_PCONFR_SW_TIME6
 ((
ut32_t
)0x00004000)

	)

8260 
	#DSI_PCONFR_SW_TIME7
 ((
ut32_t
)0x00008000)

	)

8263 
	#DSI_PUCR_URCL
 ((
ut32_t
)0x00000001

	)

8264 
	#DSI_PUCR_UECL
 ((
ut32_t
)0x00000002

	)

8265 
	#DSI_PUCR_URDL
 ((
ut32_t
)0x00000004

	)

8266 
	#DSI_PUCR_UEDL
 ((
ut32_t
)0x00000008

	)

8269 
	#DSI_PTTCR_TX_TRIG
 ((
ut32_t
)0x0000000F

	)

8270 
	#DSI_PTTCR_TX_TRIG0
 ((
ut32_t
)0x00000001)

	)

8271 
	#DSI_PTTCR_TX_TRIG1
 ((
ut32_t
)0x00000002)

	)

8272 
	#DSI_PTTCR_TX_TRIG2
 ((
ut32_t
)0x00000004)

	)

8273 
	#DSI_PTTCR_TX_TRIG3
 ((
ut32_t
)0x00000008)

	)

8276 
	#DSI_PSR_PD
 ((
ut32_t
)0x00000002

	)

8277 
	#DSI_PSR_PSSC
 ((
ut32_t
)0x00000004

	)

8278 
	#DSI_PSR_UANC
 ((
ut32_t
)0x00000008

	)

8279 
	#DSI_PSR_PSS0
 ((
ut32_t
)0x00000010

	)

8280 
	#DSI_PSR_UAN0
 ((
ut32_t
)0x00000020

	)

8281 
	#DSI_PSR_RUE0
 ((
ut32_t
)0x00000040

	)

8282 
	#DSI_PSR_PSS1
 ((
ut32_t
)0x00000080

	)

8283 
	#DSI_PSR_UAN1
 ((
ut32_t
)0x00000100

	)

8286 
	#DSI_ISR0_AE0
 ((
ut32_t
)0x00000001

	)

8287 
	#DSI_ISR0_AE1
 ((
ut32_t
)0x00000002

	)

8288 
	#DSI_ISR0_AE2
 ((
ut32_t
)0x00000004

	)

8289 
	#DSI_ISR0_AE3
 ((
ut32_t
)0x00000008

	)

8290 
	#DSI_ISR0_AE4
 ((
ut32_t
)0x00000010

	)

8291 
	#DSI_ISR0_AE5
 ((
ut32_t
)0x00000020

	)

8292 
	#DSI_ISR0_AE6
 ((
ut32_t
)0x00000040

	)

8293 
	#DSI_ISR0_AE7
 ((
ut32_t
)0x00000080

	)

8294 
	#DSI_ISR0_AE8
 ((
ut32_t
)0x00000100

	)

8295 
	#DSI_ISR0_AE9
 ((
ut32_t
)0x00000200

	)

8296 
	#DSI_ISR0_AE10
 ((
ut32_t
)0x00000400

	)

8297 
	#DSI_ISR0_AE11
 ((
ut32_t
)0x00000800

	)

8298 
	#DSI_ISR0_AE12
 ((
ut32_t
)0x00001000

	)

8299 
	#DSI_ISR0_AE13
 ((
ut32_t
)0x00002000

	)

8300 
	#DSI_ISR0_AE14
 ((
ut32_t
)0x00004000

	)

8301 
	#DSI_ISR0_AE15
 ((
ut32_t
)0x00008000

	)

8302 
	#DSI_ISR0_PE0
 ((
ut32_t
)0x00010000

	)

8303 
	#DSI_ISR0_PE1
 ((
ut32_t
)0x00020000

	)

8304 
	#DSI_ISR0_PE2
 ((
ut32_t
)0x00040000

	)

8305 
	#DSI_ISR0_PE3
 ((
ut32_t
)0x00080000

	)

8306 
	#DSI_ISR0_PE4
 ((
ut32_t
)0x00100000

	)

8309 
	#DSI_ISR1_TOHSTX
 ((
ut32_t
)0x00000001

	)

8310 
	#DSI_ISR1_TOLPRX
 ((
ut32_t
)0x00000002

	)

8311 
	#DSI_ISR1_ECCSE
 ((
ut32_t
)0x00000004

	)

8312 
	#DSI_ISR1_ECCME
 ((
ut32_t
)0x00000008

	)

8313 
	#DSI_ISR1_CRCE
 ((
ut32_t
)0x00000010

	)

8314 
	#DSI_ISR1_PSE
 ((
ut32_t
)0x00000020

	)

8315 
	#DSI_ISR1_EOTPE
 ((
ut32_t
)0x00000040

	)

8316 
	#DSI_ISR1_LPWRE
 ((
ut32_t
)0x00000080

	)

8317 
	#DSI_ISR1_GCWRE
 ((
ut32_t
)0x00000100

	)

8318 
	#DSI_ISR1_GPWRE
 ((
ut32_t
)0x00000200

	)

8319 
	#DSI_ISR1_GPTXE
 ((
ut32_t
)0x00000400

	)

8320 
	#DSI_ISR1_GPRDE
 ((
ut32_t
)0x00000800

	)

8321 
	#DSI_ISR1_GPRXE
 ((
ut32_t
)0x00001000

	)

8324 
	#DSI_IER0_AE0IE
 ((
ut32_t
)0x00000001

	)

8325 
	#DSI_IER0_AE1IE
 ((
ut32_t
)0x00000002

	)

8326 
	#DSI_IER0_AE2IE
 ((
ut32_t
)0x00000004

	)

8327 
	#DSI_IER0_AE3IE
 ((
ut32_t
)0x00000008

	)

8328 
	#DSI_IER0_AE4IE
 ((
ut32_t
)0x00000010

	)

8329 
	#DSI_IER0_AE5IE
 ((
ut32_t
)0x00000020

	)

8330 
	#DSI_IER0_AE6IE
 ((
ut32_t
)0x00000040

	)

8331 
	#DSI_IER0_AE7IE
 ((
ut32_t
)0x00000080

	)

8332 
	#DSI_IER0_AE8IE
 ((
ut32_t
)0x00000100

	)

8333 
	#DSI_IER0_AE9IE
 ((
ut32_t
)0x00000200

	)

8334 
	#DSI_IER0_AE10IE
 ((
ut32_t
)0x00000400

	)

8335 
	#DSI_IER0_AE11IE
 ((
ut32_t
)0x00000800

	)

8336 
	#DSI_IER0_AE12IE
 ((
ut32_t
)0x00001000

	)

8337 
	#DSI_IER0_AE13IE
 ((
ut32_t
)0x00002000

	)

8338 
	#DSI_IER0_AE14IE
 ((
ut32_t
)0x00004000

	)

8339 
	#DSI_IER0_AE15IE
 ((
ut32_t
)0x00008000

	)

8340 
	#DSI_IER0_PE0IE
 ((
ut32_t
)0x00010000

	)

8341 
	#DSI_IER0_PE1IE
 ((
ut32_t
)0x00020000

	)

8342 
	#DSI_IER0_PE2IE
 ((
ut32_t
)0x00040000

	)

8343 
	#DSI_IER0_PE3IE
 ((
ut32_t
)0x00080000

	)

8344 
	#DSI_IER0_PE4IE
 ((
ut32_t
)0x00100000

	)

8347 
	#DSI_IER1_TOHSTXIE
 ((
ut32_t
)0x00000001

	)

8348 
	#DSI_IER1_TOLPRXIE
 ((
ut32_t
)0x00000002

	)

8349 
	#DSI_IER1_ECCSEIE
 ((
ut32_t
)0x00000004

	)

8350 
	#DSI_IER1_ECCMEIE
 ((
ut32_t
)0x00000008

	)

8351 
	#DSI_IER1_CRCEIE
 ((
ut32_t
)0x00000010

	)

8352 
	#DSI_IER1_PSEIE
 ((
ut32_t
)0x00000020

	)

8353 
	#DSI_IER1_EOTPEIE
 ((
ut32_t
)0x00000040

	)

8354 
	#DSI_IER1_LPWREIE
 ((
ut32_t
)0x00000080

	)

8355 
	#DSI_IER1_GCWREIE
 ((
ut32_t
)0x00000100

	)

8356 
	#DSI_IER1_GPWREIE
 ((
ut32_t
)0x00000200

	)

8357 
	#DSI_IER1_GPTXEIE
 ((
ut32_t
)0x00000400

	)

8358 
	#DSI_IER1_GPRDEIE
 ((
ut32_t
)0x00000800

	)

8359 
	#DSI_IER1_GPRXEIE
 ((
ut32_t
)0x00001000

	)

8362 
	#DSI_FIR0_FAE0
 ((
ut32_t
)0x00000001

	)

8363 
	#DSI_FIR0_FAE1
 ((
ut32_t
)0x00000002

	)

8364 
	#DSI_FIR0_FAE2
 ((
ut32_t
)0x00000004

	)

8365 
	#DSI_FIR0_FAE3
 ((
ut32_t
)0x00000008

	)

8366 
	#DSI_FIR0_FAE4
 ((
ut32_t
)0x00000010

	)

8367 
	#DSI_FIR0_FAE5
 ((
ut32_t
)0x00000020

	)

8368 
	#DSI_FIR0_FAE6
 ((
ut32_t
)0x00000040

	)

8369 
	#DSI_FIR0_FAE7
 ((
ut32_t
)0x00000080

	)

8370 
	#DSI_FIR0_FAE8
 ((
ut32_t
)0x00000100

	)

8371 
	#DSI_FIR0_FAE9
 ((
ut32_t
)0x00000200

	)

8372 
	#DSI_FIR0_FAE10
 ((
ut32_t
)0x00000400

	)

8373 
	#DSI_FIR0_FAE11
 ((
ut32_t
)0x00000800

	)

8374 
	#DSI_FIR0_FAE12
 ((
ut32_t
)0x00001000

	)

8375 
	#DSI_FIR0_FAE13
 ((
ut32_t
)0x00002000

	)

8376 
	#DSI_FIR0_FAE14
 ((
ut32_t
)0x00004000

	)

8377 
	#DSI_FIR0_FAE15
 ((
ut32_t
)0x00008000

	)

8378 
	#DSI_FIR0_FPE0
 ((
ut32_t
)0x00010000

	)

8379 
	#DSI_FIR0_FPE1
 ((
ut32_t
)0x00020000

	)

8380 
	#DSI_FIR0_FPE2
 ((
ut32_t
)0x00040000

	)

8381 
	#DSI_FIR0_FPE3
 ((
ut32_t
)0x00080000

	)

8382 
	#DSI_FIR0_FPE4
 ((
ut32_t
)0x00100000

	)

8385 
	#DSI_FIR1_FTOHSTX
 ((
ut32_t
)0x00000001

	)

8386 
	#DSI_FIR1_FTOLPRX
 ((
ut32_t
)0x00000002

	)

8387 
	#DSI_FIR1_FECCSE
 ((
ut32_t
)0x00000004

	)

8388 
	#DSI_FIR1_FECCME
 ((
ut32_t
)0x00000008

	)

8389 
	#DSI_FIR1_FCRCE
 ((
ut32_t
)0x00000010

	)

8390 
	#DSI_FIR1_FPSE
 ((
ut32_t
)0x00000020

	)

8391 
	#DSI_FIR1_FEOTPE
 ((
ut32_t
)0x00000040

	)

8392 
	#DSI_FIR1_FLPWRE
 ((
ut32_t
)0x00000080

	)

8393 
	#DSI_FIR1_FGCWRE
 ((
ut32_t
)0x00000100

	)

8394 
	#DSI_FIR1_FGPWRE
 ((
ut32_t
)0x00000200

	)

8395 
	#DSI_FIR1_FGPTXE
 ((
ut32_t
)0x00000400

	)

8396 
	#DSI_FIR1_FGPRDE
 ((
ut32_t
)0x00000800

	)

8397 
	#DSI_FIR1_FGPRXE
 ((
ut32_t
)0x00001000

	)

8400 
	#DSI_VSCR_EN
 ((
ut32_t
)0x00000001

	)

8401 
	#DSI_VSCR_UR
 ((
ut32_t
)0x00000100

	)

8404 
	#DSI_LCVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

8405 
	#DSI_LCVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

8406 
	#DSI_LCVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

8409 
	#DSI_LCCCR_COLC
 ((
ut32_t
)0x0000000F

	)

8410 
	#DSI_LCCCR_COLC0
 ((
ut32_t
)0x00000001)

	)

8411 
	#DSI_LCCCR_COLC1
 ((
ut32_t
)0x00000002)

	)

8412 
	#DSI_LCCCR_COLC2
 ((
ut32_t
)0x00000004)

	)

8413 
	#DSI_LCCCR_COLC3
 ((
ut32_t
)0x00000008)

	)

8415 
	#DSI_LCCCR_LPE
 ((
ut32_t
)0x00000100

	)

8418 
	#DSI_LPMCCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

8419 
	#DSI_LPMCCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

8420 
	#DSI_LPMCCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

8421 
	#DSI_LPMCCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

8422 
	#DSI_LPMCCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

8423 
	#DSI_LPMCCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

8424 
	#DSI_LPMCCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

8425 
	#DSI_LPMCCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

8426 
	#DSI_LPMCCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

8428 
	#DSI_LPMCCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

8429 
	#DSI_LPMCCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

8430 
	#DSI_LPMCCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

8431 
	#DSI_LPMCCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

8432 
	#DSI_LPMCCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

8433 
	#DSI_LPMCCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

8434 
	#DSI_LPMCCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

8435 
	#DSI_LPMCCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

8436 
	#DSI_LPMCCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

8439 
	#DSI_VMCCR_VMT
 ((
ut32_t
)0x00000003

	)

8440 
	#DSI_VMCCR_VMT0
 ((
ut32_t
)0x00000001)

	)

8441 
	#DSI_VMCCR_VMT1
 ((
ut32_t
)0x00000002)

	)

8443 
	#DSI_VMCCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

8444 
	#DSI_VMCCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

8445 
	#DSI_VMCCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

8446 
	#DSI_VMCCR_LPVAE
 ((
ut32_t
)0x00000800

	)

8447 
	#DSI_VMCCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

8448 
	#DSI_VMCCR_LPHFE
 ((
ut32_t
)0x00002000

	)

8449 
	#DSI_VMCCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

8450 
	#DSI_VMCCR_LPCE
 ((
ut32_t
)0x00008000

	)

8453 
	#DSI_VPCCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

8454 
	#DSI_VPCCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

8455 
	#DSI_VPCCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

8456 
	#DSI_VPCCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

8457 
	#DSI_VPCCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

8458 
	#DSI_VPCCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

8459 
	#DSI_VPCCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

8460 
	#DSI_VPCCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

8461 
	#DSI_VPCCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

8462 
	#DSI_VPCCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

8463 
	#DSI_VPCCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

8464 
	#DSI_VPCCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

8465 
	#DSI_VPCCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

8466 
	#DSI_VPCCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

8467 
	#DSI_VPCCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

8470 
	#DSI_VCCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

8471 
	#DSI_VCCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

8472 
	#DSI_VCCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

8473 
	#DSI_VCCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

8474 
	#DSI_VCCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

8475 
	#DSI_VCCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

8476 
	#DSI_VCCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

8477 
	#DSI_VCCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

8478 
	#DSI_VCCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

8479 
	#DSI_VCCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

8480 
	#DSI_VCCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

8481 
	#DSI_VCCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

8482 
	#DSI_VCCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

8483 
	#DSI_VCCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

8486 
	#DSI_VNPCCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

8487 
	#DSI_VNPCCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

8488 
	#DSI_VNPCCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

8489 
	#DSI_VNPCCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

8490 
	#DSI_VNPCCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

8491 
	#DSI_VNPCCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

8492 
	#DSI_VNPCCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

8493 
	#DSI_VNPCCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

8494 
	#DSI_VNPCCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

8495 
	#DSI_VNPCCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

8496 
	#DSI_VNPCCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

8497 
	#DSI_VNPCCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

8498 
	#DSI_VNPCCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

8499 
	#DSI_VNPCCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

8502 
	#DSI_VHSACCR_HSA
 ((
ut32_t
)0x00000FFF

	)

8503 
	#DSI_VHSACCR_HSA0
 ((
ut32_t
)0x00000001)

	)

8504 
	#DSI_VHSACCR_HSA1
 ((
ut32_t
)0x00000002)

	)

8505 
	#DSI_VHSACCR_HSA2
 ((
ut32_t
)0x00000004)

	)

8506 
	#DSI_VHSACCR_HSA3
 ((
ut32_t
)0x00000008)

	)

8507 
	#DSI_VHSACCR_HSA4
 ((
ut32_t
)0x00000010)

	)

8508 
	#DSI_VHSACCR_HSA5
 ((
ut32_t
)0x00000020)

	)

8509 
	#DSI_VHSACCR_HSA6
 ((
ut32_t
)0x00000040)

	)

8510 
	#DSI_VHSACCR_HSA7
 ((
ut32_t
)0x00000080)

	)

8511 
	#DSI_VHSACCR_HSA8
 ((
ut32_t
)0x00000100)

	)

8512 
	#DSI_VHSACCR_HSA9
 ((
ut32_t
)0x00000200)

	)

8513 
	#DSI_VHSACCR_HSA10
 ((
ut32_t
)0x00000400)

	)

8514 
	#DSI_VHSACCR_HSA11
 ((
ut32_t
)0x00000800)

	)

8517 
	#DSI_VHBPCCR_HBP
 ((
ut32_t
)0x00000FFF

	)

8518 
	#DSI_VHBPCCR_HBP0
 ((
ut32_t
)0x00000001)

	)

8519 
	#DSI_VHBPCCR_HBP1
 ((
ut32_t
)0x00000002)

	)

8520 
	#DSI_VHBPCCR_HBP2
 ((
ut32_t
)0x00000004)

	)

8521 
	#DSI_VHBPCCR_HBP3
 ((
ut32_t
)0x00000008)

	)

8522 
	#DSI_VHBPCCR_HBP4
 ((
ut32_t
)0x00000010)

	)

8523 
	#DSI_VHBPCCR_HBP5
 ((
ut32_t
)0x00000020)

	)

8524 
	#DSI_VHBPCCR_HBP6
 ((
ut32_t
)0x00000040)

	)

8525 
	#DSI_VHBPCCR_HBP7
 ((
ut32_t
)0x00000080)

	)

8526 
	#DSI_VHBPCCR_HBP8
 ((
ut32_t
)0x00000100)

	)

8527 
	#DSI_VHBPCCR_HBP9
 ((
ut32_t
)0x00000200)

	)

8528 
	#DSI_VHBPCCR_HBP10
 ((
ut32_t
)0x00000400)

	)

8529 
	#DSI_VHBPCCR_HBP11
 ((
ut32_t
)0x00000800)

	)

8532 
	#DSI_VLCCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

8533 
	#DSI_VLCCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

8534 
	#DSI_VLCCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

8535 
	#DSI_VLCCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

8536 
	#DSI_VLCCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

8537 
	#DSI_VLCCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

8538 
	#DSI_VLCCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

8539 
	#DSI_VLCCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

8540 
	#DSI_VLCCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

8541 
	#DSI_VLCCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

8542 
	#DSI_VLCCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

8543 
	#DSI_VLCCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

8544 
	#DSI_VLCCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

8545 
	#DSI_VLCCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

8546 
	#DSI_VLCCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

8547 
	#DSI_VLCCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

8550 
	#DSI_VVSACCR_VSA
 ((
ut32_t
)0x000003FF

	)

8551 
	#DSI_VVSACCR_VSA0
 ((
ut32_t
)0x00000001)

	)

8552 
	#DSI_VVSACCR_VSA1
 ((
ut32_t
)0x00000002)

	)

8553 
	#DSI_VVSACCR_VSA2
 ((
ut32_t
)0x00000004)

	)

8554 
	#DSI_VVSACCR_VSA3
 ((
ut32_t
)0x00000008)

	)

8555 
	#DSI_VVSACCR_VSA4
 ((
ut32_t
)0x00000010)

	)

8556 
	#DSI_VVSACCR_VSA5
 ((
ut32_t
)0x00000020)

	)

8557 
	#DSI_VVSACCR_VSA6
 ((
ut32_t
)0x00000040)

	)

8558 
	#DSI_VVSACCR_VSA7
 ((
ut32_t
)0x00000080)

	)

8559 
	#DSI_VVSACCR_VSA8
 ((
ut32_t
)0x00000100)

	)

8560 
	#DSI_VVSACCR_VSA9
 ((
ut32_t
)0x00000200)

	)

8563 
	#DSI_VVBPCCR_VBP
 ((
ut32_t
)0x000003FF

	)

8564 
	#DSI_VVBPCCR_VBP0
 ((
ut32_t
)0x00000001)

	)

8565 
	#DSI_VVBPCCR_VBP1
 ((
ut32_t
)0x00000002)

	)

8566 
	#DSI_VVBPCCR_VBP2
 ((
ut32_t
)0x00000004)

	)

8567 
	#DSI_VVBPCCR_VBP3
 ((
ut32_t
)0x00000008)

	)

8568 
	#DSI_VVBPCCR_VBP4
 ((
ut32_t
)0x00000010)

	)

8569 
	#DSI_VVBPCCR_VBP5
 ((
ut32_t
)0x00000020)

	)

8570 
	#DSI_VVBPCCR_VBP6
 ((
ut32_t
)0x00000040)

	)

8571 
	#DSI_VVBPCCR_VBP7
 ((
ut32_t
)0x00000080)

	)

8572 
	#DSI_VVBPCCR_VBP8
 ((
ut32_t
)0x00000100)

	)

8573 
	#DSI_VVBPCCR_VBP9
 ((
ut32_t
)0x00000200)

	)

8576 
	#DSI_VVFPCCR_VFP
 ((
ut32_t
)0x000003FF

	)

8577 
	#DSI_VVFPCCR_VFP0
 ((
ut32_t
)0x00000001)

	)

8578 
	#DSI_VVFPCCR_VFP1
 ((
ut32_t
)0x00000002)

	)

8579 
	#DSI_VVFPCCR_VFP2
 ((
ut32_t
)0x00000004)

	)

8580 
	#DSI_VVFPCCR_VFP3
 ((
ut32_t
)0x00000008)

	)

8581 
	#DSI_VVFPCCR_VFP4
 ((
ut32_t
)0x00000010)

	)

8582 
	#DSI_VVFPCCR_VFP5
 ((
ut32_t
)0x00000020)

	)

8583 
	#DSI_VVFPCCR_VFP6
 ((
ut32_t
)0x00000040)

	)

8584 
	#DSI_VVFPCCR_VFP7
 ((
ut32_t
)0x00000080)

	)

8585 
	#DSI_VVFPCCR_VFP8
 ((
ut32_t
)0x00000100)

	)

8586 
	#DSI_VVFPCCR_VFP9
 ((
ut32_t
)0x00000200)

	)

8589 
	#DSI_VVACCR_VA
 ((
ut32_t
)0x00003FFF

	)

8590 
	#DSI_VVACCR_VA0
 ((
ut32_t
)0x00000001)

	)

8591 
	#DSI_VVACCR_VA1
 ((
ut32_t
)0x00000002)

	)

8592 
	#DSI_VVACCR_VA2
 ((
ut32_t
)0x00000004)

	)

8593 
	#DSI_VVACCR_VA3
 ((
ut32_t
)0x00000008)

	)

8594 
	#DSI_VVACCR_VA4
 ((
ut32_t
)0x00000010)

	)

8595 
	#DSI_VVACCR_VA5
 ((
ut32_t
)0x00000020)

	)

8596 
	#DSI_VVACCR_VA6
 ((
ut32_t
)0x00000040)

	)

8597 
	#DSI_VVACCR_VA7
 ((
ut32_t
)0x00000080)

	)

8598 
	#DSI_VVACCR_VA8
 ((
ut32_t
)0x00000100)

	)

8599 
	#DSI_VVACCR_VA9
 ((
ut32_t
)0x00000200)

	)

8600 
	#DSI_VVACCR_VA10
 ((
ut32_t
)0x00000400)

	)

8601 
	#DSI_VVACCR_VA11
 ((
ut32_t
)0x00000800)

	)

8602 
	#DSI_VVACCR_VA12
 ((
ut32_t
)0x00001000)

	)

8603 
	#DSI_VVACCR_VA13
 ((
ut32_t
)0x00002000)

	)

8606 
	#DSI_TDCCR_3DM
 ((
ut32_t
)0x00000003

	)

8607 
	#DSI_TDCCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8608 
	#DSI_TDCCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8610 
	#DSI_TDCCR_3DF
 ((
ut32_t
)0x0000000C

	)

8611 
	#DSI_TDCCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8612 
	#DSI_TDCCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8614 
	#DSI_TDCCR_SVS
 ((
ut32_t
)0x00000010

	)

8615 
	#DSI_TDCCR_RF
 ((
ut32_t
)0x00000020

	)

8616 
	#DSI_TDCCR_S3DC
 ((
ut32_t
)0x00010000

	)

8619 
	#DSI_WCFGR_DSIM
 ((
ut32_t
)0x00000001

	)

8620 
	#DSI_WCFGR_COLMUX
 ((
ut32_t
)0x0000000E

	)

8621 
	#DSI_WCFGR_COLMUX0
 ((
ut32_t
)0x00000002)

	)

8622 
	#DSI_WCFGR_COLMUX1
 ((
ut32_t
)0x00000004)

	)

8623 
	#DSI_WCFGR_COLMUX2
 ((
ut32_t
)0x00000008)

	)

8625 
	#DSI_WCFGR_TESRC
 ((
ut32_t
)0x00000010

	)

8626 
	#DSI_WCFGR_TEPOL
 ((
ut32_t
)0x00000020

	)

8627 
	#DSI_WCFGR_AR
 ((
ut32_t
)0x00000040

	)

8628 
	#DSI_WCFGR_VSPOL
 ((
ut32_t
)0x00000080

	)

8631 
	#DSI_WCR_COLM
 ((
ut32_t
)0x00000001

	)

8632 
	#DSI_WCR_SHTDN
 ((
ut32_t
)0x00000002

	)

8633 
	#DSI_WCR_LTDCEN
 ((
ut32_t
)0x00000004

	)

8634 
	#DSI_WCR_DSIEN
 ((
ut32_t
)0x00000008

	)

8637 
	#DSI_WIER_TEIE
 ((
ut32_t
)0x00000001

	)

8638 
	#DSI_WIER_ERIE
 ((
ut32_t
)0x00000002

	)

8639 
	#DSI_WIER_PLLLIE
 ((
ut32_t
)0x00000200

	)

8640 
	#DSI_WIER_PLLUIE
 ((
ut32_t
)0x00000400

	)

8641 
	#DSI_WIER_RRIE
 ((
ut32_t
)0x00002000

	)

8644 
	#DSI_WISR_TEIF
 ((
ut32_t
)0x00000001

	)

8645 
	#DSI_WISR_ERIF
 ((
ut32_t
)0x00000002

	)

8646 
	#DSI_WISR_BUSY
 ((
ut32_t
)0x00000004

	)

8647 
	#DSI_WISR_PLLLS
 ((
ut32_t
)0x00000100

	)

8648 
	#DSI_WISR_PLLLIF
 ((
ut32_t
)0x00000200

	)

8649 
	#DSI_WISR_PLLUIF
 ((
ut32_t
)0x00000400

	)

8650 
	#DSI_WISR_RRS
 ((
ut32_t
)0x00001000

	)

8651 
	#DSI_WISR_RRIF
 ((
ut32_t
)0x00002000

	)

8654 
	#DSI_WIFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

8655 
	#DSI_WIFCR_CERIF
 ((
ut32_t
)0x00000002

	)

8656 
	#DSI_WIFCR_CPLLLIF
 ((
ut32_t
)0x00000200

	)

8657 
	#DSI_WIFCR_CPLLUIF
 ((
ut32_t
)0x00000400

	)

8658 
	#DSI_WIFCR_CRRIF
 ((
ut32_t
)0x00002000

	)

8661 
	#DSI_WPCR0_UIX4
 ((
ut32_t
)0x0000003F

	)

8662 
	#DSI_WPCR0_UIX4_0
 ((
ut32_t
)0x00000001)

	)

8663 
	#DSI_WPCR0_UIX4_1
 ((
ut32_t
)0x00000002)

	)

8664 
	#DSI_WPCR0_UIX4_2
 ((
ut32_t
)0x00000004)

	)

8665 
	#DSI_WPCR0_UIX4_3
 ((
ut32_t
)0x00000008)

	)

8666 
	#DSI_WPCR0_UIX4_4
 ((
ut32_t
)0x00000010)

	)

8667 
	#DSI_WPCR0_UIX4_5
 ((
ut32_t
)0x00000020)

	)

8669 
	#DSI_WPCR0_SWCL
 ((
ut32_t
)0x00000040

	)

8670 
	#DSI_WPCR0_SWDL0
 ((
ut32_t
)0x00000080

	)

8671 
	#DSI_WPCR0_SWDL1
 ((
ut32_t
)0x00000100

	)

8672 
	#DSI_WPCR0_HSICL
 ((
ut32_t
)0x00000200

	)

8673 
	#DSI_WPCR0_HSIDL0
 ((
ut32_t
)0x00000400

	)

8674 
	#DSI_WPCR0_HSIDL1
 ((
ut32_t
)0x00000800

	)

8675 
	#DSI_WPCR0_FTXSMCL
 ((
ut32_t
)0x00001000

	)

8676 
	#DSI_WPCR0_FTXSMDL
 ((
ut32_t
)0x00002000

	)

8677 
	#DSI_WPCR0_CDOFFDL
 ((
ut32_t
)0x00004000

	)

8678 
	#DSI_WPCR0_TDDL
 ((
ut32_t
)0x00010000

	)

8679 
	#DSI_WPCR0_PDEN
 ((
ut32_t
)0x00040000

	)

8680 
	#DSI_WPCR0_TCLKPREPEN
 ((
ut32_t
)0x00080000

	)

8681 
	#DSI_WPCR0_TCLKZEROEN
 ((
ut32_t
)0x00100000

	)

8682 
	#DSI_WPCR0_THSPREPEN
 ((
ut32_t
)0x00200000

	)

8683 
	#DSI_WPCR0_THSTRAILEN
 ((
ut32_t
)0x00400000

	)

8684 
	#DSI_WPCR0_THSZEROEN
 ((
ut32_t
)0x00800000

	)

8685 
	#DSI_WPCR0_TLPXDEN
 ((
ut32_t
)0x01000000

	)

8686 
	#DSI_WPCR0_THSEXITEN
 ((
ut32_t
)0x02000000

	)

8687 
	#DSI_WPCR0_TLPXCEN
 ((
ut32_t
)0x04000000

	)

8688 
	#DSI_WPCR0_TCLKPOSTEN
 ((
ut32_t
)0x08000000

	)

8691 
	#DSI_WPCR1_HSTXDCL
 ((
ut32_t
)0x00000003

	)

8692 
	#DSI_WPCR1_HSTXDCL0
 ((
ut32_t
)0x00000001)

	)

8693 
	#DSI_WPCR1_HSTXDCL1
 ((
ut32_t
)0x00000002)

	)

8695 
	#DSI_WPCR1_HSTXDDL
 ((
ut32_t
)0x0000000C

	)

8696 
	#DSI_WPCR1_HSTXDDL0
 ((
ut32_t
)0x00000004)

	)

8697 
	#DSI_WPCR1_HSTXDDL1
 ((
ut32_t
)0x00000008)

	)

8699 
	#DSI_WPCR1_LPSRCCL
 ((
ut32_t
)0x000000C0

	)

8700 
	#DSI_WPCR1_LPSRCCL0
 ((
ut32_t
)0x00000040)

	)

8701 
	#DSI_WPCR1_LPSRCCL1
 ((
ut32_t
)0x00000080)

	)

8703 
	#DSI_WPCR1_LPSRCDL
 ((
ut32_t
)0x00000300

	)

8704 
	#DSI_WPCR1_LPSRCDL0
 ((
ut32_t
)0x00000100)

	)

8705 
	#DSI_WPCR1_LPSRCDL1
 ((
ut32_t
)0x00000200)

	)

8707 
	#DSI_WPCR1_SDDC
 ((
ut32_t
)0x00001000

	)

8709 
	#DSI_WPCR1_LPRXVCDL
 ((
ut32_t
)0x0000C000

	)

8710 
	#DSI_WPCR1_LPRXVCDL0
 ((
ut32_t
)0x00004000)

	)

8711 
	#DSI_WPCR1_LPRXVCDL1
 ((
ut32_t
)0x00008000)

	)

8713 
	#DSI_WPCR1_HSTXSRCCL
 ((
ut32_t
)0x00030000

	)

8714 
	#DSI_WPCR1_HSTXSRCCL0
 ((
ut32_t
)0x00010000)

	)

8715 
	#DSI_WPCR1_HSTXSRCCL1
 ((
ut32_t
)0x00020000)

	)

8717 
	#DSI_WPCR1_HSTXSRCDL
 ((
ut32_t
)0x000C0000

	)

8718 
	#DSI_WPCR1_HSTXSRCDL0
 ((
ut32_t
)0x00040000)

	)

8719 
	#DSI_WPCR1_HSTXSRCDL1
 ((
ut32_t
)0x00080000)

	)

8721 
	#DSI_WPCR1_FLPRXLPM
 ((
ut32_t
)0x00400000

	)

8723 
	#DSI_WPCR1_LPRXFT
 ((
ut32_t
)0x06000000

	)

8724 
	#DSI_WPCR1_LPRXFT0
 ((
ut32_t
)0x02000000)

	)

8725 
	#DSI_WPCR1_LPRXFT1
 ((
ut32_t
)0x04000000)

	)

8728 
	#DSI_WPCR2_TCLKPREP
 ((
ut32_t
)0x000000FF

	)

8729 
	#DSI_WPCR2_TCLKPREP0
 ((
ut32_t
)0x00000001)

	)

8730 
	#DSI_WPCR2_TCLKPREP1
 ((
ut32_t
)0x00000002)

	)

8731 
	#DSI_WPCR2_TCLKPREP2
 ((
ut32_t
)0x00000004)

	)

8732 
	#DSI_WPCR2_TCLKPREP3
 ((
ut32_t
)0x00000008)

	)

8733 
	#DSI_WPCR2_TCLKPREP4
 ((
ut32_t
)0x00000010)

	)

8734 
	#DSI_WPCR2_TCLKPREP5
 ((
ut32_t
)0x00000020)

	)

8735 
	#DSI_WPCR2_TCLKPREP6
 ((
ut32_t
)0x00000040)

	)

8736 
	#DSI_WPCR2_TCLKPREP7
 ((
ut32_t
)0x00000080)

	)

8738 
	#DSI_WPCR2_TCLKZERO
 ((
ut32_t
)0x0000FF00

	)

8739 
	#DSI_WPCR2_TCLKZERO0
 ((
ut32_t
)0x00000100)

	)

8740 
	#DSI_WPCR2_TCLKZERO1
 ((
ut32_t
)0x00000200)

	)

8741 
	#DSI_WPCR2_TCLKZERO2
 ((
ut32_t
)0x00000400)

	)

8742 
	#DSI_WPCR2_TCLKZERO3
 ((
ut32_t
)0x00000800)

	)

8743 
	#DSI_WPCR2_TCLKZERO4
 ((
ut32_t
)0x00001000)

	)

8744 
	#DSI_WPCR2_TCLKZERO5
 ((
ut32_t
)0x00002000)

	)

8745 
	#DSI_WPCR2_TCLKZERO6
 ((
ut32_t
)0x00004000)

	)

8746 
	#DSI_WPCR2_TCLKZERO7
 ((
ut32_t
)0x00008000)

	)

8748 
	#DSI_WPCR2_THSPREP
 ((
ut32_t
)0x00FF0000

	)

8749 
	#DSI_WPCR2_THSPREP0
 ((
ut32_t
)0x00010000)

	)

8750 
	#DSI_WPCR2_THSPREP1
 ((
ut32_t
)0x00020000)

	)

8751 
	#DSI_WPCR2_THSPREP2
 ((
ut32_t
)0x00040000)

	)

8752 
	#DSI_WPCR2_THSPREP3
 ((
ut32_t
)0x00080000)

	)

8753 
	#DSI_WPCR2_THSPREP4
 ((
ut32_t
)0x00100000)

	)

8754 
	#DSI_WPCR2_THSPREP5
 ((
ut32_t
)0x00200000)

	)

8755 
	#DSI_WPCR2_THSPREP6
 ((
ut32_t
)0x00400000)

	)

8756 
	#DSI_WPCR2_THSPREP7
 ((
ut32_t
)0x00800000)

	)

8758 
	#DSI_WPCR2_THSTRAIL
 ((
ut32_t
)0xFF000000

	)

8759 
	#DSI_WPCR2_THSTRAIL0
 ((
ut32_t
)0x01000000)

	)

8760 
	#DSI_WPCR2_THSTRAIL1
 ((
ut32_t
)0x02000000)

	)

8761 
	#DSI_WPCR2_THSTRAIL2
 ((
ut32_t
)0x04000000)

	)

8762 
	#DSI_WPCR2_THSTRAIL3
 ((
ut32_t
)0x08000000)

	)

8763 
	#DSI_WPCR2_THSTRAIL4
 ((
ut32_t
)0x10000000)

	)

8764 
	#DSI_WPCR2_THSTRAIL5
 ((
ut32_t
)0x20000000)

	)

8765 
	#DSI_WPCR2_THSTRAIL6
 ((
ut32_t
)0x40000000)

	)

8766 
	#DSI_WPCR2_THSTRAIL7
 ((
ut32_t
)0x80000000)

	)

8769 
	#DSI_WPCR3_THSZERO
 ((
ut32_t
)0x000000FF

	)

8770 
	#DSI_WPCR3_THSZERO0
 ((
ut32_t
)0x00000001)

	)

8771 
	#DSI_WPCR3_THSZERO1
 ((
ut32_t
)0x00000002)

	)

8772 
	#DSI_WPCR3_THSZERO2
 ((
ut32_t
)0x00000004)

	)

8773 
	#DSI_WPCR3_THSZERO3
 ((
ut32_t
)0x00000008)

	)

8774 
	#DSI_WPCR3_THSZERO4
 ((
ut32_t
)0x00000010)

	)

8775 
	#DSI_WPCR3_THSZERO5
 ((
ut32_t
)0x00000020)

	)

8776 
	#DSI_WPCR3_THSZERO6
 ((
ut32_t
)0x00000040)

	)

8777 
	#DSI_WPCR3_THSZERO7
 ((
ut32_t
)0x00000080)

	)

8779 
	#DSI_WPCR3_TLPXD
 ((
ut32_t
)0x0000FF00

	)

8780 
	#DSI_WPCR3_TLPXD0
 ((
ut32_t
)0x00000100)

	)

8781 
	#DSI_WPCR3_TLPXD1
 ((
ut32_t
)0x00000200)

	)

8782 
	#DSI_WPCR3_TLPXD2
 ((
ut32_t
)0x00000400)

	)

8783 
	#DSI_WPCR3_TLPXD3
 ((
ut32_t
)0x00000800)

	)

8784 
	#DSI_WPCR3_TLPXD4
 ((
ut32_t
)0x00001000)

	)

8785 
	#DSI_WPCR3_TLPXD5
 ((
ut32_t
)0x00002000)

	)

8786 
	#DSI_WPCR3_TLPXD6
 ((
ut32_t
)0x00004000)

	)

8787 
	#DSI_WPCR3_TLPXD7
 ((
ut32_t
)0x00008000)

	)

8789 
	#DSI_WPCR3_THSEXIT
 ((
ut32_t
)0x00FF0000

	)

8790 
	#DSI_WPCR3_THSEXIT0
 ((
ut32_t
)0x00010000)

	)

8791 
	#DSI_WPCR3_THSEXIT1
 ((
ut32_t
)0x00020000)

	)

8792 
	#DSI_WPCR3_THSEXIT2
 ((
ut32_t
)0x00040000)

	)

8793 
	#DSI_WPCR3_THSEXIT3
 ((
ut32_t
)0x00080000)

	)

8794 
	#DSI_WPCR3_THSEXIT4
 ((
ut32_t
)0x00100000)

	)

8795 
	#DSI_WPCR3_THSEXIT5
 ((
ut32_t
)0x00200000)

	)

8796 
	#DSI_WPCR3_THSEXIT6
 ((
ut32_t
)0x00400000)

	)

8797 
	#DSI_WPCR3_THSEXIT7
 ((
ut32_t
)0x00800000)

	)

8799 
	#DSI_WPCR3_TLPXC
 ((
ut32_t
)0xFF000000

	)

8800 
	#DSI_WPCR3_TLPXC0
 ((
ut32_t
)0x01000000)

	)

8801 
	#DSI_WPCR3_TLPXC1
 ((
ut32_t
)0x02000000)

	)

8802 
	#DSI_WPCR3_TLPXC2
 ((
ut32_t
)0x04000000)

	)

8803 
	#DSI_WPCR3_TLPXC3
 ((
ut32_t
)0x08000000)

	)

8804 
	#DSI_WPCR3_TLPXC4
 ((
ut32_t
)0x10000000)

	)

8805 
	#DSI_WPCR3_TLPXC5
 ((
ut32_t
)0x20000000)

	)

8806 
	#DSI_WPCR3_TLPXC6
 ((
ut32_t
)0x40000000)

	)

8807 
	#DSI_WPCR3_TLPXC7
 ((
ut32_t
)0x80000000)

	)

8810 
	#DSI_WPCR4_TCLKPOST
 ((
ut32_t
)0x000000FF

	)

8811 
	#DSI_WPCR4_TCLKPOST0
 ((
ut32_t
)0x00000001)

	)

8812 
	#DSI_WPCR4_TCLKPOST1
 ((
ut32_t
)0x00000002)

	)

8813 
	#DSI_WPCR4_TCLKPOST2
 ((
ut32_t
)0x00000004)

	)

8814 
	#DSI_WPCR4_TCLKPOST3
 ((
ut32_t
)0x00000008)

	)

8815 
	#DSI_WPCR4_TCLKPOST4
 ((
ut32_t
)0x00000010)

	)

8816 
	#DSI_WPCR4_TCLKPOST5
 ((
ut32_t
)0x00000020)

	)

8817 
	#DSI_WPCR4_TCLKPOST6
 ((
ut32_t
)0x00000040)

	)

8818 
	#DSI_WPCR4_TCLKPOST7
 ((
ut32_t
)0x00000080)

	)

8821 
	#DSI_WRPCR_PLLEN
 ((
ut32_t
)0x00000001

	)

8822 
	#DSI_WRPCR_PLL_NDIV
 ((
ut32_t
)0x000001FC

	)

8823 
	#DSI_WRPCR_PLL_NDIV0
 ((
ut32_t
)0x00000004)

	)

8824 
	#DSI_WRPCR_PLL_NDIV1
 ((
ut32_t
)0x00000008)

	)

8825 
	#DSI_WRPCR_PLL_NDIV2
 ((
ut32_t
)0x00000010)

	)

8826 
	#DSI_WRPCR_PLL_NDIV3
 ((
ut32_t
)0x00000020)

	)

8827 
	#DSI_WRPCR_PLL_NDIV4
 ((
ut32_t
)0x00000040)

	)

8828 
	#DSI_WRPCR_PLL_NDIV5
 ((
ut32_t
)0x00000080)

	)

8829 
	#DSI_WRPCR_PLL_NDIV6
 ((
ut32_t
)0x00000100)

	)

8831 
	#DSI_WRPCR_PLL_IDF
 ((
ut32_t
)0x00007800

	)

8832 
	#DSI_WRPCR_PLL_IDF0
 ((
ut32_t
)0x00000800)

	)

8833 
	#DSI_WRPCR_PLL_IDF1
 ((
ut32_t
)0x00001000)

	)

8834 
	#DSI_WRPCR_PLL_IDF2
 ((
ut32_t
)0x00002000)

	)

8835 
	#DSI_WRPCR_PLL_IDF3
 ((
ut32_t
)0x00004000)

	)

8837 
	#DSI_WRPCR_PLL_ODF
 ((
ut32_t
)0x00030000

	)

8838 
	#DSI_WRPCR_PLL_ODF0
 ((
ut32_t
)0x00010000)

	)

8839 
	#DSI_WRPCR_PLL_ODF1
 ((
ut32_t
)0x00020000)

	)

8841 
	#DSI_WRPCR_REGEN
 ((
ut32_t
)0x01000000

	)

8850 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

8851 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

8852 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

8853 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

8854 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

8856 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

8857 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

8858 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

8859 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

8862 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

8863 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

8864 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

8865 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

8866 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

8867 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

8868 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

8869 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

8871 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

8872 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

8873 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

8874 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

8876 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

8877 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

8879 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

8881 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

8882 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

8883 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

8885 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

8886 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

8887 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

8888 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

8889 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

8891 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

8892 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

8895 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8898 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

8899 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

8900 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

8901 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

8902 
	#PWR_CSR_WUPP
 ((
ut32_t
)0x00000080

	)

8903 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

8904 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

8905 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

8906 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

8907 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

8908 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

8911 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8913 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8920 
	#QUADSPI_CR_EN
 ((
ut32_t
)0x00000001

	)

8921 
	#QUADSPI_CR_ABORT
 ((
ut32_t
)0x00000002

	)

8922 
	#QUADSPI_CR_DMAEN
 ((
ut32_t
)0x00000004

	)

8923 
	#QUADSPI_CR_TCEN
 ((
ut32_t
)0x00000008

	)

8924 
	#QUADSPI_CR_SSHIFT
 ((
ut32_t
)0x00000010

	)

8925 
	#QUADSPI_CR_DFM
 ((
ut32_t
)0x00000040

	)

8926 
	#QUADSPI_CR_FSEL
 ((
ut32_t
)0x00000080

	)

8927 
	#QUADSPI_CR_FTHRES
 ((
ut32_t
)0x00001F00

	)

8928 
	#QUADSPI_CR_FTHRES_0
 ((
ut32_t
)0x00000100

	)

8929 
	#QUADSPI_CR_FTHRES_1
 ((
ut32_t
)0x00000200

	)

8930 
	#QUADSPI_CR_FTHRES_2
 ((
ut32_t
)0x00000400

	)

8931 
	#QUADSPI_CR_FTHRES_3
 ((
ut32_t
)0x00000800

	)

8932 
	#QUADSPI_CR_FTHRES_4
 ((
ut32_t
)0x00001000

	)

8933 
	#QUADSPI_CR_TEIE
 ((
ut32_t
)0x00010000

	)

8934 
	#QUADSPI_CR_TCIE
 ((
ut32_t
)0x00020000

	)

8935 
	#QUADSPI_CR_FTIE
 ((
ut32_t
)0x00040000

	)

8936 
	#QUADSPI_CR_SMIE
 ((
ut32_t
)0x00080000

	)

8937 
	#QUADSPI_CR_TOIE
 ((
ut32_t
)0x00100000

	)

8938 
	#QUADSPI_CR_APMS
 ((
ut32_t
)0x00400000

	)

8939 
	#QUADSPI_CR_PMM
 ((
ut32_t
)0x00800000

	)

8940 
	#QUADSPI_CR_PRESCALER
 ((
ut32_t
)0xFF000000

	)

8941 
	#QUADSPI_CR_PRESCALER_0
 ((
ut32_t
)0x01000000

	)

8942 
	#QUADSPI_CR_PRESCALER_1
 ((
ut32_t
)0x02000000

	)

8943 
	#QUADSPI_CR_PRESCALER_2
 ((
ut32_t
)0x04000000

	)

8944 
	#QUADSPI_CR_PRESCALER_3
 ((
ut32_t
)0x08000000

	)

8945 
	#QUADSPI_CR_PRESCALER_4
 ((
ut32_t
)0x10000000

	)

8946 
	#QUADSPI_CR_PRESCALER_5
 ((
ut32_t
)0x20000000

	)

8947 
	#QUADSPI_CR_PRESCALER_6
 ((
ut32_t
)0x40000000

	)

8948 
	#QUADSPI_CR_PRESCALER_7
 ((
ut32_t
)0x80000000

	)

8951 
	#QUADSPI_DCR_CKMODE
 ((
ut32_t
)0x00000001

	)

8952 
	#QUADSPI_DCR_CSHT
 ((
ut32_t
)0x00000700

	)

8953 
	#QUADSPI_DCR_CSHT_0
 ((
ut32_t
)0x00000100

	)

8954 
	#QUADSPI_DCR_CSHT_1
 ((
ut32_t
)0x00000200

	)

8955 
	#QUADSPI_DCR_CSHT_2
 ((
ut32_t
)0x00000400

	)

8956 
	#QUADSPI_DCR_FSIZE
 ((
ut32_t
)0x001F0000

	)

8957 
	#QUADSPI_DCR_FSIZE_0
 ((
ut32_t
)0x00010000

	)

8958 
	#QUADSPI_DCR_FSIZE_1
 ((
ut32_t
)0x00020000

	)

8959 
	#QUADSPI_DCR_FSIZE_2
 ((
ut32_t
)0x00040000

	)

8960 
	#QUADSPI_DCR_FSIZE_3
 ((
ut32_t
)0x00080000

	)

8961 
	#QUADSPI_DCR_FSIZE_4
 ((
ut32_t
)0x00100000

	)

8964 
	#QUADSPI_SR_TEF
 ((
ut32_t
)0x00000001

	)

8965 
	#QUADSPI_SR_TCF
 ((
ut32_t
)0x00000002

	)

8966 
	#QUADSPI_SR_FTF
 ((
ut32_t
)0x00000004

	)

8967 
	#QUADSPI_SR_SMF
 ((
ut32_t
)0x00000008

	)

8968 
	#QUADSPI_SR_TOF
 ((
ut32_t
)0x00000010

	)

8969 
	#QUADSPI_SR_BUSY
 ((
ut32_t
)0x00000020

	)

8970 
	#QUADSPI_SR_FLEVEL
 ((
ut32_t
)0x00003F00

	)

8971 
	#QUADSPI_SR_FLEVEL_0
 ((
ut32_t
)0x00000100

	)

8972 
	#QUADSPI_SR_FLEVEL_1
 ((
ut32_t
)0x00000200

	)

8973 
	#QUADSPI_SR_FLEVEL_2
 ((
ut32_t
)0x00000400

	)

8974 
	#QUADSPI_SR_FLEVEL_3
 ((
ut32_t
)0x00000800

	)

8975 
	#QUADSPI_SR_FLEVEL_4
 ((
ut32_t
)0x00001000

	)

8976 
	#QUADSPI_SR_FLEVEL_5
 ((
ut32_t
)0x00002000

	)

8979 
	#QUADSPI_FCR_CTEF
 ((
ut32_t
)0x00000001

	)

8980 
	#QUADSPI_FCR_CTCF
 ((
ut32_t
)0x00000002

	)

8981 
	#QUADSPI_FCR_CSMF
 ((
ut32_t
)0x00000008

	)

8982 
	#QUADSPI_FCR_CTOF
 ((
ut32_t
)0x00000010

	)

8985 
	#QUADSPI_DLR_DL
 ((
ut32_t
)0xFFFFFFFF

	)

8988 
	#QUADSPI_CCR_INSTRUCTION
 ((
ut32_t
)0x000000FF

	)

8989 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ut32_t
)0x00000001

	)

8990 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ut32_t
)0x00000002

	)

8991 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ut32_t
)0x00000004

	)

8992 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ut32_t
)0x00000008

	)

8993 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ut32_t
)0x00000010

	)

8994 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ut32_t
)0x00000020

	)

8995 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ut32_t
)0x00000040

	)

8996 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ut32_t
)0x00000080

	)

8997 
	#QUADSPI_CCR_IMODE
 ((
ut32_t
)0x00000300

	)

8998 
	#QUADSPI_CCR_IMODE_0
 ((
ut32_t
)0x00000100

	)

8999 
	#QUADSPI_CCR_IMODE_1
 ((
ut32_t
)0x00000200

	)

9000 
	#QUADSPI_CCR_ADMODE
 ((
ut32_t
)0x00000C00

	)

9001 
	#QUADSPI_CCR_ADMODE_0
 ((
ut32_t
)0x00000400

	)

9002 
	#QUADSPI_CCR_ADMODE_1
 ((
ut32_t
)0x00000800

	)

9003 
	#QUADSPI_CCR_ADSIZE
 ((
ut32_t
)0x00003000

	)

9004 
	#QUADSPI_CCR_ADSIZE_0
 ((
ut32_t
)0x00001000

	)

9005 
	#QUADSPI_CCR_ADSIZE_1
 ((
ut32_t
)0x00002000

	)

9006 
	#QUADSPI_CCR_ABMODE
 ((
ut32_t
)0x0000C000

	)

9007 
	#QUADSPI_CCR_ABMODE_0
 ((
ut32_t
)0x00004000

	)

9008 
	#QUADSPI_CCR_ABMODE_1
 ((
ut32_t
)0x00008000

	)

9009 
	#QUADSPI_CCR_ABSIZE
 ((
ut32_t
)0x00030000

	)

9010 
	#QUADSPI_CCR_ABSIZE_0
 ((
ut32_t
)0x00010000

	)

9011 
	#QUADSPI_CCR_ABSIZE_1
 ((
ut32_t
)0x00020000

	)

9012 
	#QUADSPI_CCR_DCYC
 ((
ut32_t
)0x007C0000

	)

9013 
	#QUADSPI_CCR_DCYC_0
 ((
ut32_t
)0x00040000

	)

9014 
	#QUADSPI_CCR_DCYC_1
 ((
ut32_t
)0x00080000

	)

9015 
	#QUADSPI_CCR_DCYC_2
 ((
ut32_t
)0x00100000

	)

9016 
	#QUADSPI_CCR_DCYC_3
 ((
ut32_t
)0x00200000

	)

9017 
	#QUADSPI_CCR_DCYC_4
 ((
ut32_t
)0x00400000

	)

9018 
	#QUADSPI_CCR_DMODE
 ((
ut32_t
)0x03000000

	)

9019 
	#QUADSPI_CCR_DMODE_0
 ((
ut32_t
)0x01000000

	)

9020 
	#QUADSPI_CCR_DMODE_1
 ((
ut32_t
)0x02000000

	)

9021 
	#QUADSPI_CCR_FMODE
 ((
ut32_t
)0x0C000000

	)

9022 
	#QUADSPI_CCR_FMODE_0
 ((
ut32_t
)0x04000000

	)

9023 
	#QUADSPI_CCR_FMODE_1
 ((
ut32_t
)0x08000000

	)

9024 
	#QUADSPI_CCR_SIOO
 ((
ut32_t
)0x10000000

	)

9025 
	#QUADSPI_CCR_DHHC
 ((
ut32_t
)0x40000000

	)

9026 
	#QUADSPI_CCR_DDRM
 ((
ut32_t
)0x80000000

	)

9028 
	#QUADSPI_AR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

9031 
	#QUADSPI_ABR_ALTERNATE
 ((
ut32_t
)0xFFFFFFFF

	)

9034 
	#QUADSPI_DR_DATA
 ((
ut32_t
)0xFFFFFFFF

	)

9037 
	#QUADSPI_PSMKR_MASK
 ((
ut32_t
)0xFFFFFFFF

	)

9040 
	#QUADSPI_PSMAR_MATCH
 ((
ut32_t
)0xFFFFFFFF

	)

9043 
	#QUADSPI_PIR_INTERVAL
 ((
ut32_t
)0x0000FFFF

	)

9046 
	#QUADSPI_LPTR_TIMEOUT
 ((
ut32_t
)0x0000FFFF

	)

9055 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

9056 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

9058 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

9059 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

9060 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

9061 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

9062 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

9063 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

9065 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

9066 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

9067 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

9068 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

9069 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

9070 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

9071 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

9072 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

9073 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

9075 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

9076 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

9077 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

9078 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

9079 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

9080 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

9081 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

9082 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

9083 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

9084 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

9087 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

9088 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

9089 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

9090 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

9091 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

9092 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

9093 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

9095 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

9096 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

9097 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

9098 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

9099 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

9100 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

9101 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

9102 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

9103 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

9104 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

9106 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

9107 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

9108 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

9110 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

9111 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

9112 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

9114 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

9115 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

9116 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

9117 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

9118 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

9120 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9121 
	#RCC_PLLCFGR_PLLR
 ((
ut32_t
)0x70000000)

	)

9122 
	#RCC_PLLCFGR_PLLR_0
 ((
ut32_t
)0x10000000)

	)

9123 
	#RCC_PLLCFGR_PLLR_1
 ((
ut32_t
)0x20000000)

	)

9124 
	#RCC_PLLCFGR_PLLR_2
 ((
ut32_t
)0x40000000)

	)

9129 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

9130 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

9131 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

9133 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

9134 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

9135 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

9136 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9137 
	#RCC_CFGR_SW_PLLR
 ((
ut32_t
)0x00000003

	)

9141 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

9142 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

9143 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

9145 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

9146 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

9147 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

9148 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F469_479xx
|| defed(
STM32F446xx
)

9149 
	#RCC_CFGR_SWS_PLLR
 ((
ut32_t
)0x0000000C

	)

9153 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

9154 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

9155 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

9156 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

9157 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

9159 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

9160 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

9161 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

9162 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

9163 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

9164 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

9165 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

9166 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

9167 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

9169 #i
	`defed
(
STM32F410xx
)

9171 
	#RCC_CFGR_MCO1EN
 ((
ut32_t
)0x00000100

	)

9173 
	#RCC_CFGR_MCO2EN
 ((
ut32_t
)0x00000200

	)

9176 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

9177 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

9178 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

9179 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

9181 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

9182 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

9183 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

9184 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

9185 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

9188 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

9189 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

9190 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

9191 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

9193 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

9194 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

9195 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

9196 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

9197 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

9200 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

9201 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

9202 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

9203 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

9204 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

9205 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

9208 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

9209 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

9210 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

9212 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

9214 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

9215 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

9216 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

9217 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

9219 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

9220 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

9221 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

9222 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

9224 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

9225 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

9226 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

9229 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

9230 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

9231 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

9232 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

9233 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

9234 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

9235 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

9236 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

9237 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

9238 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

9239 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

9240 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

9241 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

9242 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

9243 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

9244 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

9245 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

9246 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

9247 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

9248 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

9249 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

9250 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

9251 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

9254 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

9255 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

9256 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

9257 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

9258 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

9259 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

9260 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

9261 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

9262 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

9263 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

9264 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

9265 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

9266 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

9267 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

9268 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

9269 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

9270 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

9273 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

9274 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

9275 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

9277 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9278 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

9279 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

9282 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

9283 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

9286 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9287 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

9289 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9290 
	#RCC_AHB3RSTR_QSPIRST
 ((
ut32_t
)0x00000002)

	)

9294 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

9295 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

9296 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

9297 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

9298 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

9299 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

9300 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

9301 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

9302 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

9303 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

9304 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ut32_t
)0x00000200)

	)

9306 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

9307 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

9308 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

9309 #i
	`defed
(
STM32F446xx
)

9310 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ut32_t
)0x00010000)

	)

9312 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

9313 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

9314 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

9315 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

9316 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

9317 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

9318 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

9319 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9320 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ut32_t
)0x01000000)

	)

9322 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

9323 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

9324 #i
	`defed
(
STM32F446xx
)

9325 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x08000000)

	)

9327 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

9328 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

9329 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

9330 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

9333 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

9334 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

9335 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

9336 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

9337 
	#RCC_APB2RSTR_UART9RST
 ((
ut32_t
)0x00000040)

	)

9338 
	#RCC_APB2RSTR_UART10RST
 ((
ut32_t
)0x00000080)

	)

9339 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

9340 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

9341 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

9342 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

9343 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

9344 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

9345 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

9346 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

9347 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

9348 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

9349 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

9350 #i
	`defed
(
STM32F446xx
)

9351 
	#RCC_APB2RSTR_SAI2RST
 ((
ut32_t
)0x00800000)

	)

9353 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

9354 #i
	`defed
(
STM32F469_479xx
)

9355 
	#RCC_APB2RSTR_DSIRST
 ((
ut32_t
)0x08000000)

	)

9357 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9358 
	#RCC_APB2RSTR_DFSDM1RST
 ((
ut32_t
)0x01000000)

	)

9361 #i
	`defed
(
STM32F413_423xx
)

9362 
	#RCC_APB2RSTR_DFSDM2RST
 ((
ut32_t
)0x02000000)

	)

9365 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9366 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9369 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

9370 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

9371 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

9372 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

9373 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

9374 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

9375 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

9376 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

9377 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

9378 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

9379 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

9380 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

9381 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

9382 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

9383 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

9384 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

9385 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

9386 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

9387 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

9388 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

9389 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

9390 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

9391 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

9394 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

9395 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

9396 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

9397 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

9398 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

9402 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

9403 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

9406 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9407 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

9410 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9411 
	#RCC_AHB3ENR_QSPIEN
 ((
ut32_t
)0x00000002)

	)

9415 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

9416 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

9417 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

9418 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

9419 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

9420 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

9421 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

9422 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

9423 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

9424 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

9425 
	#RCC_APB1ENR_LPTIM1EN
 ((
ut32_t
)0x00000200)

	)

9427 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

9428 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

9429 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

9430 #i
	`defed
(
STM32F446xx
)

9431 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ut32_t
)0x00010000)

	)

9433 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

9434 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

9435 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

9436 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

9437 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

9438 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

9439 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

9440 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9441 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ut32_t
)0x01000000)

	)

9443 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

9444 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

9445 #i
	`defed
(
STM32F446xx
)

9446 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x08000000)

	)

9448 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

9449 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

9450 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

9451 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

9454 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

9455 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

9456 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

9457 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

9458 
	#RCC_APB2ENR_UART9EN
 ((
ut32_t
)0x00000040)

	)

9459 
	#RCC_APB2ENR_UART10EN
 ((
ut32_t
)0x00000080)

	)

9460 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

9461 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

9462 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

9463 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

9464 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

9465 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

9466 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

9467 
	#RCC_APB2ENR_EXTIEN
 ((
ut32_t
)0x00008000)

	)

9468 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

9469 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

9470 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

9471 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

9472 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

9473 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

9474 #i
	`defed
(
STM32F446xx
)

9475 
	#RCC_APB2ENR_SAI2EN
 ((
ut32_t
)0x00800000)

	)

9477 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

9478 #i
	`defed
(
STM32F469_479xx
)

9479 
	#RCC_APB2ENR_DSIEN
 ((
ut32_t
)0x08000000)

	)

9481 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9482 
	#RCC_APB2ENR_DFSDM1EN
 ((
ut32_t
)0x01000000)

	)

9484 #i
	`defed
(
STM32F413_423xx
)

9485 
	#RCC_APB2ENR_DFSDM2EN
 ((
ut32_t
)0x02000000)

	)

9488 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

9489 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

9490 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

9491 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

9492 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

9493 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

9494 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

9495 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

9496 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

9497 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

9498 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

9499 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

9500 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

9501 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

9502 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

9503 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

9504 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

9505 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

9506 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

9507 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

9508 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

9509 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

9510 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

9511 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

9512 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

9513 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

9516 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

9517 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

9518 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

9519 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

9520 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

9523 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

9524 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

9527 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9528 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

9530 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9531 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ut32_t
)0x00000002)

	)

9535 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

9536 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

9537 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

9538 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

9539 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

9540 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

9541 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

9542 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

9543 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

9544 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

9545 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ut32_t
)0x00000200)

	)

9547 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

9548 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

9549 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

9550 #i
	`defed
(
STM32F446xx
)

9551 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ut32_t
)0x00010000)

	)

9553 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

9554 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

9555 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

9556 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

9557 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

9558 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

9559 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

9560 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9561 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ut32_t
)0x01000000)

	)

9563 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

9564 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

9565 #i
	`defed
(
STM32F446xx
)

9566 
	#RCC_APB1LPENR_CECLPEN
 ((
ut32_t
)0x08000000)

	)

9568 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

9569 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

9570 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

9571 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

9574 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

9575 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

9576 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

9577 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

9578 
	#RCC_APB2LPENR_UART9LPEN
 ((
ut32_t
)0x00000040)

	)

9579 
	#RCC_APB2LPENR_UART10LPEN
 ((
ut32_t
)0x00000080)

	)

9580 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

9581 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

9582 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

9583 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

9584 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

9585 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

9586 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

9587 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

9588 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

9589 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

9590 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

9591 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

9592 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

9593 #i
	`defed
(
STM32F446xx
)

9594 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ut32_t
)0x00800000)

	)

9596 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

9597 #i
	`defed
(
STM32F469_479xx
)

9598 
	#RCC_APB2LPENR_DSILPEN
 ((
ut32_t
)0x08000000)

	)

9600 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9601 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
ut32_t
)0x01000000)

	)

9603 #i
	`defed
(
STM32F413_423xx
)

9604 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
ut32_t
)0x02000000)

	)

9608 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

9609 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

9610 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

9611 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

9613 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

9614 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

9615 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

9617 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

9618 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

9621 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

9622 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

9623 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

9624 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

9625 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

9626 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

9627 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

9628 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

9629 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

9630 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

9633 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

9634 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

9635 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

9636 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

9639 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

9640 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

9641 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

9642 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

9643 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

9644 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

9645 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

9647 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ut32_t
)0x00000040)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ut32_t
)0x00000080)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ut32_t
)0x00000100)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ut32_t
)0x00000200)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ut32_t
)0x00000400)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ut32_t
)0x00000800)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ut32_t
)0x00001000)

	)

9655 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ut32_t
)0x00002000)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ut32_t
)0x00004000)

	)

9658 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9659 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
ut32_t
)0x00400000)

	)

9662 #i
	`defed
(
STM32F446xx
)

9663 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ut32_t
)0x00030000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ut32_t
)0x00010000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ut32_t
)0x00020000)

	)

9668 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

9669 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ut32_t
)0x01000000)

	)

9670 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ut32_t
)0x02000000)

	)

9671 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ut32_t
)0x04000000)

	)

9672 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ut32_t
)0x08000000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

9675 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ut32_t
)0x10000000)

	)

9676 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ut32_t
)0x20000000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ut32_t
)0x40000000)

	)

9680 #i
	`defed
(
STM32F446xx
)

9681 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ut32_t
)0x0000003F)

	)

9682 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ut32_t
)0x00000001)

	)

9683 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ut32_t
)0x00000002)

	)

9684 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ut32_t
)0x00000004)

	)

9685 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ut32_t
)0x00000008)

	)

9686 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ut32_t
)0x00000010)

	)

9687 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ut32_t
)0x00000020)

	)

9690 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ut32_t
)0x00007FC0)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ut32_t
)0x00000040)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ut32_t
)0x00000080)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ut32_t
)0x00000100)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ut32_t
)0x00000200)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ut32_t
)0x00000400)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ut32_t
)0x00000800)

	)

9697 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ut32_t
)0x00001000)

	)

9698 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ut32_t
)0x00002000)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ut32_t
)0x00004000)

	)

9701 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9702 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ut32_t
)0x00030000)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ut32_t
)0x00010000)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ut32_t
)0x00020000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ut32_t
)0x0F000000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ut32_t
)0x01000000)

	)

9709 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ut32_t
)0x02000000)

	)

9710 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ut32_t
)0x04000000)

	)

9711 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ut32_t
)0x08000000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ut32_t
)0x70000000)

	)

9714 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ut32_t
)0x10000000)

	)

9715 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ut32_t
)0x20000000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ut32_t
)0x40000000)

	)

9719 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

9720 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

9721 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

9723 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9724 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
ut32_t
)0x80000000)

	)

9725 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
ut32_t
)0x00008000)

	)

9728 #i
	`defed
(
STM32F413_423xx
)

9729 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
ut32_t
)0x0000001F)

	)

9730 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
ut32_t
)0x00000001)

	)

9731 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
ut32_t
)0x00000002)

	)

9732 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
ut32_t
)0x00000004)

	)

9733 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
ut32_t
)0x00000008)

	)

9734 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
ut32_t
)0x00000010)

	)

9736 
	#RCC_DCKCFGR_PLLDIVR
 ((
ut32_t
)0x00001F00)

	)

9737 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
ut32_t
)0x00000100)

	)

9738 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
ut32_t
)0x00000200)

	)

9739 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
ut32_t
)0x00000400)

	)

9740 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
ut32_t
)0x00000800)

	)

9741 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
ut32_t
)0x00001000)

	)

9742 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
ut32_t
)0x00004000)

	)

9745 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

9746 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ut32_t
)0x00100000)

	)

9747 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ut32_t
)0x00200000)

	)

9748 #i
	`defed
(
STM32F446xx
)

9749 
	#RCC_DCKCFGR_SAI1SRC
 ((
ut32_t
)0x00300000)

	)

9750 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ut32_t
)0x00100000)

	)

9751 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ut32_t
)0x00200000)

	)

9754 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

9755 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ut32_t
)0x00400000)

	)

9756 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ut32_t
)0x00800000)

	)

9757 #i
	`defed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI2SRC
 ((
ut32_t
)0x00C00000)

	)

9759 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ut32_t
)0x00400000)

	)

9760 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ut32_t
)0x00800000)

	)

9763 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

9764 #i
	`defed
(
STM32F469_479xx
)

9765 
	#RCC_DCKCFGR_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9766 
	#RCC_DCKCFGR_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9767 
	#RCC_DCKCFGR_DSISEL
 ((
ut32_t
)0x20000000)

	)

9770 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

9771 
	#RCC_DCKCFGR_I2S1SRC
 ((
ut32_t
)0x06000000)

	)

9772 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ut32_t
)0x02000000)

	)

9773 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ut32_t
)0x04000000)

	)

9774 
	#RCC_DCKCFGR_I2S2SRC
 ((
ut32_t
)0x18000000)

	)

9775 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ut32_t
)0x08000000)

	)

9776 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ut32_t
)0x10000000)

	)

9779 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ut32_t
)0x00000001)

	)

9780 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ut32_t
)0x00000002)

	)

9781 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ut32_t
)0x00000004)

	)

9782 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ut32_t
)0x00000008)

	)

9783 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ut32_t
)0x00000010)

	)

9784 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ut32_t
)0x00000020)

	)

9785 
	#RCC_CKGATENR_RCC_CKEN
 ((
ut32_t
)0x00000040)

	)

9786 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

9787 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
ut32_t
)0x00000080)

	)

9791 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9792 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9793 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9794 
	#RCC_DCKCFGR2_CECSEL
 ((
ut32_t
)0x04000000)

	)

9795 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9796 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9797 #i
	`defed
(
STM32F446xx
)

9798 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ut32_t
)0x20000000)

	)

9800 #i
	`defed
(
STM32F413_423xx
)

9801 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9802 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9803 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9807 #i
	`defed
(
STM32F410xx
)

9808 
	#RCC_DCKCFGR_I2SSRC
 ((
ut32_t
)0x06000000)

	)

9809 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ut32_t
)0x02000000)

	)

9810 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ut32_t
)0x04000000)

	)

9813 #i
	`defed
(
STM32F410xx
)

9815 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9816 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9817 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9818 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9819 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9820 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9828 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

9829 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

9832 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

9833 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

9834 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

9835 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

9836 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

9844 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

9845 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

9846 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

9847 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

9848 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

9849 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

9850 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

9851 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

9852 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

9853 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

9854 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9855 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9856 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9857 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

9858 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9859 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9860 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9861 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9862 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

9863 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

9864 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

9865 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

9866 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

9867 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

9868 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

9869 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

9870 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

9873 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

9874 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

9875 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

9876 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

9877 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

9878 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

9879 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

9880 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

9881 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

9882 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

9883 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

9884 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9885 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9886 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9887 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

9888 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

9889 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

9890 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

9891 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

9892 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

9893 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

9894 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

9895 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

9896 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

9897 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

9898 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

9899 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

9900 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

9903 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

9904 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

9905 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

9906 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

9907 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

9908 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

9909 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

9910 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

9911 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

9912 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

9913 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

9914 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

9915 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

9916 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

9917 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

9918 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

9919 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

9920 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

9921 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

9922 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

9923 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

9924 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

9925 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

9926 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

9927 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

9928 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

9931 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

9932 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

9933 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

9934 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

9935 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

9936 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

9937 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

9938 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

9939 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

9940 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

9941 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

9942 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

9943 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

9944 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

9945 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

9946 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

9949 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

9950 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

9953 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

9956 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

9957 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

9960 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

9961 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9962 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

9963 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

9964 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

9965 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

9966 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

9967 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

9968 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

9969 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

9970 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

9971 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

9972 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

9973 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

9974 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

9975 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

9976 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

9977 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

9978 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

9979 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

9980 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

9981 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

9982 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9983 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9984 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9985 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

9986 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9987 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9988 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9989 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9990 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

9991 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

9992 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

9993 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

9994 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

9995 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

9996 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

9997 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

9998 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

9999 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

10002 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

10003 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

10004 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

10005 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

10006 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

10007 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

10008 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

10009 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

10010 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

10011 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

10012 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

10013 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

10014 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

10015 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

10016 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

10017 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

10018 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

10019 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

10020 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

10021 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

10022 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

10023 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

10024 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

10025 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

10026 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

10027 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

10028 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

10029 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

10030 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

10031 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

10032 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

10033 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

10034 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

10035 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

10036 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

10037 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

10038 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

10039 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

10040 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

10041 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

10044 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

10047 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

10050 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

10051 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

10054 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

10055 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

10056 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

10057 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

10058 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

10059 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

10060 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

10061 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

10062 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

10063 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

10064 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

10065 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

10066 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

10067 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

10068 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

10069 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

10070 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

10071 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

10072 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

10073 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

10074 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

10075 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

10076 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

10077 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

10078 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

10079 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

10080 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

10083 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

10084 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

10085 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

10086 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

10087 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

10088 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

10089 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

10090 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

10091 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

10092 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

10093 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

10094 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

10095 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

10096 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

10097 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

10098 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

10099 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

10100 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

10103 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

10106 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

10107 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

10108 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

10109 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

10110 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

10111 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

10112 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

10113 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

10114 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

10115 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

10116 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

10117 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

10118 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

10121 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

10122 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

10123 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

10124 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

10125 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

10126 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

10127 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

10128 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

10129 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

10130 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

10131 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

10132 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

10133 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

10134 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

10135 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

10136 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

10137 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

10138 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

10139 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

10140 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

10143 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

10144 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

10145 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

10146 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

10147 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

10148 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

10151 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

10152 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

10153 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

10154 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

10155 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

10156 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

10159 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

10162 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

10165 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

10168 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

10224 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

10225 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

10226 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

10228 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

10229 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

10230 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

10233 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

10234 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

10235 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

10237 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

10238 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

10239 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

10241 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

10242 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

10243 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

10244 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

10246 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

10247 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

10249 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

10250 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

10251 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

10253 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

10254 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

10255 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

10256 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

10257 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

10259 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

10260 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

10261 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

10262 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

10263 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

10266 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

10267 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

10268 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

10270 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

10271 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

10272 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

10273 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

10275 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

10276 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

10277 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

10278 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

10279 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

10280 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

10281 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

10283 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00002000

	)

10285 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

10286 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

10287 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

10290 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

10291 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

10292 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

10293 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

10294 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

10295 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

10296 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

10297 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

10298 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

10300 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

10301 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

10302 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

10303 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

10304 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

10305 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

10306 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

10307 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

10309 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

10310 
	#SAI_xFRCR_FSPOL
 ((
ut32_t
)0x00020000

	)

10311 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

10313 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10316 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

10317 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

10318 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

10319 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

10320 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

10321 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

10323 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

10324 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

10325 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

10327 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

10328 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

10329 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

10330 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

10331 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

10333 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

10336 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

10337 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

10338 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

10339 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

10340 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

10341 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

10342 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

10345 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

10346 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

10347 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

10348 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

10349 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

10350 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

10351 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

10353 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

10354 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

10355 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

10356 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

10359 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

10360 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

10361 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

10362 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

10363 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

10364 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

10365 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

10368 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

10370 #i
	`defed
(
STM32F446xx
)

10377 
	#SPDIFRX_CR_SPDIFEN
 ((
ut32_t
)0x00000003

	)

10378 
	#SPDIFRX_CR_RXDMAEN
 ((
ut32_t
)0x00000004

	)

10379 
	#SPDIFRX_CR_RXSTEO
 ((
ut32_t
)0x00000008

	)

10380 
	#SPDIFRX_CR_DRFMT
 ((
ut32_t
)0x00000030

	)

10381 
	#SPDIFRX_CR_PMSK
 ((
ut32_t
)0x00000040

	)

10382 
	#SPDIFRX_CR_VMSK
 ((
ut32_t
)0x00000080

	)

10383 
	#SPDIFRX_CR_CUMSK
 ((
ut32_t
)0x00000100

	)

10384 
	#SPDIFRX_CR_PTMSK
 ((
ut32_t
)0x00000200

	)

10385 
	#SPDIFRX_CR_CBDMAEN
 ((
ut32_t
)0x00000400

	)

10386 
	#SPDIFRX_CR_CHSEL
 ((
ut32_t
)0x00000800

	)

10387 
	#SPDIFRX_CR_NBTR
 ((
ut32_t
)0x00003000

	)

10388 
	#SPDIFRX_CR_WFA
 ((
ut32_t
)0x00004000

	)

10389 
	#SPDIFRX_CR_INSEL
 ((
ut32_t
)0x00070000

	)

10392 
	#SPDIFRX_IMR_RXNEIE
 ((
ut32_t
)0x00000001

	)

10393 
	#SPDIFRX_IMR_CSRNEIE
 ((
ut32_t
)0x00000002

	)

10394 
	#SPDIFRX_IMR_PERRIE
 ((
ut32_t
)0x00000004

	)

10395 
	#SPDIFRX_IMR_OVRIE
 ((
ut32_t
)0x00000008

	)

10396 
	#SPDIFRX_IMR_SBLKIE
 ((
ut32_t
)0x00000010

	)

10397 
	#SPDIFRX_IMR_SYNCDIE
 ((
ut32_t
)0x00000020

	)

10398 
	#SPDIFRX_IMR_IFEIE
 ((
ut32_t
)0x00000040

	)

10401 
	#SPDIFRX_SR_RXNE
 ((
ut32_t
)0x00000001

	)

10402 
	#SPDIFRX_SR_CSRNE
 ((
ut32_t
)0x00000002

	)

10403 
	#SPDIFRX_SR_PERR
 ((
ut32_t
)0x00000004

	)

10404 
	#SPDIFRX_SR_OVR
 ((
ut32_t
)0x00000008

	)

10405 
	#SPDIFRX_SR_SBD
 ((
ut32_t
)0x00000010

	)

10406 
	#SPDIFRX_SR_SYNCD
 ((
ut32_t
)0x00000020

	)

10407 
	#SPDIFRX_SR_FERR
 ((
ut32_t
)0x00000040

	)

10408 
	#SPDIFRX_SR_SERR
 ((
ut32_t
)0x00000080

	)

10409 
	#SPDIFRX_SR_TERR
 ((
ut32_t
)0x00000100

	)

10410 
	#SPDIFRX_SR_WIDTH5
 ((
ut32_t
)0x7FFF0000

	)

10413 
	#SPDIFRX_IFCR_PERRCF
 ((
ut32_t
)0x00000004

	)

10414 
	#SPDIFRX_IFCR_OVRCF
 ((
ut32_t
)0x00000008

	)

10415 
	#SPDIFRX_IFCR_SBDCF
 ((
ut32_t
)0x00000010

	)

10416 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ut32_t
)0x00000020

	)

10419 
	#SPDIFRX_DR0_DR
 ((
ut32_t
)0x00FFFFFF

	)

10420 
	#SPDIFRX_DR0_PE
 ((
ut32_t
)0x01000000

	)

10421 
	#SPDIFRX_DR0_V
 ((
ut32_t
)0x02000000

	)

10422 
	#SPDIFRX_DR0_U
 ((
ut32_t
)0x04000000

	)

10423 
	#SPDIFRX_DR0_C
 ((
ut32_t
)0x08000000

	)

10424 
	#SPDIFRX_DR0_PT
 ((
ut32_t
)0x30000000

	)

10427 
	#SPDIFRX_DR1_DR
 ((
ut32_t
)0xFFFFFF00

	)

10428 
	#SPDIFRX_DR1_PT
 ((
ut32_t
)0x00000030

	)

10429 
	#SPDIFRX_DR1_C
 ((
ut32_t
)0x00000008

	)

10430 
	#SPDIFRX_DR1_U
 ((
ut32_t
)0x00000004

	)

10431 
	#SPDIFRX_DR1_V
 ((
ut32_t
)0x00000002

	)

10432 
	#SPDIFRX_DR1_PE
 ((
ut32_t
)0x00000001

	)

10435 
	#SPDIFRX_DR1_DRNL1
 ((
ut32_t
)0xFFFF0000

	)

10436 
	#SPDIFRX_DR1_DRNL2
 ((
ut32_t
)0x0000FFFF

	)

10439 
	#SPDIFRX_CSR_USR
 ((
ut32_t
)0x0000FFFF

	)

10440 
	#SPDIFRX_CSR_CS
 ((
ut32_t
)0x00FF0000

	)

10441 
	#SPDIFRX_CSR_SOB
 ((
ut32_t
)0x01000000

	)

10444 
	#SPDIFRX_DIR_THI
 ((
ut32_t
)0x000013FF

	)

10445 
	#SPDIFRX_DIR_TLO
 ((
ut32_t
)0x1FFF0000

	)

10454 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

10455 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

10456 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

10459 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

10460 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

10461 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

10462 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

10464 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

10465 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

10466 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

10468 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

10469 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

10472 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

10475 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

10477 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

10478 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

10479 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

10481 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

10482 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

10483 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

10484 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

10485 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

10486 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

10487 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

10490 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

10493 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

10496 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

10499 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

10502 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

10505 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

10508 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

10511 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

10514 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

10515 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

10516 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

10517 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

10519 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

10520 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

10521 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

10522 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

10523 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

10525 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

10526 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

10527 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

10528 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

10531 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

10534 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

10535 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

10536 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

10537 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

10538 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

10539 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

10540 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

10541 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

10542 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

10543 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

10544 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

10545 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

10546 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

10547 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

10548 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

10549 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

10550 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

10551 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

10552 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

10553 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

10554 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

10555 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

10556 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

10557 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

10560 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

10561 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

10562 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

10563 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

10564 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

10565 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

10566 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

10567 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

10568 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

10569 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

10570 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

10571 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

10572 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

10575 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

10576 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

10577 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

10578 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

10579 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

10580 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

10581 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

10582 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

10583 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

10584 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

10585 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

10586 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

10587 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

10588 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

10589 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

10590 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

10591 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

10592 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

10593 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

10594 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

10595 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

10596 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

10597 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

10598 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

10601 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

10604 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

10612 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

10613 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

10614 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

10616 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

10617 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

10618 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

10619 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

10621 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

10622 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

10623 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

10624 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

10625 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

10626 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

10627 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

10628 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

10629 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

10630 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

10633 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

10634 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

10635 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

10636 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

10637 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

10638 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

10641 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

10642 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

10643 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

10644 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

10645 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

10646 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

10647 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

10648 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

10651 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

10654 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

10657 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

10660 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

10663 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

10665 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

10666 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

10667 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

10669 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

10671 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

10672 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

10673 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

10675 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

10677 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

10678 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

10679 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

10681 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

10682 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

10683 #i
	`defed
(
STM32F413_423xx
|| defed(
STM32F446xx
)

10684 
	#SPI_I2SCFGR_ASTRTEN
 ((
ut16_t
)0x1000

	)

10688 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

10689 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

10690 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

10698 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

10699 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

10700 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

10701 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

10703 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

10705 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

10706 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

10707 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

10711 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

10712 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

10713 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

10714 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

10716 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

10718 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10721 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

10722 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

10723 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

10724 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

10728 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

10729 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

10730 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

10731 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

10732 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

10733 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

10734 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

10735 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

10736 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

10743 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

10744 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

10745 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

10746 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

10747 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

10748 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

10749 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

10750 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

10751 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

10758 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

10759 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

10760 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

10761 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

10762 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

10763 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

10764 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

10765 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

10766 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

10773 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

10774 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

10775 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

10776 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

10777 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

10778 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

10779 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

10780 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

10781 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

10786 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

10787 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

10788 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

10789 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

10793 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

10794 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

10795 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

10796 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

10797 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

10798 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

10799 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

10800 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

10801 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

10808 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

10809 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

10810 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

10811 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

10812 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

10813 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

10814 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

10815 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

10816 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

10823 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

10824 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

10825 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

10826 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

10827 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

10828 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

10829 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

10830 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

10831 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

10838 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

10839 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

10840 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

10841 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

10842 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

10843 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

10844 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

10845 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

10846 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

10851 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

10852 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

10853 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

10854 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

10859 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

10860 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

10861 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

10862 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

10863 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

10864 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

10865 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

10866 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

10867 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

10873 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

10874 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

10875 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

10876 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

10877 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

10878 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

10879 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

10880 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

10881 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

10887 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

10888 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

10889 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

10890 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

10891 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

10892 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

10893 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

10894 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

10895 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

10901 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

10902 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

10903 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

10904 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

10905 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

10906 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

10907 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

10908 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

10909 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

10913 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

10914 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

10915 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

10916 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

10920 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

10921 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

10922 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

10923 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

10924 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

10925 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

10926 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

10927 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

10928 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

10934 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

10935 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

10936 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

10937 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

10938 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

10939 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

10940 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

10941 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

10942 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

10948 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

10949 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

10950 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

10951 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

10952 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

10953 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

10954 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

10955 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

10956 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

10962 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

10963 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

10964 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

10965 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

10966 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

10967 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

10968 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

10969 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

10970 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

10973 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

10975 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
ut32_t
)0x00000001

	)

10976 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
ut32_t
)0x00000002

	)

10979 #i
	`defed
 (
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

10981 
	#SYSCFG_CFGR2_CLL
 ((
ut32_t
)0x00000001

	)

10982 
	#SYSCFG_CFGR2_PVDL
 ((
ut32_t
)0x00000004

	)

10985 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

10986 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

10988 #i
	`defed
(
STM32F413_423xx
)

10990 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
ut32_t
)0x00000001

	)

10991 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
ut32_t
)0x00000002

	)

10992 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
ut32_t
)0x00000004

	)

10993 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
ut32_t
)0x00000008

	)

10994 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
ut32_t
)0x00000010

	)

10995 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
ut32_t
)0x00000020

	)

10996 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
ut32_t
)0x00000040

	)

10997 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
ut32_t
)0x00000080

	)

10998 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
ut32_t
)0x00000100

	)

10999 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
ut32_t
)0x00000200

	)

11000 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
ut32_t
)0x00000400

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
ut32_t
)0x00000800

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
ut32_t
)0x00001000

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
ut32_t
)0x00002000

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
ut32_t
)0x00004000

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
ut32_t
)0x00008000

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
ut32_t
)0x00010000

	)

11007 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
ut32_t
)0x00020000

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
ut32_t
)0x00040000

	)

11017 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

11018 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

11019 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

11020 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

11021 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

11023 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

11024 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

11025 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

11027 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

11029 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

11030 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

11031 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

11034 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

11035 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

11036 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

11038 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

11039 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

11040 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

11041 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

11043 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

11044 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

11045 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

11046 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

11047 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

11048 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

11049 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

11050 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

11053 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

11054 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

11055 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

11056 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

11058 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

11059 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

11060 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

11061 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

11063 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

11065 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

11066 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

11067 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

11068 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

11069 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

11071 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

11072 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

11073 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

11075 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

11076 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

11079 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

11080 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

11081 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

11082 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

11083 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

11084 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

11085 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

11086 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

11087 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

11088 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

11089 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

11090 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

11091 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

11092 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

11093 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

11096 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

11097 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

11098 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

11099 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

11100 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

11101 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

11102 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

11103 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

11104 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

11105 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

11106 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

11107 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

11110 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

11111 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

11112 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

11113 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

11114 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

11115 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

11116 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

11117 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

11120 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

11121 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

11122 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

11124 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

11125 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

11127 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

11128 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

11129 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

11130 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

11132 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

11134 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

11135 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

11136 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

11138 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

11139 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

11141 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

11142 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

11143 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

11144 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

11146 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

11150 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

11151 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

11152 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

11154 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

11155 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

11156 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

11157 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

11158 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

11160 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

11161 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

11162 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

11164 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

11165 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

11166 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

11167 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

11168 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

11171 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

11172 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

11173 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

11175 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

11176 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

11178 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

11179 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

11180 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

11181 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

11183 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

11185 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

11186 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

11187 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

11189 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

11190 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

11192 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

11193 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

11194 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

11195 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

11197 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

11201 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

11202 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

11203 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

11205 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

11206 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

11207 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

11208 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

11209 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

11211 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

11212 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

11213 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

11215 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

11216 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

11217 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

11218 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

11219 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

11222 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

11223 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

11224 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

11225 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

11226 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

11227 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

11228 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

11229 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

11230 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

11231 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

11232 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

11233 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

11234 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

11235 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

11236 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

11239 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

11242 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

11245 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

11248 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

11251 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

11254 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

11257 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

11260 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

11263 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

11264 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

11265 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

11266 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

11267 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

11268 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

11269 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

11270 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

11271 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

11273 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

11274 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

11275 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

11277 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

11278 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

11279 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

11280 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

11281 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

11282 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

11285 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

11286 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

11287 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

11288 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

11289 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

11290 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

11292 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

11293 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

11294 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

11295 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

11296 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

11297 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

11300 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

11303 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

11304 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

11305 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

11306 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

11307 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

11308 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

11310 #i
	`defed
(
STM32F410xx
|| defed(
STM32F413_423xx
)

11317 
	#LPTIM_ISR_CMPM
 ((
ut32_t
)0x00000001

	)

11318 
	#LPTIM_ISR_ARRM
 ((
ut32_t
)0x00000002

	)

11319 
	#LPTIM_ISR_EXTTRIG
 ((
ut32_t
)0x00000004

	)

11320 
	#LPTIM_ISR_CMPOK
 ((
ut32_t
)0x00000008

	)

11321 
	#LPTIM_ISR_ARROK
 ((
ut32_t
)0x00000010

	)

11322 
	#LPTIM_ISR_UP
 ((
ut32_t
)0x00000020

	)

11323 
	#LPTIM_ISR_DOWN
 ((
ut32_t
)0x00000040

	)

11326 
	#LPTIM_ICR_CMPMCF
 ((
ut32_t
)0x00000001

	)

11327 
	#LPTIM_ICR_ARRMCF
 ((
ut32_t
)0x00000002

	)

11328 
	#LPTIM_ICR_EXTTRIGCF
 ((
ut32_t
)0x00000004

	)

11329 
	#LPTIM_ICR_CMPOKCF
 ((
ut32_t
)0x00000008

	)

11330 
	#LPTIM_ICR_ARROKCF
 ((
ut32_t
)0x00000010

	)

11331 
	#LPTIM_ICR_UPCF
 ((
ut32_t
)0x00000020

	)

11332 
	#LPTIM_ICR_DOWNCF
 ((
ut32_t
)0x00000040

	)

11335 
	#LPTIM_IER_CMPMIE
 ((
ut32_t
)0x00000001

	)

11336 
	#LPTIM_IER_ARRMIE
 ((
ut32_t
)0x00000002

	)

11337 
	#LPTIM_IER_EXTTRIGIE
 ((
ut32_t
)0x00000004

	)

11338 
	#LPTIM_IER_CMPOKIE
 ((
ut32_t
)0x00000008

	)

11339 
	#LPTIM_IER_ARROKIE
 ((
ut32_t
)0x00000010

	)

11340 
	#LPTIM_IER_UPIE
 ((
ut32_t
)0x00000020

	)

11341 
	#LPTIM_IER_DOWNIE
 ((
ut32_t
)0x00000040

	)

11344 
	#LPTIM_CFGR_CKSEL
 ((
ut32_t
)0x00000001

	)

11346 
	#LPTIM_CFGR_CKPOL
 ((
ut32_t
)0x00000006

	)

11347 
	#LPTIM_CFGR_CKPOL_0
 ((
ut32_t
)0x00000002

	)

11348 
	#LPTIM_CFGR_CKPOL_1
 ((
ut32_t
)0x00000004

	)

11350 
	#LPTIM_CFGR_CKFLT
 ((
ut32_t
)0x00000018

	)

11351 
	#LPTIM_CFGR_CKFLT_0
 ((
ut32_t
)0x00000008

	)

11352 
	#LPTIM_CFGR_CKFLT_1
 ((
ut32_t
)0x00000010

	)

11354 
	#LPTIM_CFGR_TRGFLT
 ((
ut32_t
)0x000000C0

	)

11355 
	#LPTIM_CFGR_TRGFLT_0
 ((
ut32_t
)0x00000040

	)

11356 
	#LPTIM_CFGR_TRGFLT_1
 ((
ut32_t
)0x00000080

	)

11358 
	#LPTIM_CFGR_PRESC
 ((
ut32_t
)0x00000E00

	)

11359 
	#LPTIM_CFGR_PRESC_0
 ((
ut32_t
)0x00000200

	)

11360 
	#LPTIM_CFGR_PRESC_1
 ((
ut32_t
)0x00000400

	)

11361 
	#LPTIM_CFGR_PRESC_2
 ((
ut32_t
)0x00000800

	)

11363 
	#LPTIM_CFGR_TRIGSEL
 ((
ut32_t
)0x0000E000

	)

11364 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ut32_t
)0x00002000

	)

11365 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ut32_t
)0x00004000

	)

11366 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ut32_t
)0x00008000

	)

11368 
	#LPTIM_CFGR_TRIGEN
 ((
ut32_t
)0x00060000

	)

11369 
	#LPTIM_CFGR_TRIGEN_0
 ((
ut32_t
)0x00020000

	)

11370 
	#LPTIM_CFGR_TRIGEN_1
 ((
ut32_t
)0x00040000

	)

11372 
	#LPTIM_CFGR_TIMOUT
 ((
ut32_t
)0x00080000

	)

11373 
	#LPTIM_CFGR_WAVE
 ((
ut32_t
)0x00100000

	)

11374 
	#LPTIM_CFGR_WAVPOL
 ((
ut32_t
)0x00200000

	)

11375 
	#LPTIM_CFGR_PRELOAD
 ((
ut32_t
)0x00400000

	)

11376 
	#LPTIM_CFGR_COUNTMODE
 ((
ut32_t
)0x00800000

	)

11377 
	#LPTIM_CFGR_ENC
 ((
ut32_t
)0x01000000

	)

11380 
	#LPTIM_CR_ENABLE
 ((
ut32_t
)0x00000001

	)

11381 
	#LPTIM_CR_SNGSTRT
 ((
ut32_t
)0x00000002

	)

11382 
	#LPTIM_CR_CNTSTRT
 ((
ut32_t
)0x00000004

	)

11385 
	#LPTIM_CMP_CMP
 ((
ut32_t
)0x0000FFFF

	)

11388 
	#LPTIM_ARR_ARR
 ((
ut32_t
)0x0000FFFF

	)

11391 
	#LPTIM_CNT_CNT
 ((
ut32_t
)0x0000FFFF

	)

11394 
	#LPTIM_OR_OR
 ((
ut32_t
)0x00000003

	)

11395 
	#LPTIM_OR_OR_0
 ((
ut32_t
)0x00000001

	)

11396 
	#LPTIM_OR_OR_1
 ((
ut32_t
)0x00000002

	)

11405 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

11406 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

11407 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

11408 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

11409 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

11410 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

11411 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

11412 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

11413 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

11414 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

11417 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

11420 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

11421 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

11424 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

11425 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

11426 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

11427 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

11428 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

11429 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

11430 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

11431 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

11432 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

11433 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

11434 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

11435 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

11436 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

11437 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

11438 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

11441 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

11442 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

11443 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

11444 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

11445 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

11446 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

11447 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

11449 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

11450 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

11451 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

11453 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

11456 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

11457 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

11458 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

11459 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

11460 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

11461 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

11462 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

11463 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

11464 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

11465 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

11466 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

11467 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

11470 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

11471 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

11472 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

11473 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

11474 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

11475 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

11476 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

11477 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

11478 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

11480 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

11488 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

11489 
	#WWDG_CR_T_0
 ((
ut8_t
)0x01

	)

11490 
	#WWDG_CR_T_1
 ((
ut8_t
)0x02

	)

11491 
	#WWDG_CR_T_2
 ((
ut8_t
)0x04

	)

11492 
	#WWDG_CR_T_3
 ((
ut8_t
)0x08

	)

11493 
	#WWDG_CR_T_4
 ((
ut8_t
)0x10

	)

11494 
	#WWDG_CR_T_5
 ((
ut8_t
)0x20

	)

11495 
	#WWDG_CR_T_6
 ((
ut8_t
)0x40

	)

11497 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11498 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11499 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11500 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11501 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11502 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11503 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11505 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

11508 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

11509 
	#WWDG_CFR_W_0
 ((
ut16_t
)0x0001

	)

11510 
	#WWDG_CFR_W_1
 ((
ut16_t
)0x0002

	)

11511 
	#WWDG_CFR_W_2
 ((
ut16_t
)0x0004

	)

11512 
	#WWDG_CFR_W_3
 ((
ut16_t
)0x0008

	)

11513 
	#WWDG_CFR_W_4
 ((
ut16_t
)0x0010

	)

11514 
	#WWDG_CFR_W_5
 ((
ut16_t
)0x0020

	)

11515 
	#WWDG_CFR_W_6
 ((
ut16_t
)0x0040

	)

11517 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11518 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11519 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11520 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11521 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11522 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11523 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11525 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

11526 
	#WWDG_CFR_WDGTB_0
 ((
ut16_t
)0x0080

	)

11527 
	#WWDG_CFR_WDGTB_1
 ((
ut16_t
)0x0100

	)

11529 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11530 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11532 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

11535 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

11544 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

11545 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

11548 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

11549 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

11550 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

11551 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

11553 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

11554 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

11555 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

11558 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

11559 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

11560 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

11561 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

11562 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

11563 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

11564 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

11565 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

11566 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11579 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

11591 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

11592 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

11593 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

11594 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

11595 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

11596 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

11597 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

11598 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

11599 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

11600 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

11601 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

11602 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

11603 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

11604 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

11605 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

11606 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

11607 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

11608 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

11609 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

11610 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

11612 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

11613 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

11614 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

11615 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

11616 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

11617 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

11618 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

11621 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

11622 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

11623 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

11624 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

11625 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

11626 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

11627 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

11628 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

11629 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

11630 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

11631 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

11632 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

11633 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

11634 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

11637 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

11640 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

11643 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

11644 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

11645 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

11646 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

11647 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

11648 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

11649 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

11650 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

11651 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

11652 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

11655 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

11658 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

11659 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

11660 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

11661 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

11662 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

11663 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

11664 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

11665 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

11666 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

11667 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

11668 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

11671 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

11672 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

11675 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

11689 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

11690 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

11691 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

11692 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

11693 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

11694 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

11695 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

11698 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

11699 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

11700 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

11701 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

11702 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

11705 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

11706 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

11709 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

11712 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

11715 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

11716 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

11717 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

11718 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11719 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11720 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11721 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11722 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11723 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11724 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

11727 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

11730 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

11731 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

11732 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

11733 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11734 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11735 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11736 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11737 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11738 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11739 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

11742 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

11745 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

11746 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

11747 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

11748 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11749 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11750 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11751 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11752 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11753 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11754 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

11757 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

11764 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

11765 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

11766 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

11767 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

11768 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

11769 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

11772 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

11773 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

11774 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

11777 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

11778 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

11779 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

11782 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

11783 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

11784 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

11787 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

11788 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

11789 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

11792 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11795 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11798 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

11801 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

11804 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

11807 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

11814 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

11815 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

11816 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

11817 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

11818 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

11819 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

11820 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

11821 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

11822 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

11824 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

11825 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

11826 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

11827 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

11828 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

11829 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

11832 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

11835 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

11838 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

11839 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

11842 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

11845 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

11846 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

11849 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

11852 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

11855 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

11858 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

11859 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

11866 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

11867 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

11868 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

11869 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

11870 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

11871 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

11872 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

11873 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

11874 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

11875 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

11876 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

11877 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

11878 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

11879 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

11880 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

11881 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

11882 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

11883 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

11884 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

11885 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

11886 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

11887 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

11888 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

11889 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

11890 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

11891 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

11892 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

11893 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

11894 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

11895 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

11896 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

11897 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

11898 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

11899 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

11900 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

11901 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

11902 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

11903 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

11904 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

11907 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

11910 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

11913 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

11916 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

11919 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

11920 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

11921 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

11922 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

11924 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

11925 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

11926 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

11927 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

11928 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11929 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

11930 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

11931 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

11932 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

11933 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

11934 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

11935 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11936 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

11937 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

11938 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

11939 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

11940 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

11941 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

11942 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

11943 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

11944 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

11945 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

11946 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

11947 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

11948 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

11949 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

11950 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

11951 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

11952 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

11953 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

11954 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

11955 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

11958 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

11959 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

11960 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

11961 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

11962 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

11963 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

11964 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

11965 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

11966 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

11967 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

11968 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

11969 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

11970 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

11971 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

11972 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

11973 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

11974 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

11975 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

11976 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

11977 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

11978 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

11979 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

11980 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

11981 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

11984 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

11985 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

11986 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

11987 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

11988 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

11989 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

11990 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

11991 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

11992 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

11993 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

11994 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

11995 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

11996 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

11997 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

11998 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

12001 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

12002 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

12003 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

12004 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

12007 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

12010 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

12013 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

12016 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

12026 #ifde
USE_STDPERIPH_DRIVER


12027 
	~"m32f4xx_cf.h
"

12034 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

12036 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

12038 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

12040 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

12042 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

12044 
	#READ_REG
(
REG
((REG))

	)

12046 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

12052 #ifde
__lulus


12053 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\inc\SYSTEM~1.H

39 #ide
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

86 
SyemIn
();

87 
SyemCeClockUpde
();

92 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\inc\main.h

1 #ide
MAIN_H_INCLUDED


2 
	#MAIN_H_INCLUDED


	)

4 #ifde
__lulus


8 
	~"m32f4xx.h
"

9 
	~<dbo.h
>

11 
	~"FCfig.h
"

13 #ifde
__lulus


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\src\STARTU~1.S

44 .
syax
 
	gunifd


45 .
u
 
	gc܋x
-
	gm4


46 .
u
 
	gsov


47 .
	gthumb


49 .
glob
 
	gg_pVes


50 .
glob
 
	gDeu_Hdr


54 .
wd
 
	g_sida


56 .
wd
 
	g_sda


58 .
wd
 
	g_eda


60 .
wd
 
	g_sbss


62 .
wd
 
	g_ebss


74 .
	gi
 .
	gxt
.
	gRet_Hdr


75 .
wk
 
	gRet_Hdr


76 .
ty
 
	gRet_Hdr
, %
funi


77 
	gRet_Hdr
:

78 
ldr
 

, =
_eack


81 
movs
 
r1
, #0

82 
b
 
LoCyDaIn


84 
	gCyDaIn
:

85 
ldr
 
r3
, =
_sida


86 
ldr
 
r3
, [r3, 
r1
]

87 
r
 
	gr3
, [
r0
, 
r1
]

88 
adds
 
	gr1
,1, #4

90 
	gLoCyDaIn
:

91 
ldr
 
r0
, =
_sda


92 
ldr
 
r3
, =
_eda


93 
adds
 
r2
, 
	gr0
, 
r1


94 
cmp
 
	gr2
, 
r3


95 
bcc
 
CyDaIn


96 
ldr
 
	gr2
, =
_sbss


97 
b
 
LoFlZobss


99 
FlZobss
:

100 
movs
 
r3
, #0

101 
r
 
	gr3
, [
r2
], #4

103 
	gLoFlZobss
:

104 
ldr
 
r3
, = 
_ebss


105 
cmp
 
r2
, 
r3


106 
bcc
 
FlZobss


109 
bl
 
	gSyemIn


111 #ifde
PROJECT_CPP


112 
bl
 
	g__libc__y


115 
bl
 
ma


116 
bx
 
	g


117 .
size
 
	gRet_Hdr
, .-Reset_Handler

126 .
	gi
 .
	gxt
.
	gDeu_Hdr
,"ax",%
ogbs


127 
	gDeu_Hdr
:

128 
Infe_Lo
:

129 
b
 
Infe_Lo


130 .
size
 
Deu_Hdr
, .-
	gDeu_Hdr


138 .
	gi
 .
	gi_ve
,"a",%
	gogbs


139 .
ty
 
	gg_pVes
, %
	gobje


140 .
size
 
	gg_pVes
, .-
g_pVes


142 
	gg_pVes
:

143 .
wd
 
_eack


144 .
wd
 
Ret_Hdr


145 .
wd
 
NMI_Hdr


146 .
wd
 
HdFau_Hdr


147 .
wd
 
MemMage_Hdr


148 .
wd
 
BusFau_Hdr


149 .
wd
 
UgeFau_Hdr


150 .
wd
 0

151 .
wd
 0

152 .
wd
 0

153 .
wd
 0

154 .
wd
 
SVC_Hdr


155 .
wd
 
DebugM_Hdr


156 .
wd
 0

157 .
wd
 
PdSV_Hdr


158 .
wd
 
SysTick_Hdr


161 .
wd
 
WWDG_IRQHdr


162 .
wd
 
PVD_IRQHdr


163 .
wd
 
TAMP_STAMP_IRQHdr


164 .
wd
 
RTC_WKUP_IRQHdr


165 .
wd
 
FLASH_IRQHdr


166 .
wd
 
RCC_IRQHdr


167 .
wd
 
EXTI0_IRQHdr


168 .
wd
 
EXTI1_IRQHdr


169 .
wd
 
EXTI2_IRQHdr


170 .
wd
 
EXTI3_IRQHdr


171 .
wd
 
EXTI4_IRQHdr


172 .
wd
 
DMA1_Sm0_IRQHdr


173 .
wd
 
DMA1_Sm1_IRQHdr


174 .
wd
 
DMA1_Sm2_IRQHdr


175 .
wd
 
DMA1_Sm3_IRQHdr


176 .
wd
 
DMA1_Sm4_IRQHdr


177 .
wd
 
DMA1_Sm5_IRQHdr


178 .
wd
 
DMA1_Sm6_IRQHdr


179 .
wd
 
ADC_IRQHdr


180 .
wd
 0

181 .
wd
 0

182 .
wd
 0

183 .
wd
 0

184 .
wd
 
EXTI9_5_IRQHdr


185 .
wd
 
TIM1_BRK_TIM9_IRQHdr


186 .
wd
 
TIM1_UP_TIM10_IRQHdr


187 .
wd
 
TIM1_TRG_COM_TIM11_IRQHdr


188 .
wd
 
TIM1_CC_IRQHdr


189 .
wd
 
TIM2_IRQHdr


190 .
wd
 
TIM3_IRQHdr


191 .
wd
 
TIM4_IRQHdr


192 .
wd
 
I2C1_EV_IRQHdr


193 .
wd
 
I2C1_ER_IRQHdr


194 .
wd
 
I2C2_EV_IRQHdr


195 .
wd
 
I2C2_ER_IRQHdr


196 .
wd
 
SPI1_IRQHdr


197 .
wd
 
SPI2_IRQHdr


198 .
wd
 
USART1_IRQHdr


199 .
wd
 
USART2_IRQHdr


200 .
wd
 0

201 .
wd
 
EXTI15_10_IRQHdr


202 .
wd
 
RTC_Arm_IRQHdr


203 .
wd
 
OTG_FS_WKUP_IRQHdr


204 .
wd
 0

205 .
wd
 0

206 .
wd
 0

207 .
wd
 0

208 .
wd
 
DMA1_Sm7_IRQHdr


209 .
wd
 0

210 .
wd
 
SDIO_IRQHdr


211 .
wd
 
TIM5_IRQHdr


212 .
wd
 
SPI3_IRQHdr


213 .
wd
 0

214 .
wd
 0

215 .
wd
 0

216 .
wd
 0

217 .
wd
 
DMA2_Sm0_IRQHdr


218 .
wd
 
DMA2_Sm1_IRQHdr


219 .
wd
 
DMA2_Sm2_IRQHdr


220 .
wd
 
DMA2_Sm3_IRQHdr


221 .
wd
 
DMA2_Sm4_IRQHdr


222 .
wd
 0

223 .
wd
 0

224 .
wd
 0

225 .
wd
 0

226 .
wd
 0

227 .
wd
 0

228 .
wd
 
OTG_FS_IRQHdr


229 .
wd
 
DMA2_Sm5_IRQHdr


230 .
wd
 
DMA2_Sm6_IRQHdr


231 .
wd
 
DMA2_Sm7_IRQHdr


232 .
wd
 
USART6_IRQHdr


233 .
wd
 
I2C3_EV_IRQHdr


234 .
wd
 
I2C3_ER_IRQHdr


235 .
wd
 0

236 .
wd
 0

237 .
wd
 0

238 .
wd
 0

239 .
wd
 0

240 .
wd
 0

241 .
wd
 0

242 .
wd
 
FPU_IRQHdr


243 .
wd
 0

244 .
wd
 0

245 .
wd
 
SPI4_IRQHdr


254 .
wk
 
NMI_Hdr


255 .
thumb_t
 
NMI_Hdr
,
	gDeu_Hdr


257 .
wk
 
	gHdFau_Hdr


258 .
thumb_t
 
	gHdFau_Hdr
,
	gDeu_Hdr


260 .
wk
 
	gMemMage_Hdr


261 .
thumb_t
 
	gMemMage_Hdr
,
	gDeu_Hdr


263 .
wk
 
	gBusFau_Hdr


264 .
thumb_t
 
	gBusFau_Hdr
,
	gDeu_Hdr


266 .
wk
 
	gUgeFau_Hdr


267 .
thumb_t
 
	gUgeFau_Hdr
,
	gDeu_Hdr


269 .
wk
 
	gSVC_Hdr


270 .
thumb_t
 
	gSVC_Hdr
,
	gDeu_Hdr


272 .
wk
 
	gDebugM_Hdr


273 .
thumb_t
 
	gDebugM_Hdr
,
	gDeu_Hdr


275 .
wk
 
	gPdSV_Hdr


276 .
thumb_t
 
	gPdSV_Hdr
,
	gDeu_Hdr


278 .
wk
 
	gSysTick_Hdr


279 .
thumb_t
 
	gSysTick_Hdr
,
	gDeu_Hdr


281 .
wk
 
	gWWDG_IRQHdr


282 .
thumb_t
 
	gWWDG_IRQHdr
,
	gDeu_Hdr


284 .
wk
 
	gPVD_IRQHdr


285 .
thumb_t
 
	gPVD_IRQHdr
,
	gDeu_Hdr


287 .
wk
 
	gTAMP_STAMP_IRQHdr


288 .
thumb_t
 
	gTAMP_STAMP_IRQHdr
,
	gDeu_Hdr


290 .
wk
 
	gRTC_WKUP_IRQHdr


291 .
thumb_t
 
	gRTC_WKUP_IRQHdr
,
	gDeu_Hdr


293 .
wk
 
	gFLASH_IRQHdr


294 .
thumb_t
 
	gFLASH_IRQHdr
,
	gDeu_Hdr


296 .
wk
 
	gRCC_IRQHdr


297 .
thumb_t
 
	gRCC_IRQHdr
,
	gDeu_Hdr


299 .
wk
 
	gEXTI0_IRQHdr


300 .
thumb_t
 
	gEXTI0_IRQHdr
,
	gDeu_Hdr


302 .
wk
 
	gEXTI1_IRQHdr


303 .
thumb_t
 
	gEXTI1_IRQHdr
,
	gDeu_Hdr


305 .
wk
 
	gEXTI2_IRQHdr


306 .
thumb_t
 
	gEXTI2_IRQHdr
,
	gDeu_Hdr


308 .
wk
 
	gEXTI3_IRQHdr


309 .
thumb_t
 
	gEXTI3_IRQHdr
,
	gDeu_Hdr


311 .
wk
 
	gEXTI4_IRQHdr


312 .
thumb_t
 
	gEXTI4_IRQHdr
,
	gDeu_Hdr


314 .
wk
 
	gDMA1_Sm0_IRQHdr


315 .
thumb_t
 
	gDMA1_Sm0_IRQHdr
,
	gDeu_Hdr


317 .
wk
 
	gDMA1_Sm1_IRQHdr


318 .
thumb_t
 
	gDMA1_Sm1_IRQHdr
,
	gDeu_Hdr


320 .
wk
 
	gDMA1_Sm2_IRQHdr


321 .
thumb_t
 
	gDMA1_Sm2_IRQHdr
,
	gDeu_Hdr


323 .
wk
 
	gDMA1_Sm3_IRQHdr


324 .
thumb_t
 
	gDMA1_Sm3_IRQHdr
,
	gDeu_Hdr


326 .
wk
 
	gDMA1_Sm4_IRQHdr


327 .
thumb_t
 
	gDMA1_Sm4_IRQHdr
,
	gDeu_Hdr


329 .
wk
 
	gDMA1_Sm5_IRQHdr


330 .
thumb_t
 
	gDMA1_Sm5_IRQHdr
,
	gDeu_Hdr


332 .
wk
 
	gDMA1_Sm6_IRQHdr


333 .
thumb_t
 
	gDMA1_Sm6_IRQHdr
,
	gDeu_Hdr


335 .
wk
 
	gADC_IRQHdr


336 .
thumb_t
 
	gADC_IRQHdr
,
	gDeu_Hdr


338 .
wk
 
	gEXTI9_5_IRQHdr


339 .
thumb_t
 
	gEXTI9_5_IRQHdr
,
	gDeu_Hdr


341 .
wk
 
	gTIM1_BRK_TIM9_IRQHdr


342 .
thumb_t
 
	gTIM1_BRK_TIM9_IRQHdr
,
	gDeu_Hdr


344 .
wk
 
	gTIM1_UP_TIM10_IRQHdr


345 .
thumb_t
 
	gTIM1_UP_TIM10_IRQHdr
,
	gDeu_Hdr


347 .
wk
 
	gTIM1_TRG_COM_TIM11_IRQHdr


348 .
thumb_t
 
	gTIM1_TRG_COM_TIM11_IRQHdr
,
	gDeu_Hdr


350 .
wk
 
	gTIM1_CC_IRQHdr


351 .
thumb_t
 
	gTIM1_CC_IRQHdr
,
	gDeu_Hdr


353 .
wk
 
	gTIM2_IRQHdr


354 .
thumb_t
 
	gTIM2_IRQHdr
,
	gDeu_Hdr


356 .
wk
 
	gTIM3_IRQHdr


357 .
thumb_t
 
	gTIM3_IRQHdr
,
	gDeu_Hdr


359 .
wk
 
	gTIM4_IRQHdr


360 .
thumb_t
 
	gTIM4_IRQHdr
,
	gDeu_Hdr


362 .
wk
 
	gI2C1_EV_IRQHdr


363 .
thumb_t
 
	gI2C1_EV_IRQHdr
,
	gDeu_Hdr


365 .
wk
 
	gI2C1_ER_IRQHdr


366 .
thumb_t
 
	gI2C1_ER_IRQHdr
,
	gDeu_Hdr


368 .
wk
 
	gI2C2_EV_IRQHdr


369 .
thumb_t
 
	gI2C2_EV_IRQHdr
,
	gDeu_Hdr


371 .
wk
 
	gI2C2_ER_IRQHdr


372 .
thumb_t
 
	gI2C2_ER_IRQHdr
,
	gDeu_Hdr


374 .
wk
 
	gSPI1_IRQHdr


375 .
thumb_t
 
	gSPI1_IRQHdr
,
	gDeu_Hdr


377 .
wk
 
	gSPI2_IRQHdr


378 .
thumb_t
 
	gSPI2_IRQHdr
,
	gDeu_Hdr


380 .
wk
 
	gUSART1_IRQHdr


381 .
thumb_t
 
	gUSART1_IRQHdr
,
	gDeu_Hdr


383 .
wk
 
	gUSART2_IRQHdr


384 .
thumb_t
 
	gUSART2_IRQHdr
,
	gDeu_Hdr


386 .
wk
 
	gEXTI15_10_IRQHdr


387 .
thumb_t
 
	gEXTI15_10_IRQHdr
,
	gDeu_Hdr


389 .
wk
 
	gRTC_Arm_IRQHdr


390 .
thumb_t
 
	gRTC_Arm_IRQHdr
,
	gDeu_Hdr


392 .
wk
 
	gOTG_FS_WKUP_IRQHdr


393 .
thumb_t
 
	gOTG_FS_WKUP_IRQHdr
,
	gDeu_Hdr


395 .
wk
 
	gDMA1_Sm7_IRQHdr


396 .
thumb_t
 
	gDMA1_Sm7_IRQHdr
,
	gDeu_Hdr


398 .
wk
 
	gSDIO_IRQHdr


399 .
thumb_t
 
	gSDIO_IRQHdr
,
	gDeu_Hdr


401 .
wk
 
	gTIM5_IRQHdr


402 .
thumb_t
 
	gTIM5_IRQHdr
,
	gDeu_Hdr


404 .
wk
 
	gSPI3_IRQHdr


405 .
thumb_t
 
	gSPI3_IRQHdr
,
	gDeu_Hdr


407 .
wk
 
	gDMA2_Sm0_IRQHdr


408 .
thumb_t
 
	gDMA2_Sm0_IRQHdr
,
	gDeu_Hdr


410 .
wk
 
	gDMA2_Sm1_IRQHdr


411 .
thumb_t
 
	gDMA2_Sm1_IRQHdr
,
	gDeu_Hdr


413 .
wk
 
	gDMA2_Sm2_IRQHdr


414 .
thumb_t
 
	gDMA2_Sm2_IRQHdr
,
	gDeu_Hdr


416 .
wk
 
	gDMA2_Sm3_IRQHdr


417 .
thumb_t
 
	gDMA2_Sm3_IRQHdr
,
	gDeu_Hdr


419 .
wk
 
	gDMA2_Sm4_IRQHdr


420 .
thumb_t
 
	gDMA2_Sm4_IRQHdr
,
	gDeu_Hdr


422 .
wk
 
	gOTG_FS_IRQHdr


423 .
thumb_t
 
	gOTG_FS_IRQHdr
,
	gDeu_Hdr


425 .
wk
 
	gDMA2_Sm5_IRQHdr


426 .
thumb_t
 
	gDMA2_Sm5_IRQHdr
,
	gDeu_Hdr


428 .
wk
 
	gDMA2_Sm6_IRQHdr


429 .
thumb_t
 
	gDMA2_Sm6_IRQHdr
,
	gDeu_Hdr


431 .
wk
 
	gDMA2_Sm7_IRQHdr


432 .
thumb_t
 
	gDMA2_Sm7_IRQHdr
,
	gDeu_Hdr


434 .
wk
 
	gUSART6_IRQHdr


435 .
thumb_t
 
	gUSART6_IRQHdr
,
	gDeu_Hdr


437 .
wk
 
	gI2C3_EV_IRQHdr


438 .
thumb_t
 
	gI2C3_EV_IRQHdr
,
	gDeu_Hdr


440 .
wk
 
	gI2C3_ER_IRQHdr


441 .
thumb_t
 
	gI2C3_ER_IRQHdr
,
	gDeu_Hdr


443 .
wk
 
	gFPU_IRQHdr


444 .
thumb_t
 
	gFPU_IRQHdr
,
	gDeu_Hdr


446 .
wk
 
	gSPI4_IRQHdr


447 .
thumb_t
 
	gSPI4_IRQHdr
,
	gDeu_Hdr


	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\src\SYSTEM~1.C

317 
	~"m32f4xx.h
"

338 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
|| defed(
STM32F413_423xx
)

342 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

346 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

356 #i
defed
(
USE_HSE_BYPASS
)

357 
	#HSE_BYPASS_INPUT_FREQUENCY
 8000000

	)

364 
	#VECT_TAB_OFFSET
 0x00

	)

369 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

371 
	#PLL_M
 25

	)

372 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed (
STM32F446xx
)

373 
	#PLL_M
 8

	)

374 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

375 #i
defed
(
USE_HSE_BYPASS
)

376 
	#PLL_M
 8

	)

378 
	#PLL_M
 16

	)

384 
	#PLL_Q
 7

	)

386 #i
defed
(
STM32F446xx
)

388 
	#PLL_R
 7

	)

389 #i
defed
(
STM32F412xG
|| defed(
STM32F413_423xx
)

390 
	#PLL_R
 2

	)

394 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

395 
	#PLL_N
 360

	)

397 
	#PLL_P
 2

	)

400 #i
defed
 (
STM32F40_41xxx
)

401 
	#PLL_N
 336

	)

403 
	#PLL_P
 2

	)

406 #i
defed
(
STM32F401xx
)

407 
	#PLL_N
 336

	)

409 
	#PLL_P
 4

	)

412 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

413 
	#PLL_N
 400

	)

415 
	#PLL_P
 4

	)

436 #i
defed
(
STM32F40_41xxx
)

437 
ut32_t
 
	gSyemCeClock
 = 168000000;

440 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

441 
ut32_t
 
	gSyemCeClock
 = 180000000;

444 #i
defed
(
STM32F401xx
)

445 
ut32_t
 
	gSyemCeClock
 = 84000000;

448 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
)

449 
ut32_t
 
	gSyemCeClock
 = 100000000;

452 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

462 
SSysClock
();

464 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

465 
SyemIn_ExtMemC
();

483 
	$SyemIn
()

486 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

487 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

491 
RCC
->
CR
 |(
ut32_t
)0x00000001;

494 
RCC
->
CFGR
 = 0x00000000;

497 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

500 
RCC
->
PLLCFGR
 = 0x24003010;

503 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

506 
RCC
->
CIR
 = 0x00000000;

508 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

509 
	`SyemIn_ExtMemC
();

514 
	`SSysClock
();

517 #ifde
VECT_TAB_SRAM


518 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

520 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

522 
	}
}

560 
	$SyemCeClockUpde
()

562 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

563 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

564 
ut32_t
 

 = 2;

567 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

569 
tmp
)

572 
SyemCeClock
 = 
HSI_VALUE
;

575 
SyemCeClock
 = 
HSE_VALUE
;

581 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

582 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

584 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

585 i(
lsour
 != 0)

588 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

593 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

595 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

596 #i
	`defed
(
USE_HSE_BYPASS
)

597 i(
lsour
 != 0)

600 
lvco
 = (
HSE_BYPASS_INPUT_FREQUENCY
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

603 i(
lsour
 == 0)

606 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

610 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

611 
SyemCeClock
 = 
lvco
/

;

613 #i
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

618 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

619 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

620 i(
lsour
 != 0)

623 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

628 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

631 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

632 
SyemCeClock
 = 
lvco
/

;

636 
SyemCeClock
 = 
HSI_VALUE
;

641 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

643 
SyemCeClock
 >>
tmp
;

644 
	}
}

654 
	$SSysClock
()

656 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)|| defed(
STM32F469_479xx
)

660 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

663 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

668 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

669 
SUpCou
++;

670 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

672 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

674 
HSEStus
 = (
ut32_t
)0x01;

678 
HSEStus
 = (
ut32_t
)0x00;

681 i(
HSEStus
 =(
ut32_t
)0x01)

684 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

685 
PWR
->
CR
 |
PWR_CR_VOS
;

688 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

690 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

692 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

695 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

698 #i
	`defed
(
STM32F401xx
|| defed(
STM32F413_423xx
)

700 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

703 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

706 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

708 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

709 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

712 #i 
	`defed
(
STM32F412xG
|| defed(
STM32F413_423xx
|| defed(
STM32F446xx
)

714 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

715 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

719 
RCC
->
CR
 |
RCC_CR_PLLON
;

722 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

726 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

728 
PWR
->
CR
 |
PWR_CR_ODEN
;

729 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

732 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

733 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

737 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

740 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

742 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

745 #i
	`defed
(
STM32F413_423xx
)

747 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_3WS
;

750 #i
	`defed
(
STM32F401xx
)

752 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

756 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

757 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

760 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

768 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

769 #i
	`defed
(
USE_HSE_BYPASS
)

773 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

776 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
);

781 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

782 
SUpCou
++;

783 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

785 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

787 
HSEStus
 = (
ut32_t
)0x01;

791 
HSEStus
 = (
ut32_t
)0x00;

794 i(
HSEStus
 =(
ut32_t
)0x01)

797 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

798 
PWR
->
CR
 |
PWR_CR_VOS
;

801 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

804 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

807 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

810 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

811 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

814 
RCC
->
CR
 |
RCC_CR_PLLON
;

817 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

822 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

825 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

826 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

829 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

839 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

840 
PWR
->
CR
 |
PWR_CR_VOS
;

843 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

846 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

849 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

852 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1-1<< 16| (
PLL_Q
 << 24);

855 
RCC
->
CR
 |
RCC_CR_PLLON
;

858 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

863 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

866 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

867 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

870 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

875 
	}
}

876 #i
defed
 (
DATA_IN_ExtSRAM
&& defed (
DATA_IN_ExtSDRAM
)

877 #i
defed
(
STM32F427xx
|| defed(
STM32F437xx
|| defed(
STM32F429xx
|| defed(
STM32F439xx
) ||\

878 
defed
(
STM32F469xx
|| 
	$defed
(
STM32F479xx
)

887 
	$SyemIn_ExtMemC
()

889 
__IO
 
ut32_t
 
tmp
 = 0x00;

891 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

892 
ut32_t
 
dex
;

895 
RCC
->
AHB1ENR
 |= 0x000001F8;

898 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

901 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

902 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

904 
GPIOD
->
MODER
 = 0xAAAA0A8A;

906 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

908 
GPIOD
->
OTYPER
 = 0x00000000;

910 
GPIOD
->
PUPDR
 = 0x00000000;

913 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

914 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

916 
GPIOE
->
MODER
 = 0xAAAA828A;

918 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

920 
GPIOE
->
OTYPER
 = 0x00000000;

922 
GPIOE
->
PUPDR
 = 0x00000000;

925 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

926 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

928 
GPIOF
->
MODER
 = 0xAA800AAA;

930 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

932 
GPIOF
->
OTYPER
 = 0x00000000;

934 
GPIOF
->
PUPDR
 = 0x00000000;

937 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

938 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

940 
GPIOG
->
MODER
 = 0xAAAAAAAA;

942 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

944 
GPIOG
->
OTYPER
 = 0x00000000;

946 
GPIOG
->
PUPDR
 = 0x00000000;

949 
GPIOH
->
AFR
[0] = 0x00C0CC00;

950 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

952 
GPIOH
->
MODER
 = 0xAAAA08A0;

954 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

956 
GPIOH
->
OTYPER
 = 0x00000000;

958 
GPIOH
->
PUPDR
 = 0x00000000;

961 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

962 
GPIOI
->
AFR
[1] = 0x00000CC0;

964 
GPIOI
->
MODER
 = 0x0028AAAA;

966 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

968 
GPIOI
->
OTYPER
 = 0x00000000;

970 
GPIOI
->
PUPDR
 = 0x00000000;

974 
RCC
->
AHB3ENR
 |= 0x00000001;

976 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

978 
FMC_Bk5_6
->
SDCR
[0] = 0x000019E4;

979 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

983 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

984 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

985 (
tmeg
 !0&& (
timeout
-- > 0))

987 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

991 
dex
 = 0; index<1000; index++);

994 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

995 
timeout
 = 0xFFFF;

996 (
tmeg
 !0&& (
timeout
-- > 0))

998 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1002 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1003 
timeout
 = 0xFFFF;

1004 (
tmeg
 !0&& (
timeout
-- > 0))

1006 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1010 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1011 
timeout
 = 0xFFFF;

1012 (
tmeg
 !0&& (
timeout
-- > 0))

1014 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1018 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1019 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1022 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1023 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1025 #i
	`defed
(
STM32F427xx
|| defed(
STM32F437xx
|| defed(
STM32F429xx
|| defed(
STM32F439xx
)

1027 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

1028 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

1029 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

1031 #i
	`defed
(
STM32F469xx
|| defed(
STM32F479xx
)

1033 
FMC_Bk1
->
BTCR
[2] = 0x00001091;

1034 
FMC_Bk1
->
BTCR
[3] = 0x00110212;

1035 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

1038 ()(
tmp
);

1039 
	}
}

1041 #i
defed
 (
DATA_IN_ExtSRAM
)

1056 
	$SyemIn_ExtMemC
()

1079 
RCC
->
AHB1ENR
 |= 0x00000078;

1082 
GPIOD
->
AFR
[0] = 0x00cc00cc;

1083 
GPIOD
->
AFR
[1] = 0xcccccccc;

1085 
GPIOD
->
MODER
 = 0xaaaa0a0a;

1087 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

1089 
GPIOD
->
OTYPER
 = 0x00000000;

1091 
GPIOD
->
PUPDR
 = 0x00000000;

1094 
GPIOE
->
AFR
[0] = 0xcccccccc;

1095 
GPIOE
->
AFR
[1] = 0xcccccccc;

1097 
GPIOE
->
MODER
 = 0xaaaaaaaa;

1099 
GPIOE
->
OSPEEDR
 = 0xffffffff;

1101 
GPIOE
->
OTYPER
 = 0x00000000;

1103 
GPIOE
->
PUPDR
 = 0x00000000;

1106 
GPIOF
->
AFR
[0] = 0x00cccccc;

1107 
GPIOF
->
AFR
[1] = 0xcccc0000;

1109 
GPIOF
->
MODER
 = 0xaa000aaa;

1111 
GPIOF
->
OSPEEDR
 = 0xff000fff;

1113 
GPIOF
->
OTYPER
 = 0x00000000;

1115 
GPIOF
->
PUPDR
 = 0x00000000;

1118 
GPIOG
->
AFR
[0] = 0x00cccccc;

1119 
GPIOG
->
AFR
[1] = 0x000000c0;

1121 
GPIOG
->
MODER
 = 0x00080aaa;

1123 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

1125 
GPIOG
->
OTYPER
 = 0x00000000;

1127 
GPIOG
->
PUPDR
 = 0x00000000;

1131 
RCC
->
AHB3ENR
 |= 0x00000001;

1133 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1135 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

1136 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

1137 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

1140 #i
	`defed
(
STM32F40_41xxx
)

1142 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

1143 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

1144 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

1201 
	}
}

1202 #i
defed
 (
DATA_IN_ExtSDRAM
)

1211 
	$SyemIn_ExtMemC
()

1213 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

1214 
ut32_t
 
dex
;

1218 
RCC
->
AHB1ENR
 |= 0x000001FC;

1221 
GPIOC
->
AFR
[0] = 0x0000000c;

1222 
GPIOC
->
AFR
[1] = 0x00007700;

1224 
GPIOC
->
MODER
 = 0x00a00002;

1226 
GPIOC
->
OSPEEDR
 = 0x00a00002;

1228 
GPIOC
->
OTYPER
 = 0x00000000;

1230 
GPIOC
->
PUPDR
 = 0x00500000;

1233 
GPIOD
->
AFR
[0] = 0x000000CC;

1234 
GPIOD
->
AFR
[1] = 0xCC000CCC;

1236 
GPIOD
->
MODER
 = 0xA02A000A;

1238 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

1240 
GPIOD
->
OTYPER
 = 0x00000000;

1242 
GPIOD
->
PUPDR
 = 0x00000000;

1245 
GPIOE
->
AFR
[0] = 0xC00000CC;

1246 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

1248 
GPIOE
->
MODER
 = 0xAAAA800A;

1250 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

1252 
GPIOE
->
OTYPER
 = 0x00000000;

1254 
GPIOE
->
PUPDR
 = 0x00000000;

1257 
GPIOF
->
AFR
[0] = 0xcccccccc;

1258 
GPIOF
->
AFR
[1] = 0xcccccccc;

1260 
GPIOF
->
MODER
 = 0xAA800AAA;

1262 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

1264 
GPIOF
->
OTYPER
 = 0x00000000;

1266 
GPIOF
->
PUPDR
 = 0x00000000;

1269 
GPIOG
->
AFR
[0] = 0xcccccccc;

1270 
GPIOG
->
AFR
[1] = 0xcccccccc;

1272 
GPIOG
->
MODER
 = 0xaaaaaaaa;

1274 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

1276 
GPIOG
->
OTYPER
 = 0x00000000;

1278 
GPIOG
->
PUPDR
 = 0x00000000;

1281 
GPIOH
->
AFR
[0] = 0x00C0CC00;

1282 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

1284 
GPIOH
->
MODER
 = 0xAAAA08A0;

1286 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

1288 
GPIOH
->
OTYPER
 = 0x00000000;

1290 
GPIOH
->
PUPDR
 = 0x00000000;

1293 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

1294 
GPIOI
->
AFR
[1] = 0x00000CC0;

1296 
GPIOI
->
MODER
 = 0x0028AAAA;

1298 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

1300 
GPIOI
->
OTYPER
 = 0x00000000;

1302 
GPIOI
->
PUPDR
 = 0x00000000;

1306 
RCC
->
AHB3ENR
 |= 0x00000001;

1309 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1310 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1314 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1315 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1316 (
tmeg
 !0& (
timeout
-- > 0))

1318 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1322 
dex
 = 0; index<1000; index++);

1325 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1326 
timeout
 = 0xFFFF;

1327 (
tmeg
 !0& (
timeout
-- > 0))

1329 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1333 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1334 
timeout
 = 0xFFFF;

1335 (
tmeg
 !0& (
timeout
-- > 0))

1337 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1341 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1342 
timeout
 = 0xFFFF;

1343 (
tmeg
 !0& (
timeout
-- > 0))

1345 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1349 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1350 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1353 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1354 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1380 
	}
}

	@C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\src\main.c

1 
	~"ma.h
"

3 
	$ma
()

5 
Brd_Cfig
;

17 
	}
}

	@
1
.
0
74
5719
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\DEV_EX~1\dev_ws.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ADC.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ADC.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\DMA.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\DMA.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\DMA_FI~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\EXTI.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\EXTI.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FILCON~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\DEPREC~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\EVENT_~1.C
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\EVENT_~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\FREERT~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\FreeRTOS.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\MESSAG~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\MPU_PR~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\MPU_WR~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\PORTMA~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STACKM~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STACK_~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STDINT~1.REA
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STREAM~1.C
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\STREAM~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\atomic.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\croutine.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\croutine.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\heap_2.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\list.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\list.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\port.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\portable.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\projdefs.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\queue.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\queue.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\semphr.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\task.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\tasks.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\timers.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\FREERT~1\timers.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\GPIO.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\I2C.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\I2C.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\Matrix.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\Matrix.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\RCC.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\RCC.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\REGULA~1.C
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\REGULA~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ROBOT_~1.C
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\ROBOT_~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\TIM.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\TIM.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\USART.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\Fil_lib\USART.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\RCR\DEVBOA~1\RCR_DE~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\RCR\DEVBOA~1\RCR_DE~2.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\RCR\RCR_BO~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\STM32F~1.LD
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\STM32F~1.SVD
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\STM32F~2.LD
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\CMSIS_~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\CMSIS_~2.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\CMSIS_~3.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\MPU_AR~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\MPU_AR~2.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\TZ_CON~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\cmsis\core_cm4.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\dev\dev.c
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\inc\STM32F~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\inc\SYSTEM~1.H
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\inc\main.h
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\src\STARTU~1.S
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\src\SYSTEM~1.C
C:\Users\Caska\Desktop\projects\RCR\48531~1.RCR\SMALL-~1\src\main.c
