<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: $value$plusargs test
rc: 1 (means success: 0)
tags: 21.6 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-21
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../tests/chapter-21/21.6--value.sv.html" target="file-frame">tests/chapter-21/21.6--value.sv</a>
defines: 
time_elapsed: 1.020s
ram usage: 36136 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpymoq0z1p/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-21 <a href="../../../tests/chapter-21/21.6--value.sv.html" target="file-frame">tests/chapter-21/21.6--value.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-21/21.6--value.sv.html#l-7" target="file-frame">tests/chapter-21/21.6--value.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-21/21.6--value.sv.html#l-7" target="file-frame">tests/chapter-21/21.6--value.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-21/21.6--value.sv.html#l-7" target="file-frame">tests/chapter-21/21.6--value.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpymoq0z1p/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpymoq0z1p/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpymoq0z1p/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-21/21.6--value.sv.html" target="file-frame">tests/chapter-21/21.6--value.sv</a>, line:7, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:11
       |vpiFullName:work@top
       |vpiStmt:
       \_if_else: , line:12
         |vpiCondition:
         \_sys_func_call: ($value$plusargs), line:12
           |vpiName:$value$plusargs
           |vpiArgument:
           \_constant: , line:12
             |vpiConstType:6
             |vpiDecompile:&#34;TEST=%d&#34;
             |vpiSize:9
             |STRING:&#34;TEST=%d&#34;
           |vpiArgument:
           \_ref_obj: (i), line:12
             |vpiName:i
         |vpiStmt:
         \_sys_func_call: ($display), line:12
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:12
             |vpiConstType:6
             |vpiDecompile:&#34;i=%d&#34;
             |vpiSize:6
             |STRING:&#34;i=%d&#34;
           |vpiArgument:
           \_ref_obj: (i), line:12
             |vpiName:i
         |vpiElseStmt:
         \_sys_func_call: ($display), line:14
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:14
             |vpiConstType:6
             |vpiDecompile:&#34;TEST not found&#34;
             |vpiSize:16
             |STRING:&#34;TEST not found&#34;
   |vpiNet:
   \_logic_net: (i), line:9
     |vpiName:i
     |vpiFullName:work@top.i
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-21/21.6--value.sv.html" target="file-frame">tests/chapter-21/21.6--value.sv</a>, line:7
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (i), line:9, parent:work@top
     |vpiName:i
     |vpiFullName:work@top.i
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \i of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 23
Object: \$value$plusargs of type 56
Object:  of type 7
Object: \i of type 608
Object: \$display of type 56
Object:  of type 7
Object: \i of type 608
Object: \$display of type 56
Object:  of type 7
Object: \i of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19ab0a0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-9" target="file-frame">tests/chapter-21/21.6--value.sv:9</a>.0-9.0&gt; [0x19b8950] str=&#39;\i&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19bbce0]
        AST_BLOCK &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-11" target="file-frame">tests/chapter-21/21.6--value.sv:11</a>.0-11.0&gt; [0x19bc890]
          AST_BLOCK &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19ab330]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19b9230]
              AST_FCALL &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19ab5b0] str=&#39;\$value$plusargs&#39;
                AST_CONSTANT &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19b74a0] str=&#39;&#34;TEST=%d&#34;&#39; bits=&#39;001000100101010001000101010100110101010000111101001001010110010000100010&#39;(72) range=[71:0] int=1025860642
                AST_IDENTIFIER &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19b7610] str=&#39;\i&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19b7860]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19b7980] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19bfee0]
                  AST_TCALL &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19b7aa0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19bfd70] str=&#39;&#34;i=%d&#34;&#39; bits=&#39;001000100110100100111101001001010110010000100010&#39;(48) range=[47:0] int=1025860642
                    AST_IDENTIFIER &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>.0-12.0&gt; [0x19b7c00] str=&#39;\i&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c0000]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c0120]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c0380]
                  AST_TCALL &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-14" target="file-frame">tests/chapter-21/21.6--value.sv:14</a>.0-14.0&gt; [0x19c0240] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../tests/chapter-21/21.6--value.sv.html#l-14" target="file-frame">tests/chapter-21/21.6--value.sv:14</a>.0-14.0&gt; [0x19c05e0] str=&#39;&#34;TEST not found&#34;&#39; bits=&#39;00100010010101000100010101010011010101000010000001101110011011110111010000100000011001100110111101110101011011100110010000100010&#39;(128) range=[127:0] int=1970168866
<a href="../../../tests/chapter-21/21.6--value.sv.html#l-12" target="file-frame">tests/chapter-21/21.6--value.sv:12</a>: ERROR: Can&#39;t resolve function name `\$value$plusargs&#39;.

</pre>
</body>