# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do lg_highlevel_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/wamp/www/CS-3220-HW4 {C:/wamp/www/CS-3220-HW4/lg_highlevel.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module lg_highlevel
# 
# Top level modules:
# 	lg_highlevel
# vlog -vlog01compat -work work +incdir+C:/wamp/www/CS-3220-HW4 {C:/wamp/www/CS-3220-HW4/pll.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+C:/wamp/www/CS-3220-HW4 {C:/wamp/www/CS-3220-HW4/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# 
# vlog -vlog01compat -work work +incdir+C:/wamp/www/CS-3220-HW4 {C:/wamp/www/CS-3220-HW4/lg_highlevel.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module lg_highlevel
# 
# Top level modules:
# 	lg_highlevel
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  lg_highlevel
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps lg_highlevel 
# Loading work.lg_highlevel
# Loading work.datapath
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Lee  Hostname: LEE-PC  ProcessID: 2848
# 
#           Attempting to use alternate WLF file "./wlftg3c70k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftg3c70k
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation has begun
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: lg_highlevel.pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL locked to incoming clock
# Time: 220000  Instance: lg_highlevel.pll_inst.altpll_component.stratixii_pll.pll1
# Simulation is about to end
# ** Note: $finish    : C:/wamp/www/CS-3220-HW4/lg_highlevel.v(12)
#    Time: 1999 ns  Iteration: 0  Instance: /lg_highlevel
