Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Receiver_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Receiver_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Receiver_module"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Receiver_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Stop_bit_checker.v" in library work
Compiling verilog file "Start_bit_checker.v" in library work
Module <Stop_bit_checker> compiled
Compiling verilog file "SIPO.v" in library work
Module <Start_bit_checker> compiled
Compiling verilog file "Parity_checker_odd.v" in library work
Module <SIPO> compiled
Compiling verilog file "FSM_Rx.v" in library work
Module <Parity_checker_odd> compiled
Compiling verilog file "Receiver_module.v" in library work
Module <FSM_Rx> compiled
Module <Receiver_module> compiled
No errors in compilation
Analysis of file <"Receiver_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Receiver_module> in library <work>.

Analyzing hierarchy for module <Start_bit_checker> in library <work>.

Analyzing hierarchy for module <FSM_Rx> in library <work> with parameters.
	data = "010"
	idle = "000"
	parity = "011"
	stop = "100"

Analyzing hierarchy for module <Parity_checker_odd> in library <work>.

Analyzing hierarchy for module <SIPO> in library <work>.

Analyzing hierarchy for module <Stop_bit_checker> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Receiver_module>.
Module <Receiver_module> is correct for synthesis.
 
Analyzing module <Start_bit_checker> in library <work>.
Module <Start_bit_checker> is correct for synthesis.
 
Analyzing module <FSM_Rx> in library <work>.
	data = 3'b010
	idle = 3'b000
	parity = 3'b011
	stop = 3'b100
Module <FSM_Rx> is correct for synthesis.
 
Analyzing module <Parity_checker_odd> in library <work>.
Module <Parity_checker_odd> is correct for synthesis.
 
Analyzing module <SIPO> in library <work>.
Module <SIPO> is correct for synthesis.
 
Analyzing module <Stop_bit_checker> in library <work>.
Module <Stop_bit_checker> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Start_bit_checker>.
    Related source file is "Start_bit_checker.v".
Unit <Start_bit_checker> synthesized.


Synthesizing Unit <FSM_Rx>.
    Related source file is "FSM_Rx.v".
    Found finite state machine <FSM_0> for signal <p_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count$addsub0000> created at line 65.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FSM_Rx> synthesized.


Synthesizing Unit <Parity_checker_odd>.
    Related source file is "Parity_checker_odd.v".
WARNING:Xst:737 - Found 8-bit latch for signal <data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit xor8 for signal <parity_error$xor0000>.
    Found 1-bit xor2 for signal <parity_error$xor0001> created at line 20.
    Summary:
	inferred   1 Xor(s).
Unit <Parity_checker_odd> synthesized.


Synthesizing Unit <SIPO>.
    Related source file is "SIPO.v".
    Found 8-bit register for signal <temp_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SIPO> synthesized.


Synthesizing Unit <Stop_bit_checker>.
    Related source file is "Stop_bit_checker.v".
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Stop_bit_checker> synthesized.


Synthesizing Unit <Receiver_module>.
    Related source file is "Receiver_module.v".
Unit <Receiver_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 3-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 1
 8-bit latch                                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <F1/p_s/FSM> on signal <p_s[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 011   | 11
 100   | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Latches                                              : 1
 8-bit latch                                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Receiver_module> ...

Optimizing unit <SIPO> ...

Optimizing unit <Stop_bit_checker> ...

Optimizing unit <Parity_checker_odd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Receiver_module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Receiver_module.ngr
Top Level Output File Name         : Receiver_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 23
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 13
#      LUT4_D                      : 1
# FlipFlops/Latches                : 29
#      FDC                         : 5
#      FDCE                        : 16
#      LDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       20  out of    960     2%  
 Number of Slice Flip Flops:             29  out of   1920     1%  
 Number of 4 input LUTs:                 23  out of   1920     1%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     83    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
parity_check(F1/p_s_FSM_Out11:O)   | NONE(*)(P1/data_out_7) | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------+------------------------+-------+
Control Signal                                | Buffer(FF name)        | Load  |
----------------------------------------------+------------------------+-------+
F1/p_s_FSM_Acst_FSM_inv(S3/reset_inv1_INV_0:O)| NONE(F1/count_0)       | 29    |
----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.276ns (Maximum Frequency: 233.866MHz)
   Minimum input arrival time before clock: 3.927ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.276ns (frequency: 233.866MHz)
  Total number of paths / destination ports: 73 / 28
-------------------------------------------------------------------------
Delay:               4.276ns (Levels of Logic = 3)
  Source:            S2/temp_reg_0 (FF)
  Destination:       F1/p_s_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: S2/temp_reg_0 to F1/p_s_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  S2/temp_reg_0 (S2/temp_reg_0)
     LUT4:I0->O            9   0.612   0.766  P1/Mxor_parity_error_xor0000_xo<0>4 (P1/Mxor_parity_error_xor0000_xo<0>4)
     LUT3:I1->O            1   0.612   0.360  P1/Mxor_parity_error_xor0001_Result1 (P1/parity_error_xor0001)
     LUT4:I3->O            1   0.612   0.000  F1/p_s_FSM_FFd1-In (F1/p_s_FSM_FFd1-In)
     FDC:D                     0.268          F1/p_s_FSM_FFd1
    ----------------------------------------
    Total                      4.276ns (2.618ns logic, 1.658ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              3.927ns (Levels of Logic = 3)
  Source:            rx_in (PAD)
  Destination:       F1/p_s_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rx_in to F1/p_s_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  rx_in_IBUF (rx_in_IBUF)
     LUT3:I0->O            1   0.612   0.360  P1/Mxor_parity_error_xor0001_Result1 (P1/parity_error_xor0001)
     LUT4:I3->O            1   0.612   0.000  F1/p_s_FSM_FFd1-In (F1/p_s_FSM_FFd1-In)
     FDC:D                     0.268          F1/p_s_FSM_FFd1
    ----------------------------------------
    Total                      3.927ns (2.598ns logic, 1.329ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'parity_check'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.955ns (Levels of Logic = 2)
  Source:            rx_in (PAD)
  Destination:       P1/data_out_7 (LATCH)
  Destination Clock: parity_check falling

  Data Path: rx_in to P1/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  rx_in_IBUF (rx_in_IBUF)
     LUT4:I0->O            1   0.612   0.000  P1/data_out_mux0000<7>1 (P1/data_out_mux0000<7>)
     LDC:D                     0.268          P1/data_out_7
    ----------------------------------------
    Total                      2.955ns (1.986ns logic, 0.969ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            S3/data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: S3/data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  S3/data_out_7 (S3/data_out_7)
     OBUF:I->O                 3.169          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.05 secs
 
--> 

Total memory usage is 4550052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

