/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [13:0] celloutsig_0_17z;
  wire [25:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [17:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[92];
  assign celloutsig_1_4z = ~in_data[138];
  assign celloutsig_1_7z = ~celloutsig_1_6z;
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign celloutsig_0_15z = ~celloutsig_0_4z;
  assign celloutsig_0_21z = ~in_data[56];
  assign celloutsig_0_22z = ~celloutsig_0_19z;
  assign celloutsig_0_27z = ~celloutsig_0_23z;
  assign celloutsig_0_74z = ~((celloutsig_0_43z | celloutsig_0_1z) & celloutsig_0_23z);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_7z) & celloutsig_1_2z[1]);
  assign celloutsig_1_14z = ~((celloutsig_1_9z | in_data[131]) & in_data[175]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z | celloutsig_1_6z) & celloutsig_1_14z);
  assign celloutsig_0_11z = ~((celloutsig_0_2z | celloutsig_0_41z) & celloutsig_0_41z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z | celloutsig_0_0z) & celloutsig_0_4z);
  assign celloutsig_0_4z = in_data[92] | ~(in_data[92]);
  assign celloutsig_0_43z = celloutsig_0_41z | ~(celloutsig_0_12z);
  assign celloutsig_0_41z = celloutsig_0_2z | ~(celloutsig_0_4z);
  assign celloutsig_1_3z = celloutsig_1_2z[6] | ~(celloutsig_1_2z[2]);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_1_19z = celloutsig_1_18z | ~(celloutsig_1_4z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[48]);
  assign celloutsig_0_19z = celloutsig_0_13z | ~(celloutsig_0_13z);
  assign celloutsig_0_44z = { in_data[12:6], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z } < { celloutsig_0_12z, celloutsig_0_43z, celloutsig_0_14z, celloutsig_0_31z };
  assign celloutsig_1_1z = in_data[155:152] < celloutsig_1_0z[7:4];
  assign celloutsig_1_6z = celloutsig_1_0z[3:1] < { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_31z = celloutsig_0_18z[15:12] < celloutsig_0_14z[8:5];
  assign celloutsig_1_0z = in_data[166:155] % { 1'h1, in_data[179:169] };
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_15z } % { 1'h1, celloutsig_0_4z, in_data[92], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z[2:0], celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_5z = { in_data[46:30], in_data[92] } != { celloutsig_0_2z, celloutsig_0_2z, in_data[92], celloutsig_0_4z, in_data[92], celloutsig_0_0z, in_data[92], celloutsig_0_2z, in_data[92], celloutsig_0_2z, celloutsig_0_1z, in_data[92], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_75z = celloutsig_0_47z[12:9] != { celloutsig_0_30z[2:0], celloutsig_0_44z };
  assign celloutsig_1_5z = { celloutsig_1_0z[5:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } != in_data[128:115];
  assign celloutsig_0_10z = { celloutsig_0_8z[4:1], celloutsig_0_4z } != { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, in_data[92], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } != celloutsig_0_8z[4:1];
  assign celloutsig_0_2z = { in_data[69:66], celloutsig_0_1z, celloutsig_0_1z } != in_data[26:21];
  assign celloutsig_0_23z = { celloutsig_0_17z[10:1], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z } != { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_0_47z = { in_data[8:7], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_30z } ~^ { celloutsig_0_30z[1:0], celloutsig_0_27z, celloutsig_0_41z, celloutsig_0_17z };
  assign celloutsig_0_8z = { in_data[47:42], celloutsig_0_0z, celloutsig_0_5z } ~^ { in_data[66], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:0] ~^ celloutsig_1_0z[8:1];
  assign celloutsig_0_14z = { in_data[32:28], in_data[92], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_10z } ~^ { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, in_data[92], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, in_data[92] };
  assign celloutsig_0_18z = { in_data[78:63], celloutsig_0_16z, celloutsig_0_14z } ~^ { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_17z = { in_data[28:17], celloutsig_0_0z, celloutsig_0_13z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
