
lcdagain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d990  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  0800db20  0800db20  0000eb20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df7c  0800df7c  0000f1f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800df7c  0800df7c  0000ef7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df84  0800df84  0000f1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df84  0800df84  0000ef84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800df88  0800df88  0000ef88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800df8c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1f8  2**0
                  CONTENTS
 10 .bss          00000a7c  200001f8  200001f8  0000f1f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c74  20000c74  0000f1f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a061  00000000  00000000  0000f228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f0b  00000000  00000000  00029289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  0002d198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001119  00000000  00000000  0002e7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c1e  00000000  00000000  0002f8e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c1b1  00000000  00000000  00056507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1133  00000000  00000000  000726b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001537eb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000071d0  00000000  00000000  00153830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0015aa00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800db08 	.word	0x0800db08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800db08 	.word	0x0800db08

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <delay_us>:

#define DHT_PORT GPIOB
#define DHT_PIN  GPIO_PIN_5

void delay_us(uint16_t time)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <delay_us+0x30>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < time);
 8000f86:	bf00      	nop
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <delay_us+0x30>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d3f9      	bcc.n	8000f88 <delay_us+0x14>
}
 8000f94:	bf00      	nop
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	200002b4 	.word	0x200002b4

08000fa8 <DHT22_Read>:

uint8_t DHT22_Read(DHT22_Data *data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08c      	sub	sp, #48	@ 0x30
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    uint8_t bits[5] = {0};
 8000fb0:	f107 0320 	add.w	r3, r7, #32
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	711a      	strb	r2, [r3, #4]
    uint32_t i, j = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Set pin as output
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000fce:	2320      	movs	r3, #32
 8000fd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4855      	ldr	r0, [pc, #340]	@ (8001134 <DHT22_Read+0x18c>)
 8000fde:	f001 fdad 	bl	8002b3c <HAL_GPIO_Init>

    // Start signal
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	4853      	ldr	r0, [pc, #332]	@ (8001134 <DHT22_Read+0x18c>)
 8000fe8:	f001 ff5c 	bl	8002ea4 <HAL_GPIO_WritePin>
    HAL_Delay(2);  // > 1ms
 8000fec:	2002      	movs	r0, #2
 8000fee:	f001 f8a3 	bl	8002138 <HAL_Delay>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2120      	movs	r1, #32
 8000ff6:	484f      	ldr	r0, [pc, #316]	@ (8001134 <DHT22_Read+0x18c>)
 8000ff8:	f001 ff54 	bl	8002ea4 <HAL_GPIO_WritePin>

    delay_us(30);
 8000ffc:	201e      	movs	r0, #30
 8000ffe:	f7ff ffb9 	bl	8000f74 <delay_us>

    // Switch to input
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4619      	mov	r1, r3
 800100c:	4849      	ldr	r0, [pc, #292]	@ (8001134 <DHT22_Read+0x18c>)
 800100e:	f001 fd95 	bl	8002b3c <HAL_GPIO_Init>

    delay_us(40);
 8001012:	2028      	movs	r0, #40	@ 0x28
 8001014:	f7ff ffae 	bl	8000f74 <delay_us>
    if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8001018:	2120      	movs	r1, #32
 800101a:	4846      	ldr	r0, [pc, #280]	@ (8001134 <DHT22_Read+0x18c>)
 800101c:	f001 ff2a 	bl	8002e74 <HAL_GPIO_ReadPin>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <DHT22_Read+0x82>
 8001026:	2301      	movs	r3, #1
 8001028:	e07f      	b.n	800112a <DHT22_Read+0x182>
    delay_us(80);
 800102a:	2050      	movs	r0, #80	@ 0x50
 800102c:	f7ff ffa2 	bl	8000f74 <delay_us>
    if (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8001030:	2120      	movs	r1, #32
 8001032:	4840      	ldr	r0, [pc, #256]	@ (8001134 <DHT22_Read+0x18c>)
 8001034:	f001 ff1e 	bl	8002e74 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <DHT22_Read+0x9a>
 800103e:	2301      	movs	r3, #1
 8001040:	e073      	b.n	800112a <DHT22_Read+0x182>

    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001042:	bf00      	nop
 8001044:	2120      	movs	r1, #32
 8001046:	483b      	ldr	r0, [pc, #236]	@ (8001134 <DHT22_Read+0x18c>)
 8001048:	f001 ff14 	bl	8002e74 <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f8      	bne.n	8001044 <DHT22_Read+0x9c>

    // Read 40 bits
    for (i = 0; i < 40; i++)
 8001052:	2300      	movs	r3, #0
 8001054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001056:	e036      	b.n	80010c6 <DHT22_Read+0x11e>
    {
        while (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001058:	bf00      	nop
 800105a:	2120      	movs	r1, #32
 800105c:	4835      	ldr	r0, [pc, #212]	@ (8001134 <DHT22_Read+0x18c>)
 800105e:	f001 ff09 	bl	8002e74 <HAL_GPIO_ReadPin>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f8      	beq.n	800105a <DHT22_Read+0xb2>
        delay_us(40);
 8001068:	2028      	movs	r0, #40	@ 0x28
 800106a:	f7ff ff83 	bl	8000f74 <delay_us>

        if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN))
 800106e:	2120      	movs	r1, #32
 8001070:	4830      	ldr	r0, [pc, #192]	@ (8001134 <DHT22_Read+0x18c>)
 8001072:	f001 feff 	bl	8002e74 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d016      	beq.n	80010aa <DHT22_Read+0x102>
            bits[j/8] |= (1 << (7 - (j % 8)));
 800107c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800107e:	08db      	lsrs	r3, r3, #3
 8001080:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001084:	443a      	add	r2, r7
 8001086:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 800108a:	b251      	sxtb	r1, r2
 800108c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800108e:	43d2      	mvns	r2, r2
 8001090:	f002 0207 	and.w	r2, r2, #7
 8001094:	2001      	movs	r0, #1
 8001096:	fa00 f202 	lsl.w	r2, r0, r2
 800109a:	b252      	sxtb	r2, r2
 800109c:	430a      	orrs	r2, r1
 800109e:	b252      	sxtb	r2, r2
 80010a0:	b2d2      	uxtb	r2, r2
 80010a2:	3330      	adds	r3, #48	@ 0x30
 80010a4:	443b      	add	r3, r7
 80010a6:	f803 2c10 	strb.w	r2, [r3, #-16]

        while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 80010aa:	bf00      	nop
 80010ac:	2120      	movs	r1, #32
 80010ae:	4821      	ldr	r0, [pc, #132]	@ (8001134 <DHT22_Read+0x18c>)
 80010b0:	f001 fee0 	bl	8002e74 <HAL_GPIO_ReadPin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f8      	bne.n	80010ac <DHT22_Read+0x104>
        j++;
 80010ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010bc:	3301      	adds	r3, #1
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (i = 0; i < 40; i++)
 80010c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c2:	3301      	adds	r3, #1
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c8:	2b27      	cmp	r3, #39	@ 0x27
 80010ca:	d9c5      	bls.n	8001058 <DHT22_Read+0xb0>
    }

    data->Humidity = (bits[0] << 8 | bits[1]) / 10.0;
 80010cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010d0:	021b      	lsls	r3, r3, #8
 80010d2:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80010d6:	4313      	orrs	r3, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fa23 	bl	8000524 <__aeabi_i2d>
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <DHT22_Read+0x190>)
 80010e4:	f7ff fbb2 	bl	800084c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	f7ff fd5a 	bl	8000ba8 <__aeabi_d2f>
 80010f4:	4602      	mov	r2, r0
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) / 10.0;
 80010fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001104:	4313      	orrs	r3, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa0c 	bl	8000524 <__aeabi_i2d>
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <DHT22_Read+0x190>)
 8001112:	f7ff fb9b 	bl	800084c <__aeabi_ddiv>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff fd43 	bl	8000ba8 <__aeabi_d2f>
 8001122:	4602      	mov	r2, r0
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	601a      	str	r2, [r3, #0]

    return 0; // OK
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3730      	adds	r7, #48	@ 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40020400 	.word	0x40020400
 8001138:	40240000 	.word	0x40240000

0800113c <LCD_EnablePulse>:
#include "lcd.h"
#include "stm32f4xx_hal.h"
#include <stdio.h>


static void LCD_EnablePulse() {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_SET);
 8001140:	2201      	movs	r2, #1
 8001142:	2102      	movs	r1, #2
 8001144:	4807      	ldr	r0, [pc, #28]	@ (8001164 <LCD_EnablePulse+0x28>)
 8001146:	f001 fead 	bl	8002ea4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800114a:	2001      	movs	r0, #1
 800114c:	f000 fff4 	bl	8002138 <HAL_Delay>
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2102      	movs	r1, #2
 8001154:	4803      	ldr	r0, [pc, #12]	@ (8001164 <LCD_EnablePulse+0x28>)
 8001156:	f001 fea5 	bl	8002ea4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800115a:	2001      	movs	r0, #1
 800115c:	f000 ffec 	bl	8002138 <HAL_Delay>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020400 	.word	0x40020400

08001168 <LCD_Send4Bits>:

static void LCD_Send4Bits(uint8_t data) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_Port, D4_Pin, (data >> 0) & 0x01);
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	b2db      	uxtb	r3, r3
 800117a:	461a      	mov	r2, r3
 800117c:	2104      	movs	r1, #4
 800117e:	4815      	ldr	r0, [pc, #84]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 8001180:	f001 fe90 	bl	8002ea4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_Port, D5_Pin, (data >> 1) & 0x01);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	085b      	lsrs	r3, r3, #1
 8001188:	b2db      	uxtb	r3, r3
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001196:	480f      	ldr	r0, [pc, #60]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 8001198:	f001 fe84 	bl	8002ea4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_Port, D6_Pin, (data >> 2) & 0x01);
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	461a      	mov	r2, r3
 80011aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ae:	4809      	ldr	r0, [pc, #36]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 80011b0:	f001 fe78 	bl	8002ea4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_Port, D7_Pin, (data >> 3) & 0x01);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	08db      	lsrs	r3, r3, #3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011c6:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 80011c8:	f001 fe6c 	bl	8002ea4 <HAL_GPIO_WritePin>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40020400 	.word	0x40020400

080011d8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2101      	movs	r1, #1
 80011e6:	480d      	ldr	r0, [pc, #52]	@ (800121c <LCD_SendCommand+0x44>)
 80011e8:	f001 fe5c 	bl	8002ea4 <HAL_GPIO_WritePin>

    LCD_Send4Bits(cmd >> 4);
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ffb8 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80011f8:	f7ff ffa0 	bl	800113c <LCD_EnablePulse>

    LCD_Send4Bits(cmd & 0x0F);
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ffaf 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 800120a:	f7ff ff97 	bl	800113c <LCD_EnablePulse>

    HAL_Delay(2);
 800120e:	2002      	movs	r0, #2
 8001210:	f000 ff92 	bl	8002138 <HAL_Delay>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40020400 	.word	0x40020400

08001220 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2101      	movs	r1, #1
 800122e:	480c      	ldr	r0, [pc, #48]	@ (8001260 <LCD_SendData+0x40>)
 8001230:	f001 fe38 	bl	8002ea4 <HAL_GPIO_WritePin>

    LCD_Send4Bits(data >> 4);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff94 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001240:	f7ff ff7c 	bl	800113c <LCD_EnablePulse>

    LCD_Send4Bits(data & 0x0F);
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff8b 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001252:	f7ff ff73 	bl	800113c <LCD_EnablePulse>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020400 	.word	0x40020400

08001264 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800126c:	e006      	b.n	800127c <LCD_SendString+0x18>
        LCD_SendData(*str++);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffd2 	bl	8001220 <LCD_SendData>
    while (*str) {
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1f4      	bne.n	800126e <LCD_SendString+0xa>
    }
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <LCD_Init>:

void LCD_Init() {
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001292:	2032      	movs	r0, #50	@ 0x32
 8001294:	f000 ff50 	bl	8002138 <HAL_Delay>

    LCD_Send4Bits(0x03);
 8001298:	2003      	movs	r0, #3
 800129a:	f7ff ff65 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 800129e:	f7ff ff4d 	bl	800113c <LCD_EnablePulse>
    HAL_Delay(5);
 80012a2:	2005      	movs	r0, #5
 80012a4:	f000 ff48 	bl	8002138 <HAL_Delay>

    LCD_Send4Bits(0x03);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f7ff ff5d 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80012ae:	f7ff ff45 	bl	800113c <LCD_EnablePulse>
    HAL_Delay(1);
 80012b2:	2001      	movs	r0, #1
 80012b4:	f000 ff40 	bl	8002138 <HAL_Delay>

    LCD_Send4Bits(0x02); // 4-bit mode
 80012b8:	2002      	movs	r0, #2
 80012ba:	f7ff ff55 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80012be:	f7ff ff3d 	bl	800113c <LCD_EnablePulse>

    LCD_SendCommand(0x28); // 4-bit, 2-line, 5x8 dots
 80012c2:	2028      	movs	r0, #40	@ 0x28
 80012c4:	f7ff ff88 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display on, cursor off
 80012c8:	200c      	movs	r0, #12
 80012ca:	f7ff ff85 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Shift cursor right
 80012ce:	2006      	movs	r0, #6
 80012d0:	f7ff ff82 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x01); // Clear
 80012d4:	2001      	movs	r0, #1
 80012d6:	f7ff ff7f 	bl	80011d8 <LCD_SendCommand>
    HAL_Delay(2);
 80012da:	2002      	movs	r0, #2
 80012dc:	f000 ff2c 	bl	8002138 <HAL_Delay>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012e8:	b0d2      	sub	sp, #328	@ 0x148
 80012ea:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ec:	f000 feb2 	bl	8002054 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f0:	f000 f9b8 	bl	8001664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f4:	f000 fb1e 	bl	8001934 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012f8:	f000 fa70 	bl	80017dc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80012fc:	f008 fd5e 	bl	8009dbc <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8001300:	f000 fa1a 	bl	8001738 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001304:	f000 faec 	bl	80018e0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001308:	f000 fa9e 	bl	8001848 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 800130c:	48b8      	ldr	r0, [pc, #736]	@ (80015f0 <main+0x30c>)
 800130e:	f004 fc63 	bl	8005bd8 <HAL_TIM_Base_Start>

  LCD_Init();
 8001312:	f7ff ffbc 	bl	800128e <LCD_Init>
  HAL_Delay(500);
 8001316:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800131a:	f000 ff0d 	bl	8002138 <HAL_Delay>
  LCD_SendCommand(0x01);
 800131e:	2001      	movs	r0, #1
 8001320:	f7ff ff5a 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("MQ2 Initializing");
 8001324:	48b3      	ldr	r0, [pc, #716]	@ (80015f4 <main+0x310>)
 8001326:	f7ff ff9d 	bl	8001264 <LCD_SendString>
  HAL_Delay(2000);
 800132a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800132e:	f000 ff03 	bl	8002138 <HAL_Delay>

  // Start ADC
  HAL_ADC_Start(&hadc1);
 8001332:	48b1      	ldr	r0, [pc, #708]	@ (80015f8 <main+0x314>)
 8001334:	f000 ff68 	bl	8002208 <HAL_ADC_Start>

  LCD_SendCommand(0x01);
 8001338:	2001      	movs	r0, #1
 800133a:	f7ff ff4d 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("MQ2 Ready");
 800133e:	48af      	ldr	r0, [pc, #700]	@ (80015fc <main+0x318>)
 8001340:	f7ff ff90 	bl	8001264 <LCD_SendString>
  HAL_Delay(1000);
 8001344:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001348:	f000 fef6 	bl	8002138 <HAL_Delay>

  // ---- Initialize LCD ----
  LCD_Init();
 800134c:	f7ff ff9f 	bl	800128e <LCD_Init>
  HAL_Delay(500);
 8001350:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001354:	f000 fef0 	bl	8002138 <HAL_Delay>


  LCD_SendCommand(0x01);
 8001358:	2001      	movs	r0, #1
 800135a:	f7ff ff3d 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("Sending start...");
 800135e:	48a8      	ldr	r0, [pc, #672]	@ (8001600 <main+0x31c>)
 8001360:	f7ff ff80 	bl	8001264 <LCD_SendString>
  HAL_Delay(2000);
 8001364:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001368:	f000 fee6 	bl	8002138 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800136c:	f008 fd4c 	bl	8009e08 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // ===== LDR Read (Digital) =====
    if (HAL_GetTick() - dht_last_ms >= 2100) {
 8001370:	f000 fed6 	bl	8002120 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	4ba3      	ldr	r3, [pc, #652]	@ (8001604 <main+0x320>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	f640 0233 	movw	r2, #2099	@ 0x833
 8001380:	4293      	cmp	r3, r2
 8001382:	d907      	bls.n	8001394 <main+0xb0>
        if (DHT22_Read(&dht) != 0) {
 8001384:	48a0      	ldr	r0, [pc, #640]	@ (8001608 <main+0x324>)
 8001386:	f7ff fe0f 	bl	8000fa8 <DHT22_Read>
            // optional: keep previous values if read fails
            // you can also show "DHT ERR" on LCD if you want
        }
        dht_last_ms = HAL_GetTick();
 800138a:	f000 fec9 	bl	8002120 <HAL_GetTick>
 800138e:	4603      	mov	r3, r0
 8001390:	4a9c      	ldr	r2, [pc, #624]	@ (8001604 <main+0x320>)
 8001392:	6013      	str	r3, [r2, #0]
    }

    // ===== LDR Read (Digital) =====
    ldr_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001394:	2101      	movs	r1, #1
 8001396:	489d      	ldr	r0, [pc, #628]	@ (800160c <main+0x328>)
 8001398:	f001 fd6c 	bl	8002e74 <HAL_GPIO_ReadPin>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	4b9b      	ldr	r3, [pc, #620]	@ (8001610 <main+0x32c>)
 80013a2:	701a      	strb	r2, [r3, #0]
    int L = (ldr_state == GPIO_PIN_RESET) ? 1 : 0;  // 1 = Bright
 80013a4:	4b9a      	ldr	r3, [pc, #616]	@ (8001610 <main+0x32c>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	bf0c      	ite	eq
 80013ac:	2301      	moveq	r3, #1
 80013ae:	2300      	movne	r3, #0
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    char *ldr_text = (L == 1) ? (char*)"BRIGHT" : (char*)"DARK";
 80013b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d101      	bne.n	80013c2 <main+0xde>
 80013be:	4b95      	ldr	r3, [pc, #596]	@ (8001614 <main+0x330>)
 80013c0:	e000      	b.n	80013c4 <main+0xe0>
 80013c2:	4b95      	ldr	r3, [pc, #596]	@ (8001618 <main+0x334>)
 80013c4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

    // ===== MQ-2 ADC Read =====
    HAL_ADC_Start(&hadc1);
 80013c8:	488b      	ldr	r0, [pc, #556]	@ (80015f8 <main+0x314>)
 80013ca:	f000 ff1d 	bl	8002208 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 80013ce:	2164      	movs	r1, #100	@ 0x64
 80013d0:	4889      	ldr	r0, [pc, #548]	@ (80015f8 <main+0x314>)
 80013d2:	f000 ffeb 	bl	80023ac <HAL_ADC_PollForConversion>
    mq_raw = HAL_ADC_GetValue(&hadc1);
 80013d6:	4888      	ldr	r0, [pc, #544]	@ (80015f8 <main+0x314>)
 80013d8:	f001 f873 	bl	80024c2 <HAL_ADC_GetValue>
 80013dc:	4603      	mov	r3, r0
 80013de:	4a8f      	ldr	r2, [pc, #572]	@ (800161c <main+0x338>)
 80013e0:	6013      	str	r3, [r2, #0]

    // ADC  Voltage
    mq_voltage = (mq_raw * 3.3f) / 4095.0f;
 80013e2:	4b8e      	ldr	r3, [pc, #568]	@ (800161c <main+0x338>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ee:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001620 <main+0x33c>
 80013f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013f6:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 8001624 <main+0x340>
 80013fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fe:	4b8a      	ldr	r3, [pc, #552]	@ (8001628 <main+0x344>)
 8001400:	edc3 7a00 	vstr	s15, [r3]

    // Sensor Resistance (divider with RL at bottom)
    Rs = (3.3f - mq_voltage) / (mq_voltage + 1e-6f);   // keep your formula; or Rs = (RL*(Vcc-V)/V)
 8001404:	4b88      	ldr	r3, [pc, #544]	@ (8001628 <main+0x344>)
 8001406:	edd3 7a00 	vldr	s15, [r3]
 800140a:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001620 <main+0x33c>
 800140e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001412:	4b85      	ldr	r3, [pc, #532]	@ (8001628 <main+0x344>)
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 800162c <main+0x348>
 800141c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001424:	4b82      	ldr	r3, [pc, #520]	@ (8001630 <main+0x34c>)
 8001426:	edc3 7a00 	vstr	s15, [r3]

    // Ratio Rs/Ro
    ratio = Rs / Ro;
 800142a:	4b81      	ldr	r3, [pc, #516]	@ (8001630 <main+0x34c>)
 800142c:	edd3 6a00 	vldr	s13, [r3]
 8001430:	4b80      	ldr	r3, [pc, #512]	@ (8001634 <main+0x350>)
 8001432:	ed93 7a00 	vldr	s14, [r3]
 8001436:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800143a:	4b7f      	ldr	r3, [pc, #508]	@ (8001638 <main+0x354>)
 800143c:	edc3 7a00 	vstr	s15, [r3]

    // ======= MQ-2 PPM (rough estimates) =======
    float ppm_lpg   = powf(10.0f, ((log10f(ratio) - (-0.47f)) / (-0.36f)));
 8001440:	4b7d      	ldr	r3, [pc, #500]	@ (8001638 <main+0x354>)
 8001442:	edd3 7a00 	vldr	s15, [r3]
 8001446:	eeb0 0a67 	vmov.f32	s0, s15
 800144a:	f00b fe17 	bl	800d07c <log10f>
 800144e:	eef0 7a40 	vmov.f32	s15, s0
 8001452:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 800163c <main+0x358>
 8001456:	ee77 7a87 	vadd.f32	s15, s15, s14
 800145a:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8001640 <main+0x35c>
 800145e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001462:	eef0 0a47 	vmov.f32	s1, s14
 8001466:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800146a:	f00b fe35 	bl	800d0d8 <powf>
 800146e:	ed87 0a43 	vstr	s0, [r7, #268]	@ 0x10c
    float ppm_smoke = powf(10.0f, ((log10f(ratio) - (-0.42f)) / (-0.48f)));
 8001472:	4b71      	ldr	r3, [pc, #452]	@ (8001638 <main+0x354>)
 8001474:	edd3 7a00 	vldr	s15, [r3]
 8001478:	eeb0 0a67 	vmov.f32	s0, s15
 800147c:	f00b fdfe 	bl	800d07c <log10f>
 8001480:	eef0 7a40 	vmov.f32	s15, s0
 8001484:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001644 <main+0x360>
 8001488:	ee77 7a87 	vadd.f32	s15, s15, s14
 800148c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8001648 <main+0x364>
 8001490:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001494:	eef0 0a47 	vmov.f32	s1, s14
 8001498:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800149c:	f00b fe1c 	bl	800d0d8 <powf>
 80014a0:	ed87 0a42 	vstr	s0, [r7, #264]	@ 0x108
    float ppm_co    = powf(10.0f, ((log10f(ratio) - (-0.37f)) / (-0.33f)));
 80014a4:	4b64      	ldr	r3, [pc, #400]	@ (8001638 <main+0x354>)
 80014a6:	edd3 7a00 	vldr	s15, [r3]
 80014aa:	eeb0 0a67 	vmov.f32	s0, s15
 80014ae:	f00b fde5 	bl	800d07c <log10f>
 80014b2:	eef0 7a40 	vmov.f32	s15, s0
 80014b6:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800164c <main+0x368>
 80014ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014be:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001650 <main+0x36c>
 80014c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014c6:	eef0 0a47 	vmov.f32	s1, s14
 80014ca:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80014ce:	f00b fe03 	bl	800d0d8 <powf>
 80014d2:	ed87 0a41 	vstr	s0, [r7, #260]	@ 0x104

    // ===== Update LCD (two quick pages: T/H then GAS/LDR) =====
    char line[32];

    // Page 1: Temperature & Humidity
    LCD_SendCommand(0x01); // clear
 80014d6:	2001      	movs	r0, #1
 80014d8:	f7ff fe7e 	bl	80011d8 <LCD_SendCommand>
    snprintf(line, sizeof(line), "T:%.1fC  H:%.1f%%", dht.Temperature, dht.Humidity);
 80014dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001608 <main+0x324>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff f831 	bl	8000548 <__aeabi_f2d>
 80014e6:	4604      	mov	r4, r0
 80014e8:	460d      	mov	r5, r1
 80014ea:	4b47      	ldr	r3, [pc, #284]	@ (8001608 <main+0x324>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff f82a 	bl	8000548 <__aeabi_f2d>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	f107 0008 	add.w	r0, r7, #8
 80014fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001500:	e9cd 4500 	strd	r4, r5, [sp]
 8001504:	4a53      	ldr	r2, [pc, #332]	@ (8001654 <main+0x370>)
 8001506:	2120      	movs	r1, #32
 8001508:	f009 fd26 	bl	800af58 <sniprintf>
    LCD_SendString(line);
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fea7 	bl	8001264 <LCD_SendString>
    HAL_Delay(800);
 8001516:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800151a:	f000 fe0d 	bl	8002138 <HAL_Delay>

    // Page 2: Gas + Light
    LCD_SendCommand(0x01); // clear
 800151e:	2001      	movs	r0, #1
 8001520:	f7ff fe5a 	bl	80011d8 <LCD_SendCommand>
    snprintf(line, sizeof(line), "LPG:%0.0f CO:%0.0f", ppm_lpg, ppm_co);
 8001524:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001528:	f7ff f80e 	bl	8000548 <__aeabi_f2d>
 800152c:	4604      	mov	r4, r0
 800152e:	460d      	mov	r5, r1
 8001530:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8001534:	f7ff f808 	bl	8000548 <__aeabi_f2d>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	f107 0008 	add.w	r0, r7, #8
 8001540:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001544:	e9cd 4500 	strd	r4, r5, [sp]
 8001548:	4a43      	ldr	r2, [pc, #268]	@ (8001658 <main+0x374>)
 800154a:	2120      	movs	r1, #32
 800154c:	f009 fd04 	bl	800af58 <sniprintf>
    LCD_SendString(line);
 8001550:	f107 0308 	add.w	r3, r7, #8
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fe85 	bl	8001264 <LCD_SendString>
    // if your lcd lib has SetCursor(row,col), you can add the LDR on 2nd line.
    // else keep it simple on one line to avoid API mismatch.
    HAL_Delay(800);
 800155a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800155e:	f000 fdeb 	bl	8002138 <HAL_Delay>

    // ===== Send data via Bluetooth (USART3) =====
    char bt_msg[220];
    snprintf(bt_msg, sizeof(bt_msg),
             "TEMP=%.1fC,HUM=%.1f%%,LDR=%s,LPG=%.0fppm,SMOKE=%.0fppm,CO=%.0fppm\r\n",
             dht.Temperature, dht.Humidity, ldr_text, ppm_lpg, ppm_smoke, ppm_co);
 8001562:	4b29      	ldr	r3, [pc, #164]	@ (8001608 <main+0x324>)
 8001564:	681b      	ldr	r3, [r3, #0]
    snprintf(bt_msg, sizeof(bt_msg),
 8001566:	4618      	mov	r0, r3
 8001568:	f7fe ffee 	bl	8000548 <__aeabi_f2d>
 800156c:	4604      	mov	r4, r0
 800156e:	460d      	mov	r5, r1
             dht.Temperature, dht.Humidity, ldr_text, ppm_lpg, ppm_smoke, ppm_co);
 8001570:	4b25      	ldr	r3, [pc, #148]	@ (8001608 <main+0x324>)
 8001572:	685b      	ldr	r3, [r3, #4]
    snprintf(bt_msg, sizeof(bt_msg),
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe ffe7 	bl	8000548 <__aeabi_f2d>
 800157a:	4680      	mov	r8, r0
 800157c:	4689      	mov	r9, r1
 800157e:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001582:	f7fe ffe1 	bl	8000548 <__aeabi_f2d>
 8001586:	4682      	mov	sl, r0
 8001588:	468b      	mov	fp, r1
 800158a:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 800158e:	f7fe ffdb 	bl	8000548 <__aeabi_f2d>
 8001592:	e9c7 0100 	strd	r0, r1, [r7]
 8001596:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 800159a:	f7fe ffd5 	bl	8000548 <__aeabi_f2d>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80015a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80015aa:	ed97 7b00 	vldr	d7, [r7]
 80015ae:	ed8d 7b08 	vstr	d7, [sp, #32]
 80015b2:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80015b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80015ba:	9304      	str	r3, [sp, #16]
 80015bc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80015c0:	e9cd 4500 	strd	r4, r5, [sp]
 80015c4:	4a25      	ldr	r2, [pc, #148]	@ (800165c <main+0x378>)
 80015c6:	21dc      	movs	r1, #220	@ 0xdc
 80015c8:	f009 fcc6 	bl	800af58 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)bt_msg, strlen(bt_msg), 200);
 80015cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe fe4d 	bl	8000270 <strlen>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29a      	uxth	r2, r3
 80015da:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80015de:	23c8      	movs	r3, #200	@ 0xc8
 80015e0:	481f      	ldr	r0, [pc, #124]	@ (8001660 <main+0x37c>)
 80015e2:	f004 fe35 	bl	8006250 <HAL_UART_Transmit>

    // keep your existing final delay if you want a slower overall loop
    HAL_Delay(400);
 80015e6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80015ea:	f000 fda5 	bl	8002138 <HAL_Delay>
  {
 80015ee:	e6bd      	b.n	800136c <main+0x88>
 80015f0:	200002b4 	.word	0x200002b4
 80015f4:	0800db20 	.word	0x0800db20
 80015f8:	20000214 	.word	0x20000214
 80015fc:	0800db34 	.word	0x0800db34
 8001600:	0800db40 	.word	0x0800db40
 8001604:	2000034c 	.word	0x2000034c
 8001608:	20000344 	.word	0x20000344
 800160c:	40020000 	.word	0x40020000
 8001610:	20000360 	.word	0x20000360
 8001614:	0800db54 	.word	0x0800db54
 8001618:	0800db5c 	.word	0x0800db5c
 800161c:	20000350 	.word	0x20000350
 8001620:	40533333 	.word	0x40533333
 8001624:	457ff000 	.word	0x457ff000
 8001628:	20000354 	.word	0x20000354
 800162c:	358637bd 	.word	0x358637bd
 8001630:	20000358 	.word	0x20000358
 8001634:	20000000 	.word	0x20000000
 8001638:	2000035c 	.word	0x2000035c
 800163c:	3ef0a3d7 	.word	0x3ef0a3d7
 8001640:	beb851ec 	.word	0xbeb851ec
 8001644:	3ed70a3d 	.word	0x3ed70a3d
 8001648:	bef5c28f 	.word	0xbef5c28f
 800164c:	3ebd70a4 	.word	0x3ebd70a4
 8001650:	bea8f5c3 	.word	0xbea8f5c3
 8001654:	0800db64 	.word	0x0800db64
 8001658:	0800db78 	.word	0x0800db78
 800165c:	0800db8c 	.word	0x0800db8c
 8001660:	200002fc 	.word	0x200002fc

08001664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b094      	sub	sp, #80	@ 0x50
 8001668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166a:	f107 0320 	add.w	r3, r7, #32
 800166e:	2230      	movs	r2, #48	@ 0x30
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f009 fce9 	bl	800b04a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
 800168c:	4b28      	ldr	r3, [pc, #160]	@ (8001730 <SystemClock_Config+0xcc>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	4a27      	ldr	r2, [pc, #156]	@ (8001730 <SystemClock_Config+0xcc>)
 8001692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001696:	6413      	str	r3, [r2, #64]	@ 0x40
 8001698:	4b25      	ldr	r3, [pc, #148]	@ (8001730 <SystemClock_Config+0xcc>)
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a4:	2300      	movs	r3, #0
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	4b22      	ldr	r3, [pc, #136]	@ (8001734 <SystemClock_Config+0xd0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a21      	ldr	r2, [pc, #132]	@ (8001734 <SystemClock_Config+0xd0>)
 80016ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001734 <SystemClock_Config+0xd0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016c0:	2301      	movs	r3, #1
 80016c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ca:	2302      	movs	r3, #2
 80016cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016d4:	2308      	movs	r3, #8
 80016d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016d8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80016dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016de:	2302      	movs	r3, #2
 80016e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016e2:	2307      	movs	r3, #7
 80016e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e6:	f107 0320 	add.w	r3, r7, #32
 80016ea:	4618      	mov	r0, r3
 80016ec:	f003 fd04 	bl	80050f8 <HAL_RCC_OscConfig>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80016f6:	f000 fa4f 	bl	8001b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fa:	230f      	movs	r3, #15
 80016fc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016fe:	2302      	movs	r3, #2
 8001700:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001706:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800170a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800170c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001710:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	2105      	movs	r1, #5
 8001718:	4618      	mov	r0, r3
 800171a:	f003 ff65 	bl	80055e8 <HAL_RCC_ClockConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001724:	f000 fa38 	bl	8001b98 <Error_Handler>
  }
}
 8001728:	bf00      	nop
 800172a:	3750      	adds	r7, #80	@ 0x50
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800
 8001734:	40007000 	.word	0x40007000

08001738 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800173e:	463b      	mov	r3, r7
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800174a:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <MX_ADC1_Init+0x98>)
 800174c:	4a21      	ldr	r2, [pc, #132]	@ (80017d4 <MX_ADC1_Init+0x9c>)
 800174e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001750:	4b1f      	ldr	r3, [pc, #124]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001752:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001756:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001758:	4b1d      	ldr	r3, [pc, #116]	@ (80017d0 <MX_ADC1_Init+0x98>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800175e:	4b1c      	ldr	r3, [pc, #112]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001764:	4b1a      	ldr	r3, [pc, #104]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001766:	2200      	movs	r2, #0
 8001768:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800176a:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <MX_ADC1_Init+0x98>)
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001772:	4b17      	ldr	r3, [pc, #92]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001774:	2200      	movs	r2, #0
 8001776:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001778:	4b15      	ldr	r3, [pc, #84]	@ (80017d0 <MX_ADC1_Init+0x98>)
 800177a:	4a17      	ldr	r2, [pc, #92]	@ (80017d8 <MX_ADC1_Init+0xa0>)
 800177c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800177e:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001780:	2200      	movs	r2, #0
 8001782:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001786:	2201      	movs	r2, #1
 8001788:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800178a:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <MX_ADC1_Init+0x98>)
 800178c:	2200      	movs	r2, #0
 800178e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <MX_ADC1_Init+0x98>)
 8001794:	2201      	movs	r2, #1
 8001796:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001798:	480d      	ldr	r0, [pc, #52]	@ (80017d0 <MX_ADC1_Init+0x98>)
 800179a:	f000 fcf1 	bl	8002180 <HAL_ADC_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017a4:	f000 f9f8 	bl	8001b98 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017a8:	2301      	movs	r3, #1
 80017aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017ac:	2301      	movs	r3, #1
 80017ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017b4:	463b      	mov	r3, r7
 80017b6:	4619      	mov	r1, r3
 80017b8:	4805      	ldr	r0, [pc, #20]	@ (80017d0 <MX_ADC1_Init+0x98>)
 80017ba:	f000 fe8f 	bl	80024dc <HAL_ADC_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017c4:	f000 f9e8 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000214 	.word	0x20000214
 80017d4:	40012000 	.word	0x40012000
 80017d8:	0f000001 	.word	0x0f000001

080017dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017e0:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <MX_SPI1_Init+0x64>)
 80017e2:	4a18      	ldr	r2, [pc, #96]	@ (8001844 <MX_SPI1_Init+0x68>)
 80017e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017e6:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <MX_SPI1_Init+0x64>)
 80017e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017ee:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <MX_SPI1_Init+0x64>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <MX_SPI1_Init+0x64>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017fa:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <MX_SPI1_Init+0x64>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001800:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <MX_SPI1_Init+0x64>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <MX_SPI1_Init+0x64>)
 8001808:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800180c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800180e:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <MX_SPI1_Init+0x64>)
 8001810:	2200      	movs	r2, #0
 8001812:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001814:	4b0a      	ldr	r3, [pc, #40]	@ (8001840 <MX_SPI1_Init+0x64>)
 8001816:	2200      	movs	r2, #0
 8001818:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800181a:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <MX_SPI1_Init+0x64>)
 800181c:	2200      	movs	r2, #0
 800181e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001820:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <MX_SPI1_Init+0x64>)
 8001822:	2200      	movs	r2, #0
 8001824:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001826:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <MX_SPI1_Init+0x64>)
 8001828:	220a      	movs	r2, #10
 800182a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800182c:	4804      	ldr	r0, [pc, #16]	@ (8001840 <MX_SPI1_Init+0x64>)
 800182e:	f004 f8fb 	bl	8005a28 <HAL_SPI_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001838:	f000 f9ae 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	2000025c 	.word	0x2000025c
 8001844:	40013000 	.word	0x40013000

08001848 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184e:	f107 0308 	add.w	r3, r7, #8
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800185c:	463b      	mov	r3, r7
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001864:	4b1d      	ldr	r3, [pc, #116]	@ (80018dc <MX_TIM2_Init+0x94>)
 8001866:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800186a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800186c:	4b1b      	ldr	r3, [pc, #108]	@ (80018dc <MX_TIM2_Init+0x94>)
 800186e:	2253      	movs	r2, #83	@ 0x53
 8001870:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001872:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <MX_TIM2_Init+0x94>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001878:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <MX_TIM2_Init+0x94>)
 800187a:	f04f 32ff 	mov.w	r2, #4294967295
 800187e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001880:	4b16      	ldr	r3, [pc, #88]	@ (80018dc <MX_TIM2_Init+0x94>)
 8001882:	2200      	movs	r2, #0
 8001884:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001886:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <MX_TIM2_Init+0x94>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800188c:	4813      	ldr	r0, [pc, #76]	@ (80018dc <MX_TIM2_Init+0x94>)
 800188e:	f004 f954 	bl	8005b3a <HAL_TIM_Base_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001898:	f000 f97e 	bl	8001b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018a2:	f107 0308 	add.w	r3, r7, #8
 80018a6:	4619      	mov	r1, r3
 80018a8:	480c      	ldr	r0, [pc, #48]	@ (80018dc <MX_TIM2_Init+0x94>)
 80018aa:	f004 f9fd 	bl	8005ca8 <HAL_TIM_ConfigClockSource>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018b4:	f000 f970 	bl	8001b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b8:	2300      	movs	r3, #0
 80018ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018c0:	463b      	mov	r3, r7
 80018c2:	4619      	mov	r1, r3
 80018c4:	4805      	ldr	r0, [pc, #20]	@ (80018dc <MX_TIM2_Init+0x94>)
 80018c6:	f004 fbf7 	bl	80060b8 <HAL_TIMEx_MasterConfigSynchronization>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80018d0:	f000 f962 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018d4:	bf00      	nop
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	200002b4 	.word	0x200002b4

080018e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018e4:	4b11      	ldr	r3, [pc, #68]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 80018e6:	4a12      	ldr	r2, [pc, #72]	@ (8001930 <MX_USART3_UART_Init+0x50>)
 80018e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 80018ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80018f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018f2:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018f8:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018fe:	4b0b      	ldr	r3, [pc, #44]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001904:	4b09      	ldr	r3, [pc, #36]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 8001906:	220c      	movs	r2, #12
 8001908:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190a:	4b08      	ldr	r3, [pc, #32]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001910:	4b06      	ldr	r3, [pc, #24]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 8001912:	2200      	movs	r2, #0
 8001914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001916:	4805      	ldr	r0, [pc, #20]	@ (800192c <MX_USART3_UART_Init+0x4c>)
 8001918:	f004 fc4a 	bl	80061b0 <HAL_UART_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001922:	f000 f939 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200002fc 	.word	0x200002fc
 8001930:	40004800 	.word	0x40004800

08001934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	@ 0x30
 8001938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
 8001948:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
 800194e:	4b8c      	ldr	r3, [pc, #560]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	4a8b      	ldr	r2, [pc, #556]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 8001954:	f043 0310 	orr.w	r3, r3, #16
 8001958:	6313      	str	r3, [r2, #48]	@ 0x30
 800195a:	4b89      	ldr	r3, [pc, #548]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	61bb      	str	r3, [r7, #24]
 8001964:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	4b85      	ldr	r3, [pc, #532]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a84      	ldr	r2, [pc, #528]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b82      	ldr	r3, [pc, #520]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b7e      	ldr	r3, [pc, #504]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a7d      	ldr	r2, [pc, #500]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 800198c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b7b      	ldr	r3, [pc, #492]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b77      	ldr	r3, [pc, #476]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a76      	ldr	r2, [pc, #472]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b74      	ldr	r3, [pc, #464]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	4b70      	ldr	r3, [pc, #448]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019c4:	f043 0302 	orr.w	r3, r3, #2
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	4b69      	ldr	r3, [pc, #420]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a68      	ldr	r2, [pc, #416]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019e0:	f043 0308 	orr.w	r3, r3, #8
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b66      	ldr	r3, [pc, #408]	@ (8001b80 <MX_GPIO_Init+0x24c>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2108      	movs	r1, #8
 80019f6:	4863      	ldr	r0, [pc, #396]	@ (8001b84 <MX_GPIO_Init+0x250>)
 80019f8:	f001 fa54 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80019fc:	2201      	movs	r2, #1
 80019fe:	2101      	movs	r1, #1
 8001a00:	4861      	ldr	r0, [pc, #388]	@ (8001b88 <MX_GPIO_Init+0x254>)
 8001a02:	f001 fa4f 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001a06:	2200      	movs	r2, #0
 8001a08:	f245 4127 	movw	r1, #21543	@ 0x5427
 8001a0c:	485f      	ldr	r0, [pc, #380]	@ (8001b8c <MX_GPIO_Init+0x258>)
 8001a0e:	f001 fa49 	bl	8002ea4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001a12:	2200      	movs	r2, #0
 8001a14:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001a18:	485d      	ldr	r0, [pc, #372]	@ (8001b90 <MX_GPIO_Init+0x25c>)
 8001a1a:	f001 fa43 	bl	8002ea4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001a1e:	2308      	movs	r3, #8
 8001a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a22:	2301      	movs	r3, #1
 8001a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	4619      	mov	r1, r3
 8001a34:	4853      	ldr	r0, [pc, #332]	@ (8001b84 <MX_GPIO_Init+0x250>)
 8001a36:	f001 f881 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	484d      	ldr	r0, [pc, #308]	@ (8001b88 <MX_GPIO_Init+0x254>)
 8001a52:	f001 f873 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001a56:	2308      	movs	r3, #8
 8001a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a66:	2305      	movs	r3, #5
 8001a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a6a:	f107 031c 	add.w	r3, r7, #28
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4845      	ldr	r0, [pc, #276]	@ (8001b88 <MX_GPIO_Init+0x254>)
 8001a72:	f001 f863 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a76:	2301      	movs	r3, #1
 8001a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 031c 	add.w	r3, r7, #28
 8001a86:	4619      	mov	r1, r3
 8001a88:	4842      	ldr	r0, [pc, #264]	@ (8001b94 <MX_GPIO_Init+0x260>)
 8001a8a:	f001 f857 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001a8e:	2310      	movs	r3, #16
 8001a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a9e:	2306      	movs	r3, #6
 8001aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001aa2:	f107 031c 	add.w	r3, r7, #28
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	483a      	ldr	r0, [pc, #232]	@ (8001b94 <MX_GPIO_Init+0x260>)
 8001aaa:	f001 f847 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB14 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001aae:	f245 4327 	movw	r3, #21543	@ 0x5427
 8001ab2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abc:	2300      	movs	r3, #0
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	f107 031c 	add.w	r3, r7, #28
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4831      	ldr	r0, [pc, #196]	@ (8001b8c <MX_GPIO_Init+0x258>)
 8001ac8:	f001 f838 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001acc:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001ad0:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ade:	f107 031c 	add.w	r3, r7, #28
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	482a      	ldr	r0, [pc, #168]	@ (8001b90 <MX_GPIO_Init+0x25c>)
 8001ae6:	f001 f829 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SD_Pin;
 8001aea:	f44f 5384 	mov.w	r3, #4224	@ 0x1080
 8001aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001afc:	2306      	movs	r3, #6
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	4619      	mov	r1, r3
 8001b06:	4820      	ldr	r0, [pc, #128]	@ (8001b88 <MX_GPIO_Init+0x254>)
 8001b08:	f001 f818 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001b0c:	2320      	movs	r3, #32
 8001b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	481c      	ldr	r0, [pc, #112]	@ (8001b90 <MX_GPIO_Init+0x25c>)
 8001b20:	f001 f80c 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SCL_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin;
 8001b24:	2340      	movs	r3, #64	@ 0x40
 8001b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b28:	2312      	movs	r3, #18
 8001b2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b34:	2304      	movs	r3, #4
 8001b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 8001b38:	f107 031c 	add.w	r3, r7, #28
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4813      	ldr	r0, [pc, #76]	@ (8001b8c <MX_GPIO_Init+0x258>)
 8001b40:	f000 fffc 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b52:	f107 031c 	add.w	r3, r7, #28
 8001b56:	4619      	mov	r1, r3
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <MX_GPIO_Init+0x258>)
 8001b5a:	f000 ffef 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b62:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001b66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001b6c:	f107 031c 	add.w	r3, r7, #28
 8001b70:	4619      	mov	r1, r3
 8001b72:	4804      	ldr	r0, [pc, #16]	@ (8001b84 <MX_GPIO_Init+0x250>)
 8001b74:	f000 ffe2 	bl	8002b3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b78:	bf00      	nop
 8001b7a:	3730      	adds	r7, #48	@ 0x30
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40021000 	.word	0x40021000
 8001b88:	40020800 	.word	0x40020800
 8001b8c:	40020400 	.word	0x40020400
 8001b90:	40020c00 	.word	0x40020c00
 8001b94:	40020000 	.word	0x40020000

08001b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9c:	b672      	cpsid	i
}
 8001b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <Error_Handler+0x8>

08001ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	4b10      	ldr	r3, [pc, #64]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bba:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	603b      	str	r3, [r7, #0]
 8001bca:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	4a08      	ldr	r2, [pc, #32]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001be2:	2007      	movs	r0, #7
 8001be4:	f000 ff68 	bl	8002ab8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800

08001bf4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	@ 0x28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a17      	ldr	r2, [pc, #92]	@ (8001c70 <HAL_ADC_MspInit+0x7c>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d127      	bne.n	8001c66 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	4b16      	ldr	r3, [pc, #88]	@ (8001c74 <HAL_ADC_MspInit+0x80>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	4a15      	ldr	r2, [pc, #84]	@ (8001c74 <HAL_ADC_MspInit+0x80>)
 8001c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c26:	4b13      	ldr	r3, [pc, #76]	@ (8001c74 <HAL_ADC_MspInit+0x80>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <HAL_ADC_MspInit+0x80>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c74 <HAL_ADC_MspInit+0x80>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b0c      	ldr	r3, [pc, #48]	@ (8001c74 <HAL_ADC_MspInit+0x80>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c52:	2303      	movs	r3, #3
 8001c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <HAL_ADC_MspInit+0x84>)
 8001c62:	f000 ff6b 	bl	8002b3c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c66:	bf00      	nop
 8001c68:	3728      	adds	r7, #40	@ 0x28
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40012000 	.word	0x40012000
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020000 	.word	0x40020000

08001c7c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08a      	sub	sp, #40	@ 0x28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a19      	ldr	r2, [pc, #100]	@ (8001d00 <HAL_SPI_MspInit+0x84>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d12b      	bne.n	8001cf6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	4b18      	ldr	r3, [pc, #96]	@ (8001d04 <HAL_SPI_MspInit+0x88>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca6:	4a17      	ldr	r2, [pc, #92]	@ (8001d04 <HAL_SPI_MspInit+0x88>)
 8001ca8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <HAL_SPI_MspInit+0x88>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <HAL_SPI_MspInit+0x88>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a10      	ldr	r2, [pc, #64]	@ (8001d04 <HAL_SPI_MspInit+0x88>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <HAL_SPI_MspInit+0x88>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001cd6:	23e0      	movs	r3, #224	@ 0xe0
 8001cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ce6:	2305      	movs	r3, #5
 8001ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cea:	f107 0314 	add.w	r3, r7, #20
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	@ (8001d08 <HAL_SPI_MspInit+0x8c>)
 8001cf2:	f000 ff23 	bl	8002b3c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001cf6:	bf00      	nop
 8001cf8:	3728      	adds	r7, #40	@ 0x28
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40013000 	.word	0x40013000
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d1c:	d10d      	bne.n	8001d3a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <HAL_TIM_Base_MspInit+0x3c>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	4a08      	ldr	r2, [pc, #32]	@ (8001d48 <HAL_TIM_Base_MspInit+0x3c>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <HAL_TIM_Base_MspInit+0x3c>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d3a:	bf00      	nop
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40023800 	.word	0x40023800

08001d4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	@ 0x28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a19      	ldr	r2, [pc, #100]	@ (8001dd0 <HAL_UART_MspInit+0x84>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d12c      	bne.n	8001dc8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	4b18      	ldr	r3, [pc, #96]	@ (8001dd4 <HAL_UART_MspInit+0x88>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	4a17      	ldr	r2, [pc, #92]	@ (8001dd4 <HAL_UART_MspInit+0x88>)
 8001d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7e:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <HAL_UART_MspInit+0x88>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b11      	ldr	r3, [pc, #68]	@ (8001dd4 <HAL_UART_MspInit+0x88>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	4a10      	ldr	r2, [pc, #64]	@ (8001dd4 <HAL_UART_MspInit+0x88>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <HAL_UART_MspInit+0x88>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001da6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dac:	2302      	movs	r3, #2
 8001dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db4:	2303      	movs	r3, #3
 8001db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001db8:	2307      	movs	r3, #7
 8001dba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dbc:	f107 0314 	add.w	r3, r7, #20
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4805      	ldr	r0, [pc, #20]	@ (8001dd8 <HAL_UART_MspInit+0x8c>)
 8001dc4:	f000 feba 	bl	8002b3c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001dc8:	bf00      	nop
 8001dca:	3728      	adds	r7, #40	@ 0x28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40004800 	.word	0x40004800
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	40020800 	.word	0x40020800

08001ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <NMI_Handler+0x4>

08001de4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <HardFault_Handler+0x4>

08001dec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <MemManage_Handler+0x4>

08001df4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df8:	bf00      	nop
 8001dfa:	e7fd      	b.n	8001df8 <BusFault_Handler+0x4>

08001dfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <UsageFault_Handler+0x4>

08001e04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e32:	f000 f961 	bl	80020f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
	...

08001e3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001e40:	4802      	ldr	r0, [pc, #8]	@ (8001e4c <OTG_FS_IRQHandler+0x10>)
 8001e42:	f001 fb05 	bl	8003450 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000748 	.word	0x20000748

08001e50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return 1;
 8001e54:	2301      	movs	r3, #1
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <_kill>:

int _kill(int pid, int sig)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e6a:	f009 f951 	bl	800b110 <__errno>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2216      	movs	r2, #22
 8001e72:	601a      	str	r2, [r3, #0]
  return -1;
 8001e74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <_exit>:

void _exit (int status)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff ffe7 	bl	8001e60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e92:	bf00      	nop
 8001e94:	e7fd      	b.n	8001e92 <_exit+0x12>

08001e96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b086      	sub	sp, #24
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	60f8      	str	r0, [r7, #12]
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	e00a      	b.n	8001ebe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ea8:	f3af 8000 	nop.w
 8001eac:	4601      	mov	r1, r0
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	60ba      	str	r2, [r7, #8]
 8001eb4:	b2ca      	uxtb	r2, r1
 8001eb6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	697a      	ldr	r2, [r7, #20]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	dbf0      	blt.n	8001ea8 <_read+0x12>
  }

  return len;
 8001ec6:	687b      	ldr	r3, [r7, #4]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	e009      	b.n	8001ef6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	60ba      	str	r2, [r7, #8]
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbf1      	blt.n	8001ee2 <_write+0x12>
  }
  return len;
 8001efe:	687b      	ldr	r3, [r7, #4]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <_close>:

int _close(int file)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f30:	605a      	str	r2, [r3, #4]
  return 0;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <_isatty>:

int _isatty(int file)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f48:	2301      	movs	r3, #1
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b085      	sub	sp, #20
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	60f8      	str	r0, [r7, #12]
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f78:	4a14      	ldr	r2, [pc, #80]	@ (8001fcc <_sbrk+0x5c>)
 8001f7a:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <_sbrk+0x60>)
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f84:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <_sbrk+0x64>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d102      	bne.n	8001f92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f8c:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <_sbrk+0x64>)
 8001f8e:	4a12      	ldr	r2, [pc, #72]	@ (8001fd8 <_sbrk+0x68>)
 8001f90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f92:	4b10      	ldr	r3, [pc, #64]	@ (8001fd4 <_sbrk+0x64>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d207      	bcs.n	8001fb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fa0:	f009 f8b6 	bl	800b110 <__errno>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	220c      	movs	r2, #12
 8001fa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001faa:	f04f 33ff 	mov.w	r3, #4294967295
 8001fae:	e009      	b.n	8001fc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fb0:	4b08      	ldr	r3, [pc, #32]	@ (8001fd4 <_sbrk+0x64>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fb6:	4b07      	ldr	r3, [pc, #28]	@ (8001fd4 <_sbrk+0x64>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	4a05      	ldr	r2, [pc, #20]	@ (8001fd4 <_sbrk+0x64>)
 8001fc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20020000 	.word	0x20020000
 8001fd0:	00000400 	.word	0x00000400
 8001fd4:	20000364 	.word	0x20000364
 8001fd8:	20000c78 	.word	0x20000c78

08001fdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <SystemInit+0x20>)
 8001fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fe6:	4a05      	ldr	r2, [pc, #20]	@ (8001ffc <SystemInit+0x20>)
 8001fe8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002000:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002038 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002004:	f7ff ffea 	bl	8001fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002008:	480c      	ldr	r0, [pc, #48]	@ (800203c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800200a:	490d      	ldr	r1, [pc, #52]	@ (8002040 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800200c:	4a0d      	ldr	r2, [pc, #52]	@ (8002044 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002010:	e002      	b.n	8002018 <LoopCopyDataInit>

08002012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002016:	3304      	adds	r3, #4

08002018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800201c:	d3f9      	bcc.n	8002012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002020:	4c0a      	ldr	r4, [pc, #40]	@ (800204c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002024:	e001      	b.n	800202a <LoopFillZerobss>

08002026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002028:	3204      	adds	r2, #4

0800202a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800202c:	d3fb      	bcc.n	8002026 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800202e:	f009 f875 	bl	800b11c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002032:	f7ff f957 	bl	80012e4 <main>
  bx  lr    
 8002036:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002038:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800203c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002040:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002044:	0800df8c 	.word	0x0800df8c
  ldr r2, =_sbss
 8002048:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800204c:	20000c74 	.word	0x20000c74

08002050 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002050:	e7fe      	b.n	8002050 <ADC_IRQHandler>
	...

08002054 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002058:	4b0e      	ldr	r3, [pc, #56]	@ (8002094 <HAL_Init+0x40>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0d      	ldr	r2, [pc, #52]	@ (8002094 <HAL_Init+0x40>)
 800205e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002062:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002064:	4b0b      	ldr	r3, [pc, #44]	@ (8002094 <HAL_Init+0x40>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <HAL_Init+0x40>)
 800206a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800206e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002070:	4b08      	ldr	r3, [pc, #32]	@ (8002094 <HAL_Init+0x40>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a07      	ldr	r2, [pc, #28]	@ (8002094 <HAL_Init+0x40>)
 8002076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800207c:	2003      	movs	r0, #3
 800207e:	f000 fd1b 	bl	8002ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002082:	2000      	movs	r0, #0
 8002084:	f000 f808 	bl	8002098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002088:	f7ff fd8c 	bl	8001ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023c00 	.word	0x40023c00

08002098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a0:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <HAL_InitTick+0x54>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <HAL_InitTick+0x58>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	4619      	mov	r1, r3
 80020aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80020b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fd33 	bl	8002b22 <HAL_SYSTICK_Config>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e00e      	b.n	80020e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b0f      	cmp	r3, #15
 80020ca:	d80a      	bhi.n	80020e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020cc:	2200      	movs	r2, #0
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	f04f 30ff 	mov.w	r0, #4294967295
 80020d4:	f000 fcfb 	bl	8002ace <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020d8:	4a06      	ldr	r2, [pc, #24]	@ (80020f4 <HAL_InitTick+0x5c>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020de:	2300      	movs	r3, #0
 80020e0:	e000      	b.n	80020e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000004 	.word	0x20000004
 80020f0:	2000000c 	.word	0x2000000c
 80020f4:	20000008 	.word	0x20000008

080020f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_IncTick+0x20>)
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	461a      	mov	r2, r3
 8002102:	4b06      	ldr	r3, [pc, #24]	@ (800211c <HAL_IncTick+0x24>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4413      	add	r3, r2
 8002108:	4a04      	ldr	r2, [pc, #16]	@ (800211c <HAL_IncTick+0x24>)
 800210a:	6013      	str	r3, [r2, #0]
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	2000000c 	.word	0x2000000c
 800211c:	20000368 	.word	0x20000368

08002120 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  return uwTick;
 8002124:	4b03      	ldr	r3, [pc, #12]	@ (8002134 <HAL_GetTick+0x14>)
 8002126:	681b      	ldr	r3, [r3, #0]
}
 8002128:	4618      	mov	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	20000368 	.word	0x20000368

08002138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002140:	f7ff ffee 	bl	8002120 <HAL_GetTick>
 8002144:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002150:	d005      	beq.n	800215e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002152:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <HAL_Delay+0x44>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	461a      	mov	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	4413      	add	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800215e:	bf00      	nop
 8002160:	f7ff ffde 	bl	8002120 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	429a      	cmp	r2, r3
 800216e:	d8f7      	bhi.n	8002160 <HAL_Delay+0x28>
  {
  }
}
 8002170:	bf00      	nop
 8002172:	bf00      	nop
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	2000000c 	.word	0x2000000c

08002180 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e033      	b.n	80021fe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	2b00      	cmp	r3, #0
 800219c:	d109      	bne.n	80021b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7ff fd28 	bl	8001bf4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d118      	bne.n	80021f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021c6:	f023 0302 	bic.w	r3, r3, #2
 80021ca:	f043 0202 	orr.w	r2, r3, #2
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 faa4 	bl	8002720 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	f023 0303 	bic.w	r3, r3, #3
 80021e6:	f043 0201 	orr.w	r2, r3, #1
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80021ee:	e001      	b.n	80021f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002210:	2300      	movs	r3, #0
 8002212:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800221a:	2b01      	cmp	r3, #1
 800221c:	d101      	bne.n	8002222 <HAL_ADC_Start+0x1a>
 800221e:	2302      	movs	r3, #2
 8002220:	e0b2      	b.n	8002388 <HAL_ADC_Start+0x180>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2201      	movs	r2, #1
 8002226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b01      	cmp	r3, #1
 8002236:	d018      	beq.n	800226a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689a      	ldr	r2, [r3, #8]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0201 	orr.w	r2, r2, #1
 8002246:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002248:	4b52      	ldr	r3, [pc, #328]	@ (8002394 <HAL_ADC_Start+0x18c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a52      	ldr	r2, [pc, #328]	@ (8002398 <HAL_ADC_Start+0x190>)
 800224e:	fba2 2303 	umull	r2, r3, r2, r3
 8002252:	0c9a      	lsrs	r2, r3, #18
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800225c:	e002      	b.n	8002264 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	3b01      	subs	r3, #1
 8002262:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f9      	bne.n	800225e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	d17a      	bne.n	800236e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002296:	2b00      	cmp	r3, #0
 8002298:	d007      	beq.n	80022aa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022a2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022b6:	d106      	bne.n	80022c6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022bc:	f023 0206 	bic.w	r2, r3, #6
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	645a      	str	r2, [r3, #68]	@ 0x44
 80022c4:	e002      	b.n	80022cc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022d4:	4b31      	ldr	r3, [pc, #196]	@ (800239c <HAL_ADC_Start+0x194>)
 80022d6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80022e0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 031f 	and.w	r3, r3, #31
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d12a      	bne.n	8002344 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a2b      	ldr	r2, [pc, #172]	@ (80023a0 <HAL_ADC_Start+0x198>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d015      	beq.n	8002324 <HAL_ADC_Start+0x11c>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a29      	ldr	r2, [pc, #164]	@ (80023a4 <HAL_ADC_Start+0x19c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d105      	bne.n	800230e <HAL_ADC_Start+0x106>
 8002302:	4b26      	ldr	r3, [pc, #152]	@ (800239c <HAL_ADC_Start+0x194>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 031f 	and.w	r3, r3, #31
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a25      	ldr	r2, [pc, #148]	@ (80023a8 <HAL_ADC_Start+0x1a0>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d136      	bne.n	8002386 <HAL_ADC_Start+0x17e>
 8002318:	4b20      	ldr	r3, [pc, #128]	@ (800239c <HAL_ADC_Start+0x194>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0310 	and.w	r3, r3, #16
 8002320:	2b00      	cmp	r3, #0
 8002322:	d130      	bne.n	8002386 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d129      	bne.n	8002386 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	e020      	b.n	8002386 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a15      	ldr	r2, [pc, #84]	@ (80023a0 <HAL_ADC_Start+0x198>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d11b      	bne.n	8002386 <HAL_ADC_Start+0x17e>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d114      	bne.n	8002386 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	e00b      	b.n	8002386 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f043 0210 	orr.w	r2, r3, #16
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	f043 0201 	orr.w	r2, r3, #1
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	20000004 	.word	0x20000004
 8002398:	431bde83 	.word	0x431bde83
 800239c:	40012300 	.word	0x40012300
 80023a0:	40012000 	.word	0x40012000
 80023a4:	40012100 	.word	0x40012100
 80023a8:	40012200 	.word	0x40012200

080023ac <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023c8:	d113      	bne.n	80023f2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023d8:	d10b      	bne.n	80023f2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	f043 0220 	orr.w	r2, r3, #32
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e063      	b.n	80024ba <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80023f2:	f7ff fe95 	bl	8002120 <HAL_GetTick>
 80023f6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023f8:	e021      	b.n	800243e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002400:	d01d      	beq.n	800243e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d007      	beq.n	8002418 <HAL_ADC_PollForConversion+0x6c>
 8002408:	f7ff fe8a 	bl	8002120 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d212      	bcs.n	800243e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b02      	cmp	r3, #2
 8002424:	d00b      	beq.n	800243e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	f043 0204 	orr.w	r2, r3, #4
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e03d      	b.n	80024ba <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b02      	cmp	r3, #2
 800244a:	d1d6      	bne.n	80023fa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f06f 0212 	mvn.w	r2, #18
 8002454:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d123      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002474:	2b00      	cmp	r3, #0
 8002476:	d11f      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002490:	2b00      	cmp	r3, #0
 8002492:	d111      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002498:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d105      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f043 0201 	orr.w	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d101      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x1c>
 80024f4:	2302      	movs	r3, #2
 80024f6:	e105      	b.n	8002704 <HAL_ADC_ConfigChannel+0x228>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b09      	cmp	r3, #9
 8002506:	d925      	bls.n	8002554 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68d9      	ldr	r1, [r3, #12]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	b29b      	uxth	r3, r3
 8002514:	461a      	mov	r2, r3
 8002516:	4613      	mov	r3, r2
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	4413      	add	r3, r2
 800251c:	3b1e      	subs	r3, #30
 800251e:	2207      	movs	r2, #7
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43da      	mvns	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	400a      	ands	r2, r1
 800252c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68d9      	ldr	r1, [r3, #12]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	b29b      	uxth	r3, r3
 800253e:	4618      	mov	r0, r3
 8002540:	4603      	mov	r3, r0
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	4403      	add	r3, r0
 8002546:	3b1e      	subs	r3, #30
 8002548:	409a      	lsls	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	60da      	str	r2, [r3, #12]
 8002552:	e022      	b.n	800259a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6919      	ldr	r1, [r3, #16]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	b29b      	uxth	r3, r3
 8002560:	461a      	mov	r2, r3
 8002562:	4613      	mov	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4413      	add	r3, r2
 8002568:	2207      	movs	r2, #7
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43da      	mvns	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	400a      	ands	r2, r1
 8002576:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6919      	ldr	r1, [r3, #16]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	b29b      	uxth	r3, r3
 8002588:	4618      	mov	r0, r3
 800258a:	4603      	mov	r3, r0
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	4403      	add	r3, r0
 8002590:	409a      	lsls	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b06      	cmp	r3, #6
 80025a0:	d824      	bhi.n	80025ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	3b05      	subs	r3, #5
 80025b4:	221f      	movs	r2, #31
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43da      	mvns	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	400a      	ands	r2, r1
 80025c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	4618      	mov	r0, r3
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	3b05      	subs	r3, #5
 80025de:	fa00 f203 	lsl.w	r2, r0, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80025ea:	e04c      	b.n	8002686 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	2b0c      	cmp	r3, #12
 80025f2:	d824      	bhi.n	800263e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	3b23      	subs	r3, #35	@ 0x23
 8002606:	221f      	movs	r2, #31
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43da      	mvns	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	400a      	ands	r2, r1
 8002614:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	b29b      	uxth	r3, r3
 8002622:	4618      	mov	r0, r3
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	3b23      	subs	r3, #35	@ 0x23
 8002630:	fa00 f203 	lsl.w	r2, r0, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	631a      	str	r2, [r3, #48]	@ 0x30
 800263c:	e023      	b.n	8002686 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	3b41      	subs	r3, #65	@ 0x41
 8002650:	221f      	movs	r2, #31
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43da      	mvns	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	400a      	ands	r2, r1
 800265e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	4618      	mov	r0, r3
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	3b41      	subs	r3, #65	@ 0x41
 800267a:	fa00 f203 	lsl.w	r2, r0, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002686:	4b22      	ldr	r3, [pc, #136]	@ (8002710 <HAL_ADC_ConfigChannel+0x234>)
 8002688:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a21      	ldr	r2, [pc, #132]	@ (8002714 <HAL_ADC_ConfigChannel+0x238>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d109      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x1cc>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b12      	cmp	r3, #18
 800269a:	d105      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a19      	ldr	r2, [pc, #100]	@ (8002714 <HAL_ADC_ConfigChannel+0x238>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d123      	bne.n	80026fa <HAL_ADC_ConfigChannel+0x21e>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2b10      	cmp	r3, #16
 80026b8:	d003      	beq.n	80026c2 <HAL_ADC_ConfigChannel+0x1e6>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2b11      	cmp	r3, #17
 80026c0:	d11b      	bne.n	80026fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b10      	cmp	r3, #16
 80026d4:	d111      	bne.n	80026fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <HAL_ADC_ConfigChannel+0x23c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a10      	ldr	r2, [pc, #64]	@ (800271c <HAL_ADC_ConfigChannel+0x240>)
 80026dc:	fba2 2303 	umull	r2, r3, r2, r3
 80026e0:	0c9a      	lsrs	r2, r3, #18
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80026ec:	e002      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f9      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	40012300 	.word	0x40012300
 8002714:	40012000 	.word	0x40012000
 8002718:	20000004 	.word	0x20000004
 800271c:	431bde83 	.word	0x431bde83

08002720 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002728:	4b79      	ldr	r3, [pc, #484]	@ (8002910 <ADC_Init+0x1f0>)
 800272a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	431a      	orrs	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002754:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6859      	ldr	r1, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	021a      	lsls	r2, r3, #8
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002778:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6859      	ldr	r1, [r3, #4]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800279a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6899      	ldr	r1, [r3, #8]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b2:	4a58      	ldr	r2, [pc, #352]	@ (8002914 <ADC_Init+0x1f4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d022      	beq.n	80027fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6899      	ldr	r1, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6899      	ldr	r1, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	e00f      	b.n	800281e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800280c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800281c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0202 	bic.w	r2, r2, #2
 800282c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6899      	ldr	r1, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	7e1b      	ldrb	r3, [r3, #24]
 8002838:	005a      	lsls	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d01b      	beq.n	8002884 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800285a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800286a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6859      	ldr	r1, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	3b01      	subs	r3, #1
 8002878:	035a      	lsls	r2, r3, #13
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	e007      	b.n	8002894 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002892:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	051a      	lsls	r2, r3, #20
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6899      	ldr	r1, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028d6:	025a      	lsls	r2, r3, #9
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6899      	ldr	r1, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	029a      	lsls	r2, r3, #10
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	609a      	str	r2, [r3, #8]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40012300 	.word	0x40012300
 8002914:	0f000001 	.word	0x0f000001

08002918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002928:	4b0c      	ldr	r3, [pc, #48]	@ (800295c <__NVIC_SetPriorityGrouping+0x44>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002934:	4013      	ands	r3, r2
 8002936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800294a:	4a04      	ldr	r2, [pc, #16]	@ (800295c <__NVIC_SetPriorityGrouping+0x44>)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	60d3      	str	r3, [r2, #12]
}
 8002950:	bf00      	nop
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	e000ed00 	.word	0xe000ed00

08002960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002964:	4b04      	ldr	r3, [pc, #16]	@ (8002978 <__NVIC_GetPriorityGrouping+0x18>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	0a1b      	lsrs	r3, r3, #8
 800296a:	f003 0307 	and.w	r3, r3, #7
}
 800296e:	4618      	mov	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298a:	2b00      	cmp	r3, #0
 800298c:	db0b      	blt.n	80029a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	f003 021f 	and.w	r2, r3, #31
 8002994:	4907      	ldr	r1, [pc, #28]	@ (80029b4 <__NVIC_EnableIRQ+0x38>)
 8002996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299a:	095b      	lsrs	r3, r3, #5
 800299c:	2001      	movs	r0, #1
 800299e:	fa00 f202 	lsl.w	r2, r0, r2
 80029a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	e000e100 	.word	0xe000e100

080029b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	db0a      	blt.n	80029e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	490c      	ldr	r1, [pc, #48]	@ (8002a04 <__NVIC_SetPriority+0x4c>)
 80029d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d6:	0112      	lsls	r2, r2, #4
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	440b      	add	r3, r1
 80029dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029e0:	e00a      	b.n	80029f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	4908      	ldr	r1, [pc, #32]	@ (8002a08 <__NVIC_SetPriority+0x50>)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	3b04      	subs	r3, #4
 80029f0:	0112      	lsls	r2, r2, #4
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	440b      	add	r3, r1
 80029f6:	761a      	strb	r2, [r3, #24]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	e000e100 	.word	0xe000e100
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	@ 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f1c3 0307 	rsb	r3, r3, #7
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	bf28      	it	cs
 8002a2a:	2304      	movcs	r3, #4
 8002a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3304      	adds	r3, #4
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	d902      	bls.n	8002a3c <NVIC_EncodePriority+0x30>
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3b03      	subs	r3, #3
 8002a3a:	e000      	b.n	8002a3e <NVIC_EncodePriority+0x32>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	f04f 32ff 	mov.w	r2, #4294967295
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	401a      	ands	r2, r3
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a54:	f04f 31ff 	mov.w	r1, #4294967295
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5e:	43d9      	mvns	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	4313      	orrs	r3, r2
         );
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3724      	adds	r7, #36	@ 0x24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a84:	d301      	bcc.n	8002a8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a86:	2301      	movs	r3, #1
 8002a88:	e00f      	b.n	8002aaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab4 <SysTick_Config+0x40>)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a92:	210f      	movs	r1, #15
 8002a94:	f04f 30ff 	mov.w	r0, #4294967295
 8002a98:	f7ff ff8e 	bl	80029b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a9c:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <SysTick_Config+0x40>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aa2:	4b04      	ldr	r3, [pc, #16]	@ (8002ab4 <SysTick_Config+0x40>)
 8002aa4:	2207      	movs	r2, #7
 8002aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	e000e010 	.word	0xe000e010

08002ab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f7ff ff29 	bl	8002918 <__NVIC_SetPriorityGrouping>
}
 8002ac6:	bf00      	nop
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b086      	sub	sp, #24
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	60b9      	str	r1, [r7, #8]
 8002ad8:	607a      	str	r2, [r7, #4]
 8002ada:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ae0:	f7ff ff3e 	bl	8002960 <__NVIC_GetPriorityGrouping>
 8002ae4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	68b9      	ldr	r1, [r7, #8]
 8002aea:	6978      	ldr	r0, [r7, #20]
 8002aec:	f7ff ff8e 	bl	8002a0c <NVIC_EncodePriority>
 8002af0:	4602      	mov	r2, r0
 8002af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af6:	4611      	mov	r1, r2
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ff5d 	bl	80029b8 <__NVIC_SetPriority>
}
 8002afe:	bf00      	nop
 8002b00:	3718      	adds	r7, #24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff ff31 	bl	800297c <__NVIC_EnableIRQ>
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b082      	sub	sp, #8
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff ffa2 	bl	8002a74 <SysTick_Config>
 8002b30:	4603      	mov	r3, r0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
	...

08002b3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b089      	sub	sp, #36	@ 0x24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b52:	2300      	movs	r3, #0
 8002b54:	61fb      	str	r3, [r7, #28]
 8002b56:	e16b      	b.n	8002e30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b58:	2201      	movs	r2, #1
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	f040 815a 	bne.w	8002e2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d005      	beq.n	8002b8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d130      	bne.n	8002bf0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	2203      	movs	r2, #3
 8002b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9e:	43db      	mvns	r3, r3
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68da      	ldr	r2, [r3, #12]
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	091b      	lsrs	r3, r3, #4
 8002bda:	f003 0201 	and.w	r2, r3, #1
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 0303 	and.w	r3, r3, #3
 8002bf8:	2b03      	cmp	r3, #3
 8002bfa:	d017      	beq.n	8002c2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	2203      	movs	r2, #3
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d123      	bne.n	8002c80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	08da      	lsrs	r2, r3, #3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3208      	adds	r2, #8
 8002c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	220f      	movs	r2, #15
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	08da      	lsrs	r2, r3, #3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3208      	adds	r2, #8
 8002c7a:	69b9      	ldr	r1, [r7, #24]
 8002c7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	2203      	movs	r2, #3
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	4013      	ands	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f003 0203 	and.w	r2, r3, #3
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 80b4 	beq.w	8002e2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	4b60      	ldr	r3, [pc, #384]	@ (8002e48 <HAL_GPIO_Init+0x30c>)
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cca:	4a5f      	ldr	r2, [pc, #380]	@ (8002e48 <HAL_GPIO_Init+0x30c>)
 8002ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8002e48 <HAL_GPIO_Init+0x30c>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cde:	4a5b      	ldr	r2, [pc, #364]	@ (8002e4c <HAL_GPIO_Init+0x310>)
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	089b      	lsrs	r3, r3, #2
 8002ce4:	3302      	adds	r3, #2
 8002ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	220f      	movs	r2, #15
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a52      	ldr	r2, [pc, #328]	@ (8002e50 <HAL_GPIO_Init+0x314>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d02b      	beq.n	8002d62 <HAL_GPIO_Init+0x226>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a51      	ldr	r2, [pc, #324]	@ (8002e54 <HAL_GPIO_Init+0x318>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d025      	beq.n	8002d5e <HAL_GPIO_Init+0x222>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a50      	ldr	r2, [pc, #320]	@ (8002e58 <HAL_GPIO_Init+0x31c>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d01f      	beq.n	8002d5a <HAL_GPIO_Init+0x21e>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002e5c <HAL_GPIO_Init+0x320>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d019      	beq.n	8002d56 <HAL_GPIO_Init+0x21a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4e      	ldr	r2, [pc, #312]	@ (8002e60 <HAL_GPIO_Init+0x324>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d013      	beq.n	8002d52 <HAL_GPIO_Init+0x216>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a4d      	ldr	r2, [pc, #308]	@ (8002e64 <HAL_GPIO_Init+0x328>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d00d      	beq.n	8002d4e <HAL_GPIO_Init+0x212>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a4c      	ldr	r2, [pc, #304]	@ (8002e68 <HAL_GPIO_Init+0x32c>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d007      	beq.n	8002d4a <HAL_GPIO_Init+0x20e>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e6c <HAL_GPIO_Init+0x330>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d101      	bne.n	8002d46 <HAL_GPIO_Init+0x20a>
 8002d42:	2307      	movs	r3, #7
 8002d44:	e00e      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d46:	2308      	movs	r3, #8
 8002d48:	e00c      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d4a:	2306      	movs	r3, #6
 8002d4c:	e00a      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d4e:	2305      	movs	r3, #5
 8002d50:	e008      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d52:	2304      	movs	r3, #4
 8002d54:	e006      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d56:	2303      	movs	r3, #3
 8002d58:	e004      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	e002      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e000      	b.n	8002d64 <HAL_GPIO_Init+0x228>
 8002d62:	2300      	movs	r3, #0
 8002d64:	69fa      	ldr	r2, [r7, #28]
 8002d66:	f002 0203 	and.w	r2, r2, #3
 8002d6a:	0092      	lsls	r2, r2, #2
 8002d6c:	4093      	lsls	r3, r2
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d74:	4935      	ldr	r1, [pc, #212]	@ (8002e4c <HAL_GPIO_Init+0x310>)
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	089b      	lsrs	r3, r3, #2
 8002d7a:	3302      	adds	r3, #2
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d82:	4b3b      	ldr	r3, [pc, #236]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002da6:	4a32      	ldr	r2, [pc, #200]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dac:	4b30      	ldr	r3, [pc, #192]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4013      	ands	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dd0:	4a27      	ldr	r2, [pc, #156]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dd6:	4b26      	ldr	r3, [pc, #152]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	43db      	mvns	r3, r3
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4013      	ands	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dfa:	4a1d      	ldr	r2, [pc, #116]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e00:	4b1b      	ldr	r3, [pc, #108]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e24:	4a12      	ldr	r2, [pc, #72]	@ (8002e70 <HAL_GPIO_Init+0x334>)
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	61fb      	str	r3, [r7, #28]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	2b0f      	cmp	r3, #15
 8002e34:	f67f ae90 	bls.w	8002b58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	3724      	adds	r7, #36	@ 0x24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40013800 	.word	0x40013800
 8002e50:	40020000 	.word	0x40020000
 8002e54:	40020400 	.word	0x40020400
 8002e58:	40020800 	.word	0x40020800
 8002e5c:	40020c00 	.word	0x40020c00
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40021400 	.word	0x40021400
 8002e68:	40021800 	.word	0x40021800
 8002e6c:	40021c00 	.word	0x40021c00
 8002e70:	40013c00 	.word	0x40013c00

08002e74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691a      	ldr	r2, [r3, #16]
 8002e84:	887b      	ldrh	r3, [r7, #2]
 8002e86:	4013      	ands	r3, r2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	73fb      	strb	r3, [r7, #15]
 8002e90:	e001      	b.n	8002e96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e92:	2300      	movs	r3, #0
 8002e94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	807b      	strh	r3, [r7, #2]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eb4:	787b      	ldrb	r3, [r7, #1]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eba:	887a      	ldrh	r2, [r7, #2]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ec0:	e003      	b.n	8002eca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ec2:	887b      	ldrh	r3, [r7, #2]
 8002ec4:	041a      	lsls	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	619a      	str	r2, [r3, #24]
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b086      	sub	sp, #24
 8002eda:	af02      	add	r7, sp, #8
 8002edc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e059      	b.n	8002f9c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d106      	bne.n	8002f08 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f006 ffb8 	bl	8009e78 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f16:	d102      	bne.n	8002f1e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f003 fdc5 	bl	8006ab2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6818      	ldr	r0, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	7c1a      	ldrb	r2, [r3, #16]
 8002f30:	f88d 2000 	strb.w	r2, [sp]
 8002f34:	3304      	adds	r3, #4
 8002f36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f38:	f003 fd46 	bl	80069c8 <USB_CoreInit>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e026      	b.n	8002f9c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2101      	movs	r1, #1
 8002f54:	4618      	mov	r0, r3
 8002f56:	f003 fdbd 	bl	8006ad4 <USB_SetCurrentMode>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d005      	beq.n	8002f6c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e017      	b.n	8002f9c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6818      	ldr	r0, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	7c1a      	ldrb	r2, [r3, #16]
 8002f74:	f88d 2000 	strb.w	r2, [sp]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f7c:	f003 ff66 	bl	8006e4c <USB_HostInit>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d005      	beq.n	8002f92 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e004      	b.n	8002f9c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002fa4:	b590      	push	{r4, r7, lr}
 8002fa6:	b08b      	sub	sp, #44	@ 0x2c
 8002fa8:	af04      	add	r7, sp, #16
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	4608      	mov	r0, r1
 8002fae:	4611      	mov	r1, r2
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	70fb      	strb	r3, [r7, #3]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	70bb      	strb	r3, [r7, #2]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002fbe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002fc0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_HCD_HC_Init+0x2c>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e09d      	b.n	800310c <HAL_HCD_HC_Init+0x168>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002fd8:	78fa      	ldrb	r2, [r7, #3]
 8002fda:	6879      	ldr	r1, [r7, #4]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	1a9b      	subs	r3, r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	3319      	adds	r3, #25
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	1a9b      	subs	r3, r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3314      	adds	r3, #20
 8002ffc:	787a      	ldrb	r2, [r7, #1]
 8002ffe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003000:	78fa      	ldrb	r2, [r7, #3]
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	011b      	lsls	r3, r3, #4
 8003008:	1a9b      	subs	r3, r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	3315      	adds	r3, #21
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003014:	78fa      	ldrb	r2, [r7, #3]
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	4613      	mov	r3, r2
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	1a9b      	subs	r3, r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	3326      	adds	r3, #38	@ 0x26
 8003024:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003028:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	78bb      	ldrb	r3, [r7, #2]
 800302e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003032:	b2d8      	uxtb	r0, r3
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	1a9b      	subs	r3, r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	440b      	add	r3, r1
 8003040:	3316      	adds	r3, #22
 8003042:	4602      	mov	r2, r0
 8003044:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	4619      	mov	r1, r3
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 fba4 	bl	8003798 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003050:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003054:	2b00      	cmp	r3, #0
 8003056:	da0a      	bge.n	800306e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	3317      	adds	r3, #23
 8003068:	2201      	movs	r2, #1
 800306a:	701a      	strb	r2, [r3, #0]
 800306c:	e009      	b.n	8003082 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	3317      	adds	r3, #23
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f004 f844 	bl	8007114 <USB_GetHostSpeed>
 800308c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800308e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003092:	2b01      	cmp	r3, #1
 8003094:	d10b      	bne.n	80030ae <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003096:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800309a:	2b01      	cmp	r3, #1
 800309c:	d107      	bne.n	80030ae <HAL_HCD_HC_Init+0x10a>
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d104      	bne.n	80030ae <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2bbc      	cmp	r3, #188	@ 0xbc
 80030a8:	d901      	bls.n	80030ae <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80030aa:	23bc      	movs	r3, #188	@ 0xbc
 80030ac:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	3318      	adds	r3, #24
 80030be:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80030c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	b298      	uxth	r0, r3
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	3328      	adds	r3, #40	@ 0x28
 80030d8:	4602      	mov	r2, r0
 80030da:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	787c      	ldrb	r4, [r7, #1]
 80030e6:	78ba      	ldrb	r2, [r7, #2]
 80030e8:	78f9      	ldrb	r1, [r7, #3]
 80030ea:	9302      	str	r3, [sp, #8]
 80030ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	4623      	mov	r3, r4
 80030fa:	f004 f833 	bl	8007164 <USB_HC_Init>
 80030fe:	4603      	mov	r3, r0
 8003100:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800310a:	7bfb      	ldrb	r3, [r7, #15]
}
 800310c:	4618      	mov	r0, r3
 800310e:	371c      	adds	r7, #28
 8003110:	46bd      	mov	sp, r7
 8003112:	bd90      	pop	{r4, r7, pc}

08003114 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	4608      	mov	r0, r1
 800311e:	4611      	mov	r1, r2
 8003120:	461a      	mov	r2, r3
 8003122:	4603      	mov	r3, r0
 8003124:	70fb      	strb	r3, [r7, #3]
 8003126:	460b      	mov	r3, r1
 8003128:	70bb      	strb	r3, [r7, #2]
 800312a:	4613      	mov	r3, r2
 800312c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800312e:	78fa      	ldrb	r2, [r7, #3]
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	4613      	mov	r3, r2
 8003134:	011b      	lsls	r3, r3, #4
 8003136:	1a9b      	subs	r3, r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	3317      	adds	r3, #23
 800313e:	78ba      	ldrb	r2, [r7, #2]
 8003140:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	3326      	adds	r3, #38	@ 0x26
 8003152:	787a      	ldrb	r2, [r7, #1]
 8003154:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003156:	7c3b      	ldrb	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d114      	bne.n	8003186 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	332a      	adds	r3, #42	@ 0x2a
 800316c:	2203      	movs	r2, #3
 800316e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	3319      	adds	r3, #25
 8003180:	7f3a      	ldrb	r2, [r7, #28]
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	e009      	b.n	800319a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003186:	78fa      	ldrb	r2, [r7, #3]
 8003188:	6879      	ldr	r1, [r7, #4]
 800318a:	4613      	mov	r3, r2
 800318c:	011b      	lsls	r3, r3, #4
 800318e:	1a9b      	subs	r3, r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	332a      	adds	r3, #42	@ 0x2a
 8003196:	2202      	movs	r2, #2
 8003198:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800319a:	787b      	ldrb	r3, [r7, #1]
 800319c:	2b03      	cmp	r3, #3
 800319e:	f200 8102 	bhi.w	80033a6 <HAL_HCD_HC_SubmitRequest+0x292>
 80031a2:	a201      	add	r2, pc, #4	@ (adr r2, 80031a8 <HAL_HCD_HC_SubmitRequest+0x94>)
 80031a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a8:	080031b9 	.word	0x080031b9
 80031ac:	08003391 	.word	0x08003391
 80031b0:	0800327d 	.word	0x0800327d
 80031b4:	08003307 	.word	0x08003307
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80031b8:	7c3b      	ldrb	r3, [r7, #16]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	f040 80f5 	bne.w	80033aa <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80031c0:	78bb      	ldrb	r3, [r7, #2]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d12d      	bne.n	8003222 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80031c6:	8b3b      	ldrh	r3, [r7, #24]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80031cc:	78fa      	ldrb	r2, [r7, #3]
 80031ce:	6879      	ldr	r1, [r7, #4]
 80031d0:	4613      	mov	r3, r2
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	1a9b      	subs	r3, r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	440b      	add	r3, r1
 80031da:	333d      	adds	r3, #61	@ 0x3d
 80031dc:	2201      	movs	r2, #1
 80031de:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	333d      	adds	r3, #61	@ 0x3d
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10a      	bne.n	800320c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	332a      	adds	r3, #42	@ 0x2a
 8003206:	2200      	movs	r2, #0
 8003208:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800320a:	e0ce      	b.n	80033aa <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800320c:	78fa      	ldrb	r2, [r7, #3]
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	332a      	adds	r3, #42	@ 0x2a
 800321c:	2202      	movs	r2, #2
 800321e:	701a      	strb	r2, [r3, #0]
      break;
 8003220:	e0c3      	b.n	80033aa <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	1a9b      	subs	r3, r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	331a      	adds	r3, #26
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b01      	cmp	r3, #1
 8003236:	f040 80b8 	bne.w	80033aa <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	333c      	adds	r3, #60	@ 0x3c
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d10a      	bne.n	8003266 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	332a      	adds	r3, #42	@ 0x2a
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
      break;
 8003264:	e0a1      	b.n	80033aa <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	332a      	adds	r3, #42	@ 0x2a
 8003276:	2202      	movs	r2, #2
 8003278:	701a      	strb	r2, [r3, #0]
      break;
 800327a:	e096      	b.n	80033aa <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800327c:	78bb      	ldrb	r3, [r7, #2]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d120      	bne.n	80032c4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003282:	78fa      	ldrb	r2, [r7, #3]
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	4613      	mov	r3, r2
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	1a9b      	subs	r3, r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	440b      	add	r3, r1
 8003290:	333d      	adds	r3, #61	@ 0x3d
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10a      	bne.n	80032ae <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	332a      	adds	r3, #42	@ 0x2a
 80032a8:	2200      	movs	r2, #0
 80032aa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80032ac:	e07e      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032ae:	78fa      	ldrb	r2, [r7, #3]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	1a9b      	subs	r3, r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	440b      	add	r3, r1
 80032bc:	332a      	adds	r3, #42	@ 0x2a
 80032be:	2202      	movs	r2, #2
 80032c0:	701a      	strb	r2, [r3, #0]
      break;
 80032c2:	e073      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	1a9b      	subs	r3, r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	333c      	adds	r3, #60	@ 0x3c
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10a      	bne.n	80032f0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032da:	78fa      	ldrb	r2, [r7, #3]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	011b      	lsls	r3, r3, #4
 80032e2:	1a9b      	subs	r3, r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	332a      	adds	r3, #42	@ 0x2a
 80032ea:	2200      	movs	r2, #0
 80032ec:	701a      	strb	r2, [r3, #0]
      break;
 80032ee:	e05d      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	332a      	adds	r3, #42	@ 0x2a
 8003300:	2202      	movs	r2, #2
 8003302:	701a      	strb	r2, [r3, #0]
      break;
 8003304:	e052      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003306:	78bb      	ldrb	r3, [r7, #2]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d120      	bne.n	800334e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800330c:	78fa      	ldrb	r2, [r7, #3]
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	1a9b      	subs	r3, r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	333d      	adds	r3, #61	@ 0x3d
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10a      	bne.n	8003338 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	332a      	adds	r3, #42	@ 0x2a
 8003332:	2200      	movs	r2, #0
 8003334:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003336:	e039      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	1a9b      	subs	r3, r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	332a      	adds	r3, #42	@ 0x2a
 8003348:	2202      	movs	r2, #2
 800334a:	701a      	strb	r2, [r3, #0]
      break;
 800334c:	e02e      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800334e:	78fa      	ldrb	r2, [r7, #3]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	333c      	adds	r3, #60	@ 0x3c
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10a      	bne.n	800337a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	332a      	adds	r3, #42	@ 0x2a
 8003374:	2200      	movs	r2, #0
 8003376:	701a      	strb	r2, [r3, #0]
      break;
 8003378:	e018      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	332a      	adds	r3, #42	@ 0x2a
 800338a:	2202      	movs	r2, #2
 800338c:	701a      	strb	r2, [r3, #0]
      break;
 800338e:	e00d      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	332a      	adds	r3, #42	@ 0x2a
 80033a0:	2200      	movs	r2, #0
 80033a2:	701a      	strb	r2, [r3, #0]
      break;
 80033a4:	e002      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80033a6:	bf00      	nop
 80033a8:	e000      	b.n	80033ac <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80033aa:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	332c      	adds	r3, #44	@ 0x2c
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80033c0:	78fa      	ldrb	r2, [r7, #3]
 80033c2:	8b39      	ldrh	r1, [r7, #24]
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4403      	add	r3, r0
 80033d0:	3334      	adds	r3, #52	@ 0x34
 80033d2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80033d4:	78fa      	ldrb	r2, [r7, #3]
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	4613      	mov	r3, r2
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	1a9b      	subs	r3, r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	334c      	adds	r3, #76	@ 0x4c
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80033e8:	78fa      	ldrb	r2, [r7, #3]
 80033ea:	6879      	ldr	r1, [r7, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	1a9b      	subs	r3, r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	3338      	adds	r3, #56	@ 0x38
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80033fc:	78fa      	ldrb	r2, [r7, #3]
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	011b      	lsls	r3, r3, #4
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	3315      	adds	r3, #21
 800340c:	78fa      	ldrb	r2, [r7, #3]
 800340e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003410:	78fa      	ldrb	r2, [r7, #3]
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	1a9b      	subs	r3, r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	334d      	adds	r3, #77	@ 0x4d
 8003420:	2200      	movs	r2, #0
 8003422:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6818      	ldr	r0, [r3, #0]
 8003428:	78fa      	ldrb	r2, [r7, #3]
 800342a:	4613      	mov	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	3310      	adds	r3, #16
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	4413      	add	r3, r2
 8003438:	1d19      	adds	r1, r3, #4
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	799b      	ldrb	r3, [r3, #6]
 800343e:	461a      	mov	r2, r3
 8003440:	f003 ffbc 	bl	80073bc <USB_HC_StartXfer>
 8003444:	4603      	mov	r3, r0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop

08003450 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b086      	sub	sp, #24
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f003 fcaa 	bl	8006dc0 <USB_GetMode>
 800346c:	4603      	mov	r3, r0
 800346e:	2b01      	cmp	r3, #1
 8003470:	f040 80fb 	bne.w	800366a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f003 fc6d 	bl	8006d58 <USB_ReadInterrupts>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80f1 	beq.w	8003668 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f003 fc64 	bl	8006d58 <USB_ReadInterrupts>
 8003490:	4603      	mov	r3, r0
 8003492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003496:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800349a:	d104      	bne.n	80034a6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80034a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f003 fc54 	bl	8006d58 <USB_ReadInterrupts>
 80034b0:	4603      	mov	r3, r0
 80034b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034ba:	d104      	bne.n	80034c6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80034c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f003 fc44 	bl	8006d58 <USB_ReadInterrupts>
 80034d0:	4603      	mov	r3, r0
 80034d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034da:	d104      	bne.n	80034e6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80034e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f003 fc34 	bl	8006d58 <USB_ReadInterrupts>
 80034f0:	4603      	mov	r3, r0
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d103      	bne.n	8003502 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2202      	movs	r2, #2
 8003500:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f003 fc26 	bl	8006d58 <USB_ReadInterrupts>
 800350c:	4603      	mov	r3, r0
 800350e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003512:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003516:	d120      	bne.n	800355a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003520:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d113      	bne.n	800355a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003532:	2110      	movs	r1, #16
 8003534:	6938      	ldr	r0, [r7, #16]
 8003536:	f003 fb19 	bl	8006b6c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800353a:	6938      	ldr	r0, [r7, #16]
 800353c:	f003 fb48 	bl	8006bd0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	7a5b      	ldrb	r3, [r3, #9]
 8003544:	2b02      	cmp	r3, #2
 8003546:	d105      	bne.n	8003554 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2101      	movs	r1, #1
 800354e:	4618      	mov	r0, r3
 8003550:	f003 fd40 	bl	8006fd4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f006 fd0d 	bl	8009f74 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f003 fbfa 	bl	8006d58 <USB_ReadInterrupts>
 8003564:	4603      	mov	r3, r0
 8003566:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800356a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800356e:	d102      	bne.n	8003576 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f001 fd4d 	bl	8005010 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f003 fbec 	bl	8006d58 <USB_ReadInterrupts>
 8003580:	4603      	mov	r3, r0
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	2b08      	cmp	r3, #8
 8003588:	d106      	bne.n	8003598 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f006 fcd6 	bl	8009f3c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2208      	movs	r2, #8
 8003596:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f003 fbdb 	bl	8006d58 <USB_ReadInterrupts>
 80035a2:	4603      	mov	r3, r0
 80035a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80035ac:	d139      	bne.n	8003622 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f004 f97c 	bl	80078b0 <USB_HC_ReadInterrupt>
 80035b8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	e025      	b.n	800360c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f003 030f 	and.w	r3, r3, #15
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	fa22 f303 	lsr.w	r3, r2, r3
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d018      	beq.n	8003606 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	015a      	lsls	r2, r3, #5
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4413      	add	r3, r2
 80035dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035ea:	d106      	bne.n	80035fa <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	4619      	mov	r1, r3
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f905 	bl	8003802 <HCD_HC_IN_IRQHandler>
 80035f8:	e005      	b.n	8003606 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	4619      	mov	r1, r3
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 ff67 	bl	80044d4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	3301      	adds	r3, #1
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	795b      	ldrb	r3, [r3, #5]
 8003610:	461a      	mov	r2, r3
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	4293      	cmp	r3, r2
 8003616:	d3d3      	bcc.n	80035c0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003620:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f003 fb96 	bl	8006d58 <USB_ReadInterrupts>
 800362c:	4603      	mov	r3, r0
 800362e:	f003 0310 	and.w	r3, r3, #16
 8003632:	2b10      	cmp	r3, #16
 8003634:	d101      	bne.n	800363a <HAL_HCD_IRQHandler+0x1ea>
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <HAL_HCD_IRQHandler+0x1ec>
 800363a:	2300      	movs	r3, #0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d014      	beq.n	800366a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699a      	ldr	r2, [r3, #24]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0210 	bic.w	r2, r2, #16
 800364e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f001 fbfe 	bl	8004e52 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	699a      	ldr	r2, [r3, #24]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0210 	orr.w	r2, r2, #16
 8003664:	619a      	str	r2, [r3, #24]
 8003666:	e000      	b.n	800366a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003668:	bf00      	nop
    }
  }
}
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_HCD_Start+0x16>
 8003682:	2302      	movs	r3, #2
 8003684:	e013      	b.n	80036ae <HAL_HCD_Start+0x3e>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2101      	movs	r1, #1
 8003694:	4618      	mov	r0, r3
 8003696:	f003 fd04 	bl	80070a2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f003 f9f6 	bl	8006a90 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b082      	sub	sp, #8
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d101      	bne.n	80036cc <HAL_HCD_Stop+0x16>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e00d      	b.n	80036e8 <HAL_HCD_Stop+0x32>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f004 fa57 	bl	8007b8c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f003 fca6 	bl	800704e <USB_ResetPort>
 8003702:	4603      	mov	r3, r0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	4613      	mov	r3, r2
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	1a9b      	subs	r3, r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	334c      	adds	r3, #76	@ 0x4c
 8003728:	781b      	ldrb	r3, [r3, #0]
}
 800372a:	4618      	mov	r0, r3
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
 800373e:	460b      	mov	r3, r1
 8003740:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	3338      	adds	r3, #56	@ 0x38
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f003 fce8 	bl	8007142 <USB_GetCurrentFrame>
 8003772:	4603      	mov	r3, r0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f003 fcc3 	bl	8007114 <USB_GetHostSpeed>
 800378e:	4603      	mov	r3, r0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3708      	adds	r7, #8
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80037a4:	78fa      	ldrb	r2, [r7, #3]
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	4613      	mov	r3, r2
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	331a      	adds	r3, #26
 80037b4:	2200      	movs	r2, #0
 80037b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80037b8:	78fa      	ldrb	r2, [r7, #3]
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	1a9b      	subs	r3, r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	331b      	adds	r3, #27
 80037c8:	2200      	movs	r2, #0
 80037ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80037cc:	78fa      	ldrb	r2, [r7, #3]
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	3325      	adds	r3, #37	@ 0x25
 80037dc:	2200      	movs	r2, #0
 80037de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80037e0:	78fa      	ldrb	r2, [r7, #3]
 80037e2:	6879      	ldr	r1, [r7, #4]
 80037e4:	4613      	mov	r3, r2
 80037e6:	011b      	lsls	r3, r3, #4
 80037e8:	1a9b      	subs	r3, r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	440b      	add	r3, r1
 80037ee:	3324      	adds	r3, #36	@ 0x24
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	b086      	sub	sp, #24
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
 800380a:	460b      	mov	r3, r1
 800380c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	4611      	mov	r1, r2
 8003820:	4618      	mov	r0, r3
 8003822:	f003 faac 	bl	8006d7e <USB_ReadChInterrupts>
 8003826:	4603      	mov	r3, r0
 8003828:	f003 0304 	and.w	r3, r3, #4
 800382c:	2b04      	cmp	r3, #4
 800382e:	d11a      	bne.n	8003866 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003830:	78fb      	ldrb	r3, [r7, #3]
 8003832:	015a      	lsls	r2, r3, #5
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	4413      	add	r3, r2
 8003838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800383c:	461a      	mov	r2, r3
 800383e:	2304      	movs	r3, #4
 8003840:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003842:	78fa      	ldrb	r2, [r7, #3]
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	4613      	mov	r3, r2
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	1a9b      	subs	r3, r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	334d      	adds	r3, #77	@ 0x4d
 8003852:	2207      	movs	r2, #7
 8003854:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	78fa      	ldrb	r2, [r7, #3]
 800385c:	4611      	mov	r1, r2
 800385e:	4618      	mov	r0, r3
 8003860:	f004 f837 	bl	80078d2 <USB_HC_Halt>
 8003864:	e09e      	b.n	80039a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	4611      	mov	r1, r2
 800386e:	4618      	mov	r0, r3
 8003870:	f003 fa85 	bl	8006d7e <USB_ReadChInterrupts>
 8003874:	4603      	mov	r3, r0
 8003876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800387a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800387e:	d11b      	bne.n	80038b8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003880:	78fb      	ldrb	r3, [r7, #3]
 8003882:	015a      	lsls	r2, r3, #5
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	4413      	add	r3, r2
 8003888:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800388c:	461a      	mov	r2, r3
 800388e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003892:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003894:	78fa      	ldrb	r2, [r7, #3]
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	4613      	mov	r3, r2
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	1a9b      	subs	r3, r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	334d      	adds	r3, #77	@ 0x4d
 80038a4:	2208      	movs	r2, #8
 80038a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	78fa      	ldrb	r2, [r7, #3]
 80038ae:	4611      	mov	r1, r2
 80038b0:	4618      	mov	r0, r3
 80038b2:	f004 f80e 	bl	80078d2 <USB_HC_Halt>
 80038b6:	e075      	b.n	80039a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	78fa      	ldrb	r2, [r7, #3]
 80038be:	4611      	mov	r1, r2
 80038c0:	4618      	mov	r0, r3
 80038c2:	f003 fa5c 	bl	8006d7e <USB_ReadChInterrupts>
 80038c6:	4603      	mov	r3, r0
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d11a      	bne.n	8003906 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80038d0:	78fb      	ldrb	r3, [r7, #3]
 80038d2:	015a      	lsls	r2, r3, #5
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4413      	add	r3, r2
 80038d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038dc:	461a      	mov	r2, r3
 80038de:	2308      	movs	r3, #8
 80038e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80038e2:	78fa      	ldrb	r2, [r7, #3]
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	334d      	adds	r3, #77	@ 0x4d
 80038f2:	2206      	movs	r2, #6
 80038f4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	78fa      	ldrb	r2, [r7, #3]
 80038fc:	4611      	mov	r1, r2
 80038fe:	4618      	mov	r0, r3
 8003900:	f003 ffe7 	bl	80078d2 <USB_HC_Halt>
 8003904:	e04e      	b.n	80039a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	4611      	mov	r1, r2
 800390e:	4618      	mov	r0, r3
 8003910:	f003 fa35 	bl	8006d7e <USB_ReadChInterrupts>
 8003914:	4603      	mov	r3, r0
 8003916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800391e:	d11b      	bne.n	8003958 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003920:	78fb      	ldrb	r3, [r7, #3]
 8003922:	015a      	lsls	r2, r3, #5
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	4413      	add	r3, r2
 8003928:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800392c:	461a      	mov	r2, r3
 800392e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003932:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003934:	78fa      	ldrb	r2, [r7, #3]
 8003936:	6879      	ldr	r1, [r7, #4]
 8003938:	4613      	mov	r3, r2
 800393a:	011b      	lsls	r3, r3, #4
 800393c:	1a9b      	subs	r3, r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	440b      	add	r3, r1
 8003942:	334d      	adds	r3, #77	@ 0x4d
 8003944:	2209      	movs	r2, #9
 8003946:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	78fa      	ldrb	r2, [r7, #3]
 800394e:	4611      	mov	r1, r2
 8003950:	4618      	mov	r0, r3
 8003952:	f003 ffbe 	bl	80078d2 <USB_HC_Halt>
 8003956:	e025      	b.n	80039a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	4611      	mov	r1, r2
 8003960:	4618      	mov	r0, r3
 8003962:	f003 fa0c 	bl	8006d7e <USB_ReadChInterrupts>
 8003966:	4603      	mov	r3, r0
 8003968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800396c:	2b80      	cmp	r3, #128	@ 0x80
 800396e:	d119      	bne.n	80039a4 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003970:	78fb      	ldrb	r3, [r7, #3]
 8003972:	015a      	lsls	r2, r3, #5
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	4413      	add	r3, r2
 8003978:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800397c:	461a      	mov	r2, r3
 800397e:	2380      	movs	r3, #128	@ 0x80
 8003980:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003982:	78fa      	ldrb	r2, [r7, #3]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	1a9b      	subs	r3, r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	334d      	adds	r3, #77	@ 0x4d
 8003992:	2207      	movs	r2, #7
 8003994:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	4611      	mov	r1, r2
 800399e:	4618      	mov	r0, r3
 80039a0:	f003 ff97 	bl	80078d2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	78fa      	ldrb	r2, [r7, #3]
 80039aa:	4611      	mov	r1, r2
 80039ac:	4618      	mov	r0, r3
 80039ae:	f003 f9e6 	bl	8006d7e <USB_ReadChInterrupts>
 80039b2:	4603      	mov	r3, r0
 80039b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039bc:	d112      	bne.n	80039e4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	78fa      	ldrb	r2, [r7, #3]
 80039c4:	4611      	mov	r1, r2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f003 ff83 	bl	80078d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80039cc:	78fb      	ldrb	r3, [r7, #3]
 80039ce:	015a      	lsls	r2, r3, #5
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4413      	add	r3, r2
 80039d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d8:	461a      	mov	r2, r3
 80039da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039de:	6093      	str	r3, [r2, #8]
 80039e0:	f000 bd75 	b.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	78fa      	ldrb	r2, [r7, #3]
 80039ea:	4611      	mov	r1, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f003 f9c6 	bl	8006d7e <USB_ReadChInterrupts>
 80039f2:	4603      	mov	r3, r0
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	f040 8128 	bne.w	8003c4e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80039fe:	78fb      	ldrb	r3, [r7, #3]
 8003a00:	015a      	lsls	r2, r3, #5
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4413      	add	r3, r2
 8003a06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	2320      	movs	r3, #32
 8003a0e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003a10:	78fa      	ldrb	r2, [r7, #3]
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	4613      	mov	r3, r2
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	1a9b      	subs	r3, r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	331b      	adds	r3, #27
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d119      	bne.n	8003a5a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a26:	78fa      	ldrb	r2, [r7, #3]
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	1a9b      	subs	r3, r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	331b      	adds	r3, #27
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a3a:	78fb      	ldrb	r3, [r7, #3]
 8003a3c:	015a      	lsls	r2, r3, #5
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	4413      	add	r3, r2
 8003a42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	0151      	lsls	r1, r2, #5
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	440a      	add	r2, r1
 8003a50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a58:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	799b      	ldrb	r3, [r3, #6]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d01b      	beq.n	8003a9a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a62:	78fa      	ldrb	r2, [r7, #3]
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	440b      	add	r3, r1
 8003a70:	3330      	adds	r3, #48	@ 0x30
 8003a72:	6819      	ldr	r1, [r3, #0]
 8003a74:	78fb      	ldrb	r3, [r7, #3]
 8003a76:	015a      	lsls	r2, r3, #5
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a86:	78fa      	ldrb	r2, [r7, #3]
 8003a88:	1ac9      	subs	r1, r1, r3
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	1a9b      	subs	r3, r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4403      	add	r3, r0
 8003a96:	3338      	adds	r3, #56	@ 0x38
 8003a98:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	334d      	adds	r3, #77	@ 0x4d
 8003aaa:	2201      	movs	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	3344      	adds	r3, #68	@ 0x44
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	3326      	adds	r3, #38	@ 0x26
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00a      	beq.n	8003b00 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003aea:	78fa      	ldrb	r2, [r7, #3]
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	011b      	lsls	r3, r3, #4
 8003af2:	1a9b      	subs	r3, r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	440b      	add	r3, r1
 8003af8:	3326      	adds	r3, #38	@ 0x26
 8003afa:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d110      	bne.n	8003b22 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	78fa      	ldrb	r2, [r7, #3]
 8003b06:	4611      	mov	r1, r2
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f003 fee2 	bl	80078d2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003b0e:	78fb      	ldrb	r3, [r7, #3]
 8003b10:	015a      	lsls	r2, r3, #5
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	4413      	add	r3, r2
 8003b16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	2310      	movs	r3, #16
 8003b1e:	6093      	str	r3, [r2, #8]
 8003b20:	e03d      	b.n	8003b9e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	3326      	adds	r3, #38	@ 0x26
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d00a      	beq.n	8003b4e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003b38:	78fa      	ldrb	r2, [r7, #3]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	1a9b      	subs	r3, r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	3326      	adds	r3, #38	@ 0x26
 8003b48:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d127      	bne.n	8003b9e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	78fa      	ldrb	r2, [r7, #3]
 8003b5e:	0151      	lsls	r1, r2, #5
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	440a      	add	r2, r1
 8003b64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b68:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b6c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b6e:	78fa      	ldrb	r2, [r7, #3]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	334c      	adds	r3, #76	@ 0x4c
 8003b7e:	2201      	movs	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b82:	78fa      	ldrb	r2, [r7, #3]
 8003b84:	6879      	ldr	r1, [r7, #4]
 8003b86:	4613      	mov	r3, r2
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	1a9b      	subs	r3, r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	440b      	add	r3, r1
 8003b90:	334c      	adds	r3, #76	@ 0x4c
 8003b92:	781a      	ldrb	r2, [r3, #0]
 8003b94:	78fb      	ldrb	r3, [r7, #3]
 8003b96:	4619      	mov	r1, r3
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f006 f9f9 	bl	8009f90 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	799b      	ldrb	r3, [r3, #6]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d13b      	bne.n	8003c1e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003ba6:	78fa      	ldrb	r2, [r7, #3]
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	3338      	adds	r3, #56	@ 0x38
 8003bb6:	6819      	ldr	r1, [r3, #0]
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4403      	add	r3, r0
 8003bc6:	3328      	adds	r3, #40	@ 0x28
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	440b      	add	r3, r1
 8003bcc:	1e59      	subs	r1, r3, #1
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	1a9b      	subs	r3, r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	4403      	add	r3, r0
 8003bdc:	3328      	adds	r3, #40	@ 0x28
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 8470 	beq.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003bee:	78fa      	ldrb	r2, [r7, #3]
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	1a9b      	subs	r3, r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	440b      	add	r3, r1
 8003bfc:	333c      	adds	r3, #60	@ 0x3c
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	f083 0301 	eor.w	r3, r3, #1
 8003c06:	b2d8      	uxtb	r0, r3
 8003c08:	6879      	ldr	r1, [r7, #4]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	1a9b      	subs	r3, r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	333c      	adds	r3, #60	@ 0x3c
 8003c16:	4602      	mov	r2, r0
 8003c18:	701a      	strb	r2, [r3, #0]
 8003c1a:	f000 bc58 	b.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	333c      	adds	r3, #60	@ 0x3c
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	78fa      	ldrb	r2, [r7, #3]
 8003c32:	f083 0301 	eor.w	r3, r3, #1
 8003c36:	b2d8      	uxtb	r0, r3
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	011b      	lsls	r3, r3, #4
 8003c3e:	1a9b      	subs	r3, r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	333c      	adds	r3, #60	@ 0x3c
 8003c46:	4602      	mov	r2, r0
 8003c48:	701a      	strb	r2, [r3, #0]
 8003c4a:	f000 bc40 	b.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	4611      	mov	r1, r2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f003 f891 	bl	8006d7e <USB_ReadChInterrupts>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f003 0320 	and.w	r3, r3, #32
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	d131      	bne.n	8003cca <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003c66:	78fb      	ldrb	r3, [r7, #3]
 8003c68:	015a      	lsls	r2, r3, #5
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c72:	461a      	mov	r2, r3
 8003c74:	2320      	movs	r3, #32
 8003c76:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003c78:	78fa      	ldrb	r2, [r7, #3]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	1a9b      	subs	r3, r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	331a      	adds	r3, #26
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	f040 841f 	bne.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003c90:	78fa      	ldrb	r2, [r7, #3]
 8003c92:	6879      	ldr	r1, [r7, #4]
 8003c94:	4613      	mov	r3, r2
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	1a9b      	subs	r3, r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	331b      	adds	r3, #27
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003ca4:	78fa      	ldrb	r2, [r7, #3]
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	1a9b      	subs	r3, r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	334d      	adds	r3, #77	@ 0x4d
 8003cb4:	2203      	movs	r2, #3
 8003cb6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	78fa      	ldrb	r2, [r7, #3]
 8003cbe:	4611      	mov	r1, r2
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f003 fe06 	bl	80078d2 <USB_HC_Halt>
 8003cc6:	f000 bc02 	b.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	78fa      	ldrb	r2, [r7, #3]
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f003 f853 	bl	8006d7e <USB_ReadChInterrupts>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	f040 8305 	bne.w	80042ee <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003ce4:	78fb      	ldrb	r3, [r7, #3]
 8003ce6:	015a      	lsls	r2, r3, #5
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	4413      	add	r3, r2
 8003cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	440b      	add	r3, r1
 8003d04:	334d      	adds	r3, #77	@ 0x4d
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d114      	bne.n	8003d36 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d0c:	78fa      	ldrb	r2, [r7, #3]
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	011b      	lsls	r3, r3, #4
 8003d14:	1a9b      	subs	r3, r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	334d      	adds	r3, #77	@ 0x4d
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003d20:	78fa      	ldrb	r2, [r7, #3]
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	4613      	mov	r3, r2
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	1a9b      	subs	r3, r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	334c      	adds	r3, #76	@ 0x4c
 8003d30:	2201      	movs	r2, #1
 8003d32:	701a      	strb	r2, [r3, #0]
 8003d34:	e2cc      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003d36:	78fa      	ldrb	r2, [r7, #3]
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	1a9b      	subs	r3, r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	440b      	add	r3, r1
 8003d44:	334d      	adds	r3, #77	@ 0x4d
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b06      	cmp	r3, #6
 8003d4a:	d114      	bne.n	8003d76 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	334d      	adds	r3, #77	@ 0x4d
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003d60:	78fa      	ldrb	r2, [r7, #3]
 8003d62:	6879      	ldr	r1, [r7, #4]
 8003d64:	4613      	mov	r3, r2
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	1a9b      	subs	r3, r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	334c      	adds	r3, #76	@ 0x4c
 8003d70:	2205      	movs	r2, #5
 8003d72:	701a      	strb	r2, [r3, #0]
 8003d74:	e2ac      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	334d      	adds	r3, #77	@ 0x4d
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b07      	cmp	r3, #7
 8003d8a:	d00b      	beq.n	8003da4 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003d8c:	78fa      	ldrb	r2, [r7, #3]
 8003d8e:	6879      	ldr	r1, [r7, #4]
 8003d90:	4613      	mov	r3, r2
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	1a9b      	subs	r3, r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	334d      	adds	r3, #77	@ 0x4d
 8003d9c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d9e:	2b09      	cmp	r3, #9
 8003da0:	f040 80a6 	bne.w	8003ef0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003da4:	78fa      	ldrb	r2, [r7, #3]
 8003da6:	6879      	ldr	r1, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	334d      	adds	r3, #77	@ 0x4d
 8003db4:	2202      	movs	r2, #2
 8003db6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	3344      	adds	r3, #68	@ 0x44
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	1c59      	adds	r1, r3, #1
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	1a9b      	subs	r3, r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	4403      	add	r3, r0
 8003dd8:	3344      	adds	r3, #68	@ 0x44
 8003dda:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	4613      	mov	r3, r2
 8003de2:	011b      	lsls	r3, r3, #4
 8003de4:	1a9b      	subs	r3, r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	3344      	adds	r3, #68	@ 0x44
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d943      	bls.n	8003e7a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003df2:	78fa      	ldrb	r2, [r7, #3]
 8003df4:	6879      	ldr	r1, [r7, #4]
 8003df6:	4613      	mov	r3, r2
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	440b      	add	r3, r1
 8003e00:	3344      	adds	r3, #68	@ 0x44
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	1a9b      	subs	r3, r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	331a      	adds	r3, #26
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d123      	bne.n	8003e64 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	4613      	mov	r3, r2
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	1a9b      	subs	r3, r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	331b      	adds	r3, #27
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003e30:	78fa      	ldrb	r2, [r7, #3]
 8003e32:	6879      	ldr	r1, [r7, #4]
 8003e34:	4613      	mov	r3, r2
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	1a9b      	subs	r3, r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	331c      	adds	r3, #28
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e44:	78fb      	ldrb	r3, [r7, #3]
 8003e46:	015a      	lsls	r2, r3, #5
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	78fa      	ldrb	r2, [r7, #3]
 8003e54:	0151      	lsls	r1, r2, #5
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	440a      	add	r2, r1
 8003e5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e62:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e64:	78fa      	ldrb	r2, [r7, #3]
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	334c      	adds	r3, #76	@ 0x4c
 8003e74:	2204      	movs	r2, #4
 8003e76:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e78:	e229      	b.n	80042ce <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	1a9b      	subs	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	440b      	add	r3, r1
 8003e88:	334c      	adds	r3, #76	@ 0x4c
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e8e:	78fa      	ldrb	r2, [r7, #3]
 8003e90:	6879      	ldr	r1, [r7, #4]
 8003e92:	4613      	mov	r3, r2
 8003e94:	011b      	lsls	r3, r3, #4
 8003e96:	1a9b      	subs	r3, r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	440b      	add	r3, r1
 8003e9c:	3326      	adds	r3, #38	@ 0x26
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00b      	beq.n	8003ebc <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ea4:	78fa      	ldrb	r2, [r7, #3]
 8003ea6:	6879      	ldr	r1, [r7, #4]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	011b      	lsls	r3, r3, #4
 8003eac:	1a9b      	subs	r3, r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	440b      	add	r3, r1
 8003eb2:	3326      	adds	r3, #38	@ 0x26
 8003eb4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	f040 8209 	bne.w	80042ce <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ebc:	78fb      	ldrb	r3, [r7, #3]
 8003ebe:	015a      	lsls	r2, r3, #5
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ed2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003eda:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003edc:	78fb      	ldrb	r3, [r7, #3]
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee8:	461a      	mov	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003eee:	e1ee      	b.n	80042ce <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003ef0:	78fa      	ldrb	r2, [r7, #3]
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	1a9b      	subs	r3, r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	334d      	adds	r3, #77	@ 0x4d
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	2b05      	cmp	r3, #5
 8003f04:	f040 80c8 	bne.w	8004098 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f08:	78fa      	ldrb	r2, [r7, #3]
 8003f0a:	6879      	ldr	r1, [r7, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	440b      	add	r3, r1
 8003f16:	334d      	adds	r3, #77	@ 0x4d
 8003f18:	2202      	movs	r2, #2
 8003f1a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	4613      	mov	r3, r2
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	331b      	adds	r3, #27
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	f040 81ce 	bne.w	80042d0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	3326      	adds	r3, #38	@ 0x26
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d16b      	bne.n	8004022 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003f4a:	78fa      	ldrb	r2, [r7, #3]
 8003f4c:	6879      	ldr	r1, [r7, #4]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	1a9b      	subs	r3, r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	3348      	adds	r3, #72	@ 0x48
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	1c59      	adds	r1, r3, #1
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4403      	add	r3, r0
 8003f6a:	3348      	adds	r3, #72	@ 0x48
 8003f6c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003f6e:	78fa      	ldrb	r2, [r7, #3]
 8003f70:	6879      	ldr	r1, [r7, #4]
 8003f72:	4613      	mov	r3, r2
 8003f74:	011b      	lsls	r3, r3, #4
 8003f76:	1a9b      	subs	r3, r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	440b      	add	r3, r1
 8003f7c:	3348      	adds	r3, #72	@ 0x48
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d943      	bls.n	800400c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003f84:	78fa      	ldrb	r2, [r7, #3]
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	1a9b      	subs	r3, r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	3348      	adds	r3, #72	@ 0x48
 8003f94:	2200      	movs	r2, #0
 8003f96:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003f98:	78fa      	ldrb	r2, [r7, #3]
 8003f9a:	6879      	ldr	r1, [r7, #4]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	011b      	lsls	r3, r3, #4
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	331b      	adds	r3, #27
 8003fa8:	2200      	movs	r2, #0
 8003faa:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	3344      	adds	r3, #68	@ 0x44
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d809      	bhi.n	8003fd6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	331c      	adds	r3, #28
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003fd6:	78fb      	ldrb	r3, [r7, #3]
 8003fd8:	015a      	lsls	r2, r3, #5
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	4413      	add	r3, r2
 8003fde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	78fa      	ldrb	r2, [r7, #3]
 8003fe6:	0151      	lsls	r1, r2, #5
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	440a      	add	r2, r1
 8003fec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ff0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	334c      	adds	r3, #76	@ 0x4c
 8004006:	2204      	movs	r2, #4
 8004008:	701a      	strb	r2, [r3, #0]
 800400a:	e014      	b.n	8004036 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	334c      	adds	r3, #76	@ 0x4c
 800401c:	2202      	movs	r2, #2
 800401e:	701a      	strb	r2, [r3, #0]
 8004020:	e009      	b.n	8004036 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	334c      	adds	r3, #76	@ 0x4c
 8004032:	2202      	movs	r2, #2
 8004034:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004036:	78fa      	ldrb	r2, [r7, #3]
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	4613      	mov	r3, r2
 800403c:	011b      	lsls	r3, r3, #4
 800403e:	1a9b      	subs	r3, r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	440b      	add	r3, r1
 8004044:	3326      	adds	r3, #38	@ 0x26
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00b      	beq.n	8004064 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800404c:	78fa      	ldrb	r2, [r7, #3]
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	4613      	mov	r3, r2
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	1a9b      	subs	r3, r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	440b      	add	r3, r1
 800405a:	3326      	adds	r3, #38	@ 0x26
 800405c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800405e:	2b02      	cmp	r3, #2
 8004060:	f040 8136 	bne.w	80042d0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004064:	78fb      	ldrb	r3, [r7, #3]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	4413      	add	r3, r2
 800406c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800407a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004082:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004084:	78fb      	ldrb	r3, [r7, #3]
 8004086:	015a      	lsls	r2, r3, #5
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	4413      	add	r3, r2
 800408c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004090:	461a      	mov	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	e11b      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	6879      	ldr	r1, [r7, #4]
 800409c:	4613      	mov	r3, r2
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	334d      	adds	r3, #77	@ 0x4d
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	f040 8081 	bne.w	80041b2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040b0:	78fa      	ldrb	r2, [r7, #3]
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	334d      	adds	r3, #77	@ 0x4d
 80040c0:	2202      	movs	r2, #2
 80040c2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	331b      	adds	r3, #27
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	f040 80fa 	bne.w	80042d0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80040dc:	78fa      	ldrb	r2, [r7, #3]
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	4613      	mov	r3, r2
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	1a9b      	subs	r3, r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	440b      	add	r3, r1
 80040ea:	334c      	adds	r3, #76	@ 0x4c
 80040ec:	2202      	movs	r2, #2
 80040ee:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80040f0:	78fb      	ldrb	r3, [r7, #3]
 80040f2:	015a      	lsls	r2, r3, #5
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4413      	add	r3, r2
 80040f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	78fa      	ldrb	r2, [r7, #3]
 8004100:	0151      	lsls	r1, r2, #5
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	440a      	add	r2, r1
 8004106:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800410a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800410e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004110:	78fb      	ldrb	r3, [r7, #3]
 8004112:	015a      	lsls	r2, r3, #5
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	4413      	add	r3, r2
 8004118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	78fa      	ldrb	r2, [r7, #3]
 8004120:	0151      	lsls	r1, r2, #5
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	440a      	add	r2, r1
 8004126:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800412a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800412e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	015a      	lsls	r2, r3, #5
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	4413      	add	r3, r2
 8004138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	78fa      	ldrb	r2, [r7, #3]
 8004140:	0151      	lsls	r1, r2, #5
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	440a      	add	r2, r1
 8004146:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800414a:	f023 0320 	bic.w	r3, r3, #32
 800414e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004150:	78fa      	ldrb	r2, [r7, #3]
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	4613      	mov	r3, r2
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	1a9b      	subs	r3, r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	3326      	adds	r3, #38	@ 0x26
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00b      	beq.n	800417e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004166:	78fa      	ldrb	r2, [r7, #3]
 8004168:	6879      	ldr	r1, [r7, #4]
 800416a:	4613      	mov	r3, r2
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	1a9b      	subs	r3, r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	440b      	add	r3, r1
 8004174:	3326      	adds	r3, #38	@ 0x26
 8004176:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004178:	2b02      	cmp	r3, #2
 800417a:	f040 80a9 	bne.w	80042d0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800417e:	78fb      	ldrb	r3, [r7, #3]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	4413      	add	r3, r2
 8004186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004194:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800419c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800419e:	78fb      	ldrb	r3, [r7, #3]
 80041a0:	015a      	lsls	r2, r3, #5
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	4413      	add	r3, r2
 80041a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041aa:	461a      	mov	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6013      	str	r3, [r2, #0]
 80041b0:	e08e      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80041b2:	78fa      	ldrb	r2, [r7, #3]
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	1a9b      	subs	r3, r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	334d      	adds	r3, #77	@ 0x4d
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d143      	bne.n	8004250 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041c8:	78fa      	ldrb	r2, [r7, #3]
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	4613      	mov	r3, r2
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	1a9b      	subs	r3, r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	334d      	adds	r3, #77	@ 0x4d
 80041d8:	2202      	movs	r2, #2
 80041da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041dc:	78fa      	ldrb	r2, [r7, #3]
 80041de:	6879      	ldr	r1, [r7, #4]
 80041e0:	4613      	mov	r3, r2
 80041e2:	011b      	lsls	r3, r3, #4
 80041e4:	1a9b      	subs	r3, r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	440b      	add	r3, r1
 80041ea:	334c      	adds	r3, #76	@ 0x4c
 80041ec:	2202      	movs	r2, #2
 80041ee:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	3326      	adds	r3, #38	@ 0x26
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00a      	beq.n	800421c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004206:	78fa      	ldrb	r2, [r7, #3]
 8004208:	6879      	ldr	r1, [r7, #4]
 800420a:	4613      	mov	r3, r2
 800420c:	011b      	lsls	r3, r3, #4
 800420e:	1a9b      	subs	r3, r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	440b      	add	r3, r1
 8004214:	3326      	adds	r3, #38	@ 0x26
 8004216:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004218:	2b02      	cmp	r3, #2
 800421a:	d159      	bne.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4413      	add	r3, r2
 8004224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004232:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800423a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800423c:	78fb      	ldrb	r3, [r7, #3]
 800423e:	015a      	lsls	r2, r3, #5
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	4413      	add	r3, r2
 8004244:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004248:	461a      	mov	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6013      	str	r3, [r2, #0]
 800424e:	e03f      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004250:	78fa      	ldrb	r2, [r7, #3]
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4613      	mov	r3, r2
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	334d      	adds	r3, #77	@ 0x4d
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b08      	cmp	r3, #8
 8004264:	d126      	bne.n	80042b4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004266:	78fa      	ldrb	r2, [r7, #3]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	334d      	adds	r3, #77	@ 0x4d
 8004276:	2202      	movs	r2, #2
 8004278:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800427a:	78fa      	ldrb	r2, [r7, #3]
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	011b      	lsls	r3, r3, #4
 8004282:	1a9b      	subs	r3, r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	3344      	adds	r3, #68	@ 0x44
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	1c59      	adds	r1, r3, #1
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	4613      	mov	r3, r2
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	1a9b      	subs	r3, r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4403      	add	r3, r0
 800429a:	3344      	adds	r3, #68	@ 0x44
 800429c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800429e:	78fa      	ldrb	r2, [r7, #3]
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	334c      	adds	r3, #76	@ 0x4c
 80042ae:	2204      	movs	r2, #4
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e00d      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	440b      	add	r3, r1
 80042c2:	334d      	adds	r3, #77	@ 0x4d
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	f000 8100 	beq.w	80044cc <HCD_HC_IN_IRQHandler+0xcca>
 80042cc:	e000      	b.n	80042d0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042ce:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80042d0:	78fa      	ldrb	r2, [r7, #3]
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	440b      	add	r3, r1
 80042de:	334c      	adds	r3, #76	@ 0x4c
 80042e0:	781a      	ldrb	r2, [r3, #0]
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	4619      	mov	r1, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f005 fe52 	bl	8009f90 <HAL_HCD_HC_NotifyURBChange_Callback>
 80042ec:	e0ef      	b.n	80044ce <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	78fa      	ldrb	r2, [r7, #3]
 80042f4:	4611      	mov	r1, r2
 80042f6:	4618      	mov	r0, r3
 80042f8:	f002 fd41 	bl	8006d7e <USB_ReadChInterrupts>
 80042fc:	4603      	mov	r3, r0
 80042fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004302:	2b40      	cmp	r3, #64	@ 0x40
 8004304:	d12f      	bne.n	8004366 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004306:	78fb      	ldrb	r3, [r7, #3]
 8004308:	015a      	lsls	r2, r3, #5
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	4413      	add	r3, r2
 800430e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004312:	461a      	mov	r2, r3
 8004314:	2340      	movs	r3, #64	@ 0x40
 8004316:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	011b      	lsls	r3, r3, #4
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	334d      	adds	r3, #77	@ 0x4d
 8004328:	2205      	movs	r2, #5
 800432a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	331a      	adds	r3, #26
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d109      	bne.n	8004356 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	4613      	mov	r3, r2
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	440b      	add	r3, r1
 8004350:	3344      	adds	r3, #68	@ 0x44
 8004352:	2200      	movs	r2, #0
 8004354:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	78fa      	ldrb	r2, [r7, #3]
 800435c:	4611      	mov	r1, r2
 800435e:	4618      	mov	r0, r3
 8004360:	f003 fab7 	bl	80078d2 <USB_HC_Halt>
 8004364:	e0b3      	b.n	80044ce <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	4611      	mov	r1, r2
 800436e:	4618      	mov	r0, r3
 8004370:	f002 fd05 	bl	8006d7e <USB_ReadChInterrupts>
 8004374:	4603      	mov	r3, r0
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b10      	cmp	r3, #16
 800437c:	f040 80a7 	bne.w	80044ce <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004380:	78fa      	ldrb	r2, [r7, #3]
 8004382:	6879      	ldr	r1, [r7, #4]
 8004384:	4613      	mov	r3, r2
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	1a9b      	subs	r3, r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	3326      	adds	r3, #38	@ 0x26
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b03      	cmp	r3, #3
 8004394:	d11b      	bne.n	80043ce <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	440b      	add	r3, r1
 80043a4:	3344      	adds	r3, #68	@ 0x44
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80043aa:	78fa      	ldrb	r2, [r7, #3]
 80043ac:	6879      	ldr	r1, [r7, #4]
 80043ae:	4613      	mov	r3, r2
 80043b0:	011b      	lsls	r3, r3, #4
 80043b2:	1a9b      	subs	r3, r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	440b      	add	r3, r1
 80043b8:	334d      	adds	r3, #77	@ 0x4d
 80043ba:	2204      	movs	r2, #4
 80043bc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	4611      	mov	r1, r2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f003 fa83 	bl	80078d2 <USB_HC_Halt>
 80043cc:	e03f      	b.n	800444e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	3326      	adds	r3, #38	@ 0x26
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00a      	beq.n	80043fa <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80043e4:	78fa      	ldrb	r2, [r7, #3]
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	4613      	mov	r3, r2
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	1a9b      	subs	r3, r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	440b      	add	r3, r1
 80043f2:	3326      	adds	r3, #38	@ 0x26
 80043f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d129      	bne.n	800444e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	4613      	mov	r3, r2
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	3344      	adds	r3, #68	@ 0x44
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	799b      	ldrb	r3, [r3, #6]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00a      	beq.n	800442c <HCD_HC_IN_IRQHandler+0xc2a>
 8004416:	78fa      	ldrb	r2, [r7, #3]
 8004418:	6879      	ldr	r1, [r7, #4]
 800441a:	4613      	mov	r3, r2
 800441c:	011b      	lsls	r3, r3, #4
 800441e:	1a9b      	subs	r3, r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	331b      	adds	r3, #27
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d110      	bne.n	800444e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800442c:	78fa      	ldrb	r2, [r7, #3]
 800442e:	6879      	ldr	r1, [r7, #4]
 8004430:	4613      	mov	r3, r2
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	1a9b      	subs	r3, r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	334d      	adds	r3, #77	@ 0x4d
 800443c:	2204      	movs	r2, #4
 800443e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	78fa      	ldrb	r2, [r7, #3]
 8004446:	4611      	mov	r1, r2
 8004448:	4618      	mov	r0, r3
 800444a:	f003 fa42 	bl	80078d2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800444e:	78fa      	ldrb	r2, [r7, #3]
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	011b      	lsls	r3, r3, #4
 8004456:	1a9b      	subs	r3, r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	331b      	adds	r3, #27
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d129      	bne.n	80044b8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	331b      	adds	r3, #27
 8004474:	2200      	movs	r2, #0
 8004476:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004478:	78fb      	ldrb	r3, [r7, #3]
 800447a:	015a      	lsls	r2, r3, #5
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	4413      	add	r3, r2
 8004480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	78fa      	ldrb	r2, [r7, #3]
 8004488:	0151      	lsls	r1, r2, #5
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	440a      	add	r2, r1
 800448e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004492:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004496:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004498:	78fb      	ldrb	r3, [r7, #3]
 800449a:	015a      	lsls	r2, r3, #5
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	4413      	add	r3, r2
 80044a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	78fa      	ldrb	r2, [r7, #3]
 80044a8:	0151      	lsls	r1, r2, #5
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	440a      	add	r2, r1
 80044ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044b2:	f043 0320 	orr.w	r3, r3, #32
 80044b6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80044b8:	78fb      	ldrb	r3, [r7, #3]
 80044ba:	015a      	lsls	r2, r3, #5
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	4413      	add	r3, r2
 80044c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044c4:	461a      	mov	r2, r3
 80044c6:	2310      	movs	r3, #16
 80044c8:	6093      	str	r3, [r2, #8]
 80044ca:	e000      	b.n	80044ce <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80044cc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80044ce:	3718      	adds	r7, #24
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	78fa      	ldrb	r2, [r7, #3]
 80044f0:	4611      	mov	r1, r2
 80044f2:	4618      	mov	r0, r3
 80044f4:	f002 fc43 	bl	8006d7e <USB_ReadChInterrupts>
 80044f8:	4603      	mov	r3, r0
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d11b      	bne.n	800453a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004502:	78fb      	ldrb	r3, [r7, #3]
 8004504:	015a      	lsls	r2, r3, #5
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	4413      	add	r3, r2
 800450a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800450e:	461a      	mov	r2, r3
 8004510:	2304      	movs	r3, #4
 8004512:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004514:	78fa      	ldrb	r2, [r7, #3]
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	4613      	mov	r3, r2
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	1a9b      	subs	r3, r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	440b      	add	r3, r1
 8004522:	334d      	adds	r3, #77	@ 0x4d
 8004524:	2207      	movs	r2, #7
 8004526:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	78fa      	ldrb	r2, [r7, #3]
 800452e:	4611      	mov	r1, r2
 8004530:	4618      	mov	r0, r3
 8004532:	f003 f9ce 	bl	80078d2 <USB_HC_Halt>
 8004536:	f000 bc89 	b.w	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	4611      	mov	r1, r2
 8004542:	4618      	mov	r0, r3
 8004544:	f002 fc1b 	bl	8006d7e <USB_ReadChInterrupts>
 8004548:	4603      	mov	r3, r0
 800454a:	f003 0320 	and.w	r3, r3, #32
 800454e:	2b20      	cmp	r3, #32
 8004550:	f040 8082 	bne.w	8004658 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004554:	78fb      	ldrb	r3, [r7, #3]
 8004556:	015a      	lsls	r2, r3, #5
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	4413      	add	r3, r2
 800455c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004560:	461a      	mov	r2, r3
 8004562:	2320      	movs	r3, #32
 8004564:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	3319      	adds	r3, #25
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d124      	bne.n	80045c6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800457c:	78fa      	ldrb	r2, [r7, #3]
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	4613      	mov	r3, r2
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	440b      	add	r3, r1
 800458a:	3319      	adds	r3, #25
 800458c:	2200      	movs	r2, #0
 800458e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004590:	78fa      	ldrb	r2, [r7, #3]
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	4613      	mov	r3, r2
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	334c      	adds	r3, #76	@ 0x4c
 80045a0:	2202      	movs	r2, #2
 80045a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	4613      	mov	r3, r2
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	1a9b      	subs	r3, r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	334d      	adds	r3, #77	@ 0x4d
 80045b4:	2203      	movs	r2, #3
 80045b6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	78fa      	ldrb	r2, [r7, #3]
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f003 f986 	bl	80078d2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80045c6:	78fa      	ldrb	r2, [r7, #3]
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	1a9b      	subs	r3, r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	331a      	adds	r3, #26
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	f040 8437 	bne.w	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
 80045de:	78fa      	ldrb	r2, [r7, #3]
 80045e0:	6879      	ldr	r1, [r7, #4]
 80045e2:	4613      	mov	r3, r2
 80045e4:	011b      	lsls	r3, r3, #4
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	440b      	add	r3, r1
 80045ec:	331b      	adds	r3, #27
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f040 842b 	bne.w	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80045f6:	78fa      	ldrb	r2, [r7, #3]
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	4613      	mov	r3, r2
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	440b      	add	r3, r1
 8004604:	3326      	adds	r3, #38	@ 0x26
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d009      	beq.n	8004620 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800460c:	78fa      	ldrb	r2, [r7, #3]
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	1a9b      	subs	r3, r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	331b      	adds	r3, #27
 800461c:	2201      	movs	r2, #1
 800461e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	334d      	adds	r3, #77	@ 0x4d
 8004630:	2203      	movs	r2, #3
 8004632:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	78fa      	ldrb	r2, [r7, #3]
 800463a:	4611      	mov	r1, r2
 800463c:	4618      	mov	r0, r3
 800463e:	f003 f948 	bl	80078d2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004642:	78fa      	ldrb	r2, [r7, #3]
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	011b      	lsls	r3, r3, #4
 800464a:	1a9b      	subs	r3, r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	440b      	add	r3, r1
 8004650:	3344      	adds	r3, #68	@ 0x44
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	e3f9      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	78fa      	ldrb	r2, [r7, #3]
 800465e:	4611      	mov	r1, r2
 8004660:	4618      	mov	r0, r3
 8004662:	f002 fb8c 	bl	8006d7e <USB_ReadChInterrupts>
 8004666:	4603      	mov	r3, r0
 8004668:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800466c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004670:	d111      	bne.n	8004696 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800467e:	461a      	mov	r2, r3
 8004680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004684:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	78fa      	ldrb	r2, [r7, #3]
 800468c:	4611      	mov	r1, r2
 800468e:	4618      	mov	r0, r3
 8004690:	f003 f91f 	bl	80078d2 <USB_HC_Halt>
 8004694:	e3da      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	78fa      	ldrb	r2, [r7, #3]
 800469c:	4611      	mov	r1, r2
 800469e:	4618      	mov	r0, r3
 80046a0:	f002 fb6d 	bl	8006d7e <USB_ReadChInterrupts>
 80046a4:	4603      	mov	r3, r0
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d168      	bne.n	8004780 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80046ae:	78fa      	ldrb	r2, [r7, #3]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	3344      	adds	r3, #68	@ 0x44
 80046be:	2200      	movs	r2, #0
 80046c0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	4611      	mov	r1, r2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f002 fb57 	bl	8006d7e <USB_ReadChInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d6:	2b40      	cmp	r3, #64	@ 0x40
 80046d8:	d112      	bne.n	8004700 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80046da:	78fa      	ldrb	r2, [r7, #3]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	1a9b      	subs	r3, r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	3319      	adds	r3, #25
 80046ea:	2201      	movs	r2, #1
 80046ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80046ee:	78fb      	ldrb	r3, [r7, #3]
 80046f0:	015a      	lsls	r2, r3, #5
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	4413      	add	r3, r2
 80046f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046fa:	461a      	mov	r2, r3
 80046fc:	2340      	movs	r3, #64	@ 0x40
 80046fe:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004700:	78fa      	ldrb	r2, [r7, #3]
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	4613      	mov	r3, r2
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	1a9b      	subs	r3, r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	440b      	add	r3, r1
 800470e:	331b      	adds	r3, #27
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d019      	beq.n	800474a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	331b      	adds	r3, #27
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800472a:	78fb      	ldrb	r3, [r7, #3]
 800472c:	015a      	lsls	r2, r3, #5
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	4413      	add	r3, r2
 8004732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	78fa      	ldrb	r2, [r7, #3]
 800473a:	0151      	lsls	r1, r2, #5
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	440a      	add	r2, r1
 8004740:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004748:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800474a:	78fb      	ldrb	r3, [r7, #3]
 800474c:	015a      	lsls	r2, r3, #5
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	4413      	add	r3, r2
 8004752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004756:	461a      	mov	r2, r3
 8004758:	2301      	movs	r3, #1
 800475a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800475c:	78fa      	ldrb	r2, [r7, #3]
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	4613      	mov	r3, r2
 8004762:	011b      	lsls	r3, r3, #4
 8004764:	1a9b      	subs	r3, r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	334d      	adds	r3, #77	@ 0x4d
 800476c:	2201      	movs	r2, #1
 800476e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	78fa      	ldrb	r2, [r7, #3]
 8004776:	4611      	mov	r1, r2
 8004778:	4618      	mov	r0, r3
 800477a:	f003 f8aa 	bl	80078d2 <USB_HC_Halt>
 800477e:	e365      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	4611      	mov	r1, r2
 8004788:	4618      	mov	r0, r3
 800478a:	f002 faf8 	bl	8006d7e <USB_ReadChInterrupts>
 800478e:	4603      	mov	r3, r0
 8004790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004794:	2b40      	cmp	r3, #64	@ 0x40
 8004796:	d139      	bne.n	800480c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004798:	78fa      	ldrb	r2, [r7, #3]
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	1a9b      	subs	r3, r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	334d      	adds	r3, #77	@ 0x4d
 80047a8:	2205      	movs	r2, #5
 80047aa:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	4613      	mov	r3, r2
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	1a9b      	subs	r3, r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	331a      	adds	r3, #26
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d109      	bne.n	80047d6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	3319      	adds	r3, #25
 80047d2:	2201      	movs	r2, #1
 80047d4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80047d6:	78fa      	ldrb	r2, [r7, #3]
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	4613      	mov	r3, r2
 80047dc:	011b      	lsls	r3, r3, #4
 80047de:	1a9b      	subs	r3, r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	440b      	add	r3, r1
 80047e4:	3344      	adds	r3, #68	@ 0x44
 80047e6:	2200      	movs	r2, #0
 80047e8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	4611      	mov	r1, r2
 80047f2:	4618      	mov	r0, r3
 80047f4:	f003 f86d 	bl	80078d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80047f8:	78fb      	ldrb	r3, [r7, #3]
 80047fa:	015a      	lsls	r2, r3, #5
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	4413      	add	r3, r2
 8004800:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004804:	461a      	mov	r2, r3
 8004806:	2340      	movs	r3, #64	@ 0x40
 8004808:	6093      	str	r3, [r2, #8]
 800480a:	e31f      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	4611      	mov	r1, r2
 8004814:	4618      	mov	r0, r3
 8004816:	f002 fab2 	bl	8006d7e <USB_ReadChInterrupts>
 800481a:	4603      	mov	r3, r0
 800481c:	f003 0308 	and.w	r3, r3, #8
 8004820:	2b08      	cmp	r3, #8
 8004822:	d11a      	bne.n	800485a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004824:	78fb      	ldrb	r3, [r7, #3]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4413      	add	r3, r2
 800482c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004830:	461a      	mov	r2, r3
 8004832:	2308      	movs	r3, #8
 8004834:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004836:	78fa      	ldrb	r2, [r7, #3]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	334d      	adds	r3, #77	@ 0x4d
 8004846:	2206      	movs	r2, #6
 8004848:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	78fa      	ldrb	r2, [r7, #3]
 8004850:	4611      	mov	r1, r2
 8004852:	4618      	mov	r0, r3
 8004854:	f003 f83d 	bl	80078d2 <USB_HC_Halt>
 8004858:	e2f8      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	78fa      	ldrb	r2, [r7, #3]
 8004860:	4611      	mov	r1, r2
 8004862:	4618      	mov	r0, r3
 8004864:	f002 fa8b 	bl	8006d7e <USB_ReadChInterrupts>
 8004868:	4603      	mov	r3, r0
 800486a:	f003 0310 	and.w	r3, r3, #16
 800486e:	2b10      	cmp	r3, #16
 8004870:	d144      	bne.n	80048fc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004872:	78fa      	ldrb	r2, [r7, #3]
 8004874:	6879      	ldr	r1, [r7, #4]
 8004876:	4613      	mov	r3, r2
 8004878:	011b      	lsls	r3, r3, #4
 800487a:	1a9b      	subs	r3, r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	440b      	add	r3, r1
 8004880:	3344      	adds	r3, #68	@ 0x44
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004886:	78fa      	ldrb	r2, [r7, #3]
 8004888:	6879      	ldr	r1, [r7, #4]
 800488a:	4613      	mov	r3, r2
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	1a9b      	subs	r3, r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	440b      	add	r3, r1
 8004894:	334d      	adds	r3, #77	@ 0x4d
 8004896:	2204      	movs	r2, #4
 8004898:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	1a9b      	subs	r3, r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	440b      	add	r3, r1
 80048a8:	3319      	adds	r3, #25
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d114      	bne.n	80048da <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80048b0:	78fa      	ldrb	r2, [r7, #3]
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	4613      	mov	r3, r2
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	1a9b      	subs	r3, r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	440b      	add	r3, r1
 80048be:	3318      	adds	r3, #24
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d109      	bne.n	80048da <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80048c6:	78fa      	ldrb	r2, [r7, #3]
 80048c8:	6879      	ldr	r1, [r7, #4]
 80048ca:	4613      	mov	r3, r2
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	1a9b      	subs	r3, r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	440b      	add	r3, r1
 80048d4:	3319      	adds	r3, #25
 80048d6:	2201      	movs	r2, #1
 80048d8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	78fa      	ldrb	r2, [r7, #3]
 80048e0:	4611      	mov	r1, r2
 80048e2:	4618      	mov	r0, r3
 80048e4:	f002 fff5 	bl	80078d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80048e8:	78fb      	ldrb	r3, [r7, #3]
 80048ea:	015a      	lsls	r2, r3, #5
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	4413      	add	r3, r2
 80048f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048f4:	461a      	mov	r2, r3
 80048f6:	2310      	movs	r3, #16
 80048f8:	6093      	str	r3, [r2, #8]
 80048fa:	e2a7      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	78fa      	ldrb	r2, [r7, #3]
 8004902:	4611      	mov	r1, r2
 8004904:	4618      	mov	r0, r3
 8004906:	f002 fa3a 	bl	8006d7e <USB_ReadChInterrupts>
 800490a:	4603      	mov	r3, r0
 800490c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004910:	2b80      	cmp	r3, #128	@ 0x80
 8004912:	f040 8083 	bne.w	8004a1c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	799b      	ldrb	r3, [r3, #6]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d111      	bne.n	8004942 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800491e:	78fa      	ldrb	r2, [r7, #3]
 8004920:	6879      	ldr	r1, [r7, #4]
 8004922:	4613      	mov	r3, r2
 8004924:	011b      	lsls	r3, r3, #4
 8004926:	1a9b      	subs	r3, r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	440b      	add	r3, r1
 800492c:	334d      	adds	r3, #77	@ 0x4d
 800492e:	2207      	movs	r2, #7
 8004930:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	78fa      	ldrb	r2, [r7, #3]
 8004938:	4611      	mov	r1, r2
 800493a:	4618      	mov	r0, r3
 800493c:	f002 ffc9 	bl	80078d2 <USB_HC_Halt>
 8004940:	e062      	b.n	8004a08 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004942:	78fa      	ldrb	r2, [r7, #3]
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	4613      	mov	r3, r2
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	1a9b      	subs	r3, r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	440b      	add	r3, r1
 8004950:	3344      	adds	r3, #68	@ 0x44
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	1c59      	adds	r1, r3, #1
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	4613      	mov	r3, r2
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4403      	add	r3, r0
 8004962:	3344      	adds	r3, #68	@ 0x44
 8004964:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	3344      	adds	r3, #68	@ 0x44
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b02      	cmp	r3, #2
 800497a:	d922      	bls.n	80049c2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800497c:	78fa      	ldrb	r2, [r7, #3]
 800497e:	6879      	ldr	r1, [r7, #4]
 8004980:	4613      	mov	r3, r2
 8004982:	011b      	lsls	r3, r3, #4
 8004984:	1a9b      	subs	r3, r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	440b      	add	r3, r1
 800498a:	3344      	adds	r3, #68	@ 0x44
 800498c:	2200      	movs	r2, #0
 800498e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004990:	78fa      	ldrb	r2, [r7, #3]
 8004992:	6879      	ldr	r1, [r7, #4]
 8004994:	4613      	mov	r3, r2
 8004996:	011b      	lsls	r3, r3, #4
 8004998:	1a9b      	subs	r3, r3, r2
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	440b      	add	r3, r1
 800499e:	334c      	adds	r3, #76	@ 0x4c
 80049a0:	2204      	movs	r2, #4
 80049a2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80049a4:	78fa      	ldrb	r2, [r7, #3]
 80049a6:	6879      	ldr	r1, [r7, #4]
 80049a8:	4613      	mov	r3, r2
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	1a9b      	subs	r3, r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	440b      	add	r3, r1
 80049b2:	334c      	adds	r3, #76	@ 0x4c
 80049b4:	781a      	ldrb	r2, [r3, #0]
 80049b6:	78fb      	ldrb	r3, [r7, #3]
 80049b8:	4619      	mov	r1, r3
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f005 fae8 	bl	8009f90 <HAL_HCD_HC_NotifyURBChange_Callback>
 80049c0:	e022      	b.n	8004a08 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049c2:	78fa      	ldrb	r2, [r7, #3]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	1a9b      	subs	r3, r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	334c      	adds	r3, #76	@ 0x4c
 80049d2:	2202      	movs	r2, #2
 80049d4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80049d6:	78fb      	ldrb	r3, [r7, #3]
 80049d8:	015a      	lsls	r2, r3, #5
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049ec:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80049f4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a02:	461a      	mov	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004a08:	78fb      	ldrb	r3, [r7, #3]
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a14:	461a      	mov	r2, r3
 8004a16:	2380      	movs	r3, #128	@ 0x80
 8004a18:	6093      	str	r3, [r2, #8]
 8004a1a:	e217      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	4611      	mov	r1, r2
 8004a24:	4618      	mov	r0, r3
 8004a26:	f002 f9aa 	bl	8006d7e <USB_ReadChInterrupts>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a34:	d11b      	bne.n	8004a6e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004a36:	78fa      	ldrb	r2, [r7, #3]
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	011b      	lsls	r3, r3, #4
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	334d      	adds	r3, #77	@ 0x4d
 8004a46:	2209      	movs	r2, #9
 8004a48:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	4611      	mov	r1, r2
 8004a52:	4618      	mov	r0, r3
 8004a54:	f002 ff3d 	bl	80078d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a64:	461a      	mov	r2, r3
 8004a66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a6a:	6093      	str	r3, [r2, #8]
 8004a6c:	e1ee      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	78fa      	ldrb	r2, [r7, #3]
 8004a74:	4611      	mov	r1, r2
 8004a76:	4618      	mov	r0, r3
 8004a78:	f002 f981 	bl	8006d7e <USB_ReadChInterrupts>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	f040 81df 	bne.w	8004e46 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004a88:	78fb      	ldrb	r3, [r7, #3]
 8004a8a:	015a      	lsls	r2, r3, #5
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	4413      	add	r3, r2
 8004a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a94:	461a      	mov	r2, r3
 8004a96:	2302      	movs	r3, #2
 8004a98:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	6879      	ldr	r1, [r7, #4]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	011b      	lsls	r3, r3, #4
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	440b      	add	r3, r1
 8004aa8:	334d      	adds	r3, #77	@ 0x4d
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	f040 8093 	bne.w	8004bd8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ab2:	78fa      	ldrb	r2, [r7, #3]
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	1a9b      	subs	r3, r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	440b      	add	r3, r1
 8004ac0:	334d      	adds	r3, #77	@ 0x4d
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004ac6:	78fa      	ldrb	r2, [r7, #3]
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	4613      	mov	r3, r2
 8004acc:	011b      	lsls	r3, r3, #4
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	334c      	adds	r3, #76	@ 0x4c
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004ada:	78fa      	ldrb	r2, [r7, #3]
 8004adc:	6879      	ldr	r1, [r7, #4]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	011b      	lsls	r3, r3, #4
 8004ae2:	1a9b      	subs	r3, r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	440b      	add	r3, r1
 8004ae8:	3326      	adds	r3, #38	@ 0x26
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d00b      	beq.n	8004b08 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004af0:	78fa      	ldrb	r2, [r7, #3]
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	4613      	mov	r3, r2
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	1a9b      	subs	r3, r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	3326      	adds	r3, #38	@ 0x26
 8004b00:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004b02:	2b03      	cmp	r3, #3
 8004b04:	f040 8190 	bne.w	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	799b      	ldrb	r3, [r3, #6]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d115      	bne.n	8004b3c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004b10:	78fa      	ldrb	r2, [r7, #3]
 8004b12:	6879      	ldr	r1, [r7, #4]
 8004b14:	4613      	mov	r3, r2
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	1a9b      	subs	r3, r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	440b      	add	r3, r1
 8004b1e:	333d      	adds	r3, #61	@ 0x3d
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	78fa      	ldrb	r2, [r7, #3]
 8004b24:	f083 0301 	eor.w	r3, r3, #1
 8004b28:	b2d8      	uxtb	r0, r3
 8004b2a:	6879      	ldr	r1, [r7, #4]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	011b      	lsls	r3, r3, #4
 8004b30:	1a9b      	subs	r3, r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	440b      	add	r3, r1
 8004b36:	333d      	adds	r3, #61	@ 0x3d
 8004b38:	4602      	mov	r2, r0
 8004b3a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	799b      	ldrb	r3, [r3, #6]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	f040 8171 	bne.w	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
 8004b46:	78fa      	ldrb	r2, [r7, #3]
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	1a9b      	subs	r3, r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	440b      	add	r3, r1
 8004b54:	3334      	adds	r3, #52	@ 0x34
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 8165 	beq.w	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004b5e:	78fa      	ldrb	r2, [r7, #3]
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	440b      	add	r3, r1
 8004b6c:	3334      	adds	r3, #52	@ 0x34
 8004b6e:	6819      	ldr	r1, [r3, #0]
 8004b70:	78fa      	ldrb	r2, [r7, #3]
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	1a9b      	subs	r3, r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4403      	add	r3, r0
 8004b7e:	3328      	adds	r3, #40	@ 0x28
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	440b      	add	r3, r1
 8004b84:	1e59      	subs	r1, r3, #1
 8004b86:	78fa      	ldrb	r2, [r7, #3]
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	1a9b      	subs	r3, r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	4403      	add	r3, r0
 8004b94:	3328      	adds	r3, #40	@ 0x28
 8004b96:	881b      	ldrh	r3, [r3, #0]
 8004b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b9c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 813f 	beq.w	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004baa:	78fa      	ldrb	r2, [r7, #3]
 8004bac:	6879      	ldr	r1, [r7, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	333d      	adds	r3, #61	@ 0x3d
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	78fa      	ldrb	r2, [r7, #3]
 8004bbe:	f083 0301 	eor.w	r3, r3, #1
 8004bc2:	b2d8      	uxtb	r0, r3
 8004bc4:	6879      	ldr	r1, [r7, #4]
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	011b      	lsls	r3, r3, #4
 8004bca:	1a9b      	subs	r3, r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	440b      	add	r3, r1
 8004bd0:	333d      	adds	r3, #61	@ 0x3d
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	701a      	strb	r2, [r3, #0]
 8004bd6:	e127      	b.n	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004bd8:	78fa      	ldrb	r2, [r7, #3]
 8004bda:	6879      	ldr	r1, [r7, #4]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	1a9b      	subs	r3, r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	440b      	add	r3, r1
 8004be6:	334d      	adds	r3, #77	@ 0x4d
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	2b03      	cmp	r3, #3
 8004bec:	d120      	bne.n	8004c30 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bee:	78fa      	ldrb	r2, [r7, #3]
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	1a9b      	subs	r3, r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	440b      	add	r3, r1
 8004bfc:	334d      	adds	r3, #77	@ 0x4d
 8004bfe:	2202      	movs	r2, #2
 8004c00:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c02:	78fa      	ldrb	r2, [r7, #3]
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	4613      	mov	r3, r2
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	1a9b      	subs	r3, r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	440b      	add	r3, r1
 8004c10:	331b      	adds	r3, #27
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	f040 8107 	bne.w	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c1a:	78fa      	ldrb	r2, [r7, #3]
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	1a9b      	subs	r3, r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	440b      	add	r3, r1
 8004c28:	334c      	adds	r3, #76	@ 0x4c
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	701a      	strb	r2, [r3, #0]
 8004c2e:	e0fb      	b.n	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004c30:	78fa      	ldrb	r2, [r7, #3]
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	4613      	mov	r3, r2
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	1a9b      	subs	r3, r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	440b      	add	r3, r1
 8004c3e:	334d      	adds	r3, #77	@ 0x4d
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d13a      	bne.n	8004cbc <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c46:	78fa      	ldrb	r2, [r7, #3]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	1a9b      	subs	r3, r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	334d      	adds	r3, #77	@ 0x4d
 8004c56:	2202      	movs	r2, #2
 8004c58:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	440b      	add	r3, r1
 8004c68:	334c      	adds	r3, #76	@ 0x4c
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c6e:	78fa      	ldrb	r2, [r7, #3]
 8004c70:	6879      	ldr	r1, [r7, #4]
 8004c72:	4613      	mov	r3, r2
 8004c74:	011b      	lsls	r3, r3, #4
 8004c76:	1a9b      	subs	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	440b      	add	r3, r1
 8004c7c:	331b      	adds	r3, #27
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	f040 80d1 	bne.w	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	6879      	ldr	r1, [r7, #4]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	1a9b      	subs	r3, r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	440b      	add	r3, r1
 8004c94:	331b      	adds	r3, #27
 8004c96:	2200      	movs	r2, #0
 8004c98:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c9a:	78fb      	ldrb	r3, [r7, #3]
 8004c9c:	015a      	lsls	r2, r3, #5
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	0151      	lsls	r1, r2, #5
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	440a      	add	r2, r1
 8004cb0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cb8:	6053      	str	r3, [r2, #4]
 8004cba:	e0b5      	b.n	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004cbc:	78fa      	ldrb	r2, [r7, #3]
 8004cbe:	6879      	ldr	r1, [r7, #4]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	1a9b      	subs	r3, r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	440b      	add	r3, r1
 8004cca:	334d      	adds	r3, #77	@ 0x4d
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	2b05      	cmp	r3, #5
 8004cd0:	d114      	bne.n	8004cfc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cd2:	78fa      	ldrb	r2, [r7, #3]
 8004cd4:	6879      	ldr	r1, [r7, #4]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	1a9b      	subs	r3, r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	440b      	add	r3, r1
 8004ce0:	334d      	adds	r3, #77	@ 0x4d
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004ce6:	78fa      	ldrb	r2, [r7, #3]
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	1a9b      	subs	r3, r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	334c      	adds	r3, #76	@ 0x4c
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	701a      	strb	r2, [r3, #0]
 8004cfa:	e095      	b.n	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004cfc:	78fa      	ldrb	r2, [r7, #3]
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	4613      	mov	r3, r2
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	1a9b      	subs	r3, r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	440b      	add	r3, r1
 8004d0a:	334d      	adds	r3, #77	@ 0x4d
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b06      	cmp	r3, #6
 8004d10:	d114      	bne.n	8004d3c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	440b      	add	r3, r1
 8004d20:	334d      	adds	r3, #77	@ 0x4d
 8004d22:	2202      	movs	r2, #2
 8004d24:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004d26:	78fa      	ldrb	r2, [r7, #3]
 8004d28:	6879      	ldr	r1, [r7, #4]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	440b      	add	r3, r1
 8004d34:	334c      	adds	r3, #76	@ 0x4c
 8004d36:	2205      	movs	r2, #5
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	e075      	b.n	8004e28 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d3c:	78fa      	ldrb	r2, [r7, #3]
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	4613      	mov	r3, r2
 8004d42:	011b      	lsls	r3, r3, #4
 8004d44:	1a9b      	subs	r3, r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	440b      	add	r3, r1
 8004d4a:	334d      	adds	r3, #77	@ 0x4d
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	2b07      	cmp	r3, #7
 8004d50:	d00a      	beq.n	8004d68 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004d52:	78fa      	ldrb	r2, [r7, #3]
 8004d54:	6879      	ldr	r1, [r7, #4]
 8004d56:	4613      	mov	r3, r2
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	1a9b      	subs	r3, r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	440b      	add	r3, r1
 8004d60:	334d      	adds	r3, #77	@ 0x4d
 8004d62:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d64:	2b09      	cmp	r3, #9
 8004d66:	d170      	bne.n	8004e4a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d68:	78fa      	ldrb	r2, [r7, #3]
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	011b      	lsls	r3, r3, #4
 8004d70:	1a9b      	subs	r3, r3, r2
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	440b      	add	r3, r1
 8004d76:	334d      	adds	r3, #77	@ 0x4d
 8004d78:	2202      	movs	r2, #2
 8004d7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004d7c:	78fa      	ldrb	r2, [r7, #3]
 8004d7e:	6879      	ldr	r1, [r7, #4]
 8004d80:	4613      	mov	r3, r2
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	1a9b      	subs	r3, r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	440b      	add	r3, r1
 8004d8a:	3344      	adds	r3, #68	@ 0x44
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	1c59      	adds	r1, r3, #1
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	4613      	mov	r3, r2
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	1a9b      	subs	r3, r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4403      	add	r3, r0
 8004d9c:	3344      	adds	r3, #68	@ 0x44
 8004d9e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004da0:	78fa      	ldrb	r2, [r7, #3]
 8004da2:	6879      	ldr	r1, [r7, #4]
 8004da4:	4613      	mov	r3, r2
 8004da6:	011b      	lsls	r3, r3, #4
 8004da8:	1a9b      	subs	r3, r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	440b      	add	r3, r1
 8004dae:	3344      	adds	r3, #68	@ 0x44
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d914      	bls.n	8004de0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004db6:	78fa      	ldrb	r2, [r7, #3]
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	011b      	lsls	r3, r3, #4
 8004dbe:	1a9b      	subs	r3, r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	440b      	add	r3, r1
 8004dc4:	3344      	adds	r3, #68	@ 0x44
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004dca:	78fa      	ldrb	r2, [r7, #3]
 8004dcc:	6879      	ldr	r1, [r7, #4]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	011b      	lsls	r3, r3, #4
 8004dd2:	1a9b      	subs	r3, r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	440b      	add	r3, r1
 8004dd8:	334c      	adds	r3, #76	@ 0x4c
 8004dda:	2204      	movs	r2, #4
 8004ddc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004dde:	e022      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004de0:	78fa      	ldrb	r2, [r7, #3]
 8004de2:	6879      	ldr	r1, [r7, #4]
 8004de4:	4613      	mov	r3, r2
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	1a9b      	subs	r3, r3, r2
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	440b      	add	r3, r1
 8004dee:	334c      	adds	r3, #76	@ 0x4c
 8004df0:	2202      	movs	r2, #2
 8004df2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e0a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e12:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e20:	461a      	mov	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e26:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004e28:	78fa      	ldrb	r2, [r7, #3]
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	1a9b      	subs	r3, r3, r2
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	440b      	add	r3, r1
 8004e36:	334c      	adds	r3, #76	@ 0x4c
 8004e38:	781a      	ldrb	r2, [r3, #0]
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f005 f8a6 	bl	8009f90 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004e44:	e002      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004e46:	bf00      	nop
 8004e48:	e000      	b.n	8004e4c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004e4a:	bf00      	nop
  }
}
 8004e4c:	3718      	adds	r7, #24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b08a      	sub	sp, #40	@ 0x28
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e62:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	0c5b      	lsrs	r3, r3, #17
 8004e78:	f003 030f 	and.w	r3, r3, #15
 8004e7c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	091b      	lsrs	r3, r3, #4
 8004e82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e86:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d004      	beq.n	8004e98 <HCD_RXQLVL_IRQHandler+0x46>
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2b05      	cmp	r3, #5
 8004e92:	f000 80b6 	beq.w	8005002 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004e96:	e0b7      	b.n	8005008 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 80b3 	beq.w	8005006 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004ea0:	6879      	ldr	r1, [r7, #4]
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	440b      	add	r3, r1
 8004eae:	332c      	adds	r3, #44	@ 0x2c
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 80a7 	beq.w	8005006 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004eb8:	6879      	ldr	r1, [r7, #4]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	1a9b      	subs	r3, r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	3338      	adds	r3, #56	@ 0x38
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	18d1      	adds	r1, r2, r3
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	1a9b      	subs	r3, r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	4403      	add	r3, r0
 8004edc:	3334      	adds	r3, #52	@ 0x34
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4299      	cmp	r1, r3
 8004ee2:	f200 8083 	bhi.w	8004fec <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6818      	ldr	r0, [r3, #0]
 8004eea:	6879      	ldr	r1, [r7, #4]
 8004eec:	69ba      	ldr	r2, [r7, #24]
 8004eee:	4613      	mov	r3, r2
 8004ef0:	011b      	lsls	r3, r3, #4
 8004ef2:	1a9b      	subs	r3, r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	440b      	add	r3, r1
 8004ef8:	332c      	adds	r3, #44	@ 0x2c
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	b292      	uxth	r2, r2
 8004f00:	4619      	mov	r1, r3
 8004f02:	f001 fed1 	bl	8006ca8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	69ba      	ldr	r2, [r7, #24]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	1a9b      	subs	r3, r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	440b      	add	r3, r1
 8004f14:	332c      	adds	r3, #44	@ 0x2c
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	18d1      	adds	r1, r2, r3
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	4613      	mov	r3, r2
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	1a9b      	subs	r3, r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4403      	add	r3, r0
 8004f2a:	332c      	adds	r3, #44	@ 0x2c
 8004f2c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4613      	mov	r3, r2
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	3338      	adds	r3, #56	@ 0x38
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	18d1      	adds	r1, r2, r3
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	69ba      	ldr	r2, [r7, #24]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	011b      	lsls	r3, r3, #4
 8004f4c:	1a9b      	subs	r3, r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4403      	add	r3, r0
 8004f52:	3338      	adds	r3, #56	@ 0x38
 8004f54:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	015a      	lsls	r2, r3, #5
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	0cdb      	lsrs	r3, r3, #19
 8004f66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f6a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	4613      	mov	r3, r2
 8004f72:	011b      	lsls	r3, r3, #4
 8004f74:	1a9b      	subs	r3, r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	440b      	add	r3, r1
 8004f7a:	3328      	adds	r3, #40	@ 0x28
 8004f7c:	881b      	ldrh	r3, [r3, #0]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d13f      	bne.n	8005006 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d03c      	beq.n	8005006 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004fa2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004faa:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	015a      	lsls	r2, r3, #5
 8004fb0:	6a3b      	ldr	r3, [r7, #32]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fb8:	461a      	mov	r2, r3
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004fbe:	6879      	ldr	r1, [r7, #4]
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	333c      	adds	r3, #60	@ 0x3c
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	f083 0301 	eor.w	r3, r3, #1
 8004fd4:	b2d8      	uxtb	r0, r3
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	1a9b      	subs	r3, r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	440b      	add	r3, r1
 8004fe4:	333c      	adds	r3, #60	@ 0x3c
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	701a      	strb	r2, [r3, #0]
      break;
 8004fea:	e00c      	b.n	8005006 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	011b      	lsls	r3, r3, #4
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	440b      	add	r3, r1
 8004ffa:	334c      	adds	r3, #76	@ 0x4c
 8004ffc:	2204      	movs	r2, #4
 8004ffe:	701a      	strb	r2, [r3, #0]
      break;
 8005000:	e001      	b.n	8005006 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005002:	bf00      	nop
 8005004:	e000      	b.n	8005008 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005006:	bf00      	nop
  }
}
 8005008:	bf00      	nop
 800500a:	3728      	adds	r7, #40	@ 0x28
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800503c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b02      	cmp	r3, #2
 8005046:	d10b      	bne.n	8005060 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	2b01      	cmp	r3, #1
 8005050:	d102      	bne.n	8005058 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f004 ff80 	bl	8009f58 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f043 0302 	orr.w	r3, r3, #2
 800505e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f003 0308 	and.w	r3, r3, #8
 8005066:	2b08      	cmp	r3, #8
 8005068:	d132      	bne.n	80050d0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f043 0308 	orr.w	r3, r3, #8
 8005070:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	2b04      	cmp	r3, #4
 800507a:	d126      	bne.n	80050ca <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	7a5b      	ldrb	r3, [r3, #9]
 8005080:	2b02      	cmp	r3, #2
 8005082:	d113      	bne.n	80050ac <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800508a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800508e:	d106      	bne.n	800509e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2102      	movs	r1, #2
 8005096:	4618      	mov	r0, r3
 8005098:	f001 ff9c 	bl	8006fd4 <USB_InitFSLSPClkSel>
 800509c:	e011      	b.n	80050c2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2101      	movs	r1, #1
 80050a4:	4618      	mov	r0, r3
 80050a6:	f001 ff95 	bl	8006fd4 <USB_InitFSLSPClkSel>
 80050aa:	e00a      	b.n	80050c2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	79db      	ldrb	r3, [r3, #7]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d106      	bne.n	80050c2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050ba:	461a      	mov	r2, r3
 80050bc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80050c0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f004 ff72 	bl	8009fac <HAL_HCD_PortEnabled_Callback>
 80050c8:	e002      	b.n	80050d0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f004 ff7c 	bl	8009fc8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 0320 	and.w	r3, r3, #32
 80050d6:	2b20      	cmp	r3, #32
 80050d8:	d103      	bne.n	80050e2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	f043 0320 	orr.w	r3, r3, #32
 80050e0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80050e8:	461a      	mov	r2, r3
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	6013      	str	r3, [r2, #0]
}
 80050ee:	bf00      	nop
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
	...

080050f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e267      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0301 	and.w	r3, r3, #1
 8005112:	2b00      	cmp	r3, #0
 8005114:	d075      	beq.n	8005202 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005116:	4b88      	ldr	r3, [pc, #544]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f003 030c 	and.w	r3, r3, #12
 800511e:	2b04      	cmp	r3, #4
 8005120:	d00c      	beq.n	800513c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005122:	4b85      	ldr	r3, [pc, #532]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800512a:	2b08      	cmp	r3, #8
 800512c:	d112      	bne.n	8005154 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800512e:	4b82      	ldr	r3, [pc, #520]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005136:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800513a:	d10b      	bne.n	8005154 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800513c:	4b7e      	ldr	r3, [pc, #504]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d05b      	beq.n	8005200 <HAL_RCC_OscConfig+0x108>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d157      	bne.n	8005200 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e242      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800515c:	d106      	bne.n	800516c <HAL_RCC_OscConfig+0x74>
 800515e:	4b76      	ldr	r3, [pc, #472]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a75      	ldr	r2, [pc, #468]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	e01d      	b.n	80051a8 <HAL_RCC_OscConfig+0xb0>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005174:	d10c      	bne.n	8005190 <HAL_RCC_OscConfig+0x98>
 8005176:	4b70      	ldr	r3, [pc, #448]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a6f      	ldr	r2, [pc, #444]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800517c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005180:	6013      	str	r3, [r2, #0]
 8005182:	4b6d      	ldr	r3, [pc, #436]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a6c      	ldr	r2, [pc, #432]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	e00b      	b.n	80051a8 <HAL_RCC_OscConfig+0xb0>
 8005190:	4b69      	ldr	r3, [pc, #420]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a68      	ldr	r2, [pc, #416]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005196:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	4b66      	ldr	r3, [pc, #408]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a65      	ldr	r2, [pc, #404]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 80051a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d013      	beq.n	80051d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b0:	f7fc ffb6 	bl	8002120 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051b8:	f7fc ffb2 	bl	8002120 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b64      	cmp	r3, #100	@ 0x64
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e207      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ca:	4b5b      	ldr	r3, [pc, #364]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0f0      	beq.n	80051b8 <HAL_RCC_OscConfig+0xc0>
 80051d6:	e014      	b.n	8005202 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d8:	f7fc ffa2 	bl	8002120 <HAL_GetTick>
 80051dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051e0:	f7fc ff9e 	bl	8002120 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b64      	cmp	r3, #100	@ 0x64
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e1f3      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051f2:	4b51      	ldr	r3, [pc, #324]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1f0      	bne.n	80051e0 <HAL_RCC_OscConfig+0xe8>
 80051fe:	e000      	b.n	8005202 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d063      	beq.n	80052d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800520e:	4b4a      	ldr	r3, [pc, #296]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f003 030c 	and.w	r3, r3, #12
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00b      	beq.n	8005232 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800521a:	4b47      	ldr	r3, [pc, #284]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005222:	2b08      	cmp	r3, #8
 8005224:	d11c      	bne.n	8005260 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005226:	4b44      	ldr	r3, [pc, #272]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800522e:	2b00      	cmp	r3, #0
 8005230:	d116      	bne.n	8005260 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005232:	4b41      	ldr	r3, [pc, #260]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d005      	beq.n	800524a <HAL_RCC_OscConfig+0x152>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	2b01      	cmp	r3, #1
 8005244:	d001      	beq.n	800524a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e1c7      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800524a:	4b3b      	ldr	r3, [pc, #236]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	00db      	lsls	r3, r3, #3
 8005258:	4937      	ldr	r1, [pc, #220]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800525a:	4313      	orrs	r3, r2
 800525c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800525e:	e03a      	b.n	80052d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d020      	beq.n	80052aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005268:	4b34      	ldr	r3, [pc, #208]	@ (800533c <HAL_RCC_OscConfig+0x244>)
 800526a:	2201      	movs	r2, #1
 800526c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526e:	f7fc ff57 	bl	8002120 <HAL_GetTick>
 8005272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005274:	e008      	b.n	8005288 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005276:	f7fc ff53 	bl	8002120 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d901      	bls.n	8005288 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e1a8      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005288:	4b2b      	ldr	r3, [pc, #172]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d0f0      	beq.n	8005276 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005294:	4b28      	ldr	r3, [pc, #160]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	4925      	ldr	r1, [pc, #148]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	600b      	str	r3, [r1, #0]
 80052a8:	e015      	b.n	80052d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052aa:	4b24      	ldr	r3, [pc, #144]	@ (800533c <HAL_RCC_OscConfig+0x244>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052b0:	f7fc ff36 	bl	8002120 <HAL_GetTick>
 80052b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052b6:	e008      	b.n	80052ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b8:	f7fc ff32 	bl	8002120 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e187      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1f0      	bne.n	80052b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0308 	and.w	r3, r3, #8
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d036      	beq.n	8005350 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d016      	beq.n	8005318 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052ea:	4b15      	ldr	r3, [pc, #84]	@ (8005340 <HAL_RCC_OscConfig+0x248>)
 80052ec:	2201      	movs	r2, #1
 80052ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f0:	f7fc ff16 	bl	8002120 <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052f8:	f7fc ff12 	bl	8002120 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e167      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800530a:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <HAL_RCC_OscConfig+0x240>)
 800530c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCC_OscConfig+0x200>
 8005316:	e01b      	b.n	8005350 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005318:	4b09      	ldr	r3, [pc, #36]	@ (8005340 <HAL_RCC_OscConfig+0x248>)
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800531e:	f7fc feff 	bl	8002120 <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005324:	e00e      	b.n	8005344 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005326:	f7fc fefb 	bl	8002120 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	2b02      	cmp	r3, #2
 8005332:	d907      	bls.n	8005344 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e150      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
 8005338:	40023800 	.word	0x40023800
 800533c:	42470000 	.word	0x42470000
 8005340:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005344:	4b88      	ldr	r3, [pc, #544]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005346:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1ea      	bne.n	8005326 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8097 	beq.w	800548c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800535e:	2300      	movs	r3, #0
 8005360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005362:	4b81      	ldr	r3, [pc, #516]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10f      	bne.n	800538e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800536e:	2300      	movs	r3, #0
 8005370:	60bb      	str	r3, [r7, #8]
 8005372:	4b7d      	ldr	r3, [pc, #500]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	4a7c      	ldr	r2, [pc, #496]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800537c:	6413      	str	r3, [r2, #64]	@ 0x40
 800537e:	4b7a      	ldr	r3, [pc, #488]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005386:	60bb      	str	r3, [r7, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800538a:	2301      	movs	r3, #1
 800538c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800538e:	4b77      	ldr	r3, [pc, #476]	@ (800556c <HAL_RCC_OscConfig+0x474>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005396:	2b00      	cmp	r3, #0
 8005398:	d118      	bne.n	80053cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800539a:	4b74      	ldr	r3, [pc, #464]	@ (800556c <HAL_RCC_OscConfig+0x474>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a73      	ldr	r2, [pc, #460]	@ (800556c <HAL_RCC_OscConfig+0x474>)
 80053a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053a6:	f7fc febb 	bl	8002120 <HAL_GetTick>
 80053aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ac:	e008      	b.n	80053c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ae:	f7fc feb7 	bl	8002120 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d901      	bls.n	80053c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e10c      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c0:	4b6a      	ldr	r3, [pc, #424]	@ (800556c <HAL_RCC_OscConfig+0x474>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d0f0      	beq.n	80053ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d106      	bne.n	80053e2 <HAL_RCC_OscConfig+0x2ea>
 80053d4:	4b64      	ldr	r3, [pc, #400]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80053d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d8:	4a63      	ldr	r2, [pc, #396]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80053da:	f043 0301 	orr.w	r3, r3, #1
 80053de:	6713      	str	r3, [r2, #112]	@ 0x70
 80053e0:	e01c      	b.n	800541c <HAL_RCC_OscConfig+0x324>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	2b05      	cmp	r3, #5
 80053e8:	d10c      	bne.n	8005404 <HAL_RCC_OscConfig+0x30c>
 80053ea:	4b5f      	ldr	r3, [pc, #380]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80053ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ee:	4a5e      	ldr	r2, [pc, #376]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80053f0:	f043 0304 	orr.w	r3, r3, #4
 80053f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80053f6:	4b5c      	ldr	r3, [pc, #368]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80053f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053fa:	4a5b      	ldr	r2, [pc, #364]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80053fc:	f043 0301 	orr.w	r3, r3, #1
 8005400:	6713      	str	r3, [r2, #112]	@ 0x70
 8005402:	e00b      	b.n	800541c <HAL_RCC_OscConfig+0x324>
 8005404:	4b58      	ldr	r3, [pc, #352]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005408:	4a57      	ldr	r2, [pc, #348]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 800540a:	f023 0301 	bic.w	r3, r3, #1
 800540e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005410:	4b55      	ldr	r3, [pc, #340]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005414:	4a54      	ldr	r2, [pc, #336]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005416:	f023 0304 	bic.w	r3, r3, #4
 800541a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d015      	beq.n	8005450 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005424:	f7fc fe7c 	bl	8002120 <HAL_GetTick>
 8005428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800542a:	e00a      	b.n	8005442 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800542c:	f7fc fe78 	bl	8002120 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800543a:	4293      	cmp	r3, r2
 800543c:	d901      	bls.n	8005442 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e0cb      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005442:	4b49      	ldr	r3, [pc, #292]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005446:	f003 0302 	and.w	r3, r3, #2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d0ee      	beq.n	800542c <HAL_RCC_OscConfig+0x334>
 800544e:	e014      	b.n	800547a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005450:	f7fc fe66 	bl	8002120 <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005456:	e00a      	b.n	800546e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005458:	f7fc fe62 	bl	8002120 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005466:	4293      	cmp	r3, r2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e0b5      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800546e:	4b3e      	ldr	r3, [pc, #248]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1ee      	bne.n	8005458 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800547a:	7dfb      	ldrb	r3, [r7, #23]
 800547c:	2b01      	cmp	r3, #1
 800547e:	d105      	bne.n	800548c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005480:	4b39      	ldr	r3, [pc, #228]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005484:	4a38      	ldr	r2, [pc, #224]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800548a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 80a1 	beq.w	80055d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005496:	4b34      	ldr	r3, [pc, #208]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f003 030c 	and.w	r3, r3, #12
 800549e:	2b08      	cmp	r3, #8
 80054a0:	d05c      	beq.n	800555c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d141      	bne.n	800552e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054aa:	4b31      	ldr	r3, [pc, #196]	@ (8005570 <HAL_RCC_OscConfig+0x478>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b0:	f7fc fe36 	bl	8002120 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b8:	f7fc fe32 	bl	8002120 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e087      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ca:	4b27      	ldr	r3, [pc, #156]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	69da      	ldr	r2, [r3, #28]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	431a      	orrs	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e4:	019b      	lsls	r3, r3, #6
 80054e6:	431a      	orrs	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ec:	085b      	lsrs	r3, r3, #1
 80054ee:	3b01      	subs	r3, #1
 80054f0:	041b      	lsls	r3, r3, #16
 80054f2:	431a      	orrs	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f8:	061b      	lsls	r3, r3, #24
 80054fa:	491b      	ldr	r1, [pc, #108]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005500:	4b1b      	ldr	r3, [pc, #108]	@ (8005570 <HAL_RCC_OscConfig+0x478>)
 8005502:	2201      	movs	r2, #1
 8005504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005506:	f7fc fe0b 	bl	8002120 <HAL_GetTick>
 800550a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800550c:	e008      	b.n	8005520 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800550e:	f7fc fe07 	bl	8002120 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	2b02      	cmp	r3, #2
 800551a:	d901      	bls.n	8005520 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800551c:	2303      	movs	r3, #3
 800551e:	e05c      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005520:	4b11      	ldr	r3, [pc, #68]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d0f0      	beq.n	800550e <HAL_RCC_OscConfig+0x416>
 800552c:	e054      	b.n	80055d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800552e:	4b10      	ldr	r3, [pc, #64]	@ (8005570 <HAL_RCC_OscConfig+0x478>)
 8005530:	2200      	movs	r2, #0
 8005532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005534:	f7fc fdf4 	bl	8002120 <HAL_GetTick>
 8005538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800553a:	e008      	b.n	800554e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800553c:	f7fc fdf0 	bl	8002120 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e045      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800554e:	4b06      	ldr	r3, [pc, #24]	@ (8005568 <HAL_RCC_OscConfig+0x470>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f0      	bne.n	800553c <HAL_RCC_OscConfig+0x444>
 800555a:	e03d      	b.n	80055d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d107      	bne.n	8005574 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e038      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
 8005568:	40023800 	.word	0x40023800
 800556c:	40007000 	.word	0x40007000
 8005570:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005574:	4b1b      	ldr	r3, [pc, #108]	@ (80055e4 <HAL_RCC_OscConfig+0x4ec>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d028      	beq.n	80055d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800558c:	429a      	cmp	r2, r3
 800558e:	d121      	bne.n	80055d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800559a:	429a      	cmp	r2, r3
 800559c:	d11a      	bne.n	80055d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80055a4:	4013      	ands	r3, r2
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d111      	bne.n	80055d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ba:	085b      	lsrs	r3, r3, #1
 80055bc:	3b01      	subs	r3, #1
 80055be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d107      	bne.n	80055d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d001      	beq.n	80055d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e000      	b.n	80055da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3718      	adds	r7, #24
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	40023800 	.word	0x40023800

080055e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e0cc      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055fc:	4b68      	ldr	r3, [pc, #416]	@ (80057a0 <HAL_RCC_ClockConfig+0x1b8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	683a      	ldr	r2, [r7, #0]
 8005606:	429a      	cmp	r2, r3
 8005608:	d90c      	bls.n	8005624 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800560a:	4b65      	ldr	r3, [pc, #404]	@ (80057a0 <HAL_RCC_ClockConfig+0x1b8>)
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	b2d2      	uxtb	r2, r2
 8005610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005612:	4b63      	ldr	r3, [pc, #396]	@ (80057a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d001      	beq.n	8005624 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e0b8      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d020      	beq.n	8005672 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0304 	and.w	r3, r3, #4
 8005638:	2b00      	cmp	r3, #0
 800563a:	d005      	beq.n	8005648 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800563c:	4b59      	ldr	r3, [pc, #356]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	4a58      	ldr	r2, [pc, #352]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005646:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0308 	and.w	r3, r3, #8
 8005650:	2b00      	cmp	r3, #0
 8005652:	d005      	beq.n	8005660 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005654:	4b53      	ldr	r3, [pc, #332]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	4a52      	ldr	r2, [pc, #328]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800565a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800565e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005660:	4b50      	ldr	r3, [pc, #320]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	494d      	ldr	r1, [pc, #308]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	4313      	orrs	r3, r2
 8005670:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d044      	beq.n	8005708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	2b01      	cmp	r3, #1
 8005684:	d107      	bne.n	8005696 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005686:	4b47      	ldr	r3, [pc, #284]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d119      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e07f      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	2b02      	cmp	r3, #2
 800569c:	d003      	beq.n	80056a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d107      	bne.n	80056b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a6:	4b3f      	ldr	r3, [pc, #252]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d109      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e06f      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056b6:	4b3b      	ldr	r3, [pc, #236]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e067      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056c6:	4b37      	ldr	r3, [pc, #220]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f023 0203 	bic.w	r2, r3, #3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	4934      	ldr	r1, [pc, #208]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056d8:	f7fc fd22 	bl	8002120 <HAL_GetTick>
 80056dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056de:	e00a      	b.n	80056f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e0:	f7fc fd1e 	bl	8002120 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e04f      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056f6:	4b2b      	ldr	r3, [pc, #172]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f003 020c 	and.w	r2, r3, #12
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	429a      	cmp	r2, r3
 8005706:	d1eb      	bne.n	80056e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005708:	4b25      	ldr	r3, [pc, #148]	@ (80057a0 <HAL_RCC_ClockConfig+0x1b8>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d20c      	bcs.n	8005730 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005716:	4b22      	ldr	r3, [pc, #136]	@ (80057a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	b2d2      	uxtb	r2, r2
 800571c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800571e:	4b20      	ldr	r3, [pc, #128]	@ (80057a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0307 	and.w	r3, r3, #7
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	d001      	beq.n	8005730 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e032      	b.n	8005796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0304 	and.w	r3, r3, #4
 8005738:	2b00      	cmp	r3, #0
 800573a:	d008      	beq.n	800574e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800573c:	4b19      	ldr	r3, [pc, #100]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	4916      	ldr	r1, [pc, #88]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800574a:	4313      	orrs	r3, r2
 800574c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0308 	and.w	r3, r3, #8
 8005756:	2b00      	cmp	r3, #0
 8005758:	d009      	beq.n	800576e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800575a:	4b12      	ldr	r3, [pc, #72]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	490e      	ldr	r1, [pc, #56]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 800576a:	4313      	orrs	r3, r2
 800576c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800576e:	f000 f821 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 8005772:	4602      	mov	r2, r0
 8005774:	4b0b      	ldr	r3, [pc, #44]	@ (80057a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	091b      	lsrs	r3, r3, #4
 800577a:	f003 030f 	and.w	r3, r3, #15
 800577e:	490a      	ldr	r1, [pc, #40]	@ (80057a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005780:	5ccb      	ldrb	r3, [r1, r3]
 8005782:	fa22 f303 	lsr.w	r3, r2, r3
 8005786:	4a09      	ldr	r2, [pc, #36]	@ (80057ac <HAL_RCC_ClockConfig+0x1c4>)
 8005788:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800578a:	4b09      	ldr	r3, [pc, #36]	@ (80057b0 <HAL_RCC_ClockConfig+0x1c8>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4618      	mov	r0, r3
 8005790:	f7fc fc82 	bl	8002098 <HAL_InitTick>

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	40023c00 	.word	0x40023c00
 80057a4:	40023800 	.word	0x40023800
 80057a8:	0800dbd4 	.word	0x0800dbd4
 80057ac:	20000004 	.word	0x20000004
 80057b0:	20000008 	.word	0x20000008

080057b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057b8:	b094      	sub	sp, #80	@ 0x50
 80057ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80057c4:	2300      	movs	r3, #0
 80057c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80057c8:	2300      	movs	r3, #0
 80057ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057cc:	4b79      	ldr	r3, [pc, #484]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 030c 	and.w	r3, r3, #12
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d00d      	beq.n	80057f4 <HAL_RCC_GetSysClockFreq+0x40>
 80057d8:	2b08      	cmp	r3, #8
 80057da:	f200 80e1 	bhi.w	80059a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d002      	beq.n	80057e8 <HAL_RCC_GetSysClockFreq+0x34>
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d003      	beq.n	80057ee <HAL_RCC_GetSysClockFreq+0x3a>
 80057e6:	e0db      	b.n	80059a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057e8:	4b73      	ldr	r3, [pc, #460]	@ (80059b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80057ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057ec:	e0db      	b.n	80059a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057ee:	4b73      	ldr	r3, [pc, #460]	@ (80059bc <HAL_RCC_GetSysClockFreq+0x208>)
 80057f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057f2:	e0d8      	b.n	80059a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057f4:	4b6f      	ldr	r3, [pc, #444]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057fe:	4b6d      	ldr	r3, [pc, #436]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d063      	beq.n	80058d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800580a:	4b6a      	ldr	r3, [pc, #424]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	099b      	lsrs	r3, r3, #6
 8005810:	2200      	movs	r2, #0
 8005812:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005814:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800581c:	633b      	str	r3, [r7, #48]	@ 0x30
 800581e:	2300      	movs	r3, #0
 8005820:	637b      	str	r3, [r7, #52]	@ 0x34
 8005822:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005826:	4622      	mov	r2, r4
 8005828:	462b      	mov	r3, r5
 800582a:	f04f 0000 	mov.w	r0, #0
 800582e:	f04f 0100 	mov.w	r1, #0
 8005832:	0159      	lsls	r1, r3, #5
 8005834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005838:	0150      	lsls	r0, r2, #5
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	4621      	mov	r1, r4
 8005840:	1a51      	subs	r1, r2, r1
 8005842:	6139      	str	r1, [r7, #16]
 8005844:	4629      	mov	r1, r5
 8005846:	eb63 0301 	sbc.w	r3, r3, r1
 800584a:	617b      	str	r3, [r7, #20]
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	f04f 0300 	mov.w	r3, #0
 8005854:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005858:	4659      	mov	r1, fp
 800585a:	018b      	lsls	r3, r1, #6
 800585c:	4651      	mov	r1, sl
 800585e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005862:	4651      	mov	r1, sl
 8005864:	018a      	lsls	r2, r1, #6
 8005866:	4651      	mov	r1, sl
 8005868:	ebb2 0801 	subs.w	r8, r2, r1
 800586c:	4659      	mov	r1, fp
 800586e:	eb63 0901 	sbc.w	r9, r3, r1
 8005872:	f04f 0200 	mov.w	r2, #0
 8005876:	f04f 0300 	mov.w	r3, #0
 800587a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800587e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005886:	4690      	mov	r8, r2
 8005888:	4699      	mov	r9, r3
 800588a:	4623      	mov	r3, r4
 800588c:	eb18 0303 	adds.w	r3, r8, r3
 8005890:	60bb      	str	r3, [r7, #8]
 8005892:	462b      	mov	r3, r5
 8005894:	eb49 0303 	adc.w	r3, r9, r3
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	f04f 0200 	mov.w	r2, #0
 800589e:	f04f 0300 	mov.w	r3, #0
 80058a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058a6:	4629      	mov	r1, r5
 80058a8:	024b      	lsls	r3, r1, #9
 80058aa:	4621      	mov	r1, r4
 80058ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058b0:	4621      	mov	r1, r4
 80058b2:	024a      	lsls	r2, r1, #9
 80058b4:	4610      	mov	r0, r2
 80058b6:	4619      	mov	r1, r3
 80058b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058ba:	2200      	movs	r2, #0
 80058bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058c4:	f7fb f9c0 	bl	8000c48 <__aeabi_uldivmod>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4613      	mov	r3, r2
 80058ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d0:	e058      	b.n	8005984 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058d2:	4b38      	ldr	r3, [pc, #224]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	099b      	lsrs	r3, r3, #6
 80058d8:	2200      	movs	r2, #0
 80058da:	4618      	mov	r0, r3
 80058dc:	4611      	mov	r1, r2
 80058de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80058e2:	623b      	str	r3, [r7, #32]
 80058e4:	2300      	movs	r3, #0
 80058e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80058ec:	4642      	mov	r2, r8
 80058ee:	464b      	mov	r3, r9
 80058f0:	f04f 0000 	mov.w	r0, #0
 80058f4:	f04f 0100 	mov.w	r1, #0
 80058f8:	0159      	lsls	r1, r3, #5
 80058fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058fe:	0150      	lsls	r0, r2, #5
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4641      	mov	r1, r8
 8005906:	ebb2 0a01 	subs.w	sl, r2, r1
 800590a:	4649      	mov	r1, r9
 800590c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	f04f 0300 	mov.w	r3, #0
 8005918:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800591c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005920:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005924:	ebb2 040a 	subs.w	r4, r2, sl
 8005928:	eb63 050b 	sbc.w	r5, r3, fp
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	f04f 0300 	mov.w	r3, #0
 8005934:	00eb      	lsls	r3, r5, #3
 8005936:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800593a:	00e2      	lsls	r2, r4, #3
 800593c:	4614      	mov	r4, r2
 800593e:	461d      	mov	r5, r3
 8005940:	4643      	mov	r3, r8
 8005942:	18e3      	adds	r3, r4, r3
 8005944:	603b      	str	r3, [r7, #0]
 8005946:	464b      	mov	r3, r9
 8005948:	eb45 0303 	adc.w	r3, r5, r3
 800594c:	607b      	str	r3, [r7, #4]
 800594e:	f04f 0200 	mov.w	r2, #0
 8005952:	f04f 0300 	mov.w	r3, #0
 8005956:	e9d7 4500 	ldrd	r4, r5, [r7]
 800595a:	4629      	mov	r1, r5
 800595c:	028b      	lsls	r3, r1, #10
 800595e:	4621      	mov	r1, r4
 8005960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005964:	4621      	mov	r1, r4
 8005966:	028a      	lsls	r2, r1, #10
 8005968:	4610      	mov	r0, r2
 800596a:	4619      	mov	r1, r3
 800596c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800596e:	2200      	movs	r2, #0
 8005970:	61bb      	str	r3, [r7, #24]
 8005972:	61fa      	str	r2, [r7, #28]
 8005974:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005978:	f7fb f966 	bl	8000c48 <__aeabi_uldivmod>
 800597c:	4602      	mov	r2, r0
 800597e:	460b      	mov	r3, r1
 8005980:	4613      	mov	r3, r2
 8005982:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005984:	4b0b      	ldr	r3, [pc, #44]	@ (80059b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	0c1b      	lsrs	r3, r3, #16
 800598a:	f003 0303 	and.w	r3, r3, #3
 800598e:	3301      	adds	r3, #1
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005994:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005998:	fbb2 f3f3 	udiv	r3, r2, r3
 800599c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800599e:	e002      	b.n	80059a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059a0:	4b05      	ldr	r3, [pc, #20]	@ (80059b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80059a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3750      	adds	r7, #80	@ 0x50
 80059ac:	46bd      	mov	sp, r7
 80059ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059b2:	bf00      	nop
 80059b4:	40023800 	.word	0x40023800
 80059b8:	00f42400 	.word	0x00f42400
 80059bc:	007a1200 	.word	0x007a1200

080059c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059c4:	4b03      	ldr	r3, [pc, #12]	@ (80059d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80059c6:	681b      	ldr	r3, [r3, #0]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	20000004 	.word	0x20000004

080059d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059dc:	f7ff fff0 	bl	80059c0 <HAL_RCC_GetHCLKFreq>
 80059e0:	4602      	mov	r2, r0
 80059e2:	4b05      	ldr	r3, [pc, #20]	@ (80059f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	0a9b      	lsrs	r3, r3, #10
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	4903      	ldr	r1, [pc, #12]	@ (80059fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80059ee:	5ccb      	ldrb	r3, [r1, r3]
 80059f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	40023800 	.word	0x40023800
 80059fc:	0800dbe4 	.word	0x0800dbe4

08005a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005a04:	f7ff ffdc 	bl	80059c0 <HAL_RCC_GetHCLKFreq>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	4b05      	ldr	r3, [pc, #20]	@ (8005a20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	0b5b      	lsrs	r3, r3, #13
 8005a10:	f003 0307 	and.w	r3, r3, #7
 8005a14:	4903      	ldr	r1, [pc, #12]	@ (8005a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a16:	5ccb      	ldrb	r3, [r1, r3]
 8005a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	40023800 	.word	0x40023800
 8005a24:	0800dbe4 	.word	0x0800dbe4

08005a28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e07b      	b.n	8005b32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d108      	bne.n	8005a54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a4a:	d009      	beq.n	8005a60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	61da      	str	r2, [r3, #28]
 8005a52:	e005      	b.n	8005a60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d106      	bne.n	8005a80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f7fc f8fe 	bl	8001c7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f003 0302 	and.w	r3, r3, #2
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ada:	431a      	orrs	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae4:	ea42 0103 	orr.w	r1, r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	430a      	orrs	r2, r1
 8005af6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	0c1b      	lsrs	r3, r3, #16
 8005afe:	f003 0104 	and.w	r1, r3, #4
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b06:	f003 0210 	and.w	r2, r3, #16
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69da      	ldr	r2, [r3, #28]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b082      	sub	sp, #8
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d101      	bne.n	8005b4c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e041      	b.n	8005bd0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d106      	bne.n	8005b66 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f7fc f8d3 	bl	8001d0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2202      	movs	r2, #2
 8005b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	3304      	adds	r3, #4
 8005b76:	4619      	mov	r1, r3
 8005b78:	4610      	mov	r0, r2
 8005b7a:	f000 f95d 	bl	8005e38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3708      	adds	r7, #8
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d001      	beq.n	8005bf0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e046      	b.n	8005c7e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a23      	ldr	r2, [pc, #140]	@ (8005c8c <HAL_TIM_Base_Start+0xb4>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d022      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c0a:	d01d      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a1f      	ldr	r2, [pc, #124]	@ (8005c90 <HAL_TIM_Base_Start+0xb8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d018      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c94 <HAL_TIM_Base_Start+0xbc>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d013      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a1c      	ldr	r2, [pc, #112]	@ (8005c98 <HAL_TIM_Base_Start+0xc0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00e      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8005c9c <HAL_TIM_Base_Start+0xc4>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d009      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a19      	ldr	r2, [pc, #100]	@ (8005ca0 <HAL_TIM_Base_Start+0xc8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d004      	beq.n	8005c48 <HAL_TIM_Base_Start+0x70>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a18      	ldr	r2, [pc, #96]	@ (8005ca4 <HAL_TIM_Base_Start+0xcc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d111      	bne.n	8005c6c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f003 0307 	and.w	r3, r3, #7
 8005c52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b06      	cmp	r3, #6
 8005c58:	d010      	beq.n	8005c7c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f042 0201 	orr.w	r2, r2, #1
 8005c68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6a:	e007      	b.n	8005c7c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0201 	orr.w	r2, r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	40010000 	.word	0x40010000
 8005c90:	40000400 	.word	0x40000400
 8005c94:	40000800 	.word	0x40000800
 8005c98:	40000c00 	.word	0x40000c00
 8005c9c:	40010400 	.word	0x40010400
 8005ca0:	40014000 	.word	0x40014000
 8005ca4:	40001800 	.word	0x40001800

08005ca8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d101      	bne.n	8005cc4 <HAL_TIM_ConfigClockSource+0x1c>
 8005cc0:	2302      	movs	r3, #2
 8005cc2:	e0b4      	b.n	8005e2e <HAL_TIM_ConfigClockSource+0x186>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ce2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cfc:	d03e      	beq.n	8005d7c <HAL_TIM_ConfigClockSource+0xd4>
 8005cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d02:	f200 8087 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d0a:	f000 8086 	beq.w	8005e1a <HAL_TIM_ConfigClockSource+0x172>
 8005d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d12:	d87f      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d14:	2b70      	cmp	r3, #112	@ 0x70
 8005d16:	d01a      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0xa6>
 8005d18:	2b70      	cmp	r3, #112	@ 0x70
 8005d1a:	d87b      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d1c:	2b60      	cmp	r3, #96	@ 0x60
 8005d1e:	d050      	beq.n	8005dc2 <HAL_TIM_ConfigClockSource+0x11a>
 8005d20:	2b60      	cmp	r3, #96	@ 0x60
 8005d22:	d877      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d24:	2b50      	cmp	r3, #80	@ 0x50
 8005d26:	d03c      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0xfa>
 8005d28:	2b50      	cmp	r3, #80	@ 0x50
 8005d2a:	d873      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d2c:	2b40      	cmp	r3, #64	@ 0x40
 8005d2e:	d058      	beq.n	8005de2 <HAL_TIM_ConfigClockSource+0x13a>
 8005d30:	2b40      	cmp	r3, #64	@ 0x40
 8005d32:	d86f      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d34:	2b30      	cmp	r3, #48	@ 0x30
 8005d36:	d064      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x15a>
 8005d38:	2b30      	cmp	r3, #48	@ 0x30
 8005d3a:	d86b      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d3c:	2b20      	cmp	r3, #32
 8005d3e:	d060      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x15a>
 8005d40:	2b20      	cmp	r3, #32
 8005d42:	d867      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d05c      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x15a>
 8005d48:	2b10      	cmp	r3, #16
 8005d4a:	d05a      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x15a>
 8005d4c:	e062      	b.n	8005e14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d5e:	f000 f98b 	bl	8006078 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	609a      	str	r2, [r3, #8]
      break;
 8005d7a:	e04f      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d8c:	f000 f974 	bl	8006078 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d9e:	609a      	str	r2, [r3, #8]
      break;
 8005da0:	e03c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dae:	461a      	mov	r2, r3
 8005db0:	f000 f8e8 	bl	8005f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2150      	movs	r1, #80	@ 0x50
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 f941 	bl	8006042 <TIM_ITRx_SetConfig>
      break;
 8005dc0:	e02c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f000 f907 	bl	8005fe2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2160      	movs	r1, #96	@ 0x60
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 f931 	bl	8006042 <TIM_ITRx_SetConfig>
      break;
 8005de0:	e01c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dee:	461a      	mov	r2, r3
 8005df0:	f000 f8c8 	bl	8005f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2140      	movs	r1, #64	@ 0x40
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 f921 	bl	8006042 <TIM_ITRx_SetConfig>
      break;
 8005e00:	e00c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	4610      	mov	r0, r2
 8005e0e:	f000 f918 	bl	8006042 <TIM_ITRx_SetConfig>
      break;
 8005e12:	e003      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	73fb      	strb	r3, [r7, #15]
      break;
 8005e18:	e000      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
	...

08005e38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a43      	ldr	r2, [pc, #268]	@ (8005f58 <TIM_Base_SetConfig+0x120>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d013      	beq.n	8005e78 <TIM_Base_SetConfig+0x40>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e56:	d00f      	beq.n	8005e78 <TIM_Base_SetConfig+0x40>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a40      	ldr	r2, [pc, #256]	@ (8005f5c <TIM_Base_SetConfig+0x124>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d00b      	beq.n	8005e78 <TIM_Base_SetConfig+0x40>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a3f      	ldr	r2, [pc, #252]	@ (8005f60 <TIM_Base_SetConfig+0x128>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d007      	beq.n	8005e78 <TIM_Base_SetConfig+0x40>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8005f64 <TIM_Base_SetConfig+0x12c>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d003      	beq.n	8005e78 <TIM_Base_SetConfig+0x40>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a3d      	ldr	r2, [pc, #244]	@ (8005f68 <TIM_Base_SetConfig+0x130>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d108      	bne.n	8005e8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a32      	ldr	r2, [pc, #200]	@ (8005f58 <TIM_Base_SetConfig+0x120>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d02b      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e98:	d027      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a2f      	ldr	r2, [pc, #188]	@ (8005f5c <TIM_Base_SetConfig+0x124>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d023      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a2e      	ldr	r2, [pc, #184]	@ (8005f60 <TIM_Base_SetConfig+0x128>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d01f      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a2d      	ldr	r2, [pc, #180]	@ (8005f64 <TIM_Base_SetConfig+0x12c>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d01b      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a2c      	ldr	r2, [pc, #176]	@ (8005f68 <TIM_Base_SetConfig+0x130>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d017      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a2b      	ldr	r2, [pc, #172]	@ (8005f6c <TIM_Base_SetConfig+0x134>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d013      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8005f70 <TIM_Base_SetConfig+0x138>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00f      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a29      	ldr	r2, [pc, #164]	@ (8005f74 <TIM_Base_SetConfig+0x13c>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d00b      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a28      	ldr	r2, [pc, #160]	@ (8005f78 <TIM_Base_SetConfig+0x140>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d007      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a27      	ldr	r2, [pc, #156]	@ (8005f7c <TIM_Base_SetConfig+0x144>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d003      	beq.n	8005eea <TIM_Base_SetConfig+0xb2>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a26      	ldr	r2, [pc, #152]	@ (8005f80 <TIM_Base_SetConfig+0x148>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d108      	bne.n	8005efc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ef0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	689a      	ldr	r2, [r3, #8]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a0e      	ldr	r2, [pc, #56]	@ (8005f58 <TIM_Base_SetConfig+0x120>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d003      	beq.n	8005f2a <TIM_Base_SetConfig+0xf2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a10      	ldr	r2, [pc, #64]	@ (8005f68 <TIM_Base_SetConfig+0x130>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d103      	bne.n	8005f32 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	691a      	ldr	r2, [r3, #16]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f043 0204 	orr.w	r2, r3, #4
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	601a      	str	r2, [r3, #0]
}
 8005f4a:	bf00      	nop
 8005f4c:	3714      	adds	r7, #20
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	40010000 	.word	0x40010000
 8005f5c:	40000400 	.word	0x40000400
 8005f60:	40000800 	.word	0x40000800
 8005f64:	40000c00 	.word	0x40000c00
 8005f68:	40010400 	.word	0x40010400
 8005f6c:	40014000 	.word	0x40014000
 8005f70:	40014400 	.word	0x40014400
 8005f74:	40014800 	.word	0x40014800
 8005f78:	40001800 	.word	0x40001800
 8005f7c:	40001c00 	.word	0x40001c00
 8005f80:	40002000 	.word	0x40002000

08005f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6a1b      	ldr	r3, [r3, #32]
 8005f94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	f023 0201 	bic.w	r2, r3, #1
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	011b      	lsls	r3, r3, #4
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f023 030a 	bic.w	r3, r3, #10
 8005fc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr

08005fe2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	b087      	sub	sp, #28
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	60f8      	str	r0, [r7, #12]
 8005fea:	60b9      	str	r1, [r7, #8]
 8005fec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	f023 0210 	bic.w	r2, r3, #16
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800600c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	031b      	lsls	r3, r3, #12
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800601e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	011b      	lsls	r3, r3, #4
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	4313      	orrs	r3, r2
 8006028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	693a      	ldr	r2, [r7, #16]
 800602e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	621a      	str	r2, [r3, #32]
}
 8006036:	bf00      	nop
 8006038:	371c      	adds	r7, #28
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006042:	b480      	push	{r7}
 8006044:	b085      	sub	sp, #20
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
 800604a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006058:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800605a:	683a      	ldr	r2, [r7, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4313      	orrs	r3, r2
 8006060:	f043 0307 	orr.w	r3, r3, #7
 8006064:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	609a      	str	r2, [r3, #8]
}
 800606c:	bf00      	nop
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006078:	b480      	push	{r7}
 800607a:	b087      	sub	sp, #28
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
 8006084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	021a      	lsls	r2, r3, #8
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	431a      	orrs	r2, r3
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4313      	orrs	r3, r2
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	697a      	ldr	r2, [r7, #20]
 80060aa:	609a      	str	r2, [r3, #8]
}
 80060ac:	bf00      	nop
 80060ae:	371c      	adds	r7, #28
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e05a      	b.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2202      	movs	r2, #2
 80060dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a21      	ldr	r2, [pc, #132]	@ (8006194 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d022      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800611c:	d01d      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a1d      	ldr	r2, [pc, #116]	@ (8006198 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d018      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a1b      	ldr	r2, [pc, #108]	@ (800619c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d013      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a1a      	ldr	r2, [pc, #104]	@ (80061a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d00e      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a18      	ldr	r2, [pc, #96]	@ (80061a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d009      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a17      	ldr	r2, [pc, #92]	@ (80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d004      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a15      	ldr	r2, [pc, #84]	@ (80061ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d10c      	bne.n	8006174 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006160:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	4313      	orrs	r3, r2
 800616a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	40010000 	.word	0x40010000
 8006198:	40000400 	.word	0x40000400
 800619c:	40000800 	.word	0x40000800
 80061a0:	40000c00 	.word	0x40000c00
 80061a4:	40010400 	.word	0x40010400
 80061a8:	40014000 	.word	0x40014000
 80061ac:	40001800 	.word	0x40001800

080061b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e042      	b.n	8006248 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d106      	bne.n	80061dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f7fb fdb8 	bl	8001d4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2224      	movs	r2, #36	@ 0x24
 80061e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68da      	ldr	r2, [r3, #12]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80061f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 f973 	bl	80064e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	691a      	ldr	r2, [r3, #16]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006208:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	695a      	ldr	r2, [r3, #20]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006218:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006228:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2220      	movs	r2, #32
 8006234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2220      	movs	r2, #32
 800623c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b08a      	sub	sp, #40	@ 0x28
 8006254:	af02      	add	r7, sp, #8
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	603b      	str	r3, [r7, #0]
 800625c:	4613      	mov	r3, r2
 800625e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b20      	cmp	r3, #32
 800626e:	d175      	bne.n	800635c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d002      	beq.n	800627c <HAL_UART_Transmit+0x2c>
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e06e      	b.n	800635e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2221      	movs	r2, #33	@ 0x21
 800628a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800628e:	f7fb ff47 	bl	8002120 <HAL_GetTick>
 8006292:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	88fa      	ldrh	r2, [r7, #6]
 8006298:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	88fa      	ldrh	r2, [r7, #6]
 800629e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062a8:	d108      	bne.n	80062bc <HAL_UART_Transmit+0x6c>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d104      	bne.n	80062bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80062b2:	2300      	movs	r3, #0
 80062b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	61bb      	str	r3, [r7, #24]
 80062ba:	e003      	b.n	80062c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062c0:	2300      	movs	r3, #0
 80062c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062c4:	e02e      	b.n	8006324 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	2200      	movs	r2, #0
 80062ce:	2180      	movs	r1, #128	@ 0x80
 80062d0:	68f8      	ldr	r0, [r7, #12]
 80062d2:	f000 f848 	bl	8006366 <UART_WaitOnFlagUntilTimeout>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d005      	beq.n	80062e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2220      	movs	r2, #32
 80062e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e03a      	b.n	800635e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10b      	bne.n	8006306 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	881b      	ldrh	r3, [r3, #0]
 80062f2:	461a      	mov	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	3302      	adds	r3, #2
 8006302:	61bb      	str	r3, [r7, #24]
 8006304:	e007      	b.n	8006316 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	781a      	ldrb	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	3301      	adds	r3, #1
 8006314:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1cb      	bne.n	80062c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2200      	movs	r2, #0
 8006336:	2140      	movs	r1, #64	@ 0x40
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 f814 	bl	8006366 <UART_WaitOnFlagUntilTimeout>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d005      	beq.n	8006350 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2220      	movs	r2, #32
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800634c:	2303      	movs	r3, #3
 800634e:	e006      	b.n	800635e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2220      	movs	r2, #32
 8006354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006358:	2300      	movs	r3, #0
 800635a:	e000      	b.n	800635e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800635c:	2302      	movs	r3, #2
  }
}
 800635e:	4618      	mov	r0, r3
 8006360:	3720      	adds	r7, #32
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b086      	sub	sp, #24
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	603b      	str	r3, [r7, #0]
 8006372:	4613      	mov	r3, r2
 8006374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006376:	e03b      	b.n	80063f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006378:	6a3b      	ldr	r3, [r7, #32]
 800637a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800637e:	d037      	beq.n	80063f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006380:	f7fb fece 	bl	8002120 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	6a3a      	ldr	r2, [r7, #32]
 800638c:	429a      	cmp	r2, r3
 800638e:	d302      	bcc.n	8006396 <UART_WaitOnFlagUntilTimeout+0x30>
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e03a      	b.n	8006410 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f003 0304 	and.w	r3, r3, #4
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d023      	beq.n	80063f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	2b80      	cmp	r3, #128	@ 0x80
 80063ac:	d020      	beq.n	80063f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	2b40      	cmp	r3, #64	@ 0x40
 80063b2:	d01d      	beq.n	80063f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0308 	and.w	r3, r3, #8
 80063be:	2b08      	cmp	r3, #8
 80063c0:	d116      	bne.n	80063f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80063c2:	2300      	movs	r3, #0
 80063c4:	617b      	str	r3, [r7, #20]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	617b      	str	r3, [r7, #20]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	617b      	str	r3, [r7, #20]
 80063d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 f81d 	bl	8006418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2208      	movs	r2, #8
 80063e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e00f      	b.n	8006410 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	4013      	ands	r3, r2
 80063fa:	68ba      	ldr	r2, [r7, #8]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	bf0c      	ite	eq
 8006400:	2301      	moveq	r3, #1
 8006402:	2300      	movne	r3, #0
 8006404:	b2db      	uxtb	r3, r3
 8006406:	461a      	mov	r2, r3
 8006408:	79fb      	ldrb	r3, [r7, #7]
 800640a:	429a      	cmp	r2, r3
 800640c:	d0b4      	beq.n	8006378 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006418:	b480      	push	{r7}
 800641a:	b095      	sub	sp, #84	@ 0x54
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	330c      	adds	r3, #12
 8006426:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800642a:	e853 3f00 	ldrex	r3, [r3]
 800642e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	330c      	adds	r3, #12
 800643e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006440:	643a      	str	r2, [r7, #64]	@ 0x40
 8006442:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006444:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006446:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006448:	e841 2300 	strex	r3, r2, [r1]
 800644c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800644e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1e5      	bne.n	8006420 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	3314      	adds	r3, #20
 800645a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	e853 3f00 	ldrex	r3, [r3]
 8006462:	61fb      	str	r3, [r7, #28]
   return(result);
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	f023 0301 	bic.w	r3, r3, #1
 800646a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3314      	adds	r3, #20
 8006472:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006474:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006476:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800647a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800647c:	e841 2300 	strex	r3, r2, [r1]
 8006480:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1e5      	bne.n	8006454 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800648c:	2b01      	cmp	r3, #1
 800648e:	d119      	bne.n	80064c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	330c      	adds	r3, #12
 8006496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	e853 3f00 	ldrex	r3, [r3]
 800649e:	60bb      	str	r3, [r7, #8]
   return(result);
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f023 0310 	bic.w	r3, r3, #16
 80064a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	330c      	adds	r3, #12
 80064ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064b0:	61ba      	str	r2, [r7, #24]
 80064b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b4:	6979      	ldr	r1, [r7, #20]
 80064b6:	69ba      	ldr	r2, [r7, #24]
 80064b8:	e841 2300 	strex	r3, r2, [r1]
 80064bc:	613b      	str	r3, [r7, #16]
   return(result);
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e5      	bne.n	8006490 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2220      	movs	r2, #32
 80064c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064d2:	bf00      	nop
 80064d4:	3754      	adds	r7, #84	@ 0x54
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
	...

080064e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064e4:	b0c0      	sub	sp, #256	@ 0x100
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80064f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064fc:	68d9      	ldr	r1, [r3, #12]
 80064fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	ea40 0301 	orr.w	r3, r0, r1
 8006508:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800650a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800650e:	689a      	ldr	r2, [r3, #8]
 8006510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	431a      	orrs	r2, r3
 8006518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	431a      	orrs	r2, r3
 8006520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	4313      	orrs	r3, r2
 8006528:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800652c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006538:	f021 010c 	bic.w	r1, r1, #12
 800653c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006546:	430b      	orrs	r3, r1
 8006548:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800654a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655a:	6999      	ldr	r1, [r3, #24]
 800655c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	ea40 0301 	orr.w	r3, r0, r1
 8006566:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	4b8f      	ldr	r3, [pc, #572]	@ (80067ac <UART_SetConfig+0x2cc>)
 8006570:	429a      	cmp	r2, r3
 8006572:	d005      	beq.n	8006580 <UART_SetConfig+0xa0>
 8006574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	4b8d      	ldr	r3, [pc, #564]	@ (80067b0 <UART_SetConfig+0x2d0>)
 800657c:	429a      	cmp	r2, r3
 800657e:	d104      	bne.n	800658a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006580:	f7ff fa3e 	bl	8005a00 <HAL_RCC_GetPCLK2Freq>
 8006584:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006588:	e003      	b.n	8006592 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800658a:	f7ff fa25 	bl	80059d8 <HAL_RCC_GetPCLK1Freq>
 800658e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006596:	69db      	ldr	r3, [r3, #28]
 8006598:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800659c:	f040 810c 	bne.w	80067b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065a4:	2200      	movs	r2, #0
 80065a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80065aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80065ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80065b2:	4622      	mov	r2, r4
 80065b4:	462b      	mov	r3, r5
 80065b6:	1891      	adds	r1, r2, r2
 80065b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80065ba:	415b      	adcs	r3, r3
 80065bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80065c2:	4621      	mov	r1, r4
 80065c4:	eb12 0801 	adds.w	r8, r2, r1
 80065c8:	4629      	mov	r1, r5
 80065ca:	eb43 0901 	adc.w	r9, r3, r1
 80065ce:	f04f 0200 	mov.w	r2, #0
 80065d2:	f04f 0300 	mov.w	r3, #0
 80065d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065e2:	4690      	mov	r8, r2
 80065e4:	4699      	mov	r9, r3
 80065e6:	4623      	mov	r3, r4
 80065e8:	eb18 0303 	adds.w	r3, r8, r3
 80065ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065f0:	462b      	mov	r3, r5
 80065f2:	eb49 0303 	adc.w	r3, r9, r3
 80065f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80065fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006606:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800660a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800660e:	460b      	mov	r3, r1
 8006610:	18db      	adds	r3, r3, r3
 8006612:	653b      	str	r3, [r7, #80]	@ 0x50
 8006614:	4613      	mov	r3, r2
 8006616:	eb42 0303 	adc.w	r3, r2, r3
 800661a:	657b      	str	r3, [r7, #84]	@ 0x54
 800661c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006620:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006624:	f7fa fb10 	bl	8000c48 <__aeabi_uldivmod>
 8006628:	4602      	mov	r2, r0
 800662a:	460b      	mov	r3, r1
 800662c:	4b61      	ldr	r3, [pc, #388]	@ (80067b4 <UART_SetConfig+0x2d4>)
 800662e:	fba3 2302 	umull	r2, r3, r3, r2
 8006632:	095b      	lsrs	r3, r3, #5
 8006634:	011c      	lsls	r4, r3, #4
 8006636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800663a:	2200      	movs	r2, #0
 800663c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006640:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006644:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006648:	4642      	mov	r2, r8
 800664a:	464b      	mov	r3, r9
 800664c:	1891      	adds	r1, r2, r2
 800664e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006650:	415b      	adcs	r3, r3
 8006652:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006654:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006658:	4641      	mov	r1, r8
 800665a:	eb12 0a01 	adds.w	sl, r2, r1
 800665e:	4649      	mov	r1, r9
 8006660:	eb43 0b01 	adc.w	fp, r3, r1
 8006664:	f04f 0200 	mov.w	r2, #0
 8006668:	f04f 0300 	mov.w	r3, #0
 800666c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006670:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006674:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006678:	4692      	mov	sl, r2
 800667a:	469b      	mov	fp, r3
 800667c:	4643      	mov	r3, r8
 800667e:	eb1a 0303 	adds.w	r3, sl, r3
 8006682:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006686:	464b      	mov	r3, r9
 8006688:	eb4b 0303 	adc.w	r3, fp, r3
 800668c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800669c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80066a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066a4:	460b      	mov	r3, r1
 80066a6:	18db      	adds	r3, r3, r3
 80066a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80066aa:	4613      	mov	r3, r2
 80066ac:	eb42 0303 	adc.w	r3, r2, r3
 80066b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80066b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80066b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80066ba:	f7fa fac5 	bl	8000c48 <__aeabi_uldivmod>
 80066be:	4602      	mov	r2, r0
 80066c0:	460b      	mov	r3, r1
 80066c2:	4611      	mov	r1, r2
 80066c4:	4b3b      	ldr	r3, [pc, #236]	@ (80067b4 <UART_SetConfig+0x2d4>)
 80066c6:	fba3 2301 	umull	r2, r3, r3, r1
 80066ca:	095b      	lsrs	r3, r3, #5
 80066cc:	2264      	movs	r2, #100	@ 0x64
 80066ce:	fb02 f303 	mul.w	r3, r2, r3
 80066d2:	1acb      	subs	r3, r1, r3
 80066d4:	00db      	lsls	r3, r3, #3
 80066d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80066da:	4b36      	ldr	r3, [pc, #216]	@ (80067b4 <UART_SetConfig+0x2d4>)
 80066dc:	fba3 2302 	umull	r2, r3, r3, r2
 80066e0:	095b      	lsrs	r3, r3, #5
 80066e2:	005b      	lsls	r3, r3, #1
 80066e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80066e8:	441c      	add	r4, r3
 80066ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066ee:	2200      	movs	r2, #0
 80066f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80066f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80066fc:	4642      	mov	r2, r8
 80066fe:	464b      	mov	r3, r9
 8006700:	1891      	adds	r1, r2, r2
 8006702:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006704:	415b      	adcs	r3, r3
 8006706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006708:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800670c:	4641      	mov	r1, r8
 800670e:	1851      	adds	r1, r2, r1
 8006710:	6339      	str	r1, [r7, #48]	@ 0x30
 8006712:	4649      	mov	r1, r9
 8006714:	414b      	adcs	r3, r1
 8006716:	637b      	str	r3, [r7, #52]	@ 0x34
 8006718:	f04f 0200 	mov.w	r2, #0
 800671c:	f04f 0300 	mov.w	r3, #0
 8006720:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006724:	4659      	mov	r1, fp
 8006726:	00cb      	lsls	r3, r1, #3
 8006728:	4651      	mov	r1, sl
 800672a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800672e:	4651      	mov	r1, sl
 8006730:	00ca      	lsls	r2, r1, #3
 8006732:	4610      	mov	r0, r2
 8006734:	4619      	mov	r1, r3
 8006736:	4603      	mov	r3, r0
 8006738:	4642      	mov	r2, r8
 800673a:	189b      	adds	r3, r3, r2
 800673c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006740:	464b      	mov	r3, r9
 8006742:	460a      	mov	r2, r1
 8006744:	eb42 0303 	adc.w	r3, r2, r3
 8006748:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800674c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006758:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800675c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006760:	460b      	mov	r3, r1
 8006762:	18db      	adds	r3, r3, r3
 8006764:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006766:	4613      	mov	r3, r2
 8006768:	eb42 0303 	adc.w	r3, r2, r3
 800676c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800676e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006772:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006776:	f7fa fa67 	bl	8000c48 <__aeabi_uldivmod>
 800677a:	4602      	mov	r2, r0
 800677c:	460b      	mov	r3, r1
 800677e:	4b0d      	ldr	r3, [pc, #52]	@ (80067b4 <UART_SetConfig+0x2d4>)
 8006780:	fba3 1302 	umull	r1, r3, r3, r2
 8006784:	095b      	lsrs	r3, r3, #5
 8006786:	2164      	movs	r1, #100	@ 0x64
 8006788:	fb01 f303 	mul.w	r3, r1, r3
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	00db      	lsls	r3, r3, #3
 8006790:	3332      	adds	r3, #50	@ 0x32
 8006792:	4a08      	ldr	r2, [pc, #32]	@ (80067b4 <UART_SetConfig+0x2d4>)
 8006794:	fba2 2303 	umull	r2, r3, r2, r3
 8006798:	095b      	lsrs	r3, r3, #5
 800679a:	f003 0207 	and.w	r2, r3, #7
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4422      	add	r2, r4
 80067a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067a8:	e106      	b.n	80069b8 <UART_SetConfig+0x4d8>
 80067aa:	bf00      	nop
 80067ac:	40011000 	.word	0x40011000
 80067b0:	40011400 	.word	0x40011400
 80067b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067bc:	2200      	movs	r2, #0
 80067be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80067c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80067c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80067ca:	4642      	mov	r2, r8
 80067cc:	464b      	mov	r3, r9
 80067ce:	1891      	adds	r1, r2, r2
 80067d0:	6239      	str	r1, [r7, #32]
 80067d2:	415b      	adcs	r3, r3
 80067d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80067d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067da:	4641      	mov	r1, r8
 80067dc:	1854      	adds	r4, r2, r1
 80067de:	4649      	mov	r1, r9
 80067e0:	eb43 0501 	adc.w	r5, r3, r1
 80067e4:	f04f 0200 	mov.w	r2, #0
 80067e8:	f04f 0300 	mov.w	r3, #0
 80067ec:	00eb      	lsls	r3, r5, #3
 80067ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067f2:	00e2      	lsls	r2, r4, #3
 80067f4:	4614      	mov	r4, r2
 80067f6:	461d      	mov	r5, r3
 80067f8:	4643      	mov	r3, r8
 80067fa:	18e3      	adds	r3, r4, r3
 80067fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006800:	464b      	mov	r3, r9
 8006802:	eb45 0303 	adc.w	r3, r5, r3
 8006806:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800680a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	2200      	movs	r2, #0
 8006812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006816:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800681a:	f04f 0200 	mov.w	r2, #0
 800681e:	f04f 0300 	mov.w	r3, #0
 8006822:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006826:	4629      	mov	r1, r5
 8006828:	008b      	lsls	r3, r1, #2
 800682a:	4621      	mov	r1, r4
 800682c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006830:	4621      	mov	r1, r4
 8006832:	008a      	lsls	r2, r1, #2
 8006834:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006838:	f7fa fa06 	bl	8000c48 <__aeabi_uldivmod>
 800683c:	4602      	mov	r2, r0
 800683e:	460b      	mov	r3, r1
 8006840:	4b60      	ldr	r3, [pc, #384]	@ (80069c4 <UART_SetConfig+0x4e4>)
 8006842:	fba3 2302 	umull	r2, r3, r3, r2
 8006846:	095b      	lsrs	r3, r3, #5
 8006848:	011c      	lsls	r4, r3, #4
 800684a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800684e:	2200      	movs	r2, #0
 8006850:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006854:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006858:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800685c:	4642      	mov	r2, r8
 800685e:	464b      	mov	r3, r9
 8006860:	1891      	adds	r1, r2, r2
 8006862:	61b9      	str	r1, [r7, #24]
 8006864:	415b      	adcs	r3, r3
 8006866:	61fb      	str	r3, [r7, #28]
 8006868:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800686c:	4641      	mov	r1, r8
 800686e:	1851      	adds	r1, r2, r1
 8006870:	6139      	str	r1, [r7, #16]
 8006872:	4649      	mov	r1, r9
 8006874:	414b      	adcs	r3, r1
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	f04f 0200 	mov.w	r2, #0
 800687c:	f04f 0300 	mov.w	r3, #0
 8006880:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006884:	4659      	mov	r1, fp
 8006886:	00cb      	lsls	r3, r1, #3
 8006888:	4651      	mov	r1, sl
 800688a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800688e:	4651      	mov	r1, sl
 8006890:	00ca      	lsls	r2, r1, #3
 8006892:	4610      	mov	r0, r2
 8006894:	4619      	mov	r1, r3
 8006896:	4603      	mov	r3, r0
 8006898:	4642      	mov	r2, r8
 800689a:	189b      	adds	r3, r3, r2
 800689c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068a0:	464b      	mov	r3, r9
 80068a2:	460a      	mov	r2, r1
 80068a4:	eb42 0303 	adc.w	r3, r2, r3
 80068a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80068b8:	f04f 0200 	mov.w	r2, #0
 80068bc:	f04f 0300 	mov.w	r3, #0
 80068c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80068c4:	4649      	mov	r1, r9
 80068c6:	008b      	lsls	r3, r1, #2
 80068c8:	4641      	mov	r1, r8
 80068ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068ce:	4641      	mov	r1, r8
 80068d0:	008a      	lsls	r2, r1, #2
 80068d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80068d6:	f7fa f9b7 	bl	8000c48 <__aeabi_uldivmod>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	4611      	mov	r1, r2
 80068e0:	4b38      	ldr	r3, [pc, #224]	@ (80069c4 <UART_SetConfig+0x4e4>)
 80068e2:	fba3 2301 	umull	r2, r3, r3, r1
 80068e6:	095b      	lsrs	r3, r3, #5
 80068e8:	2264      	movs	r2, #100	@ 0x64
 80068ea:	fb02 f303 	mul.w	r3, r2, r3
 80068ee:	1acb      	subs	r3, r1, r3
 80068f0:	011b      	lsls	r3, r3, #4
 80068f2:	3332      	adds	r3, #50	@ 0x32
 80068f4:	4a33      	ldr	r2, [pc, #204]	@ (80069c4 <UART_SetConfig+0x4e4>)
 80068f6:	fba2 2303 	umull	r2, r3, r2, r3
 80068fa:	095b      	lsrs	r3, r3, #5
 80068fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006900:	441c      	add	r4, r3
 8006902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006906:	2200      	movs	r2, #0
 8006908:	673b      	str	r3, [r7, #112]	@ 0x70
 800690a:	677a      	str	r2, [r7, #116]	@ 0x74
 800690c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006910:	4642      	mov	r2, r8
 8006912:	464b      	mov	r3, r9
 8006914:	1891      	adds	r1, r2, r2
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	415b      	adcs	r3, r3
 800691a:	60fb      	str	r3, [r7, #12]
 800691c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006920:	4641      	mov	r1, r8
 8006922:	1851      	adds	r1, r2, r1
 8006924:	6039      	str	r1, [r7, #0]
 8006926:	4649      	mov	r1, r9
 8006928:	414b      	adcs	r3, r1
 800692a:	607b      	str	r3, [r7, #4]
 800692c:	f04f 0200 	mov.w	r2, #0
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006938:	4659      	mov	r1, fp
 800693a:	00cb      	lsls	r3, r1, #3
 800693c:	4651      	mov	r1, sl
 800693e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006942:	4651      	mov	r1, sl
 8006944:	00ca      	lsls	r2, r1, #3
 8006946:	4610      	mov	r0, r2
 8006948:	4619      	mov	r1, r3
 800694a:	4603      	mov	r3, r0
 800694c:	4642      	mov	r2, r8
 800694e:	189b      	adds	r3, r3, r2
 8006950:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006952:	464b      	mov	r3, r9
 8006954:	460a      	mov	r2, r1
 8006956:	eb42 0303 	adc.w	r3, r2, r3
 800695a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800695c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	663b      	str	r3, [r7, #96]	@ 0x60
 8006966:	667a      	str	r2, [r7, #100]	@ 0x64
 8006968:	f04f 0200 	mov.w	r2, #0
 800696c:	f04f 0300 	mov.w	r3, #0
 8006970:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006974:	4649      	mov	r1, r9
 8006976:	008b      	lsls	r3, r1, #2
 8006978:	4641      	mov	r1, r8
 800697a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800697e:	4641      	mov	r1, r8
 8006980:	008a      	lsls	r2, r1, #2
 8006982:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006986:	f7fa f95f 	bl	8000c48 <__aeabi_uldivmod>
 800698a:	4602      	mov	r2, r0
 800698c:	460b      	mov	r3, r1
 800698e:	4b0d      	ldr	r3, [pc, #52]	@ (80069c4 <UART_SetConfig+0x4e4>)
 8006990:	fba3 1302 	umull	r1, r3, r3, r2
 8006994:	095b      	lsrs	r3, r3, #5
 8006996:	2164      	movs	r1, #100	@ 0x64
 8006998:	fb01 f303 	mul.w	r3, r1, r3
 800699c:	1ad3      	subs	r3, r2, r3
 800699e:	011b      	lsls	r3, r3, #4
 80069a0:	3332      	adds	r3, #50	@ 0x32
 80069a2:	4a08      	ldr	r2, [pc, #32]	@ (80069c4 <UART_SetConfig+0x4e4>)
 80069a4:	fba2 2303 	umull	r2, r3, r2, r3
 80069a8:	095b      	lsrs	r3, r3, #5
 80069aa:	f003 020f 	and.w	r2, r3, #15
 80069ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4422      	add	r2, r4
 80069b6:	609a      	str	r2, [r3, #8]
}
 80069b8:	bf00      	nop
 80069ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80069be:	46bd      	mov	sp, r7
 80069c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069c4:	51eb851f 	.word	0x51eb851f

080069c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069c8:	b084      	sub	sp, #16
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	f107 001c 	add.w	r0, r7, #28
 80069d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d123      	bne.n	8006a2a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80069f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d105      	bne.n	8006a1e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 f9dc 	bl	8006ddc <USB_CoreReset>
 8006a24:	4603      	mov	r3, r0
 8006a26:	73fb      	strb	r3, [r7, #15]
 8006a28:	e01b      	b.n	8006a62 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f9d0 	bl	8006ddc <USB_CoreReset>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d106      	bne.n	8006a56 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a54:	e005      	b.n	8006a62 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006a62:	7fbb      	ldrb	r3, [r7, #30]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d10b      	bne.n	8006a80 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f043 0206 	orr.w	r2, r3, #6
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f043 0220 	orr.w	r2, r3, #32
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a8c:	b004      	add	sp, #16
 8006a8e:	4770      	bx	lr

08006a90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f043 0201 	orr.w	r2, r3, #1
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	370c      	adds	r7, #12
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr

08006ab2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f023 0201 	bic.w	r2, r3, #1
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	460b      	mov	r3, r1
 8006ade:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006af0:	78fb      	ldrb	r3, [r7, #3]
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d115      	bne.n	8006b22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b02:	200a      	movs	r0, #10
 8006b04:	f7fb fb18 	bl	8002138 <HAL_Delay>
      ms += 10U;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	330a      	adds	r3, #10
 8006b0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f956 	bl	8006dc0 <USB_GetMode>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d01e      	beq.n	8006b58 <USB_SetCurrentMode+0x84>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b1e:	d9f0      	bls.n	8006b02 <USB_SetCurrentMode+0x2e>
 8006b20:	e01a      	b.n	8006b58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b22:	78fb      	ldrb	r3, [r7, #3]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d115      	bne.n	8006b54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b34:	200a      	movs	r0, #10
 8006b36:	f7fb faff 	bl	8002138 <HAL_Delay>
      ms += 10U;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	330a      	adds	r3, #10
 8006b3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f93d 	bl	8006dc0 <USB_GetMode>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d005      	beq.n	8006b58 <USB_SetCurrentMode+0x84>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b50:	d9f0      	bls.n	8006b34 <USB_SetCurrentMode+0x60>
 8006b52:	e001      	b.n	8006b58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e005      	b.n	8006b64 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2bc8      	cmp	r3, #200	@ 0xc8
 8006b5c:	d101      	bne.n	8006b62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e000      	b.n	8006b64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3710      	adds	r7, #16
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b76:	2300      	movs	r3, #0
 8006b78:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b86:	d901      	bls.n	8006b8c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e01b      	b.n	8006bc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	daf2      	bge.n	8006b7a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	019b      	lsls	r3, r3, #6
 8006b9c:	f043 0220 	orr.w	r2, r3, #32
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bb0:	d901      	bls.n	8006bb6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e006      	b.n	8006bc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f003 0320 	and.w	r3, r3, #32
 8006bbe:	2b20      	cmp	r3, #32
 8006bc0:	d0f0      	beq.n	8006ba4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	3301      	adds	r3, #1
 8006be0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006be8:	d901      	bls.n	8006bee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e018      	b.n	8006c20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	daf2      	bge.n	8006bdc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2210      	movs	r2, #16
 8006bfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	3301      	adds	r3, #1
 8006c04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c0c:	d901      	bls.n	8006c12 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006c0e:	2303      	movs	r3, #3
 8006c10:	e006      	b.n	8006c20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	f003 0310 	and.w	r3, r3, #16
 8006c1a:	2b10      	cmp	r3, #16
 8006c1c:	d0f0      	beq.n	8006c00 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b089      	sub	sp, #36	@ 0x24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	4611      	mov	r1, r2
 8006c38:	461a      	mov	r2, r3
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	71fb      	strb	r3, [r7, #7]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006c4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d123      	bne.n	8006c9a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006c52:	88bb      	ldrh	r3, [r7, #4]
 8006c54:	3303      	adds	r3, #3
 8006c56:	089b      	lsrs	r3, r3, #2
 8006c58:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	61bb      	str	r3, [r7, #24]
 8006c5e:	e018      	b.n	8006c92 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006c60:	79fb      	ldrb	r3, [r7, #7]
 8006c62:	031a      	lsls	r2, r3, #12
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	3301      	adds	r3, #1
 8006c78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	3301      	adds	r3, #1
 8006c84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	3301      	adds	r3, #1
 8006c8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	3301      	adds	r3, #1
 8006c90:	61bb      	str	r3, [r7, #24]
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d3e2      	bcc.n	8006c60 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3724      	adds	r7, #36	@ 0x24
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b08b      	sub	sp, #44	@ 0x2c
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006cbe:	88fb      	ldrh	r3, [r7, #6]
 8006cc0:	089b      	lsrs	r3, r3, #2
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006cc6:	88fb      	ldrh	r3, [r7, #6]
 8006cc8:	f003 0303 	and.w	r3, r3, #3
 8006ccc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006cce:	2300      	movs	r3, #0
 8006cd0:	623b      	str	r3, [r7, #32]
 8006cd2:	e014      	b.n	8006cfe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006cd4:	69bb      	ldr	r3, [r7, #24]
 8006cd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	601a      	str	r2, [r3, #0]
    pDest++;
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	3301      	adds	r3, #1
 8006cea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cee:	3301      	adds	r3, #1
 8006cf0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	623b      	str	r3, [r7, #32]
 8006cfe:	6a3a      	ldr	r2, [r7, #32]
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d3e6      	bcc.n	8006cd4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006d06:	8bfb      	ldrh	r3, [r7, #30]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d01e      	beq.n	8006d4a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d16:	461a      	mov	r2, r3
 8006d18:	f107 0310 	add.w	r3, r7, #16
 8006d1c:	6812      	ldr	r2, [r2, #0]
 8006d1e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	6a3b      	ldr	r3, [r7, #32]
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	00db      	lsls	r3, r3, #3
 8006d28:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2c:	b2da      	uxtb	r2, r3
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	701a      	strb	r2, [r3, #0]
      i++;
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	3301      	adds	r3, #1
 8006d36:	623b      	str	r3, [r7, #32]
      pDest++;
 8006d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006d3e:	8bfb      	ldrh	r3, [r7, #30]
 8006d40:	3b01      	subs	r3, #1
 8006d42:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006d44:	8bfb      	ldrh	r3, [r7, #30]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1ea      	bne.n	8006d20 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	372c      	adds	r7, #44	@ 0x2c
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	695b      	ldr	r3, [r3, #20]
 8006d64:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006d70:	68fb      	ldr	r3, [r7, #12]
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3714      	adds	r7, #20
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr

08006d7e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006d7e:	b480      	push	{r7}
 8006d80:	b085      	sub	sp, #20
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
 8006d86:	460b      	mov	r3, r1
 8006d88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006d8e:	78fb      	ldrb	r3, [r7, #3]
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006d9e:	78fb      	ldrb	r3, [r7, #3]
 8006da0:	015a      	lsls	r2, r3, #5
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	4413      	add	r3, r2
 8006da6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	4013      	ands	r3, r2
 8006db0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006db2:	68bb      	ldr	r3, [r7, #8]
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3714      	adds	r7, #20
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	f003 0301 	and.w	r3, r3, #1
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	3301      	adds	r3, #1
 8006dec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006df4:	d901      	bls.n	8006dfa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e022      	b.n	8006e40 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	daf2      	bge.n	8006de8 <USB_CoreReset+0xc>

  count = 10U;
 8006e02:	230a      	movs	r3, #10
 8006e04:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006e06:	e002      	b.n	8006e0e <USB_CoreReset+0x32>
  {
    count--;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d1f9      	bne.n	8006e08 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	f043 0201 	orr.w	r2, r3, #1
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	3301      	adds	r3, #1
 8006e24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e2c:	d901      	bls.n	8006e32 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e006      	b.n	8006e40 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d0f0      	beq.n	8006e20 <USB_CoreReset+0x44>

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3714      	adds	r7, #20
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e4c:	b084      	sub	sp, #16
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b086      	sub	sp, #24
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
 8006e56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	2300      	movs	r3, #0
 8006e70:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e76:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e82:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d119      	bne.n	8006ed6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006ea2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d10a      	bne.n	8006ec0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006eb8:	f043 0304 	orr.w	r3, r3, #4
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	e014      	b.n	8006eea <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ece:	f023 0304 	bic.w	r3, r3, #4
 8006ed2:	6013      	str	r3, [r2, #0]
 8006ed4:	e009      	b.n	8006eea <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ee4:	f023 0304 	bic.w	r3, r3, #4
 8006ee8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006eea:	2110      	movs	r1, #16
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f7ff fe3d 	bl	8006b6c <USB_FlushTxFifo>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d001      	beq.n	8006efc <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f7ff fe67 	bl	8006bd0 <USB_FlushRxFifo>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	613b      	str	r3, [r7, #16]
 8006f10:	e015      	b.n	8006f3e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	015a      	lsls	r2, r3, #5
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	4413      	add	r3, r2
 8006f1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f1e:	461a      	mov	r2, r3
 8006f20:	f04f 33ff 	mov.w	r3, #4294967295
 8006f24:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f32:	461a      	mov	r2, r3
 8006f34:	2300      	movs	r3, #0
 8006f36:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	613b      	str	r3, [r7, #16]
 8006f3e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006f42:	461a      	mov	r2, r3
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d3e3      	bcc.n	8006f12 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f04f 32ff 	mov.w	r2, #4294967295
 8006f56:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a18      	ldr	r2, [pc, #96]	@ (8006fbc <USB_HostInit+0x170>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d10b      	bne.n	8006f78 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f66:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a15      	ldr	r2, [pc, #84]	@ (8006fc0 <USB_HostInit+0x174>)
 8006f6c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a14      	ldr	r2, [pc, #80]	@ (8006fc4 <USB_HostInit+0x178>)
 8006f72:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006f76:	e009      	b.n	8006f8c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2280      	movs	r2, #128	@ 0x80
 8006f7c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a11      	ldr	r2, [pc, #68]	@ (8006fc8 <USB_HostInit+0x17c>)
 8006f82:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a11      	ldr	r2, [pc, #68]	@ (8006fcc <USB_HostInit+0x180>)
 8006f88:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d105      	bne.n	8006fa0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	f043 0210 	orr.w	r2, r3, #16
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	699a      	ldr	r2, [r3, #24]
 8006fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd0 <USB_HostInit+0x184>)
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3718      	adds	r7, #24
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fb8:	b004      	add	sp, #16
 8006fba:	4770      	bx	lr
 8006fbc:	40040000 	.word	0x40040000
 8006fc0:	01000200 	.word	0x01000200
 8006fc4:	00e00300 	.word	0x00e00300
 8006fc8:	00600080 	.word	0x00600080
 8006fcc:	004000e0 	.word	0x004000e0
 8006fd0:	a3200008 	.word	0xa3200008

08006fd4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	460b      	mov	r3, r1
 8006fde:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ff2:	f023 0303 	bic.w	r3, r3, #3
 8006ff6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	78fb      	ldrb	r3, [r7, #3]
 8007002:	f003 0303 	and.w	r3, r3, #3
 8007006:	68f9      	ldr	r1, [r7, #12]
 8007008:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800700c:	4313      	orrs	r3, r2
 800700e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007010:	78fb      	ldrb	r3, [r7, #3]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d107      	bne.n	8007026 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800701c:	461a      	mov	r2, r3
 800701e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007022:	6053      	str	r3, [r2, #4]
 8007024:	e00c      	b.n	8007040 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007026:	78fb      	ldrb	r3, [r7, #3]
 8007028:	2b02      	cmp	r3, #2
 800702a:	d107      	bne.n	800703c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007032:	461a      	mov	r2, r3
 8007034:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007038:	6053      	str	r3, [r2, #4]
 800703a:	e001      	b.n	8007040 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e000      	b.n	8007042 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3714      	adds	r7, #20
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr

0800704e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b084      	sub	sp, #16
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800705a:	2300      	movs	r3, #0
 800705c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800706e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800707c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800707e:	2064      	movs	r0, #100	@ 0x64
 8007080:	f7fb f85a 	bl	8002138 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800708c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007090:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007092:	200a      	movs	r0, #10
 8007094:	f7fb f850 	bl	8002138 <HAL_Delay>

  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b085      	sub	sp, #20
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
 80070aa:	460b      	mov	r3, r1
 80070ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80070b2:	2300      	movs	r3, #0
 80070b4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80070c6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d109      	bne.n	80070e6 <USB_DriveVbus+0x44>
 80070d2:	78fb      	ldrb	r3, [r7, #3]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d106      	bne.n	80070e6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80070e4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070f0:	d109      	bne.n	8007106 <USB_DriveVbus+0x64>
 80070f2:	78fb      	ldrb	r3, [r7, #3]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d106      	bne.n	8007106 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007100:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007104:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3714      	adds	r7, #20
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007114:	b480      	push	{r7}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007120:	2300      	movs	r3, #0
 8007122:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	0c5b      	lsrs	r3, r3, #17
 8007132:	f003 0303 	and.w	r3, r3, #3
}
 8007136:	4618      	mov	r0, r3
 8007138:	3714      	adds	r7, #20
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007142:	b480      	push	{r7}
 8007144:	b085      	sub	sp, #20
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	b29b      	uxth	r3, r3
}
 8007158:	4618      	mov	r0, r3
 800715a:	3714      	adds	r7, #20
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr

08007164 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b088      	sub	sp, #32
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	4608      	mov	r0, r1
 800716e:	4611      	mov	r1, r2
 8007170:	461a      	mov	r2, r3
 8007172:	4603      	mov	r3, r0
 8007174:	70fb      	strb	r3, [r7, #3]
 8007176:	460b      	mov	r3, r1
 8007178:	70bb      	strb	r3, [r7, #2]
 800717a:	4613      	mov	r3, r2
 800717c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800717e:	2300      	movs	r3, #0
 8007180:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007186:	78fb      	ldrb	r3, [r7, #3]
 8007188:	015a      	lsls	r2, r3, #5
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	4413      	add	r3, r2
 800718e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007192:	461a      	mov	r2, r3
 8007194:	f04f 33ff 	mov.w	r3, #4294967295
 8007198:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800719a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800719e:	2b03      	cmp	r3, #3
 80071a0:	d87c      	bhi.n	800729c <USB_HC_Init+0x138>
 80071a2:	a201      	add	r2, pc, #4	@ (adr r2, 80071a8 <USB_HC_Init+0x44>)
 80071a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a8:	080071b9 	.word	0x080071b9
 80071ac:	0800725f 	.word	0x0800725f
 80071b0:	080071b9 	.word	0x080071b9
 80071b4:	08007221 	.word	0x08007221
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80071b8:	78fb      	ldrb	r3, [r7, #3]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c4:	461a      	mov	r2, r3
 80071c6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80071ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80071cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	da10      	bge.n	80071f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80071d4:	78fb      	ldrb	r3, [r7, #3]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	78fa      	ldrb	r2, [r7, #3]
 80071e4:	0151      	lsls	r1, r2, #5
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	440a      	add	r2, r1
 80071ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071f2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80071f4:	e055      	b.n	80072a2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a6f      	ldr	r2, [pc, #444]	@ (80073b8 <USB_HC_Init+0x254>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d151      	bne.n	80072a2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80071fe:	78fb      	ldrb	r3, [r7, #3]
 8007200:	015a      	lsls	r2, r3, #5
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	4413      	add	r3, r2
 8007206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	78fa      	ldrb	r2, [r7, #3]
 800720e:	0151      	lsls	r1, r2, #5
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	440a      	add	r2, r1
 8007214:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007218:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800721c:	60d3      	str	r3, [r2, #12]
      break;
 800721e:	e040      	b.n	80072a2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007220:	78fb      	ldrb	r3, [r7, #3]
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	4413      	add	r3, r2
 8007228:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800722c:	461a      	mov	r2, r3
 800722e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007232:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007234:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007238:	2b00      	cmp	r3, #0
 800723a:	da34      	bge.n	80072a6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800723c:	78fb      	ldrb	r3, [r7, #3]
 800723e:	015a      	lsls	r2, r3, #5
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	4413      	add	r3, r2
 8007244:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	78fa      	ldrb	r2, [r7, #3]
 800724c:	0151      	lsls	r1, r2, #5
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	440a      	add	r2, r1
 8007252:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800725a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800725c:	e023      	b.n	80072a6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800725e:	78fb      	ldrb	r3, [r7, #3]
 8007260:	015a      	lsls	r2, r3, #5
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	4413      	add	r3, r2
 8007266:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800726a:	461a      	mov	r2, r3
 800726c:	f240 2325 	movw	r3, #549	@ 0x225
 8007270:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007272:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007276:	2b00      	cmp	r3, #0
 8007278:	da17      	bge.n	80072aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800727a:	78fb      	ldrb	r3, [r7, #3]
 800727c:	015a      	lsls	r2, r3, #5
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	4413      	add	r3, r2
 8007282:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	78fa      	ldrb	r2, [r7, #3]
 800728a:	0151      	lsls	r1, r2, #5
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	440a      	add	r2, r1
 8007290:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007294:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007298:	60d3      	str	r3, [r2, #12]
      }
      break;
 800729a:	e006      	b.n	80072aa <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	77fb      	strb	r3, [r7, #31]
      break;
 80072a0:	e004      	b.n	80072ac <USB_HC_Init+0x148>
      break;
 80072a2:	bf00      	nop
 80072a4:	e002      	b.n	80072ac <USB_HC_Init+0x148>
      break;
 80072a6:	bf00      	nop
 80072a8:	e000      	b.n	80072ac <USB_HC_Init+0x148>
      break;
 80072aa:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80072ac:	78fb      	ldrb	r3, [r7, #3]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072b8:	461a      	mov	r2, r3
 80072ba:	2300      	movs	r3, #0
 80072bc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80072be:	78fb      	ldrb	r3, [r7, #3]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	78fa      	ldrb	r2, [r7, #3]
 80072ce:	0151      	lsls	r1, r2, #5
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	440a      	add	r2, r1
 80072d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072d8:	f043 0302 	orr.w	r3, r3, #2
 80072dc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	78fb      	ldrb	r3, [r7, #3]
 80072e8:	f003 030f 	and.w	r3, r3, #15
 80072ec:	2101      	movs	r1, #1
 80072ee:	fa01 f303 	lsl.w	r3, r1, r3
 80072f2:	6939      	ldr	r1, [r7, #16]
 80072f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80072f8:	4313      	orrs	r3, r2
 80072fa:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007308:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800730c:	2b00      	cmp	r3, #0
 800730e:	da03      	bge.n	8007318 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007310:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007314:	61bb      	str	r3, [r7, #24]
 8007316:	e001      	b.n	800731c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007318:	2300      	movs	r3, #0
 800731a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f7ff fef9 	bl	8007114 <USB_GetHostSpeed>
 8007322:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007324:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007328:	2b02      	cmp	r3, #2
 800732a:	d106      	bne.n	800733a <USB_HC_Init+0x1d6>
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d003      	beq.n	800733a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007332:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007336:	617b      	str	r3, [r7, #20]
 8007338:	e001      	b.n	800733e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800733a:	2300      	movs	r3, #0
 800733c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800733e:	787b      	ldrb	r3, [r7, #1]
 8007340:	059b      	lsls	r3, r3, #22
 8007342:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007346:	78bb      	ldrb	r3, [r7, #2]
 8007348:	02db      	lsls	r3, r3, #11
 800734a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800734e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007350:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007354:	049b      	lsls	r3, r3, #18
 8007356:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800735a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800735c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800735e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007362:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	431a      	orrs	r2, r3
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800736c:	78fa      	ldrb	r2, [r7, #3]
 800736e:	0151      	lsls	r1, r2, #5
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	440a      	add	r2, r1
 8007374:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007378:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800737c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800737e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007382:	2b03      	cmp	r3, #3
 8007384:	d003      	beq.n	800738e <USB_HC_Init+0x22a>
 8007386:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800738a:	2b01      	cmp	r3, #1
 800738c:	d10f      	bne.n	80073ae <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800738e:	78fb      	ldrb	r3, [r7, #3]
 8007390:	015a      	lsls	r2, r3, #5
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	4413      	add	r3, r2
 8007396:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	78fa      	ldrb	r2, [r7, #3]
 800739e:	0151      	lsls	r1, r2, #5
 80073a0:	693a      	ldr	r2, [r7, #16]
 80073a2:	440a      	add	r2, r1
 80073a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80073ac:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80073ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3720      	adds	r7, #32
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	40040000 	.word	0x40040000

080073bc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b08c      	sub	sp, #48	@ 0x30
 80073c0:	af02      	add	r7, sp, #8
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	4613      	mov	r3, r2
 80073c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	785b      	ldrb	r3, [r3, #1]
 80073d2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80073d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80073d8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	4a5d      	ldr	r2, [pc, #372]	@ (8007554 <USB_HC_StartXfer+0x198>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d12f      	bne.n	8007442 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80073e2:	79fb      	ldrb	r3, [r7, #7]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d11c      	bne.n	8007422 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	7c9b      	ldrb	r3, [r3, #18]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d003      	beq.n	80073f8 <USB_HC_StartXfer+0x3c>
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	7c9b      	ldrb	r3, [r3, #18]
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d124      	bne.n	8007442 <USB_HC_StartXfer+0x86>
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	799b      	ldrb	r3, [r3, #6]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d120      	bne.n	8007442 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	6a3b      	ldr	r3, [r7, #32]
 8007406:	4413      	add	r3, r2
 8007408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	69fa      	ldr	r2, [r7, #28]
 8007410:	0151      	lsls	r1, r2, #5
 8007412:	6a3a      	ldr	r2, [r7, #32]
 8007414:	440a      	add	r2, r1
 8007416:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800741a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800741e:	60d3      	str	r3, [r2, #12]
 8007420:	e00f      	b.n	8007442 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	791b      	ldrb	r3, [r3, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d10b      	bne.n	8007442 <USB_HC_StartXfer+0x86>
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	795b      	ldrb	r3, [r3, #5]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d107      	bne.n	8007442 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	785b      	ldrb	r3, [r3, #1]
 8007436:	4619      	mov	r1, r3
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f000 fb6b 	bl	8007b14 <USB_DoPing>
        return HAL_OK;
 800743e:	2300      	movs	r3, #0
 8007440:	e232      	b.n	80078a8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	799b      	ldrb	r3, [r3, #6]
 8007446:	2b01      	cmp	r3, #1
 8007448:	d158      	bne.n	80074fc <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800744a:	2301      	movs	r3, #1
 800744c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	78db      	ldrb	r3, [r3, #3]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d007      	beq.n	8007466 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007456:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	8a92      	ldrh	r2, [r2, #20]
 800745c:	fb03 f202 	mul.w	r2, r3, r2
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	61da      	str	r2, [r3, #28]
 8007464:	e07c      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	7c9b      	ldrb	r3, [r3, #18]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d130      	bne.n	80074d0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	2bbc      	cmp	r3, #188	@ 0xbc
 8007474:	d918      	bls.n	80074a8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	8a9b      	ldrh	r3, [r3, #20]
 800747a:	461a      	mov	r2, r3
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	69da      	ldr	r2, [r3, #28]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d003      	beq.n	8007498 <USB_HC_StartXfer+0xdc>
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	2b02      	cmp	r3, #2
 8007496:	d103      	bne.n	80074a0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	2202      	movs	r2, #2
 800749c:	60da      	str	r2, [r3, #12]
 800749e:	e05f      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2201      	movs	r2, #1
 80074a4:	60da      	str	r2, [r3, #12]
 80074a6:	e05b      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	6a1a      	ldr	r2, [r3, #32]
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d007      	beq.n	80074c8 <USB_HC_StartXfer+0x10c>
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d003      	beq.n	80074c8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	2204      	movs	r2, #4
 80074c4:	60da      	str	r2, [r3, #12]
 80074c6:	e04b      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	2203      	movs	r2, #3
 80074cc:	60da      	str	r2, [r3, #12]
 80074ce:	e047      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80074d0:	79fb      	ldrb	r3, [r7, #7]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d10d      	bne.n	80074f2 <USB_HC_StartXfer+0x136>
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	6a1b      	ldr	r3, [r3, #32]
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	8a92      	ldrh	r2, [r2, #20]
 80074de:	4293      	cmp	r3, r2
 80074e0:	d907      	bls.n	80074f2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80074e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	8a92      	ldrh	r2, [r2, #20]
 80074e8:	fb03 f202 	mul.w	r2, r3, r2
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	61da      	str	r2, [r3, #28]
 80074f0:	e036      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	6a1a      	ldr	r2, [r3, #32]
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	61da      	str	r2, [r3, #28]
 80074fa:	e031      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	6a1b      	ldr	r3, [r3, #32]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d018      	beq.n	8007536 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	6a1b      	ldr	r3, [r3, #32]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	8a92      	ldrh	r2, [r2, #20]
 800750c:	4413      	add	r3, r2
 800750e:	3b01      	subs	r3, #1
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	8a92      	ldrh	r2, [r2, #20]
 8007514:	fbb3 f3f2 	udiv	r3, r3, r2
 8007518:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800751a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800751c:	8b7b      	ldrh	r3, [r7, #26]
 800751e:	429a      	cmp	r2, r3
 8007520:	d90b      	bls.n	800753a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007522:	8b7b      	ldrh	r3, [r7, #26]
 8007524:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007526:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	8a92      	ldrh	r2, [r2, #20]
 800752c:	fb03 f202 	mul.w	r2, r3, r2
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	61da      	str	r2, [r3, #28]
 8007534:	e001      	b.n	800753a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007536:	2301      	movs	r3, #1
 8007538:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	78db      	ldrb	r3, [r3, #3]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00a      	beq.n	8007558 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007542:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	8a92      	ldrh	r2, [r2, #20]
 8007548:	fb03 f202 	mul.w	r2, r3, r2
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	61da      	str	r2, [r3, #28]
 8007550:	e006      	b.n	8007560 <USB_HC_StartXfer+0x1a4>
 8007552:	bf00      	nop
 8007554:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	6a1a      	ldr	r2, [r3, #32]
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007568:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800756a:	04d9      	lsls	r1, r3, #19
 800756c:	4ba3      	ldr	r3, [pc, #652]	@ (80077fc <USB_HC_StartXfer+0x440>)
 800756e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007570:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	7d9b      	ldrb	r3, [r3, #22]
 8007576:	075b      	lsls	r3, r3, #29
 8007578:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800757c:	69f9      	ldr	r1, [r7, #28]
 800757e:	0148      	lsls	r0, r1, #5
 8007580:	6a39      	ldr	r1, [r7, #32]
 8007582:	4401      	add	r1, r0
 8007584:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007588:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800758a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800758c:	79fb      	ldrb	r3, [r7, #7]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d009      	beq.n	80075a6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	6999      	ldr	r1, [r3, #24]
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	015a      	lsls	r2, r3, #5
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	4413      	add	r3, r2
 800759e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075a2:	460a      	mov	r2, r1
 80075a4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80075a6:	6a3b      	ldr	r3, [r7, #32]
 80075a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	bf0c      	ite	eq
 80075b6:	2301      	moveq	r3, #1
 80075b8:	2300      	movne	r3, #0
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	015a      	lsls	r2, r3, #5
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	4413      	add	r3, r2
 80075c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	0151      	lsls	r1, r2, #5
 80075d0:	6a3a      	ldr	r2, [r7, #32]
 80075d2:	440a      	add	r2, r1
 80075d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80075dc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	015a      	lsls	r2, r3, #5
 80075e2:	6a3b      	ldr	r3, [r7, #32]
 80075e4:	4413      	add	r3, r2
 80075e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	7e7b      	ldrb	r3, [r7, #25]
 80075ee:	075b      	lsls	r3, r3, #29
 80075f0:	69f9      	ldr	r1, [r7, #28]
 80075f2:	0148      	lsls	r0, r1, #5
 80075f4:	6a39      	ldr	r1, [r7, #32]
 80075f6:	4401      	add	r1, r0
 80075f8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80075fc:	4313      	orrs	r3, r2
 80075fe:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	799b      	ldrb	r3, [r3, #6]
 8007604:	2b01      	cmp	r3, #1
 8007606:	f040 80c3 	bne.w	8007790 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	7c5b      	ldrb	r3, [r3, #17]
 800760e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007610:	68ba      	ldr	r2, [r7, #8]
 8007612:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007614:	4313      	orrs	r3, r2
 8007616:	69fa      	ldr	r2, [r7, #28]
 8007618:	0151      	lsls	r1, r2, #5
 800761a:	6a3a      	ldr	r2, [r7, #32]
 800761c:	440a      	add	r2, r1
 800761e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007622:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007626:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	6a3b      	ldr	r3, [r7, #32]
 800762e:	4413      	add	r3, r2
 8007630:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	69fa      	ldr	r2, [r7, #28]
 8007638:	0151      	lsls	r1, r2, #5
 800763a:	6a3a      	ldr	r2, [r7, #32]
 800763c:	440a      	add	r2, r1
 800763e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007642:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007646:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	79db      	ldrb	r3, [r3, #7]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d123      	bne.n	8007698 <USB_HC_StartXfer+0x2dc>
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	78db      	ldrb	r3, [r3, #3]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d11f      	bne.n	8007698 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	015a      	lsls	r2, r3, #5
 800765c:	6a3b      	ldr	r3, [r7, #32]
 800765e:	4413      	add	r3, r2
 8007660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	69fa      	ldr	r2, [r7, #28]
 8007668:	0151      	lsls	r1, r2, #5
 800766a:	6a3a      	ldr	r2, [r7, #32]
 800766c:	440a      	add	r2, r1
 800766e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007676:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	6a3b      	ldr	r3, [r7, #32]
 800767e:	4413      	add	r3, r2
 8007680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	6a3a      	ldr	r2, [r7, #32]
 800768c:	440a      	add	r2, r1
 800768e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007696:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	7c9b      	ldrb	r3, [r3, #18]
 800769c:	2b01      	cmp	r3, #1
 800769e:	d003      	beq.n	80076a8 <USB_HC_StartXfer+0x2ec>
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	7c9b      	ldrb	r3, [r3, #18]
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d117      	bne.n	80076d8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d113      	bne.n	80076d8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	78db      	ldrb	r3, [r3, #3]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d10f      	bne.n	80076d8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	015a      	lsls	r2, r3, #5
 80076bc:	6a3b      	ldr	r3, [r7, #32]
 80076be:	4413      	add	r3, r2
 80076c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	69fa      	ldr	r2, [r7, #28]
 80076c8:	0151      	lsls	r1, r2, #5
 80076ca:	6a3a      	ldr	r2, [r7, #32]
 80076cc:	440a      	add	r2, r1
 80076ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076d6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	7c9b      	ldrb	r3, [r3, #18]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d162      	bne.n	80077a6 <USB_HC_StartXfer+0x3ea>
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	78db      	ldrb	r3, [r3, #3]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d15e      	bne.n	80077a6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	3b01      	subs	r3, #1
 80076ee:	2b03      	cmp	r3, #3
 80076f0:	d858      	bhi.n	80077a4 <USB_HC_StartXfer+0x3e8>
 80076f2:	a201      	add	r2, pc, #4	@ (adr r2, 80076f8 <USB_HC_StartXfer+0x33c>)
 80076f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f8:	08007709 	.word	0x08007709
 80076fc:	0800772b 	.word	0x0800772b
 8007700:	0800774d 	.word	0x0800774d
 8007704:	0800776f 	.word	0x0800776f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	015a      	lsls	r2, r3, #5
 800770c:	6a3b      	ldr	r3, [r7, #32]
 800770e:	4413      	add	r3, r2
 8007710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	69fa      	ldr	r2, [r7, #28]
 8007718:	0151      	lsls	r1, r2, #5
 800771a:	6a3a      	ldr	r2, [r7, #32]
 800771c:	440a      	add	r2, r1
 800771e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007726:	6053      	str	r3, [r2, #4]
          break;
 8007728:	e03d      	b.n	80077a6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	015a      	lsls	r2, r3, #5
 800772e:	6a3b      	ldr	r3, [r7, #32]
 8007730:	4413      	add	r3, r2
 8007732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	69fa      	ldr	r2, [r7, #28]
 800773a:	0151      	lsls	r1, r2, #5
 800773c:	6a3a      	ldr	r2, [r7, #32]
 800773e:	440a      	add	r2, r1
 8007740:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007744:	f043 030e 	orr.w	r3, r3, #14
 8007748:	6053      	str	r3, [r2, #4]
          break;
 800774a:	e02c      	b.n	80077a6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	015a      	lsls	r2, r3, #5
 8007750:	6a3b      	ldr	r3, [r7, #32]
 8007752:	4413      	add	r3, r2
 8007754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	69fa      	ldr	r2, [r7, #28]
 800775c:	0151      	lsls	r1, r2, #5
 800775e:	6a3a      	ldr	r2, [r7, #32]
 8007760:	440a      	add	r2, r1
 8007762:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007766:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800776a:	6053      	str	r3, [r2, #4]
          break;
 800776c:	e01b      	b.n	80077a6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	015a      	lsls	r2, r3, #5
 8007772:	6a3b      	ldr	r3, [r7, #32]
 8007774:	4413      	add	r3, r2
 8007776:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	69fa      	ldr	r2, [r7, #28]
 800777e:	0151      	lsls	r1, r2, #5
 8007780:	6a3a      	ldr	r2, [r7, #32]
 8007782:	440a      	add	r2, r1
 8007784:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007788:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800778c:	6053      	str	r3, [r2, #4]
          break;
 800778e:	e00a      	b.n	80077a6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	015a      	lsls	r2, r3, #5
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	4413      	add	r3, r2
 8007798:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800779c:	461a      	mov	r2, r3
 800779e:	2300      	movs	r3, #0
 80077a0:	6053      	str	r3, [r2, #4]
 80077a2:	e000      	b.n	80077a6 <USB_HC_StartXfer+0x3ea>
          break;
 80077a4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80077a6:	69fb      	ldr	r3, [r7, #28]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80077bc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	78db      	ldrb	r3, [r3, #3]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d004      	beq.n	80077d0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077cc:	613b      	str	r3, [r7, #16]
 80077ce:	e003      	b.n	80077d8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80077d6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80077de:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ec:	461a      	mov	r2, r3
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80077f2:	79fb      	ldrb	r3, [r7, #7]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d003      	beq.n	8007800 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80077f8:	2300      	movs	r3, #0
 80077fa:	e055      	b.n	80078a8 <USB_HC_StartXfer+0x4ec>
 80077fc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	78db      	ldrb	r3, [r3, #3]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d14e      	bne.n	80078a6 <USB_HC_StartXfer+0x4ea>
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d04a      	beq.n	80078a6 <USB_HC_StartXfer+0x4ea>
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	79db      	ldrb	r3, [r3, #7]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d146      	bne.n	80078a6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	7c9b      	ldrb	r3, [r3, #18]
 800781c:	2b03      	cmp	r3, #3
 800781e:	d831      	bhi.n	8007884 <USB_HC_StartXfer+0x4c8>
 8007820:	a201      	add	r2, pc, #4	@ (adr r2, 8007828 <USB_HC_StartXfer+0x46c>)
 8007822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007826:	bf00      	nop
 8007828:	08007839 	.word	0x08007839
 800782c:	0800785d 	.word	0x0800785d
 8007830:	08007839 	.word	0x08007839
 8007834:	0800785d 	.word	0x0800785d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	3303      	adds	r3, #3
 800783e:	089b      	lsrs	r3, r3, #2
 8007840:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007842:	8afa      	ldrh	r2, [r7, #22]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007848:	b29b      	uxth	r3, r3
 800784a:	429a      	cmp	r2, r3
 800784c:	d91c      	bls.n	8007888 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	699b      	ldr	r3, [r3, #24]
 8007852:	f043 0220 	orr.w	r2, r3, #32
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	619a      	str	r2, [r3, #24]
        }
        break;
 800785a:	e015      	b.n	8007888 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	6a1b      	ldr	r3, [r3, #32]
 8007860:	3303      	adds	r3, #3
 8007862:	089b      	lsrs	r3, r3, #2
 8007864:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007866:	8afa      	ldrh	r2, [r7, #22]
 8007868:	6a3b      	ldr	r3, [r7, #32]
 800786a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	b29b      	uxth	r3, r3
 8007872:	429a      	cmp	r2, r3
 8007874:	d90a      	bls.n	800788c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	619a      	str	r2, [r3, #24]
        }
        break;
 8007882:	e003      	b.n	800788c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007884:	bf00      	nop
 8007886:	e002      	b.n	800788e <USB_HC_StartXfer+0x4d2>
        break;
 8007888:	bf00      	nop
 800788a:	e000      	b.n	800788e <USB_HC_StartXfer+0x4d2>
        break;
 800788c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	6999      	ldr	r1, [r3, #24]
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	785a      	ldrb	r2, [r3, #1]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	b29b      	uxth	r3, r3
 800789c:	2000      	movs	r0, #0
 800789e:	9000      	str	r0, [sp, #0]
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f7ff f9c3 	bl	8006c2c <USB_WritePacket>
  }

  return HAL_OK;
 80078a6:	2300      	movs	r3, #0
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3728      	adds	r7, #40	@ 0x28
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b085      	sub	sp, #20
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	b29b      	uxth	r3, r3
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3714      	adds	r7, #20
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr

080078d2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80078d2:	b480      	push	{r7}
 80078d4:	b089      	sub	sp, #36	@ 0x24
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	460b      	mov	r3, r1
 80078dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80078e2:	78fb      	ldrb	r3, [r7, #3]
 80078e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80078e6:	2300      	movs	r3, #0
 80078e8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	0c9b      	lsrs	r3, r3, #18
 80078fa:	f003 0303 	and.w	r3, r3, #3
 80078fe:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	015a      	lsls	r2, r3, #5
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	4413      	add	r3, r2
 8007908:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	0fdb      	lsrs	r3, r3, #31
 8007910:	f003 0301 	and.w	r3, r3, #1
 8007914:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	015a      	lsls	r2, r3, #5
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	4413      	add	r3, r2
 800791e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	0fdb      	lsrs	r3, r3, #31
 8007926:	f003 0301 	and.w	r3, r3, #1
 800792a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f003 0320 	and.w	r3, r3, #32
 8007934:	2b20      	cmp	r3, #32
 8007936:	d10d      	bne.n	8007954 <USB_HC_Halt+0x82>
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10a      	bne.n	8007954 <USB_HC_Halt+0x82>
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d002      	beq.n	8007950 <USB_HC_Halt+0x7e>
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b03      	cmp	r3, #3
 800794e:	d101      	bne.n	8007954 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007950:	2300      	movs	r3, #0
 8007952:	e0d8      	b.n	8007b06 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d002      	beq.n	8007960 <USB_HC_Halt+0x8e>
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b02      	cmp	r3, #2
 800795e:	d173      	bne.n	8007a48 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	0151      	lsls	r1, r2, #5
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	440a      	add	r2, r1
 8007976:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800797a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800797e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f003 0320 	and.w	r3, r3, #32
 8007988:	2b00      	cmp	r3, #0
 800798a:	d14a      	bne.n	8007a22 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007990:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007994:	2b00      	cmp	r3, #0
 8007996:	d133      	bne.n	8007a00 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	69ba      	ldr	r2, [r7, #24]
 80079a8:	0151      	lsls	r1, r2, #5
 80079aa:	69fa      	ldr	r2, [r7, #28]
 80079ac:	440a      	add	r2, r1
 80079ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079b6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	015a      	lsls	r2, r3, #5
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	4413      	add	r3, r2
 80079c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	69ba      	ldr	r2, [r7, #24]
 80079c8:	0151      	lsls	r1, r2, #5
 80079ca:	69fa      	ldr	r2, [r7, #28]
 80079cc:	440a      	add	r2, r1
 80079ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80079d6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	3301      	adds	r3, #1
 80079dc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079e4:	d82e      	bhi.n	8007a44 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80079e6:	69bb      	ldr	r3, [r7, #24]
 80079e8:	015a      	lsls	r2, r3, #5
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	4413      	add	r3, r2
 80079ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079fc:	d0ec      	beq.n	80079d8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80079fe:	e081      	b.n	8007b04 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	015a      	lsls	r2, r3, #5
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	0151      	lsls	r1, r2, #5
 8007a12:	69fa      	ldr	r2, [r7, #28]
 8007a14:	440a      	add	r2, r1
 8007a16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a1e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a20:	e070      	b.n	8007b04 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	69ba      	ldr	r2, [r7, #24]
 8007a32:	0151      	lsls	r1, r2, #5
 8007a34:	69fa      	ldr	r2, [r7, #28]
 8007a36:	440a      	add	r2, r1
 8007a38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a3c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a40:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a42:	e05f      	b.n	8007b04 <USB_HC_Halt+0x232>
            break;
 8007a44:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a46:	e05d      	b.n	8007b04 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	015a      	lsls	r2, r3, #5
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	4413      	add	r3, r2
 8007a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	0151      	lsls	r1, r2, #5
 8007a5a:	69fa      	ldr	r2, [r7, #28]
 8007a5c:	440a      	add	r2, r1
 8007a5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a66:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d133      	bne.n	8007ae0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	015a      	lsls	r2, r3, #5
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	4413      	add	r3, r2
 8007a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	69ba      	ldr	r2, [r7, #24]
 8007a88:	0151      	lsls	r1, r2, #5
 8007a8a:	69fa      	ldr	r2, [r7, #28]
 8007a8c:	440a      	add	r2, r1
 8007a8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a96:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	015a      	lsls	r2, r3, #5
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	69ba      	ldr	r2, [r7, #24]
 8007aa8:	0151      	lsls	r1, r2, #5
 8007aaa:	69fa      	ldr	r2, [r7, #28]
 8007aac:	440a      	add	r2, r1
 8007aae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ab2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ab6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	3301      	adds	r3, #1
 8007abc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ac4:	d81d      	bhi.n	8007b02 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007adc:	d0ec      	beq.n	8007ab8 <USB_HC_Halt+0x1e6>
 8007ade:	e011      	b.n	8007b04 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	015a      	lsls	r2, r3, #5
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	69ba      	ldr	r2, [r7, #24]
 8007af0:	0151      	lsls	r1, r2, #5
 8007af2:	69fa      	ldr	r2, [r7, #28]
 8007af4:	440a      	add	r2, r1
 8007af6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007afa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007afe:	6013      	str	r3, [r2, #0]
 8007b00:	e000      	b.n	8007b04 <USB_HC_Halt+0x232>
          break;
 8007b02:	bf00      	nop
    }
  }

  return HAL_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3724      	adds	r7, #36	@ 0x24
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr
	...

08007b14 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b087      	sub	sp, #28
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007b24:	78fb      	ldrb	r3, [r7, #3]
 8007b26:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	04da      	lsls	r2, r3, #19
 8007b30:	4b15      	ldr	r3, [pc, #84]	@ (8007b88 <USB_DoPing+0x74>)
 8007b32:	4013      	ands	r3, r2
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	0151      	lsls	r1, r2, #5
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	440a      	add	r2, r1
 8007b3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b44:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	015a      	lsls	r2, r3, #5
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	4413      	add	r3, r2
 8007b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b5c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b64:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	015a      	lsls	r2, r3, #5
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b72:	461a      	mov	r2, r3
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	371c      	adds	r7, #28
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	1ff80000 	.word	0x1ff80000

08007b8c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b088      	sub	sp, #32
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b94:	2300      	movs	r3, #0
 8007b96:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f7fe ff86 	bl	8006ab2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007ba6:	2110      	movs	r1, #16
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f7fe ffdf 	bl	8006b6c <USB_FlushTxFifo>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d001      	beq.n	8007bb8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f7ff f809 	bl	8006bd0 <USB_FlushRxFifo>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d001      	beq.n	8007bc8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007bc8:	2300      	movs	r3, #0
 8007bca:	61bb      	str	r3, [r7, #24]
 8007bcc:	e01f      	b.n	8007c0e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	015a      	lsls	r2, r3, #5
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	4413      	add	r3, r2
 8007bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007be4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bf4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007bf6:	69bb      	ldr	r3, [r7, #24]
 8007bf8:	015a      	lsls	r2, r3, #5
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	4413      	add	r3, r2
 8007bfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c02:	461a      	mov	r2, r3
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	61bb      	str	r3, [r7, #24]
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	2b0f      	cmp	r3, #15
 8007c12:	d9dc      	bls.n	8007bce <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007c14:	2300      	movs	r3, #0
 8007c16:	61bb      	str	r3, [r7, #24]
 8007c18:	e034      	b.n	8007c84 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	015a      	lsls	r2, r3, #5
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	4413      	add	r3, r2
 8007c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c30:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c40:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	015a      	lsls	r2, r3, #5
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	4413      	add	r3, r2
 8007c4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c4e:	461a      	mov	r2, r3
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	3301      	adds	r3, #1
 8007c58:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c60:	d80c      	bhi.n	8007c7c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	015a      	lsls	r2, r3, #5
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c78:	d0ec      	beq.n	8007c54 <USB_StopHost+0xc8>
 8007c7a:	e000      	b.n	8007c7e <USB_StopHost+0xf2>
        break;
 8007c7c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	3301      	adds	r3, #1
 8007c82:	61bb      	str	r3, [r7, #24]
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	2b0f      	cmp	r3, #15
 8007c88:	d9c7      	bls.n	8007c1a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007c90:	461a      	mov	r2, r3
 8007c92:	f04f 33ff 	mov.w	r3, #4294967295
 8007c96:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c9e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f7fe fef5 	bl	8006a90 <USB_EnableGlobalInt>

  return ret;
 8007ca6:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3720      	adds	r7, #32
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007cb0:	b590      	push	{r4, r7, lr}
 8007cb2:	b089      	sub	sp, #36	@ 0x24
 8007cb4:	af04      	add	r7, sp, #16
 8007cb6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007cb8:	2301      	movs	r3, #1
 8007cba:	2202      	movs	r2, #2
 8007cbc:	2102      	movs	r1, #2
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 fc83 	bl	80085ca <USBH_FindInterface>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007cc8:	7bfb      	ldrb	r3, [r7, #15]
 8007cca:	2bff      	cmp	r3, #255	@ 0xff
 8007ccc:	d002      	beq.n	8007cd4 <USBH_CDC_InterfaceInit+0x24>
 8007cce:	7bfb      	ldrb	r3, [r7, #15]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d901      	bls.n	8007cd8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007cd4:	2302      	movs	r3, #2
 8007cd6:	e13d      	b.n	8007f54 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
 8007cda:	4619      	mov	r1, r3
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 fc58 	bl	8008592 <USBH_SelectInterface>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007ce6:	7bbb      	ldrb	r3, [r7, #14]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d001      	beq.n	8007cf0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007cec:	2302      	movs	r3, #2
 8007cee:	e131      	b.n	8007f54 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007cf6:	2050      	movs	r0, #80	@ 0x50
 8007cf8:	f002 fb58 	bl	800a3ac <malloc>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d06:	69db      	ldr	r3, [r3, #28]
 8007d08:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007d10:	2302      	movs	r3, #2
 8007d12:	e11f      	b.n	8007f54 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007d14:	2250      	movs	r2, #80	@ 0x50
 8007d16:	2100      	movs	r1, #0
 8007d18:	68b8      	ldr	r0, [r7, #8]
 8007d1a:	f003 f996 	bl	800b04a <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007d1e:	7bfb      	ldrb	r3, [r7, #15]
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	211a      	movs	r1, #26
 8007d24:	fb01 f303 	mul.w	r3, r1, r3
 8007d28:	4413      	add	r3, r2
 8007d2a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	b25b      	sxtb	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	da15      	bge.n	8007d62 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	211a      	movs	r1, #26
 8007d3c:	fb01 f303 	mul.w	r3, r1, r3
 8007d40:	4413      	add	r3, r2
 8007d42:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d46:	781a      	ldrb	r2, [r3, #0]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	211a      	movs	r1, #26
 8007d52:	fb01 f303 	mul.w	r3, r1, r3
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007d5c:	881a      	ldrh	r2, [r3, #0]
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	785b      	ldrb	r3, [r3, #1]
 8007d66:	4619      	mov	r1, r3
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f001 ffc4 	bl	8009cf6 <USBH_AllocPipe>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	461a      	mov	r2, r3
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	7819      	ldrb	r1, [r3, #0]
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	7858      	ldrb	r0, [r3, #1]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	8952      	ldrh	r2, [r2, #10]
 8007d8e:	9202      	str	r2, [sp, #8]
 8007d90:	2203      	movs	r2, #3
 8007d92:	9201      	str	r2, [sp, #4]
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	4623      	mov	r3, r4
 8007d98:	4602      	mov	r2, r0
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f001 ff7c 	bl	8009c98 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	2200      	movs	r2, #0
 8007da6:	4619      	mov	r1, r3
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f002 fa79 	bl	800a2a0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007dae:	2300      	movs	r3, #0
 8007db0:	2200      	movs	r2, #0
 8007db2:	210a      	movs	r1, #10
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fc08 	bl	80085ca <USBH_FindInterface>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
 8007dc0:	2bff      	cmp	r3, #255	@ 0xff
 8007dc2:	d002      	beq.n	8007dca <USBH_CDC_InterfaceInit+0x11a>
 8007dc4:	7bfb      	ldrb	r3, [r7, #15]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d901      	bls.n	8007dce <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007dca:	2302      	movs	r3, #2
 8007dcc:	e0c2      	b.n	8007f54 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007dce:	7bfb      	ldrb	r3, [r7, #15]
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	211a      	movs	r1, #26
 8007dd4:	fb01 f303 	mul.w	r3, r1, r3
 8007dd8:	4413      	add	r3, r2
 8007dda:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007dde:	781b      	ldrb	r3, [r3, #0]
 8007de0:	b25b      	sxtb	r3, r3
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	da16      	bge.n	8007e14 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007de6:	7bfb      	ldrb	r3, [r7, #15]
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	211a      	movs	r1, #26
 8007dec:	fb01 f303 	mul.w	r3, r1, r3
 8007df0:	4413      	add	r3, r2
 8007df2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007df6:	781a      	ldrb	r2, [r3, #0]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	211a      	movs	r1, #26
 8007e02:	fb01 f303 	mul.w	r3, r1, r3
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e0c:	881a      	ldrh	r2, [r3, #0]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	835a      	strh	r2, [r3, #26]
 8007e12:	e015      	b.n	8007e40 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	211a      	movs	r1, #26
 8007e1a:	fb01 f303 	mul.w	r3, r1, r3
 8007e1e:	4413      	add	r3, r2
 8007e20:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e24:	781a      	ldrb	r2, [r3, #0]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e2a:	7bfb      	ldrb	r3, [r7, #15]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	211a      	movs	r1, #26
 8007e30:	fb01 f303 	mul.w	r3, r1, r3
 8007e34:	4413      	add	r3, r2
 8007e36:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e3a:	881a      	ldrh	r2, [r3, #0]
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007e40:	7bfb      	ldrb	r3, [r7, #15]
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	211a      	movs	r1, #26
 8007e46:	fb01 f303 	mul.w	r3, r1, r3
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	b25b      	sxtb	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	da16      	bge.n	8007e86 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007e58:	7bfb      	ldrb	r3, [r7, #15]
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	211a      	movs	r1, #26
 8007e5e:	fb01 f303 	mul.w	r3, r1, r3
 8007e62:	4413      	add	r3, r2
 8007e64:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e68:	781a      	ldrb	r2, [r3, #0]
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007e6e:	7bfb      	ldrb	r3, [r7, #15]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	211a      	movs	r1, #26
 8007e74:	fb01 f303 	mul.w	r3, r1, r3
 8007e78:	4413      	add	r3, r2
 8007e7a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007e7e:	881a      	ldrh	r2, [r3, #0]
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	835a      	strh	r2, [r3, #26]
 8007e84:	e015      	b.n	8007eb2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	211a      	movs	r1, #26
 8007e8c:	fb01 f303 	mul.w	r3, r1, r3
 8007e90:	4413      	add	r3, r2
 8007e92:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e96:	781a      	ldrb	r2, [r3, #0]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007e9c:	7bfb      	ldrb	r3, [r7, #15]
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	211a      	movs	r1, #26
 8007ea2:	fb01 f303 	mul.w	r3, r1, r3
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007eac:	881a      	ldrh	r2, [r3, #0]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	7b9b      	ldrb	r3, [r3, #14]
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f001 ff1c 	bl	8009cf6 <USBH_AllocPipe>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	7bdb      	ldrb	r3, [r3, #15]
 8007eca:	4619      	mov	r1, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f001 ff12 	bl	8009cf6 <USBH_AllocPipe>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	7b59      	ldrb	r1, [r3, #13]
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	7b98      	ldrb	r0, [r3, #14]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007eee:	68ba      	ldr	r2, [r7, #8]
 8007ef0:	8b12      	ldrh	r2, [r2, #24]
 8007ef2:	9202      	str	r2, [sp, #8]
 8007ef4:	2202      	movs	r2, #2
 8007ef6:	9201      	str	r2, [sp, #4]
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	4623      	mov	r3, r4
 8007efc:	4602      	mov	r2, r0
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f001 feca 	bl	8009c98 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	7b19      	ldrb	r1, [r3, #12]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	7bd8      	ldrb	r0, [r3, #15]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f18:	68ba      	ldr	r2, [r7, #8]
 8007f1a:	8b52      	ldrh	r2, [r2, #26]
 8007f1c:	9202      	str	r2, [sp, #8]
 8007f1e:	2202      	movs	r2, #2
 8007f20:	9201      	str	r2, [sp, #4]
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	4623      	mov	r3, r4
 8007f26:	4602      	mov	r2, r0
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f001 feb5 	bl	8009c98 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	7b5b      	ldrb	r3, [r3, #13]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f002 f9ae 	bl	800a2a0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	7b1b      	ldrb	r3, [r3, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f002 f9a7 	bl	800a2a0 <USBH_LL_SetToggle>

  return USBH_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd90      	pop	{r4, r7, pc}

08007f5c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d00e      	beq.n	8007f94 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f001 feaa 	bl	8009cd6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	4619      	mov	r1, r3
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f001 fed5 	bl	8009d38 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	7b1b      	ldrb	r3, [r3, #12]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00e      	beq.n	8007fba <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	7b1b      	ldrb	r3, [r3, #12]
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f001 fe97 	bl	8009cd6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	7b1b      	ldrb	r3, [r3, #12]
 8007fac:	4619      	mov	r1, r3
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f001 fec2 	bl	8009d38 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	7b5b      	ldrb	r3, [r3, #13]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00e      	beq.n	8007fe0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	7b5b      	ldrb	r3, [r3, #13]
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f001 fe84 	bl	8009cd6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	7b5b      	ldrb	r3, [r3, #13]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f001 feaf 	bl	8009d38 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007fe6:	69db      	ldr	r3, [r3, #28]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00b      	beq.n	8008004 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ff2:	69db      	ldr	r3, [r3, #28]
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f002 f9e1 	bl	800a3bc <free>
    phost->pActiveClass->pData = 0U;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008000:	2200      	movs	r2, #0
 8008002:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3710      	adds	r7, #16
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b084      	sub	sp, #16
 8008012:	af00      	add	r7, sp, #0
 8008014:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800801c:	69db      	ldr	r3, [r3, #28]
 800801e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	3340      	adds	r3, #64	@ 0x40
 8008024:	4619      	mov	r1, r3
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f8b1 	bl	800818e <GetLineCoding>
 800802c:	4603      	mov	r3, r0
 800802e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008030:	7afb      	ldrb	r3, [r7, #11]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d105      	bne.n	8008042 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800803c:	2102      	movs	r1, #2
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008042:	7afb      	ldrb	r3, [r7, #11]
}
 8008044:	4618      	mov	r0, r3
 8008046:	3710      	adds	r7, #16
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008054:	2301      	movs	r3, #1
 8008056:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008058:	2300      	movs	r3, #0
 800805a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800806c:	2b04      	cmp	r3, #4
 800806e:	d877      	bhi.n	8008160 <USBH_CDC_Process+0x114>
 8008070:	a201      	add	r2, pc, #4	@ (adr r2, 8008078 <USBH_CDC_Process+0x2c>)
 8008072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008076:	bf00      	nop
 8008078:	0800808d 	.word	0x0800808d
 800807c:	08008093 	.word	0x08008093
 8008080:	080080c3 	.word	0x080080c3
 8008084:	08008137 	.word	0x08008137
 8008088:	08008145 	.word	0x08008145
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800808c:	2300      	movs	r3, #0
 800808e:	73fb      	strb	r3, [r7, #15]
      break;
 8008090:	e06d      	b.n	800816e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008096:	4619      	mov	r1, r3
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f897 	bl	80081cc <SetLineCoding>
 800809e:	4603      	mov	r3, r0
 80080a0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80080a2:	7bbb      	ldrb	r3, [r7, #14]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d104      	bne.n	80080b2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	2202      	movs	r2, #2
 80080ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80080b0:	e058      	b.n	8008164 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80080b2:	7bbb      	ldrb	r3, [r7, #14]
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d055      	beq.n	8008164 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	2204      	movs	r2, #4
 80080bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80080c0:	e050      	b.n	8008164 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	3340      	adds	r3, #64	@ 0x40
 80080c6:	4619      	mov	r1, r3
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 f860 	bl	800818e <GetLineCoding>
 80080ce:	4603      	mov	r3, r0
 80080d0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80080d2:	7bbb      	ldrb	r3, [r7, #14]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d126      	bne.n	8008126 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ea:	791b      	ldrb	r3, [r3, #4]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d13b      	bne.n	8008168 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080fa:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d133      	bne.n	8008168 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800810a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800810c:	429a      	cmp	r2, r3
 800810e:	d12b      	bne.n	8008168 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008118:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800811a:	429a      	cmp	r2, r3
 800811c:	d124      	bne.n	8008168 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f958 	bl	80083d4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008124:	e020      	b.n	8008168 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008126:	7bbb      	ldrb	r3, [r7, #14]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d01d      	beq.n	8008168 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	2204      	movs	r2, #4
 8008130:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008134:	e018      	b.n	8008168 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 f867 	bl	800820a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 f8da 	bl	80082f6 <CDC_ProcessReception>
      break;
 8008142:	e014      	b.n	800816e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008144:	2100      	movs	r1, #0
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f001 f81e 	bl	8009188 <USBH_ClrFeature>
 800814c:	4603      	mov	r3, r0
 800814e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008150:	7bbb      	ldrb	r3, [r7, #14]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d10a      	bne.n	800816c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	2200      	movs	r2, #0
 800815a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800815e:	e005      	b.n	800816c <USBH_CDC_Process+0x120>

    default:
      break;
 8008160:	bf00      	nop
 8008162:	e004      	b.n	800816e <USBH_CDC_Process+0x122>
      break;
 8008164:	bf00      	nop
 8008166:	e002      	b.n	800816e <USBH_CDC_Process+0x122>
      break;
 8008168:	bf00      	nop
 800816a:	e000      	b.n	800816e <USBH_CDC_Process+0x122>
      break;
 800816c:	bf00      	nop

  }

  return status;
 800816e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800818e:	b580      	push	{r7, lr}
 8008190:	b082      	sub	sp, #8
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	22a1      	movs	r2, #161	@ 0xa1
 800819c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2221      	movs	r2, #33	@ 0x21
 80081a2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2207      	movs	r2, #7
 80081b4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	2207      	movs	r2, #7
 80081ba:	4619      	mov	r1, r3
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f001 fb17 	bl	80097f0 <USBH_CtlReq>
 80081c2:	4603      	mov	r3, r0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2221      	movs	r2, #33	@ 0x21
 80081da:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2220      	movs	r2, #32
 80081e0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2207      	movs	r2, #7
 80081f2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	2207      	movs	r2, #7
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f001 faf8 	bl	80097f0 <USBH_CtlReq>
 8008200:	4603      	mov	r3, r0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}

0800820a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b086      	sub	sp, #24
 800820e:	af02      	add	r7, sp, #8
 8008210:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008218:	69db      	ldr	r3, [r3, #28]
 800821a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800821c:	2300      	movs	r3, #0
 800821e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008226:	2b01      	cmp	r3, #1
 8008228:	d002      	beq.n	8008230 <CDC_ProcessTransmission+0x26>
 800822a:	2b02      	cmp	r3, #2
 800822c:	d023      	beq.n	8008276 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800822e:	e05e      	b.n	80082ee <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	8b12      	ldrh	r2, [r2, #24]
 8008238:	4293      	cmp	r3, r2
 800823a:	d90b      	bls.n	8008254 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	69d9      	ldr	r1, [r3, #28]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	8b1a      	ldrh	r2, [r3, #24]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	7b5b      	ldrb	r3, [r3, #13]
 8008248:	2001      	movs	r0, #1
 800824a:	9000      	str	r0, [sp, #0]
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f001 fce0 	bl	8009c12 <USBH_BulkSendData>
 8008252:	e00b      	b.n	800826c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800825c:	b29a      	uxth	r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	7b5b      	ldrb	r3, [r3, #13]
 8008262:	2001      	movs	r0, #1
 8008264:	9000      	str	r0, [sp, #0]
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f001 fcd3 	bl	8009c12 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2202      	movs	r2, #2
 8008270:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008274:	e03b      	b.n	80082ee <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	7b5b      	ldrb	r3, [r3, #13]
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f001 ffe5 	bl	800a24c <USBH_LL_GetURBState>
 8008282:	4603      	mov	r3, r0
 8008284:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008286:	7afb      	ldrb	r3, [r7, #11]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d128      	bne.n	80082de <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	8b12      	ldrh	r2, [r2, #24]
 8008294:	4293      	cmp	r3, r2
 8008296:	d90e      	bls.n	80082b6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	8b12      	ldrh	r2, [r2, #24]
 80082a0:	1a9a      	subs	r2, r3, r2
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	69db      	ldr	r3, [r3, #28]
 80082aa:	68fa      	ldr	r2, [r7, #12]
 80082ac:	8b12      	ldrh	r2, [r2, #24]
 80082ae:	441a      	add	r2, r3
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	61da      	str	r2, [r3, #28]
 80082b4:	e002      	b.n	80082bc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d004      	beq.n	80082ce <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80082cc:	e00e      	b.n	80082ec <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f868 	bl	80083ac <USBH_CDC_TransmitCallback>
      break;
 80082dc:	e006      	b.n	80082ec <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80082de:	7afb      	ldrb	r3, [r7, #11]
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d103      	bne.n	80082ec <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80082ec:	bf00      	nop
  }
}
 80082ee:	bf00      	nop
 80082f0:	3710      	adds	r7, #16
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b086      	sub	sp, #24
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008304:	69db      	ldr	r3, [r3, #28]
 8008306:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008308:	2300      	movs	r3, #0
 800830a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008312:	2b03      	cmp	r3, #3
 8008314:	d002      	beq.n	800831c <CDC_ProcessReception+0x26>
 8008316:	2b04      	cmp	r3, #4
 8008318:	d00e      	beq.n	8008338 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800831a:	e043      	b.n	80083a4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	6a19      	ldr	r1, [r3, #32]
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	8b5a      	ldrh	r2, [r3, #26]
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	7b1b      	ldrb	r3, [r3, #12]
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f001 fc97 	bl	8009c5c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	2204      	movs	r2, #4
 8008332:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008336:	e035      	b.n	80083a4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	7b1b      	ldrb	r3, [r3, #12]
 800833c:	4619      	mov	r1, r3
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f001 ff84 	bl	800a24c <USBH_LL_GetURBState>
 8008344:	4603      	mov	r3, r0
 8008346:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008348:	7cfb      	ldrb	r3, [r7, #19]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d129      	bne.n	80083a2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	7b1b      	ldrb	r3, [r3, #12]
 8008352:	4619      	mov	r1, r3
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f001 fef9 	bl	800a14c <USBH_LL_GetLastXferSize>
 800835a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	429a      	cmp	r2, r3
 8008364:	d016      	beq.n	8008394 <CDC_ProcessReception+0x9e>
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	8b5b      	ldrh	r3, [r3, #26]
 800836a:	461a      	mov	r2, r3
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	4293      	cmp	r3, r2
 8008370:	d110      	bne.n	8008394 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	1ad2      	subs	r2, r2, r3
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	6a1a      	ldr	r2, [r3, #32]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	441a      	add	r2, r3
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	2203      	movs	r2, #3
 800838e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008392:	e006      	b.n	80083a2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 f80f 	bl	80083c0 <USBH_CDC_ReceiveCallback>
      break;
 80083a2:	bf00      	nop
  }
}
 80083a4:	bf00      	nop
 80083a6:	3718      	adds	r7, #24
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083b4:	bf00      	nop
 80083b6:	370c      	adds	r7, #12
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b083      	sub	sp, #12
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083c8:	bf00      	nop
 80083ca:	370c      	adds	r7, #12
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	4613      	mov	r3, r2
 80083f4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d101      	bne.n	8008400 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80083fc:	2302      	movs	r3, #2
 80083fe:	e029      	b.n	8008454 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	79fa      	ldrb	r2, [r7, #7]
 8008404:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2200      	movs	r2, #0
 800840c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	f000 f81f 	bl	800845c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d003      	beq.n	800844c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f001 fdc9 	bl	8009fe4 <USBH_LL_Init>

  return USBH_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3710      	adds	r7, #16
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008464:	2300      	movs	r3, #0
 8008466:	60fb      	str	r3, [r7, #12]
 8008468:	e009      	b.n	800847e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	33e0      	adds	r3, #224	@ 0xe0
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	4413      	add	r3, r2
 8008474:	2200      	movs	r2, #0
 8008476:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	3301      	adds	r3, #1
 800847c:	60fb      	str	r3, [r7, #12]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2b0f      	cmp	r3, #15
 8008482:	d9f2      	bls.n	800846a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008484:	2300      	movs	r3, #0
 8008486:	60fb      	str	r3, [r7, #12]
 8008488:	e009      	b.n	800849e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	4413      	add	r3, r2
 8008490:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008494:	2200      	movs	r2, #0
 8008496:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	3301      	adds	r3, #1
 800849c:	60fb      	str	r3, [r7, #12]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a4:	d3f1      	bcc.n	800848a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2240      	movs	r2, #64	@ 0x40
 80084ca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	331c      	adds	r3, #28
 80084f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80084fa:	2100      	movs	r1, #0
 80084fc:	4618      	mov	r0, r3
 80084fe:	f002 fda4 	bl	800b04a <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008508:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800850c:	2100      	movs	r1, #0
 800850e:	4618      	mov	r0, r3
 8008510:	f002 fd9b 	bl	800b04a <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800851a:	2212      	movs	r2, #18
 800851c:	2100      	movs	r1, #0
 800851e:	4618      	mov	r0, r3
 8008520:	f002 fd93 	bl	800b04a <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800852a:	223e      	movs	r2, #62	@ 0x3e
 800852c:	2100      	movs	r1, #0
 800852e:	4618      	mov	r0, r3
 8008530:	f002 fd8b 	bl	800b04a <memset>

  return USBH_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800853e:	b480      	push	{r7}
 8008540:	b085      	sub	sp, #20
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
 8008546:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008548:	2300      	movs	r3, #0
 800854a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d016      	beq.n	8008580 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10e      	bne.n	800857a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008562:	1c59      	adds	r1, r3, #1
 8008564:	687a      	ldr	r2, [r7, #4]
 8008566:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	33de      	adds	r3, #222	@ 0xde
 800856e:	6839      	ldr	r1, [r7, #0]
 8008570:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008574:	2300      	movs	r3, #0
 8008576:	73fb      	strb	r3, [r7, #15]
 8008578:	e004      	b.n	8008584 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800857a:	2302      	movs	r3, #2
 800857c:	73fb      	strb	r3, [r7, #15]
 800857e:	e001      	b.n	8008584 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008580:	2302      	movs	r3, #2
 8008582:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008584:	7bfb      	ldrb	r3, [r7, #15]
}
 8008586:	4618      	mov	r0, r3
 8008588:	3714      	adds	r7, #20
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr

08008592 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008592:	b480      	push	{r7}
 8008594:	b085      	sub	sp, #20
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
 800859a:	460b      	mov	r3, r1
 800859c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80085a8:	78fa      	ldrb	r2, [r7, #3]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d204      	bcs.n	80085b8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	78fa      	ldrb	r2, [r7, #3]
 80085b2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80085b6:	e001      	b.n	80085bc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80085b8:	2302      	movs	r3, #2
 80085ba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3714      	adds	r7, #20
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr

080085ca <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b087      	sub	sp, #28
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
 80085d2:	4608      	mov	r0, r1
 80085d4:	4611      	mov	r1, r2
 80085d6:	461a      	mov	r2, r3
 80085d8:	4603      	mov	r3, r0
 80085da:	70fb      	strb	r3, [r7, #3]
 80085dc:	460b      	mov	r3, r1
 80085de:	70bb      	strb	r3, [r7, #2]
 80085e0:	4613      	mov	r3, r2
 80085e2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80085e4:	2300      	movs	r3, #0
 80085e6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80085e8:	2300      	movs	r3, #0
 80085ea:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80085f2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80085f4:	e025      	b.n	8008642 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80085f6:	7dfb      	ldrb	r3, [r7, #23]
 80085f8:	221a      	movs	r2, #26
 80085fa:	fb02 f303 	mul.w	r3, r2, r3
 80085fe:	3308      	adds	r3, #8
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	4413      	add	r3, r2
 8008604:	3302      	adds	r3, #2
 8008606:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	795b      	ldrb	r3, [r3, #5]
 800860c:	78fa      	ldrb	r2, [r7, #3]
 800860e:	429a      	cmp	r2, r3
 8008610:	d002      	beq.n	8008618 <USBH_FindInterface+0x4e>
 8008612:	78fb      	ldrb	r3, [r7, #3]
 8008614:	2bff      	cmp	r3, #255	@ 0xff
 8008616:	d111      	bne.n	800863c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800861c:	78ba      	ldrb	r2, [r7, #2]
 800861e:	429a      	cmp	r2, r3
 8008620:	d002      	beq.n	8008628 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008622:	78bb      	ldrb	r3, [r7, #2]
 8008624:	2bff      	cmp	r3, #255	@ 0xff
 8008626:	d109      	bne.n	800863c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800862c:	787a      	ldrb	r2, [r7, #1]
 800862e:	429a      	cmp	r2, r3
 8008630:	d002      	beq.n	8008638 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008632:	787b      	ldrb	r3, [r7, #1]
 8008634:	2bff      	cmp	r3, #255	@ 0xff
 8008636:	d101      	bne.n	800863c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008638:	7dfb      	ldrb	r3, [r7, #23]
 800863a:	e006      	b.n	800864a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800863c:	7dfb      	ldrb	r3, [r7, #23]
 800863e:	3301      	adds	r3, #1
 8008640:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008642:	7dfb      	ldrb	r3, [r7, #23]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d9d6      	bls.n	80085f6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008648:	23ff      	movs	r3, #255	@ 0xff
}
 800864a:	4618      	mov	r0, r3
 800864c:	371c      	adds	r7, #28
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr

08008656 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008656:	b580      	push	{r7, lr}
 8008658:	b082      	sub	sp, #8
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f001 fcfc 	bl	800a05c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008664:	2101      	movs	r1, #1
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f001 fe03 	bl	800a272 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3708      	adds	r7, #8
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
	...

08008678 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b088      	sub	sp, #32
 800867c:	af04      	add	r7, sp, #16
 800867e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008680:	2302      	movs	r3, #2
 8008682:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008684:	2300      	movs	r3, #0
 8008686:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800868e:	b2db      	uxtb	r3, r3
 8008690:	2b01      	cmp	r3, #1
 8008692:	d102      	bne.n	800869a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2203      	movs	r2, #3
 8008698:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b0b      	cmp	r3, #11
 80086a2:	f200 81bc 	bhi.w	8008a1e <USBH_Process+0x3a6>
 80086a6:	a201      	add	r2, pc, #4	@ (adr r2, 80086ac <USBH_Process+0x34>)
 80086a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ac:	080086dd 	.word	0x080086dd
 80086b0:	0800870f 	.word	0x0800870f
 80086b4:	08008779 	.word	0x08008779
 80086b8:	080089b9 	.word	0x080089b9
 80086bc:	08008a1f 	.word	0x08008a1f
 80086c0:	08008819 	.word	0x08008819
 80086c4:	0800895f 	.word	0x0800895f
 80086c8:	0800884f 	.word	0x0800884f
 80086cc:	0800886f 	.word	0x0800886f
 80086d0:	0800888d 	.word	0x0800888d
 80086d4:	080088d1 	.word	0x080088d1
 80086d8:	080089a1 	.word	0x080089a1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f000 819c 	beq.w	8008a22 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80086f0:	20c8      	movs	r0, #200	@ 0xc8
 80086f2:	f001 fe08 	bl	800a306 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f001 fd0d 	bl	800a116 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800870c:	e189      	b.n	8008a22 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b01      	cmp	r3, #1
 8008718:	d107      	bne.n	800872a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2202      	movs	r2, #2
 8008726:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008728:	e18a      	b.n	8008a40 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008730:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008734:	d914      	bls.n	8008760 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800873c:	3301      	adds	r3, #1
 800873e:	b2da      	uxtb	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800874c:	2b03      	cmp	r3, #3
 800874e:	d903      	bls.n	8008758 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	220d      	movs	r2, #13
 8008754:	701a      	strb	r2, [r3, #0]
      break;
 8008756:	e173      	b.n	8008a40 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	701a      	strb	r2, [r3, #0]
      break;
 800875e:	e16f      	b.n	8008a40 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008766:	f103 020a 	add.w	r2, r3, #10
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008770:	200a      	movs	r0, #10
 8008772:	f001 fdc8 	bl	800a306 <USBH_Delay>
      break;
 8008776:	e163      	b.n	8008a40 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800877e:	2b00      	cmp	r3, #0
 8008780:	d005      	beq.n	800878e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008788:	2104      	movs	r1, #4
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800878e:	2064      	movs	r0, #100	@ 0x64
 8008790:	f001 fdb9 	bl	800a306 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f001 fc97 	bl	800a0c8 <USBH_LL_GetSpeed>
 800879a:	4603      	mov	r3, r0
 800879c:	461a      	mov	r2, r3
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2205      	movs	r2, #5
 80087a8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80087aa:	2100      	movs	r1, #0
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f001 faa2 	bl	8009cf6 <USBH_AllocPipe>
 80087b2:	4603      	mov	r3, r0
 80087b4:	461a      	mov	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80087ba:	2180      	movs	r1, #128	@ 0x80
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f001 fa9a 	bl	8009cf6 <USBH_AllocPipe>
 80087c2:	4603      	mov	r3, r0
 80087c4:	461a      	mov	r2, r3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	7919      	ldrb	r1, [r3, #4]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80087de:	9202      	str	r2, [sp, #8]
 80087e0:	2200      	movs	r2, #0
 80087e2:	9201      	str	r2, [sp, #4]
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	4603      	mov	r3, r0
 80087e8:	2280      	movs	r2, #128	@ 0x80
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f001 fa54 	bl	8009c98 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	7959      	ldrb	r1, [r3, #5]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008804:	9202      	str	r2, [sp, #8]
 8008806:	2200      	movs	r2, #0
 8008808:	9201      	str	r2, [sp, #4]
 800880a:	9300      	str	r3, [sp, #0]
 800880c:	4603      	mov	r3, r0
 800880e:	2200      	movs	r2, #0
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f001 fa41 	bl	8009c98 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008816:	e113      	b.n	8008a40 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 f917 	bl	8008a4c <USBH_HandleEnum>
 800881e:	4603      	mov	r3, r0
 8008820:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008822:	7bbb      	ldrb	r3, [r7, #14]
 8008824:	b2db      	uxtb	r3, r3
 8008826:	2b00      	cmp	r3, #0
 8008828:	f040 80fd 	bne.w	8008a26 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800883a:	2b01      	cmp	r3, #1
 800883c:	d103      	bne.n	8008846 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2208      	movs	r2, #8
 8008842:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008844:	e0ef      	b.n	8008a26 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2207      	movs	r2, #7
 800884a:	701a      	strb	r2, [r3, #0]
      break;
 800884c:	e0eb      	b.n	8008a26 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008854:	2b00      	cmp	r3, #0
 8008856:	f000 80e8 	beq.w	8008a2a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008860:	2101      	movs	r1, #1
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2208      	movs	r2, #8
 800886a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800886c:	e0dd      	b.n	8008a2a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 fc3f 	bl	80090fa <USBH_SetCfg>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	f040 80d5 	bne.w	8008a2e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2209      	movs	r2, #9
 8008888:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800888a:	e0d0      	b.n	8008a2e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008892:	f003 0320 	and.w	r3, r3, #32
 8008896:	2b00      	cmp	r3, #0
 8008898:	d016      	beq.n	80088c8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800889a:	2101      	movs	r1, #1
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fc4f 	bl	8009140 <USBH_SetFeature>
 80088a2:	4603      	mov	r3, r0
 80088a4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80088a6:	7bbb      	ldrb	r3, [r7, #14]
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d103      	bne.n	80088b6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	220a      	movs	r2, #10
 80088b2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80088b4:	e0bd      	b.n	8008a32 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b03      	cmp	r3, #3
 80088bc:	f040 80b9 	bne.w	8008a32 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	220a      	movs	r2, #10
 80088c4:	701a      	strb	r2, [r3, #0]
      break;
 80088c6:	e0b4      	b.n	8008a32 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	220a      	movs	r2, #10
 80088cc:	701a      	strb	r2, [r3, #0]
      break;
 80088ce:	e0b0      	b.n	8008a32 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 80ad 	beq.w	8008a36 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088e4:	2300      	movs	r3, #0
 80088e6:	73fb      	strb	r3, [r7, #15]
 80088e8:	e016      	b.n	8008918 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80088ea:	7bfa      	ldrb	r2, [r7, #15]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	32de      	adds	r2, #222	@ 0xde
 80088f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088f4:	791a      	ldrb	r2, [r3, #4]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d108      	bne.n	8008912 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008900:	7bfa      	ldrb	r2, [r7, #15]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	32de      	adds	r2, #222	@ 0xde
 8008906:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008910:	e005      	b.n	800891e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008912:	7bfb      	ldrb	r3, [r7, #15]
 8008914:	3301      	adds	r3, #1
 8008916:	73fb      	strb	r3, [r7, #15]
 8008918:	7bfb      	ldrb	r3, [r7, #15]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d0e5      	beq.n	80088ea <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008924:	2b00      	cmp	r3, #0
 8008926:	d016      	beq.n	8008956 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	4798      	blx	r3
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d109      	bne.n	800894e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2206      	movs	r2, #6
 800893e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008946:	2103      	movs	r1, #3
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800894c:	e073      	b.n	8008a36 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	220d      	movs	r2, #13
 8008952:	701a      	strb	r2, [r3, #0]
      break;
 8008954:	e06f      	b.n	8008a36 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	220d      	movs	r2, #13
 800895a:	701a      	strb	r2, [r3, #0]
      break;
 800895c:	e06b      	b.n	8008a36 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008964:	2b00      	cmp	r3, #0
 8008966:	d017      	beq.n	8008998 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	4798      	blx	r3
 8008974:	4603      	mov	r3, r0
 8008976:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008978:	7bbb      	ldrb	r3, [r7, #14]
 800897a:	b2db      	uxtb	r3, r3
 800897c:	2b00      	cmp	r3, #0
 800897e:	d103      	bne.n	8008988 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	220b      	movs	r2, #11
 8008984:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008986:	e058      	b.n	8008a3a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8008988:	7bbb      	ldrb	r3, [r7, #14]
 800898a:	b2db      	uxtb	r3, r3
 800898c:	2b02      	cmp	r3, #2
 800898e:	d154      	bne.n	8008a3a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	220d      	movs	r2, #13
 8008994:	701a      	strb	r2, [r3, #0]
      break;
 8008996:	e050      	b.n	8008a3a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	220d      	movs	r2, #13
 800899c:	701a      	strb	r2, [r3, #0]
      break;
 800899e:	e04c      	b.n	8008a3a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d049      	beq.n	8008a3e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089b0:	695b      	ldr	r3, [r3, #20]
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	4798      	blx	r3
      }
      break;
 80089b6:	e042      	b.n	8008a3e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f7ff fd4b 	bl	800845c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d009      	beq.n	80089e4 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d005      	beq.n	80089fa <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089f4:	2105      	movs	r1, #5
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d107      	bne.n	8008a16 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7ff fe21 	bl	8008656 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a14:	e014      	b.n	8008a40 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f001 fb20 	bl	800a05c <USBH_LL_Start>
      break;
 8008a1c:	e010      	b.n	8008a40 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8008a1e:	bf00      	nop
 8008a20:	e00e      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a22:	bf00      	nop
 8008a24:	e00c      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a26:	bf00      	nop
 8008a28:	e00a      	b.n	8008a40 <USBH_Process+0x3c8>
    break;
 8008a2a:	bf00      	nop
 8008a2c:	e008      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a2e:	bf00      	nop
 8008a30:	e006      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a32:	bf00      	nop
 8008a34:	e004      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a36:	bf00      	nop
 8008a38:	e002      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a3a:	bf00      	nop
 8008a3c:	e000      	b.n	8008a40 <USBH_Process+0x3c8>
      break;
 8008a3e:	bf00      	nop
  }
  return USBH_OK;
 8008a40:	2300      	movs	r3, #0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3710      	adds	r7, #16
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop

08008a4c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b088      	sub	sp, #32
 8008a50:	af04      	add	r7, sp, #16
 8008a52:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008a54:	2301      	movs	r3, #1
 8008a56:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008a58:	2301      	movs	r3, #1
 8008a5a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	785b      	ldrb	r3, [r3, #1]
 8008a60:	2b07      	cmp	r3, #7
 8008a62:	f200 81bd 	bhi.w	8008de0 <USBH_HandleEnum+0x394>
 8008a66:	a201      	add	r2, pc, #4	@ (adr r2, 8008a6c <USBH_HandleEnum+0x20>)
 8008a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a6c:	08008a8d 	.word	0x08008a8d
 8008a70:	08008b47 	.word	0x08008b47
 8008a74:	08008bb1 	.word	0x08008bb1
 8008a78:	08008c3b 	.word	0x08008c3b
 8008a7c:	08008ca5 	.word	0x08008ca5
 8008a80:	08008d15 	.word	0x08008d15
 8008a84:	08008d5b 	.word	0x08008d5b
 8008a88:	08008da1 	.word	0x08008da1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008a8c:	2108      	movs	r1, #8
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fa50 	bl	8008f34 <USBH_Get_DevDesc>
 8008a94:	4603      	mov	r3, r0
 8008a96:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008a98:	7bbb      	ldrb	r3, [r7, #14]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d12e      	bne.n	8008afc <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	7919      	ldrb	r1, [r3, #4]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008ac2:	9202      	str	r2, [sp, #8]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	9201      	str	r2, [sp, #4]
 8008ac8:	9300      	str	r3, [sp, #0]
 8008aca:	4603      	mov	r3, r0
 8008acc:	2280      	movs	r2, #128	@ 0x80
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f001 f8e2 	bl	8009c98 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	7959      	ldrb	r1, [r3, #5]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008ae8:	9202      	str	r2, [sp, #8]
 8008aea:	2200      	movs	r2, #0
 8008aec:	9201      	str	r2, [sp, #4]
 8008aee:	9300      	str	r3, [sp, #0]
 8008af0:	4603      	mov	r3, r0
 8008af2:	2200      	movs	r2, #0
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f001 f8cf 	bl	8009c98 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008afa:	e173      	b.n	8008de4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008afc:	7bbb      	ldrb	r3, [r7, #14]
 8008afe:	2b03      	cmp	r3, #3
 8008b00:	f040 8170 	bne.w	8008de4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	b2da      	uxtb	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b1a:	2b03      	cmp	r3, #3
 8008b1c:	d903      	bls.n	8008b26 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	220d      	movs	r2, #13
 8008b22:	701a      	strb	r2, [r3, #0]
      break;
 8008b24:	e15e      	b.n	8008de4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	795b      	ldrb	r3, [r3, #5]
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f001 f903 	bl	8009d38 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	791b      	ldrb	r3, [r3, #4]
 8008b36:	4619      	mov	r1, r3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f001 f8fd 	bl	8009d38 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	701a      	strb	r2, [r3, #0]
      break;
 8008b44:	e14e      	b.n	8008de4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008b46:	2112      	movs	r1, #18
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f9f3 	bl	8008f34 <USBH_Get_DevDesc>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b52:	7bbb      	ldrb	r3, [r7, #14]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d103      	bne.n	8008b60 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2202      	movs	r2, #2
 8008b5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b5e:	e143      	b.n	8008de8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b60:	7bbb      	ldrb	r3, [r7, #14]
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	f040 8140 	bne.w	8008de8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b6e:	3301      	adds	r3, #1
 8008b70:	b2da      	uxtb	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b7e:	2b03      	cmp	r3, #3
 8008b80:	d903      	bls.n	8008b8a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	220d      	movs	r2, #13
 8008b86:	701a      	strb	r2, [r3, #0]
      break;
 8008b88:	e12e      	b.n	8008de8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	795b      	ldrb	r3, [r3, #5]
 8008b8e:	4619      	mov	r1, r3
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f001 f8d1 	bl	8009d38 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	791b      	ldrb	r3, [r3, #4]
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 f8cb 	bl	8009d38 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	701a      	strb	r2, [r3, #0]
      break;
 8008bae:	e11b      	b.n	8008de8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008bb0:	2101      	movs	r1, #1
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 fa7d 	bl	80090b2 <USBH_SetAddress>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bbc:	7bbb      	ldrb	r3, [r7, #14]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d130      	bne.n	8008c24 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008bc2:	2002      	movs	r0, #2
 8008bc4:	f001 fb9f 	bl	800a306 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2203      	movs	r2, #3
 8008bd4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	7919      	ldrb	r1, [r3, #4]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008bea:	9202      	str	r2, [sp, #8]
 8008bec:	2200      	movs	r2, #0
 8008bee:	9201      	str	r2, [sp, #4]
 8008bf0:	9300      	str	r3, [sp, #0]
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2280      	movs	r2, #128	@ 0x80
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f001 f84e 	bl	8009c98 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	7959      	ldrb	r1, [r3, #5]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c10:	9202      	str	r2, [sp, #8]
 8008c12:	2200      	movs	r2, #0
 8008c14:	9201      	str	r2, [sp, #4]
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f001 f83b 	bl	8009c98 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c22:	e0e3      	b.n	8008dec <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c24:	7bbb      	ldrb	r3, [r7, #14]
 8008c26:	2b03      	cmp	r3, #3
 8008c28:	f040 80e0 	bne.w	8008dec <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	220d      	movs	r2, #13
 8008c30:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	705a      	strb	r2, [r3, #1]
      break;
 8008c38:	e0d8      	b.n	8008dec <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c3a:	2109      	movs	r1, #9
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f9a5 	bl	8008f8c <USBH_Get_CfgDesc>
 8008c42:	4603      	mov	r3, r0
 8008c44:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c46:	7bbb      	ldrb	r3, [r7, #14]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d103      	bne.n	8008c54 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2204      	movs	r2, #4
 8008c50:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c52:	e0cd      	b.n	8008df0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	f040 80ca 	bne.w	8008df0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c62:	3301      	adds	r3, #1
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	d903      	bls.n	8008c7e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	220d      	movs	r2, #13
 8008c7a:	701a      	strb	r2, [r3, #0]
      break;
 8008c7c:	e0b8      	b.n	8008df0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	795b      	ldrb	r3, [r3, #5]
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f001 f857 	bl	8009d38 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	791b      	ldrb	r3, [r3, #4]
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f001 f851 	bl	8009d38 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	701a      	strb	r2, [r3, #0]
      break;
 8008ca2:	e0a5      	b.n	8008df0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f96d 	bl	8008f8c <USBH_Get_CfgDesc>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008cb6:	7bbb      	ldrb	r3, [r7, #14]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d103      	bne.n	8008cc4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2205      	movs	r2, #5
 8008cc0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008cc2:	e097      	b.n	8008df4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cc4:	7bbb      	ldrb	r3, [r7, #14]
 8008cc6:	2b03      	cmp	r3, #3
 8008cc8:	f040 8094 	bne.w	8008df4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	b2da      	uxtb	r2, r3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ce2:	2b03      	cmp	r3, #3
 8008ce4:	d903      	bls.n	8008cee <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	220d      	movs	r2, #13
 8008cea:	701a      	strb	r2, [r3, #0]
      break;
 8008cec:	e082      	b.n	8008df4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	795b      	ldrb	r3, [r3, #5]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f001 f81f 	bl	8009d38 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	791b      	ldrb	r3, [r3, #4]
 8008cfe:	4619      	mov	r1, r3
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f001 f819 	bl	8009d38 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	701a      	strb	r2, [r3, #0]
      break;
 8008d12:	e06f      	b.n	8008df4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d019      	beq.n	8008d52 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d2a:	23ff      	movs	r3, #255	@ 0xff
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f957 	bl	8008fe0 <USBH_Get_StringDesc>
 8008d32:	4603      	mov	r3, r0
 8008d34:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d36:	7bbb      	ldrb	r3, [r7, #14]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d103      	bne.n	8008d44 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2206      	movs	r2, #6
 8008d40:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008d42:	e059      	b.n	8008df8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d44:	7bbb      	ldrb	r3, [r7, #14]
 8008d46:	2b03      	cmp	r3, #3
 8008d48:	d156      	bne.n	8008df8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2206      	movs	r2, #6
 8008d4e:	705a      	strb	r2, [r3, #1]
      break;
 8008d50:	e052      	b.n	8008df8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2206      	movs	r2, #6
 8008d56:	705a      	strb	r2, [r3, #1]
      break;
 8008d58:	e04e      	b.n	8008df8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d019      	beq.n	8008d98 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d70:	23ff      	movs	r3, #255	@ 0xff
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f934 	bl	8008fe0 <USBH_Get_StringDesc>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d7c:	7bbb      	ldrb	r3, [r7, #14]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d103      	bne.n	8008d8a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2207      	movs	r2, #7
 8008d86:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008d88:	e038      	b.n	8008dfc <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d8a:	7bbb      	ldrb	r3, [r7, #14]
 8008d8c:	2b03      	cmp	r3, #3
 8008d8e:	d135      	bne.n	8008dfc <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2207      	movs	r2, #7
 8008d94:	705a      	strb	r2, [r3, #1]
      break;
 8008d96:	e031      	b.n	8008dfc <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2207      	movs	r2, #7
 8008d9c:	705a      	strb	r2, [r3, #1]
      break;
 8008d9e:	e02d      	b.n	8008dfc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d017      	beq.n	8008dda <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008db6:	23ff      	movs	r3, #255	@ 0xff
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f000 f911 	bl	8008fe0 <USBH_Get_StringDesc>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008dc2:	7bbb      	ldrb	r3, [r7, #14]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d102      	bne.n	8008dce <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008dcc:	e018      	b.n	8008e00 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008dce:	7bbb      	ldrb	r3, [r7, #14]
 8008dd0:	2b03      	cmp	r3, #3
 8008dd2:	d115      	bne.n	8008e00 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	73fb      	strb	r3, [r7, #15]
      break;
 8008dd8:	e012      	b.n	8008e00 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	73fb      	strb	r3, [r7, #15]
      break;
 8008dde:	e00f      	b.n	8008e00 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008de0:	bf00      	nop
 8008de2:	e00e      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008de4:	bf00      	nop
 8008de6:	e00c      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008de8:	bf00      	nop
 8008dea:	e00a      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008dec:	bf00      	nop
 8008dee:	e008      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008df0:	bf00      	nop
 8008df2:	e006      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008df4:	bf00      	nop
 8008df6:	e004      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008df8:	bf00      	nop
 8008dfa:	e002      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008dfc:	bf00      	nop
 8008dfe:	e000      	b.n	8008e02 <USBH_HandleEnum+0x3b6>
      break;
 8008e00:	bf00      	nop
  }
  return Status;
 8008e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	683a      	ldr	r2, [r7, #0]
 8008e1a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008e1e:	bf00      	nop
 8008e20:	370c      	adds	r7, #12
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e2a:	b580      	push	{r7, lr}
 8008e2c:	b082      	sub	sp, #8
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e38:	1c5a      	adds	r2, r3, #1
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 f804 	bl	8008e4e <USBH_HandleSof>
}
 8008e46:	bf00      	nop
 8008e48:	3708      	adds	r7, #8
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b082      	sub	sp, #8
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b0b      	cmp	r3, #11
 8008e5e:	d10a      	bne.n	8008e76 <USBH_HandleSof+0x28>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d005      	beq.n	8008e76 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e70:	699b      	ldr	r3, [r3, #24]
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	4798      	blx	r3
  }
}
 8008e76:	bf00      	nop
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b083      	sub	sp, #12
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008e8e:	bf00      	nop
}
 8008e90:	370c      	adds	r7, #12
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr

08008e9a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008e9a:	b480      	push	{r7}
 8008e9c:	b083      	sub	sp, #12
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008eb2:	bf00      	nop
}
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008ebe:	b480      	push	{r7}
 8008ec0:	b083      	sub	sp, #12
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008ede:	2300      	movs	r3, #0
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f001 f8c0 	bl	800a092 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	791b      	ldrb	r3, [r3, #4]
 8008f16:	4619      	mov	r1, r3
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 ff0d 	bl	8009d38 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	795b      	ldrb	r3, [r3, #5]
 8008f22:	4619      	mov	r1, r3
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 ff07 	bl	8009d38 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3708      	adds	r7, #8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af02      	add	r7, sp, #8
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008f40:	887b      	ldrh	r3, [r7, #2]
 8008f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f46:	d901      	bls.n	8008f4c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008f48:	2303      	movs	r3, #3
 8008f4a:	e01b      	b.n	8008f84 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008f52:	887b      	ldrh	r3, [r7, #2]
 8008f54:	9300      	str	r3, [sp, #0]
 8008f56:	4613      	mov	r3, r2
 8008f58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 f872 	bl	8009048 <USBH_GetDescriptor>
 8008f64:	4603      	mov	r3, r0
 8008f66:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008f68:	7bfb      	ldrb	r3, [r7, #15]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d109      	bne.n	8008f82 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008f74:	887a      	ldrh	r2, [r7, #2]
 8008f76:	4619      	mov	r1, r3
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 f929 	bl	80091d0 <USBH_ParseDevDesc>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b086      	sub	sp, #24
 8008f90:	af02      	add	r7, sp, #8
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	460b      	mov	r3, r1
 8008f96:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	331c      	adds	r3, #28
 8008f9c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008f9e:	887b      	ldrh	r3, [r7, #2]
 8008fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fa4:	d901      	bls.n	8008faa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e016      	b.n	8008fd8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008faa:	887b      	ldrh	r3, [r7, #2]
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008fb4:	2100      	movs	r1, #0
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 f846 	bl	8009048 <USBH_GetDescriptor>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008fc0:	7bfb      	ldrb	r3, [r7, #15]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d107      	bne.n	8008fd6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008fc6:	887b      	ldrh	r3, [r7, #2]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	68b9      	ldr	r1, [r7, #8]
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f9af 	bl	8009330 <USBH_ParseCfgDesc>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b088      	sub	sp, #32
 8008fe4:	af02      	add	r7, sp, #8
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	607a      	str	r2, [r7, #4]
 8008fea:	461a      	mov	r2, r3
 8008fec:	460b      	mov	r3, r1
 8008fee:	72fb      	strb	r3, [r7, #11]
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008ff4:	893b      	ldrh	r3, [r7, #8]
 8008ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ffa:	d802      	bhi.n	8009002 <USBH_Get_StringDesc+0x22>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d101      	bne.n	8009006 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009002:	2303      	movs	r3, #3
 8009004:	e01c      	b.n	8009040 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009006:	7afb      	ldrb	r3, [r7, #11]
 8009008:	b29b      	uxth	r3, r3
 800900a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800900e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009016:	893b      	ldrh	r3, [r7, #8]
 8009018:	9300      	str	r3, [sp, #0]
 800901a:	460b      	mov	r3, r1
 800901c:	2100      	movs	r1, #0
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f000 f812 	bl	8009048 <USBH_GetDescriptor>
 8009024:	4603      	mov	r3, r0
 8009026:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009028:	7dfb      	ldrb	r3, [r7, #23]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d107      	bne.n	800903e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009034:	893a      	ldrh	r2, [r7, #8]
 8009036:	6879      	ldr	r1, [r7, #4]
 8009038:	4618      	mov	r0, r3
 800903a:	f000 fb8c 	bl	8009756 <USBH_ParseStringDesc>
  }

  return status;
 800903e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	607b      	str	r3, [r7, #4]
 8009052:	460b      	mov	r3, r1
 8009054:	72fb      	strb	r3, [r7, #11]
 8009056:	4613      	mov	r3, r2
 8009058:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	789b      	ldrb	r3, [r3, #2]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d11c      	bne.n	800909c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009062:	7afb      	ldrb	r3, [r7, #11]
 8009064:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009068:	b2da      	uxtb	r2, r3
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2206      	movs	r2, #6
 8009072:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	893a      	ldrh	r2, [r7, #8]
 8009078:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800907a:	893b      	ldrh	r3, [r7, #8]
 800907c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009080:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009084:	d104      	bne.n	8009090 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f240 4209 	movw	r2, #1033	@ 0x409
 800908c:	829a      	strh	r2, [r3, #20]
 800908e:	e002      	b.n	8009096 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2200      	movs	r2, #0
 8009094:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	8b3a      	ldrh	r2, [r7, #24]
 800909a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800909c:	8b3b      	ldrh	r3, [r7, #24]
 800909e:	461a      	mov	r2, r3
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f000 fba4 	bl	80097f0 <USBH_CtlReq>
 80090a8:	4603      	mov	r3, r0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b082      	sub	sp, #8
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
 80090ba:	460b      	mov	r3, r1
 80090bc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	789b      	ldrb	r3, [r3, #2]
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d10f      	bne.n	80090e6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2205      	movs	r2, #5
 80090d0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80090d2:	78fb      	ldrb	r3, [r7, #3]
 80090d4:	b29a      	uxth	r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80090e6:	2200      	movs	r2, #0
 80090e8:	2100      	movs	r1, #0
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 fb80 	bl	80097f0 <USBH_CtlReq>
 80090f0:	4603      	mov	r3, r0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3708      	adds	r7, #8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b082      	sub	sp, #8
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
 8009102:	460b      	mov	r3, r1
 8009104:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	789b      	ldrb	r3, [r3, #2]
 800910a:	2b01      	cmp	r3, #1
 800910c:	d10e      	bne.n	800912c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2209      	movs	r2, #9
 8009118:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	887a      	ldrh	r2, [r7, #2]
 800911e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2200      	movs	r2, #0
 800912a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800912c:	2200      	movs	r2, #0
 800912e:	2100      	movs	r1, #0
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 fb5d 	bl	80097f0 <USBH_CtlReq>
 8009136:	4603      	mov	r3, r0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3708      	adds	r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	460b      	mov	r3, r1
 800914a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	789b      	ldrb	r3, [r3, #2]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d10f      	bne.n	8009174 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2203      	movs	r2, #3
 800915e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009160:	78fb      	ldrb	r3, [r7, #3]
 8009162:	b29a      	uxth	r2, r3
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009174:	2200      	movs	r2, #0
 8009176:	2100      	movs	r1, #0
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 fb39 	bl	80097f0 <USBH_CtlReq>
 800917e:	4603      	mov	r3, r0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	460b      	mov	r3, r1
 8009192:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	789b      	ldrb	r3, [r3, #2]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d10f      	bne.n	80091bc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2202      	movs	r2, #2
 80091a0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2201      	movs	r2, #1
 80091a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80091ae:	78fb      	ldrb	r3, [r7, #3]
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2200      	movs	r2, #0
 80091ba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80091bc:	2200      	movs	r2, #0
 80091be:	2100      	movs	r1, #0
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 fb15 	bl	80097f0 <USBH_CtlReq>
 80091c6:	4603      	mov	r3, r0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3708      	adds	r7, #8
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b087      	sub	sp, #28
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	4613      	mov	r3, r2
 80091dc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80091e4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80091e6:	2300      	movs	r3, #0
 80091e8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d101      	bne.n	80091f4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80091f0:	2302      	movs	r3, #2
 80091f2:	e094      	b.n	800931e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	781a      	ldrb	r2, [r3, #0]
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	785a      	ldrb	r2, [r3, #1]
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	3302      	adds	r3, #2
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	461a      	mov	r2, r3
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	3303      	adds	r3, #3
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	021b      	lsls	r3, r3, #8
 8009214:	b29b      	uxth	r3, r3
 8009216:	4313      	orrs	r3, r2
 8009218:	b29a      	uxth	r2, r3
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	791a      	ldrb	r2, [r3, #4]
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	795a      	ldrb	r2, [r3, #5]
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	799a      	ldrb	r2, [r3, #6]
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	79da      	ldrb	r2, [r3, #7]
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009244:	2b00      	cmp	r3, #0
 8009246:	d004      	beq.n	8009252 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800924e:	2b01      	cmp	r3, #1
 8009250:	d11b      	bne.n	800928a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	79db      	ldrb	r3, [r3, #7]
 8009256:	2b20      	cmp	r3, #32
 8009258:	dc0f      	bgt.n	800927a <USBH_ParseDevDesc+0xaa>
 800925a:	2b08      	cmp	r3, #8
 800925c:	db0f      	blt.n	800927e <USBH_ParseDevDesc+0xae>
 800925e:	3b08      	subs	r3, #8
 8009260:	4a32      	ldr	r2, [pc, #200]	@ (800932c <USBH_ParseDevDesc+0x15c>)
 8009262:	fa22 f303 	lsr.w	r3, r2, r3
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	2b00      	cmp	r3, #0
 800926c:	bf14      	ite	ne
 800926e:	2301      	movne	r3, #1
 8009270:	2300      	moveq	r3, #0
 8009272:	b2db      	uxtb	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	d106      	bne.n	8009286 <USBH_ParseDevDesc+0xb6>
 8009278:	e001      	b.n	800927e <USBH_ParseDevDesc+0xae>
 800927a:	2b40      	cmp	r3, #64	@ 0x40
 800927c:	d003      	beq.n	8009286 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	2208      	movs	r2, #8
 8009282:	71da      	strb	r2, [r3, #7]
        break;
 8009284:	e000      	b.n	8009288 <USBH_ParseDevDesc+0xb8>
        break;
 8009286:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009288:	e00e      	b.n	80092a8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009290:	2b02      	cmp	r3, #2
 8009292:	d107      	bne.n	80092a4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	79db      	ldrb	r3, [r3, #7]
 8009298:	2b08      	cmp	r3, #8
 800929a:	d005      	beq.n	80092a8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	2208      	movs	r2, #8
 80092a0:	71da      	strb	r2, [r3, #7]
 80092a2:	e001      	b.n	80092a8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80092a4:	2303      	movs	r3, #3
 80092a6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80092a8:	88fb      	ldrh	r3, [r7, #6]
 80092aa:	2b08      	cmp	r3, #8
 80092ac:	d936      	bls.n	800931c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	3308      	adds	r3, #8
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	461a      	mov	r2, r3
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	3309      	adds	r3, #9
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	021b      	lsls	r3, r3, #8
 80092be:	b29b      	uxth	r3, r3
 80092c0:	4313      	orrs	r3, r2
 80092c2:	b29a      	uxth	r2, r3
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	330a      	adds	r3, #10
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	461a      	mov	r2, r3
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	330b      	adds	r3, #11
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	021b      	lsls	r3, r3, #8
 80092d8:	b29b      	uxth	r3, r3
 80092da:	4313      	orrs	r3, r2
 80092dc:	b29a      	uxth	r2, r3
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	330c      	adds	r3, #12
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	461a      	mov	r2, r3
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	330d      	adds	r3, #13
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	021b      	lsls	r3, r3, #8
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	4313      	orrs	r3, r2
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	7b9a      	ldrb	r2, [r3, #14]
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	7bda      	ldrb	r2, [r3, #15]
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	7c1a      	ldrb	r2, [r3, #16]
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	7c5a      	ldrb	r2, [r3, #17]
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800931c:	7dfb      	ldrb	r3, [r7, #23]
}
 800931e:	4618      	mov	r0, r3
 8009320:	371c      	adds	r7, #28
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop
 800932c:	01000101 	.word	0x01000101

08009330 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b08c      	sub	sp, #48	@ 0x30
 8009334:	af00      	add	r7, sp, #0
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	4613      	mov	r3, r2
 800933c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009344:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009346:	2300      	movs	r3, #0
 8009348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800934c:	2300      	movs	r3, #0
 800934e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800935e:	2302      	movs	r3, #2
 8009360:	e0de      	b.n	8009520 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009368:	781b      	ldrb	r3, [r3, #0]
 800936a:	2b09      	cmp	r3, #9
 800936c:	d002      	beq.n	8009374 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800936e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009370:	2209      	movs	r2, #9
 8009372:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	781a      	ldrb	r2, [r3, #0]
 8009378:	6a3b      	ldr	r3, [r7, #32]
 800937a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	785a      	ldrb	r2, [r3, #1]
 8009380:	6a3b      	ldr	r3, [r7, #32]
 8009382:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	3302      	adds	r3, #2
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	461a      	mov	r2, r3
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	3303      	adds	r3, #3
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	021b      	lsls	r3, r3, #8
 8009394:	b29b      	uxth	r3, r3
 8009396:	4313      	orrs	r3, r2
 8009398:	b29b      	uxth	r3, r3
 800939a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800939e:	bf28      	it	cs
 80093a0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	6a3b      	ldr	r3, [r7, #32]
 80093a8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	791a      	ldrb	r2, [r3, #4]
 80093ae:	6a3b      	ldr	r3, [r7, #32]
 80093b0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	795a      	ldrb	r2, [r3, #5]
 80093b6:	6a3b      	ldr	r3, [r7, #32]
 80093b8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	799a      	ldrb	r2, [r3, #6]
 80093be:	6a3b      	ldr	r3, [r7, #32]
 80093c0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	79da      	ldrb	r2, [r3, #7]
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	7a1a      	ldrb	r2, [r3, #8]
 80093ce:	6a3b      	ldr	r3, [r7, #32]
 80093d0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80093d2:	88fb      	ldrh	r3, [r7, #6]
 80093d4:	2b09      	cmp	r3, #9
 80093d6:	f240 80a1 	bls.w	800951c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80093da:	2309      	movs	r3, #9
 80093dc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80093de:	2300      	movs	r3, #0
 80093e0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80093e2:	e085      	b.n	80094f0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80093e4:	f107 0316 	add.w	r3, r7, #22
 80093e8:	4619      	mov	r1, r3
 80093ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093ec:	f000 f9e6 	bl	80097bc <USBH_GetNextDesc>
 80093f0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80093f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093f4:	785b      	ldrb	r3, [r3, #1]
 80093f6:	2b04      	cmp	r3, #4
 80093f8:	d17a      	bne.n	80094f0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80093fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b09      	cmp	r3, #9
 8009400:	d002      	beq.n	8009408 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009404:	2209      	movs	r2, #9
 8009406:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800940c:	221a      	movs	r2, #26
 800940e:	fb02 f303 	mul.w	r3, r2, r3
 8009412:	3308      	adds	r3, #8
 8009414:	6a3a      	ldr	r2, [r7, #32]
 8009416:	4413      	add	r3, r2
 8009418:	3302      	adds	r3, #2
 800941a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800941c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800941e:	69f8      	ldr	r0, [r7, #28]
 8009420:	f000 f882 	bl	8009528 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009424:	2300      	movs	r3, #0
 8009426:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800942a:	2300      	movs	r3, #0
 800942c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800942e:	e043      	b.n	80094b8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009430:	f107 0316 	add.w	r3, r7, #22
 8009434:	4619      	mov	r1, r3
 8009436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009438:	f000 f9c0 	bl	80097bc <USBH_GetNextDesc>
 800943c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800943e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009440:	785b      	ldrb	r3, [r3, #1]
 8009442:	2b05      	cmp	r3, #5
 8009444:	d138      	bne.n	80094b8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009446:	69fb      	ldr	r3, [r7, #28]
 8009448:	795b      	ldrb	r3, [r3, #5]
 800944a:	2b01      	cmp	r3, #1
 800944c:	d113      	bne.n	8009476 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009452:	2b02      	cmp	r3, #2
 8009454:	d003      	beq.n	800945e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009456:	69fb      	ldr	r3, [r7, #28]
 8009458:	799b      	ldrb	r3, [r3, #6]
 800945a:	2b03      	cmp	r3, #3
 800945c:	d10b      	bne.n	8009476 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	79db      	ldrb	r3, [r3, #7]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d10b      	bne.n	800947e <USBH_ParseCfgDesc+0x14e>
 8009466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	2b09      	cmp	r3, #9
 800946c:	d007      	beq.n	800947e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800946e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009470:	2209      	movs	r2, #9
 8009472:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009474:	e003      	b.n	800947e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009478:	2207      	movs	r2, #7
 800947a:	701a      	strb	r2, [r3, #0]
 800947c:	e000      	b.n	8009480 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800947e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009480:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009484:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009488:	3201      	adds	r2, #1
 800948a:	00d2      	lsls	r2, r2, #3
 800948c:	211a      	movs	r1, #26
 800948e:	fb01 f303 	mul.w	r3, r1, r3
 8009492:	4413      	add	r3, r2
 8009494:	3308      	adds	r3, #8
 8009496:	6a3a      	ldr	r2, [r7, #32]
 8009498:	4413      	add	r3, r2
 800949a:	3304      	adds	r3, #4
 800949c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800949e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094a0:	69b9      	ldr	r1, [r7, #24]
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f000 f86f 	bl	8009586 <USBH_ParseEPDesc>
 80094a8:	4603      	mov	r3, r0
 80094aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80094ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80094b2:	3301      	adds	r3, #1
 80094b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80094b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d80a      	bhi.n	80094d6 <USBH_ParseCfgDesc+0x1a6>
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	791b      	ldrb	r3, [r3, #4]
 80094c4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d204      	bcs.n	80094d6 <USBH_ParseCfgDesc+0x1a6>
 80094cc:	6a3b      	ldr	r3, [r7, #32]
 80094ce:	885a      	ldrh	r2, [r3, #2]
 80094d0:	8afb      	ldrh	r3, [r7, #22]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d8ac      	bhi.n	8009430 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80094d6:	69fb      	ldr	r3, [r7, #28]
 80094d8:	791b      	ldrb	r3, [r3, #4]
 80094da:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80094de:	429a      	cmp	r2, r3
 80094e0:	d201      	bcs.n	80094e6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e01c      	b.n	8009520 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80094e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094ea:	3301      	adds	r3, #1
 80094ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80094f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d805      	bhi.n	8009504 <USBH_ParseCfgDesc+0x1d4>
 80094f8:	6a3b      	ldr	r3, [r7, #32]
 80094fa:	885a      	ldrh	r2, [r3, #2]
 80094fc:	8afb      	ldrh	r3, [r7, #22]
 80094fe:	429a      	cmp	r2, r3
 8009500:	f63f af70 	bhi.w	80093e4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009504:	6a3b      	ldr	r3, [r7, #32]
 8009506:	791b      	ldrb	r3, [r3, #4]
 8009508:	2b02      	cmp	r3, #2
 800950a:	bf28      	it	cs
 800950c:	2302      	movcs	r3, #2
 800950e:	b2db      	uxtb	r3, r3
 8009510:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009514:	429a      	cmp	r2, r3
 8009516:	d201      	bcs.n	800951c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009518:	2303      	movs	r3, #3
 800951a:	e001      	b.n	8009520 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800951c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009520:	4618      	mov	r0, r3
 8009522:	3730      	adds	r7, #48	@ 0x30
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}

08009528 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	781a      	ldrb	r2, [r3, #0]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	785a      	ldrb	r2, [r3, #1]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	789a      	ldrb	r2, [r3, #2]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	78da      	ldrb	r2, [r3, #3]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	791a      	ldrb	r2, [r3, #4]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	795a      	ldrb	r2, [r3, #5]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	799a      	ldrb	r2, [r3, #6]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	79da      	ldrb	r2, [r3, #7]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	7a1a      	ldrb	r2, [r3, #8]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	721a      	strb	r2, [r3, #8]
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr

08009586 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009586:	b480      	push	{r7}
 8009588:	b087      	sub	sp, #28
 800958a:	af00      	add	r7, sp, #0
 800958c:	60f8      	str	r0, [r7, #12]
 800958e:	60b9      	str	r1, [r7, #8]
 8009590:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009592:	2300      	movs	r3, #0
 8009594:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	781a      	ldrb	r2, [r3, #0]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	785a      	ldrb	r2, [r3, #1]
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	789a      	ldrb	r2, [r3, #2]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	78da      	ldrb	r2, [r3, #3]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	3304      	adds	r3, #4
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	461a      	mov	r2, r3
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	3305      	adds	r3, #5
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	021b      	lsls	r3, r3, #8
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	4313      	orrs	r3, r2
 80095ca:	b29a      	uxth	r2, r3
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	799a      	ldrb	r2, [r3, #6]
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	889b      	ldrh	r3, [r3, #4]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d009      	beq.n	80095f4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80095e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095e8:	d804      	bhi.n	80095f4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80095ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095f2:	d901      	bls.n	80095f8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80095f4:	2303      	movs	r3, #3
 80095f6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d136      	bne.n	8009670 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	78db      	ldrb	r3, [r3, #3]
 8009606:	f003 0303 	and.w	r3, r3, #3
 800960a:	2b02      	cmp	r3, #2
 800960c:	d108      	bne.n	8009620 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	889b      	ldrh	r3, [r3, #4]
 8009612:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009616:	f240 8097 	bls.w	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800961a:	2303      	movs	r3, #3
 800961c:	75fb      	strb	r3, [r7, #23]
 800961e:	e093      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	78db      	ldrb	r3, [r3, #3]
 8009624:	f003 0303 	and.w	r3, r3, #3
 8009628:	2b00      	cmp	r3, #0
 800962a:	d107      	bne.n	800963c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	889b      	ldrh	r3, [r3, #4]
 8009630:	2b40      	cmp	r3, #64	@ 0x40
 8009632:	f240 8089 	bls.w	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009636:	2303      	movs	r3, #3
 8009638:	75fb      	strb	r3, [r7, #23]
 800963a:	e085      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	78db      	ldrb	r3, [r3, #3]
 8009640:	f003 0303 	and.w	r3, r3, #3
 8009644:	2b01      	cmp	r3, #1
 8009646:	d005      	beq.n	8009654 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	78db      	ldrb	r3, [r3, #3]
 800964c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009650:	2b03      	cmp	r3, #3
 8009652:	d10a      	bne.n	800966a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	799b      	ldrb	r3, [r3, #6]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d003      	beq.n	8009664 <USBH_ParseEPDesc+0xde>
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	799b      	ldrb	r3, [r3, #6]
 8009660:	2b10      	cmp	r3, #16
 8009662:	d970      	bls.n	8009746 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009664:	2303      	movs	r3, #3
 8009666:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009668:	e06d      	b.n	8009746 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800966a:	2303      	movs	r3, #3
 800966c:	75fb      	strb	r3, [r7, #23]
 800966e:	e06b      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009676:	2b01      	cmp	r3, #1
 8009678:	d13c      	bne.n	80096f4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	78db      	ldrb	r3, [r3, #3]
 800967e:	f003 0303 	and.w	r3, r3, #3
 8009682:	2b02      	cmp	r3, #2
 8009684:	d005      	beq.n	8009692 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	78db      	ldrb	r3, [r3, #3]
 800968a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800968e:	2b00      	cmp	r3, #0
 8009690:	d106      	bne.n	80096a0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	889b      	ldrh	r3, [r3, #4]
 8009696:	2b40      	cmp	r3, #64	@ 0x40
 8009698:	d956      	bls.n	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800969a:	2303      	movs	r3, #3
 800969c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800969e:	e053      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	78db      	ldrb	r3, [r3, #3]
 80096a4:	f003 0303 	and.w	r3, r3, #3
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d10e      	bne.n	80096ca <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	799b      	ldrb	r3, [r3, #6]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d007      	beq.n	80096c4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80096b8:	2b10      	cmp	r3, #16
 80096ba:	d803      	bhi.n	80096c4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80096c0:	2b40      	cmp	r3, #64	@ 0x40
 80096c2:	d941      	bls.n	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096c4:	2303      	movs	r3, #3
 80096c6:	75fb      	strb	r3, [r7, #23]
 80096c8:	e03e      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	78db      	ldrb	r3, [r3, #3]
 80096ce:	f003 0303 	and.w	r3, r3, #3
 80096d2:	2b03      	cmp	r3, #3
 80096d4:	d10b      	bne.n	80096ee <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	799b      	ldrb	r3, [r3, #6]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d004      	beq.n	80096e8 <USBH_ParseEPDesc+0x162>
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	889b      	ldrh	r3, [r3, #4]
 80096e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096e6:	d32f      	bcc.n	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096e8:	2303      	movs	r3, #3
 80096ea:	75fb      	strb	r3, [r7, #23]
 80096ec:	e02c      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80096ee:	2303      	movs	r3, #3
 80096f0:	75fb      	strb	r3, [r7, #23]
 80096f2:	e029      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d120      	bne.n	8009740 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	78db      	ldrb	r3, [r3, #3]
 8009702:	f003 0303 	and.w	r3, r3, #3
 8009706:	2b00      	cmp	r3, #0
 8009708:	d106      	bne.n	8009718 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	889b      	ldrh	r3, [r3, #4]
 800970e:	2b08      	cmp	r3, #8
 8009710:	d01a      	beq.n	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009712:	2303      	movs	r3, #3
 8009714:	75fb      	strb	r3, [r7, #23]
 8009716:	e017      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	78db      	ldrb	r3, [r3, #3]
 800971c:	f003 0303 	and.w	r3, r3, #3
 8009720:	2b03      	cmp	r3, #3
 8009722:	d10a      	bne.n	800973a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	799b      	ldrb	r3, [r3, #6]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d003      	beq.n	8009734 <USBH_ParseEPDesc+0x1ae>
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	889b      	ldrh	r3, [r3, #4]
 8009730:	2b08      	cmp	r3, #8
 8009732:	d909      	bls.n	8009748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009734:	2303      	movs	r3, #3
 8009736:	75fb      	strb	r3, [r7, #23]
 8009738:	e006      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800973a:	2303      	movs	r3, #3
 800973c:	75fb      	strb	r3, [r7, #23]
 800973e:	e003      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009740:	2303      	movs	r3, #3
 8009742:	75fb      	strb	r3, [r7, #23]
 8009744:	e000      	b.n	8009748 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009746:	bf00      	nop
  }

  return status;
 8009748:	7dfb      	ldrb	r3, [r7, #23]
}
 800974a:	4618      	mov	r0, r3
 800974c:	371c      	adds	r7, #28
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr

08009756 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009756:	b480      	push	{r7}
 8009758:	b087      	sub	sp, #28
 800975a:	af00      	add	r7, sp, #0
 800975c:	60f8      	str	r0, [r7, #12]
 800975e:	60b9      	str	r1, [r7, #8]
 8009760:	4613      	mov	r3, r2
 8009762:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	3301      	adds	r3, #1
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	2b03      	cmp	r3, #3
 800976c:	d120      	bne.n	80097b0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	1e9a      	subs	r2, r3, #2
 8009774:	88fb      	ldrh	r3, [r7, #6]
 8009776:	4293      	cmp	r3, r2
 8009778:	bf28      	it	cs
 800977a:	4613      	movcs	r3, r2
 800977c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	3302      	adds	r3, #2
 8009782:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009784:	2300      	movs	r3, #0
 8009786:	82fb      	strh	r3, [r7, #22]
 8009788:	e00b      	b.n	80097a2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800978a:	8afb      	ldrh	r3, [r7, #22]
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	4413      	add	r3, r2
 8009790:	781a      	ldrb	r2, [r3, #0]
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	3301      	adds	r3, #1
 800979a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800979c:	8afb      	ldrh	r3, [r7, #22]
 800979e:	3302      	adds	r3, #2
 80097a0:	82fb      	strh	r3, [r7, #22]
 80097a2:	8afa      	ldrh	r2, [r7, #22]
 80097a4:	8abb      	ldrh	r3, [r7, #20]
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d3ef      	bcc.n	800978a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	2200      	movs	r2, #0
 80097ae:	701a      	strb	r2, [r3, #0]
  }
}
 80097b0:	bf00      	nop
 80097b2:	371c      	adds	r7, #28
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	881b      	ldrh	r3, [r3, #0]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	7812      	ldrb	r2, [r2, #0]
 80097ce:	4413      	add	r3, r2
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4413      	add	r3, r2
 80097e0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80097e2:	68fb      	ldr	r3, [r7, #12]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3714      	adds	r7, #20
 80097e8:	46bd      	mov	sp, r7
 80097ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ee:	4770      	bx	lr

080097f0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	4613      	mov	r3, r2
 80097fc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80097fe:	2301      	movs	r3, #1
 8009800:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	789b      	ldrb	r3, [r3, #2]
 8009806:	2b01      	cmp	r3, #1
 8009808:	d002      	beq.n	8009810 <USBH_CtlReq+0x20>
 800980a:	2b02      	cmp	r3, #2
 800980c:	d00f      	beq.n	800982e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800980e:	e027      	b.n	8009860 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	88fa      	ldrh	r2, [r7, #6]
 800981a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2201      	movs	r2, #1
 8009820:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2202      	movs	r2, #2
 8009826:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009828:	2301      	movs	r3, #1
 800982a:	75fb      	strb	r3, [r7, #23]
      break;
 800982c:	e018      	b.n	8009860 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800982e:	68f8      	ldr	r0, [r7, #12]
 8009830:	f000 f81c 	bl	800986c <USBH_HandleControl>
 8009834:	4603      	mov	r3, r0
 8009836:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009838:	7dfb      	ldrb	r3, [r7, #23]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d002      	beq.n	8009844 <USBH_CtlReq+0x54>
 800983e:	7dfb      	ldrb	r3, [r7, #23]
 8009840:	2b03      	cmp	r3, #3
 8009842:	d106      	bne.n	8009852 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	2201      	movs	r2, #1
 8009848:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2200      	movs	r2, #0
 800984e:	761a      	strb	r2, [r3, #24]
      break;
 8009850:	e005      	b.n	800985e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009852:	7dfb      	ldrb	r3, [r7, #23]
 8009854:	2b02      	cmp	r3, #2
 8009856:	d102      	bne.n	800985e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	2201      	movs	r2, #1
 800985c:	709a      	strb	r2, [r3, #2]
      break;
 800985e:	bf00      	nop
  }
  return status;
 8009860:	7dfb      	ldrb	r3, [r7, #23]
}
 8009862:	4618      	mov	r0, r3
 8009864:	3718      	adds	r7, #24
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
	...

0800986c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af02      	add	r7, sp, #8
 8009872:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009874:	2301      	movs	r3, #1
 8009876:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009878:	2300      	movs	r3, #0
 800987a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	7e1b      	ldrb	r3, [r3, #24]
 8009880:	3b01      	subs	r3, #1
 8009882:	2b0a      	cmp	r3, #10
 8009884:	f200 8157 	bhi.w	8009b36 <USBH_HandleControl+0x2ca>
 8009888:	a201      	add	r2, pc, #4	@ (adr r2, 8009890 <USBH_HandleControl+0x24>)
 800988a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800988e:	bf00      	nop
 8009890:	080098bd 	.word	0x080098bd
 8009894:	080098d7 	.word	0x080098d7
 8009898:	08009941 	.word	0x08009941
 800989c:	08009967 	.word	0x08009967
 80098a0:	080099a1 	.word	0x080099a1
 80098a4:	080099cb 	.word	0x080099cb
 80098a8:	08009a1d 	.word	0x08009a1d
 80098ac:	08009a3f 	.word	0x08009a3f
 80098b0:	08009a7b 	.word	0x08009a7b
 80098b4:	08009aa1 	.word	0x08009aa1
 80098b8:	08009adf 	.word	0x08009adf
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f103 0110 	add.w	r1, r3, #16
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	795b      	ldrb	r3, [r3, #5]
 80098c6:	461a      	mov	r2, r3
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 f945 	bl	8009b58 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2202      	movs	r2, #2
 80098d2:	761a      	strb	r2, [r3, #24]
      break;
 80098d4:	e13a      	b.n	8009b4c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	795b      	ldrb	r3, [r3, #5]
 80098da:	4619      	mov	r1, r3
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 fcb5 	bl	800a24c <USBH_LL_GetURBState>
 80098e2:	4603      	mov	r3, r0
 80098e4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80098e6:	7bbb      	ldrb	r3, [r7, #14]
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d11e      	bne.n	800992a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	7c1b      	ldrb	r3, [r3, #16]
 80098f0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80098f4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	8adb      	ldrh	r3, [r3, #22]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d00a      	beq.n	8009914 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80098fe:	7b7b      	ldrb	r3, [r7, #13]
 8009900:	2b80      	cmp	r3, #128	@ 0x80
 8009902:	d103      	bne.n	800990c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2203      	movs	r2, #3
 8009908:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800990a:	e116      	b.n	8009b3a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2205      	movs	r2, #5
 8009910:	761a      	strb	r2, [r3, #24]
      break;
 8009912:	e112      	b.n	8009b3a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009914:	7b7b      	ldrb	r3, [r7, #13]
 8009916:	2b80      	cmp	r3, #128	@ 0x80
 8009918:	d103      	bne.n	8009922 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2209      	movs	r2, #9
 800991e:	761a      	strb	r2, [r3, #24]
      break;
 8009920:	e10b      	b.n	8009b3a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2207      	movs	r2, #7
 8009926:	761a      	strb	r2, [r3, #24]
      break;
 8009928:	e107      	b.n	8009b3a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800992a:	7bbb      	ldrb	r3, [r7, #14]
 800992c:	2b04      	cmp	r3, #4
 800992e:	d003      	beq.n	8009938 <USBH_HandleControl+0xcc>
 8009930:	7bbb      	ldrb	r3, [r7, #14]
 8009932:	2b02      	cmp	r3, #2
 8009934:	f040 8101 	bne.w	8009b3a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	220b      	movs	r2, #11
 800993c:	761a      	strb	r2, [r3, #24]
      break;
 800993e:	e0fc      	b.n	8009b3a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009946:	b29a      	uxth	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6899      	ldr	r1, [r3, #8]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	899a      	ldrh	r2, [r3, #12]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	791b      	ldrb	r3, [r3, #4]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f93c 	bl	8009bd6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2204      	movs	r2, #4
 8009962:	761a      	strb	r2, [r3, #24]
      break;
 8009964:	e0f2      	b.n	8009b4c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	791b      	ldrb	r3, [r3, #4]
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f000 fc6d 	bl	800a24c <USBH_LL_GetURBState>
 8009972:	4603      	mov	r3, r0
 8009974:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009976:	7bbb      	ldrb	r3, [r7, #14]
 8009978:	2b01      	cmp	r3, #1
 800997a:	d103      	bne.n	8009984 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2209      	movs	r2, #9
 8009980:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009982:	e0dc      	b.n	8009b3e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009984:	7bbb      	ldrb	r3, [r7, #14]
 8009986:	2b05      	cmp	r3, #5
 8009988:	d102      	bne.n	8009990 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800998a:	2303      	movs	r3, #3
 800998c:	73fb      	strb	r3, [r7, #15]
      break;
 800998e:	e0d6      	b.n	8009b3e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009990:	7bbb      	ldrb	r3, [r7, #14]
 8009992:	2b04      	cmp	r3, #4
 8009994:	f040 80d3 	bne.w	8009b3e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	220b      	movs	r2, #11
 800999c:	761a      	strb	r2, [r3, #24]
      break;
 800999e:	e0ce      	b.n	8009b3e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6899      	ldr	r1, [r3, #8]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	899a      	ldrh	r2, [r3, #12]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	795b      	ldrb	r3, [r3, #5]
 80099ac:	2001      	movs	r0, #1
 80099ae:	9000      	str	r0, [sp, #0]
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 f8eb 	bl	8009b8c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80099bc:	b29a      	uxth	r2, r3
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2206      	movs	r2, #6
 80099c6:	761a      	strb	r2, [r3, #24]
      break;
 80099c8:	e0c0      	b.n	8009b4c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	795b      	ldrb	r3, [r3, #5]
 80099ce:	4619      	mov	r1, r3
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f000 fc3b 	bl	800a24c <USBH_LL_GetURBState>
 80099d6:	4603      	mov	r3, r0
 80099d8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80099da:	7bbb      	ldrb	r3, [r7, #14]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d103      	bne.n	80099e8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2207      	movs	r2, #7
 80099e4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80099e6:	e0ac      	b.n	8009b42 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80099e8:	7bbb      	ldrb	r3, [r7, #14]
 80099ea:	2b05      	cmp	r3, #5
 80099ec:	d105      	bne.n	80099fa <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	220c      	movs	r2, #12
 80099f2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80099f4:	2303      	movs	r3, #3
 80099f6:	73fb      	strb	r3, [r7, #15]
      break;
 80099f8:	e0a3      	b.n	8009b42 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80099fa:	7bbb      	ldrb	r3, [r7, #14]
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d103      	bne.n	8009a08 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2205      	movs	r2, #5
 8009a04:	761a      	strb	r2, [r3, #24]
      break;
 8009a06:	e09c      	b.n	8009b42 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009a08:	7bbb      	ldrb	r3, [r7, #14]
 8009a0a:	2b04      	cmp	r3, #4
 8009a0c:	f040 8099 	bne.w	8009b42 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	220b      	movs	r2, #11
 8009a14:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009a16:	2302      	movs	r3, #2
 8009a18:	73fb      	strb	r3, [r7, #15]
      break;
 8009a1a:	e092      	b.n	8009b42 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	791b      	ldrb	r3, [r3, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	2100      	movs	r1, #0
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f000 f8d6 	bl	8009bd6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a30:	b29a      	uxth	r2, r3
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2208      	movs	r2, #8
 8009a3a:	761a      	strb	r2, [r3, #24]

      break;
 8009a3c:	e086      	b.n	8009b4c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	791b      	ldrb	r3, [r3, #4]
 8009a42:	4619      	mov	r1, r3
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fc01 	bl	800a24c <USBH_LL_GetURBState>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a4e:	7bbb      	ldrb	r3, [r7, #14]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d105      	bne.n	8009a60 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	220d      	movs	r2, #13
 8009a58:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009a5e:	e072      	b.n	8009b46 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009a60:	7bbb      	ldrb	r3, [r7, #14]
 8009a62:	2b04      	cmp	r3, #4
 8009a64:	d103      	bne.n	8009a6e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	220b      	movs	r2, #11
 8009a6a:	761a      	strb	r2, [r3, #24]
      break;
 8009a6c:	e06b      	b.n	8009b46 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009a6e:	7bbb      	ldrb	r3, [r7, #14]
 8009a70:	2b05      	cmp	r3, #5
 8009a72:	d168      	bne.n	8009b46 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009a74:	2303      	movs	r3, #3
 8009a76:	73fb      	strb	r3, [r7, #15]
      break;
 8009a78:	e065      	b.n	8009b46 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	795b      	ldrb	r3, [r3, #5]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	9200      	str	r2, [sp, #0]
 8009a82:	2200      	movs	r2, #0
 8009a84:	2100      	movs	r1, #0
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f000 f880 	bl	8009b8c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a92:	b29a      	uxth	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	220a      	movs	r2, #10
 8009a9c:	761a      	strb	r2, [r3, #24]
      break;
 8009a9e:	e055      	b.n	8009b4c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	795b      	ldrb	r3, [r3, #5]
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 fbd0 	bl	800a24c <USBH_LL_GetURBState>
 8009aac:	4603      	mov	r3, r0
 8009aae:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009ab0:	7bbb      	ldrb	r3, [r7, #14]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d105      	bne.n	8009ac2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	220d      	movs	r2, #13
 8009abe:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009ac0:	e043      	b.n	8009b4a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009ac2:	7bbb      	ldrb	r3, [r7, #14]
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d103      	bne.n	8009ad0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2209      	movs	r2, #9
 8009acc:	761a      	strb	r2, [r3, #24]
      break;
 8009ace:	e03c      	b.n	8009b4a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8009ad0:	7bbb      	ldrb	r3, [r7, #14]
 8009ad2:	2b04      	cmp	r3, #4
 8009ad4:	d139      	bne.n	8009b4a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	220b      	movs	r2, #11
 8009ada:	761a      	strb	r2, [r3, #24]
      break;
 8009adc:	e035      	b.n	8009b4a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	7e5b      	ldrb	r3, [r3, #25]
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	765a      	strb	r2, [r3, #25]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	7e5b      	ldrb	r3, [r3, #25]
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	d806      	bhi.n	8009b00 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2201      	movs	r2, #1
 8009afc:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009afe:	e025      	b.n	8009b4c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009b06:	2106      	movs	r1, #6
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	795b      	ldrb	r3, [r3, #5]
 8009b16:	4619      	mov	r1, r3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f90d 	bl	8009d38 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	791b      	ldrb	r3, [r3, #4]
 8009b22:	4619      	mov	r1, r3
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 f907 	bl	8009d38 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009b30:	2302      	movs	r3, #2
 8009b32:	73fb      	strb	r3, [r7, #15]
      break;
 8009b34:	e00a      	b.n	8009b4c <USBH_HandleControl+0x2e0>

    default:
      break;
 8009b36:	bf00      	nop
 8009b38:	e008      	b.n	8009b4c <USBH_HandleControl+0x2e0>
      break;
 8009b3a:	bf00      	nop
 8009b3c:	e006      	b.n	8009b4c <USBH_HandleControl+0x2e0>
      break;
 8009b3e:	bf00      	nop
 8009b40:	e004      	b.n	8009b4c <USBH_HandleControl+0x2e0>
      break;
 8009b42:	bf00      	nop
 8009b44:	e002      	b.n	8009b4c <USBH_HandleControl+0x2e0>
      break;
 8009b46:	bf00      	nop
 8009b48:	e000      	b.n	8009b4c <USBH_HandleControl+0x2e0>
      break;
 8009b4a:	bf00      	nop
  }

  return status;
 8009b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3710      	adds	r7, #16
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}
 8009b56:	bf00      	nop

08009b58 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b088      	sub	sp, #32
 8009b5c:	af04      	add	r7, sp, #16
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	4613      	mov	r3, r2
 8009b64:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b66:	79f9      	ldrb	r1, [r7, #7]
 8009b68:	2300      	movs	r3, #0
 8009b6a:	9303      	str	r3, [sp, #12]
 8009b6c:	2308      	movs	r3, #8
 8009b6e:	9302      	str	r3, [sp, #8]
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	9301      	str	r3, [sp, #4]
 8009b74:	2300      	movs	r3, #0
 8009b76:	9300      	str	r3, [sp, #0]
 8009b78:	2300      	movs	r3, #0
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 fb34 	bl	800a1ea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b088      	sub	sp, #32
 8009b90:	af04      	add	r7, sp, #16
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	4611      	mov	r1, r2
 8009b98:	461a      	mov	r2, r3
 8009b9a:	460b      	mov	r3, r1
 8009b9c:	80fb      	strh	r3, [r7, #6]
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d001      	beq.n	8009bb0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009bac:	2300      	movs	r3, #0
 8009bae:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bb0:	7979      	ldrb	r1, [r7, #5]
 8009bb2:	7e3b      	ldrb	r3, [r7, #24]
 8009bb4:	9303      	str	r3, [sp, #12]
 8009bb6:	88fb      	ldrh	r3, [r7, #6]
 8009bb8:	9302      	str	r3, [sp, #8]
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	9301      	str	r3, [sp, #4]
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	9300      	str	r3, [sp, #0]
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	f000 fb0f 	bl	800a1ea <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3710      	adds	r7, #16
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b088      	sub	sp, #32
 8009bda:	af04      	add	r7, sp, #16
 8009bdc:	60f8      	str	r0, [r7, #12]
 8009bde:	60b9      	str	r1, [r7, #8]
 8009be0:	4611      	mov	r1, r2
 8009be2:	461a      	mov	r2, r3
 8009be4:	460b      	mov	r3, r1
 8009be6:	80fb      	strh	r3, [r7, #6]
 8009be8:	4613      	mov	r3, r2
 8009bea:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bec:	7979      	ldrb	r1, [r7, #5]
 8009bee:	2300      	movs	r3, #0
 8009bf0:	9303      	str	r3, [sp, #12]
 8009bf2:	88fb      	ldrh	r3, [r7, #6]
 8009bf4:	9302      	str	r3, [sp, #8]
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	9301      	str	r3, [sp, #4]
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	2300      	movs	r3, #0
 8009c00:	2201      	movs	r2, #1
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	f000 faf1 	bl	800a1ea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009c08:	2300      	movs	r3, #0

}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3710      	adds	r7, #16
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b088      	sub	sp, #32
 8009c16:	af04      	add	r7, sp, #16
 8009c18:	60f8      	str	r0, [r7, #12]
 8009c1a:	60b9      	str	r1, [r7, #8]
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	461a      	mov	r2, r3
 8009c20:	460b      	mov	r3, r1
 8009c22:	80fb      	strh	r3, [r7, #6]
 8009c24:	4613      	mov	r3, r2
 8009c26:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d001      	beq.n	8009c36 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009c32:	2300      	movs	r3, #0
 8009c34:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c36:	7979      	ldrb	r1, [r7, #5]
 8009c38:	7e3b      	ldrb	r3, [r7, #24]
 8009c3a:	9303      	str	r3, [sp, #12]
 8009c3c:	88fb      	ldrh	r3, [r7, #6]
 8009c3e:	9302      	str	r3, [sp, #8]
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	9301      	str	r3, [sp, #4]
 8009c44:	2301      	movs	r3, #1
 8009c46:	9300      	str	r3, [sp, #0]
 8009c48:	2302      	movs	r3, #2
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	f000 facc 	bl	800a1ea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009c52:	2300      	movs	r3, #0
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3710      	adds	r7, #16
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}

08009c5c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b088      	sub	sp, #32
 8009c60:	af04      	add	r7, sp, #16
 8009c62:	60f8      	str	r0, [r7, #12]
 8009c64:	60b9      	str	r1, [r7, #8]
 8009c66:	4611      	mov	r1, r2
 8009c68:	461a      	mov	r2, r3
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	80fb      	strh	r3, [r7, #6]
 8009c6e:	4613      	mov	r3, r2
 8009c70:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c72:	7979      	ldrb	r1, [r7, #5]
 8009c74:	2300      	movs	r3, #0
 8009c76:	9303      	str	r3, [sp, #12]
 8009c78:	88fb      	ldrh	r3, [r7, #6]
 8009c7a:	9302      	str	r3, [sp, #8]
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	9301      	str	r3, [sp, #4]
 8009c80:	2301      	movs	r3, #1
 8009c82:	9300      	str	r3, [sp, #0]
 8009c84:	2302      	movs	r3, #2
 8009c86:	2201      	movs	r2, #1
 8009c88:	68f8      	ldr	r0, [r7, #12]
 8009c8a:	f000 faae 	bl	800a1ea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af04      	add	r7, sp, #16
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	4608      	mov	r0, r1
 8009ca2:	4611      	mov	r1, r2
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	70fb      	strb	r3, [r7, #3]
 8009caa:	460b      	mov	r3, r1
 8009cac:	70bb      	strb	r3, [r7, #2]
 8009cae:	4613      	mov	r3, r2
 8009cb0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009cb2:	7878      	ldrb	r0, [r7, #1]
 8009cb4:	78ba      	ldrb	r2, [r7, #2]
 8009cb6:	78f9      	ldrb	r1, [r7, #3]
 8009cb8:	8b3b      	ldrh	r3, [r7, #24]
 8009cba:	9302      	str	r3, [sp, #8]
 8009cbc:	7d3b      	ldrb	r3, [r7, #20]
 8009cbe:	9301      	str	r3, [sp, #4]
 8009cc0:	7c3b      	ldrb	r3, [r7, #16]
 8009cc2:	9300      	str	r3, [sp, #0]
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fa53 	bl	800a172 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3708      	adds	r7, #8
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b082      	sub	sp, #8
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
 8009cde:	460b      	mov	r3, r1
 8009ce0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009ce2:	78fb      	ldrb	r3, [r7, #3]
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f000 fa72 	bl	800a1d0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3708      	adds	r7, #8
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}

08009cf6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009cf6:	b580      	push	{r7, lr}
 8009cf8:	b084      	sub	sp, #16
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	6078      	str	r0, [r7, #4]
 8009cfe:	460b      	mov	r3, r1
 8009d00:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 f836 	bl	8009d74 <USBH_GetFreePipe>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009d0c:	89fb      	ldrh	r3, [r7, #14]
 8009d0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d00a      	beq.n	8009d2c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009d16:	78fa      	ldrb	r2, [r7, #3]
 8009d18:	89fb      	ldrh	r3, [r7, #14]
 8009d1a:	f003 030f 	and.w	r3, r3, #15
 8009d1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d22:	6879      	ldr	r1, [r7, #4]
 8009d24:	33e0      	adds	r3, #224	@ 0xe0
 8009d26:	009b      	lsls	r3, r3, #2
 8009d28:	440b      	add	r3, r1
 8009d2a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009d2c:	89fb      	ldrh	r3, [r7, #14]
 8009d2e:	b2db      	uxtb	r3, r3
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	460b      	mov	r3, r1
 8009d42:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009d44:	78fb      	ldrb	r3, [r7, #3]
 8009d46:	2b0f      	cmp	r3, #15
 8009d48:	d80d      	bhi.n	8009d66 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009d4a:	78fb      	ldrb	r3, [r7, #3]
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	33e0      	adds	r3, #224	@ 0xe0
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	4413      	add	r3, r2
 8009d54:	685a      	ldr	r2, [r3, #4]
 8009d56:	78fb      	ldrb	r3, [r7, #3]
 8009d58:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009d5c:	6879      	ldr	r1, [r7, #4]
 8009d5e:	33e0      	adds	r3, #224	@ 0xe0
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	440b      	add	r3, r1
 8009d64:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009d66:	2300      	movs	r3, #0
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b085      	sub	sp, #20
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009d80:	2300      	movs	r3, #0
 8009d82:	73fb      	strb	r3, [r7, #15]
 8009d84:	e00f      	b.n	8009da6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009d86:	7bfb      	ldrb	r3, [r7, #15]
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	33e0      	adds	r3, #224	@ 0xe0
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	4413      	add	r3, r2
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d102      	bne.n	8009da0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009d9a:	7bfb      	ldrb	r3, [r7, #15]
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	e007      	b.n	8009db0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	3301      	adds	r3, #1
 8009da4:	73fb      	strb	r3, [r7, #15]
 8009da6:	7bfb      	ldrb	r3, [r7, #15]
 8009da8:	2b0f      	cmp	r3, #15
 8009daa:	d9ec      	bls.n	8009d86 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009dac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3714      	adds	r7, #20
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr

08009dbc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	490e      	ldr	r1, [pc, #56]	@ (8009dfc <MX_USB_HOST_Init+0x40>)
 8009dc4:	480e      	ldr	r0, [pc, #56]	@ (8009e00 <MX_USB_HOST_Init+0x44>)
 8009dc6:	f7fe fb0f 	bl	80083e8 <USBH_Init>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d001      	beq.n	8009dd4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009dd0:	f7f7 fee2 	bl	8001b98 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009dd4:	490b      	ldr	r1, [pc, #44]	@ (8009e04 <MX_USB_HOST_Init+0x48>)
 8009dd6:	480a      	ldr	r0, [pc, #40]	@ (8009e00 <MX_USB_HOST_Init+0x44>)
 8009dd8:	f7fe fbb1 	bl	800853e <USBH_RegisterClass>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d001      	beq.n	8009de6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009de2:	f7f7 fed9 	bl	8001b98 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009de6:	4806      	ldr	r0, [pc, #24]	@ (8009e00 <MX_USB_HOST_Init+0x44>)
 8009de8:	f7fe fc35 	bl	8008656 <USBH_Start>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d001      	beq.n	8009df6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009df2:	f7f7 fed1 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009df6:	bf00      	nop
 8009df8:	bd80      	pop	{r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	08009e1d 	.word	0x08009e1d
 8009e00:	2000036c 	.word	0x2000036c
 8009e04:	20000010 	.word	0x20000010

08009e08 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009e0c:	4802      	ldr	r0, [pc, #8]	@ (8009e18 <MX_USB_HOST_Process+0x10>)
 8009e0e:	f7fe fc33 	bl	8008678 <USBH_Process>
}
 8009e12:	bf00      	nop
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	2000036c 	.word	0x2000036c

08009e1c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	460b      	mov	r3, r1
 8009e26:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	3b01      	subs	r3, #1
 8009e2c:	2b04      	cmp	r3, #4
 8009e2e:	d819      	bhi.n	8009e64 <USBH_UserProcess+0x48>
 8009e30:	a201      	add	r2, pc, #4	@ (adr r2, 8009e38 <USBH_UserProcess+0x1c>)
 8009e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e36:	bf00      	nop
 8009e38:	08009e65 	.word	0x08009e65
 8009e3c:	08009e55 	.word	0x08009e55
 8009e40:	08009e65 	.word	0x08009e65
 8009e44:	08009e5d 	.word	0x08009e5d
 8009e48:	08009e4d 	.word	0x08009e4d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009e4c:	4b09      	ldr	r3, [pc, #36]	@ (8009e74 <USBH_UserProcess+0x58>)
 8009e4e:	2203      	movs	r2, #3
 8009e50:	701a      	strb	r2, [r3, #0]
  break;
 8009e52:	e008      	b.n	8009e66 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009e54:	4b07      	ldr	r3, [pc, #28]	@ (8009e74 <USBH_UserProcess+0x58>)
 8009e56:	2202      	movs	r2, #2
 8009e58:	701a      	strb	r2, [r3, #0]
  break;
 8009e5a:	e004      	b.n	8009e66 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009e5c:	4b05      	ldr	r3, [pc, #20]	@ (8009e74 <USBH_UserProcess+0x58>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	701a      	strb	r2, [r3, #0]
  break;
 8009e62:	e000      	b.n	8009e66 <USBH_UserProcess+0x4a>

  default:
  break;
 8009e64:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009e66:	bf00      	nop
 8009e68:	370c      	adds	r7, #12
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop
 8009e74:	20000744 	.word	0x20000744

08009e78 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08a      	sub	sp, #40	@ 0x28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e80:	f107 0314 	add.w	r3, r7, #20
 8009e84:	2200      	movs	r2, #0
 8009e86:	601a      	str	r2, [r3, #0]
 8009e88:	605a      	str	r2, [r3, #4]
 8009e8a:	609a      	str	r2, [r3, #8]
 8009e8c:	60da      	str	r2, [r3, #12]
 8009e8e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e98:	d147      	bne.n	8009f2a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	613b      	str	r3, [r7, #16]
 8009e9e:	4b25      	ldr	r3, [pc, #148]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ea2:	4a24      	ldr	r2, [pc, #144]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009ea4:	f043 0301 	orr.w	r3, r3, #1
 8009ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8009eaa:	4b22      	ldr	r3, [pc, #136]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eae:	f003 0301 	and.w	r3, r3, #1
 8009eb2:	613b      	str	r3, [r7, #16]
 8009eb4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009eb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009ec4:	f107 0314 	add.w	r3, r7, #20
 8009ec8:	4619      	mov	r1, r3
 8009eca:	481b      	ldr	r0, [pc, #108]	@ (8009f38 <HAL_HCD_MspInit+0xc0>)
 8009ecc:	f7f8 fe36 	bl	8002b3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009ed0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eda:	2300      	movs	r3, #0
 8009edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009ee2:	230a      	movs	r3, #10
 8009ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ee6:	f107 0314 	add.w	r3, r7, #20
 8009eea:	4619      	mov	r1, r3
 8009eec:	4812      	ldr	r0, [pc, #72]	@ (8009f38 <HAL_HCD_MspInit+0xc0>)
 8009eee:	f7f8 fe25 	bl	8002b3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009ef2:	4b10      	ldr	r3, [pc, #64]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef6:	4a0f      	ldr	r2, [pc, #60]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009efc:	6353      	str	r3, [r2, #52]	@ 0x34
 8009efe:	2300      	movs	r3, #0
 8009f00:	60fb      	str	r3, [r7, #12]
 8009f02:	4b0c      	ldr	r3, [pc, #48]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f06:	4a0b      	ldr	r2, [pc, #44]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009f08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009f0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8009f0e:	4b09      	ldr	r3, [pc, #36]	@ (8009f34 <HAL_HCD_MspInit+0xbc>)
 8009f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f16:	60fb      	str	r3, [r7, #12]
 8009f18:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	2100      	movs	r1, #0
 8009f1e:	2043      	movs	r0, #67	@ 0x43
 8009f20:	f7f8 fdd5 	bl	8002ace <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009f24:	2043      	movs	r0, #67	@ 0x43
 8009f26:	f7f8 fdee 	bl	8002b06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009f2a:	bf00      	nop
 8009f2c:	3728      	adds	r7, #40	@ 0x28
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	40023800 	.word	0x40023800
 8009f38:	40020000 	.word	0x40020000

08009f3c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b082      	sub	sp, #8
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7fe ff6d 	bl	8008e2a <USBH_LL_IncTimer>
}
 8009f50:	bf00      	nop
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fe ffa9 	bl	8008ebe <USBH_LL_Connect>
}
 8009f6c:	bf00      	nop
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f82:	4618      	mov	r0, r3
 8009f84:	f7fe ffb2 	bl	8008eec <USBH_LL_Disconnect>
}
 8009f88:	bf00      	nop
 8009f8a:	3708      	adds	r7, #8
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	460b      	mov	r3, r1
 8009f9a:	70fb      	strb	r3, [r7, #3]
 8009f9c:	4613      	mov	r3, r2
 8009f9e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f7fe ff5f 	bl	8008e7e <USBH_LL_PortEnabled>
}
 8009fc0:	bf00      	nop
 8009fc2:	3708      	adds	r7, #8
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7fe ff5f 	bl	8008e9a <USBH_LL_PortDisabled>
}
 8009fdc:	bf00      	nop
 8009fde:	3708      	adds	r7, #8
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}

08009fe4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b082      	sub	sp, #8
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d12a      	bne.n	800a04c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009ff6:	4a18      	ldr	r2, [pc, #96]	@ (800a058 <USBH_LL_Init+0x74>)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a15      	ldr	r2, [pc, #84]	@ (800a058 <USBH_LL_Init+0x74>)
 800a002:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a006:	4b14      	ldr	r3, [pc, #80]	@ (800a058 <USBH_LL_Init+0x74>)
 800a008:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a00c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a00e:	4b12      	ldr	r3, [pc, #72]	@ (800a058 <USBH_LL_Init+0x74>)
 800a010:	2208      	movs	r2, #8
 800a012:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a014:	4b10      	ldr	r3, [pc, #64]	@ (800a058 <USBH_LL_Init+0x74>)
 800a016:	2201      	movs	r2, #1
 800a018:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a01a:	4b0f      	ldr	r3, [pc, #60]	@ (800a058 <USBH_LL_Init+0x74>)
 800a01c:	2200      	movs	r2, #0
 800a01e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a020:	4b0d      	ldr	r3, [pc, #52]	@ (800a058 <USBH_LL_Init+0x74>)
 800a022:	2202      	movs	r2, #2
 800a024:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a026:	4b0c      	ldr	r3, [pc, #48]	@ (800a058 <USBH_LL_Init+0x74>)
 800a028:	2200      	movs	r2, #0
 800a02a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a02c:	480a      	ldr	r0, [pc, #40]	@ (800a058 <USBH_LL_Init+0x74>)
 800a02e:	f7f8 ff52 	bl	8002ed6 <HAL_HCD_Init>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d001      	beq.n	800a03c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a038:	f7f7 fdae 	bl	8001b98 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a03c:	4806      	ldr	r0, [pc, #24]	@ (800a058 <USBH_LL_Init+0x74>)
 800a03e:	f7f9 fb8f 	bl	8003760 <HAL_HCD_GetCurrentFrame>
 800a042:	4603      	mov	r3, r0
 800a044:	4619      	mov	r1, r3
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f7fe fee0 	bl	8008e0c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3708      	adds	r7, #8
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	20000748 	.word	0x20000748

0800a05c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a064:	2300      	movs	r3, #0
 800a066:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a068:	2300      	movs	r3, #0
 800a06a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a072:	4618      	mov	r0, r3
 800a074:	f7f9 fafc 	bl	8003670 <HAL_HCD_Start>
 800a078:	4603      	mov	r3, r0
 800a07a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a07c:	7bfb      	ldrb	r3, [r7, #15]
 800a07e:	4618      	mov	r0, r3
 800a080:	f000 f94c 	bl	800a31c <USBH_Get_USB_Status>
 800a084:	4603      	mov	r3, r0
 800a086:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a088:	7bbb      	ldrb	r3, [r7, #14]
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3710      	adds	r7, #16
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}

0800a092 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a092:	b580      	push	{r7, lr}
 800a094:	b084      	sub	sp, #16
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f7f9 fb04 	bl	80036b6 <HAL_HCD_Stop>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0b2:	7bfb      	ldrb	r3, [r7, #15]
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f000 f931 	bl	800a31c <USBH_Get_USB_Status>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0be:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7f9 fb4e 	bl	800377c <HAL_HCD_GetCurrentSpeed>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b02      	cmp	r3, #2
 800a0e4:	d00c      	beq.n	800a100 <USBH_LL_GetSpeed+0x38>
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	d80d      	bhi.n	800a106 <USBH_LL_GetSpeed+0x3e>
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d002      	beq.n	800a0f4 <USBH_LL_GetSpeed+0x2c>
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d003      	beq.n	800a0fa <USBH_LL_GetSpeed+0x32>
 800a0f2:	e008      	b.n	800a106 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	73fb      	strb	r3, [r7, #15]
    break;
 800a0f8:	e008      	b.n	800a10c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	73fb      	strb	r3, [r7, #15]
    break;
 800a0fe:	e005      	b.n	800a10c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a100:	2302      	movs	r3, #2
 800a102:	73fb      	strb	r3, [r7, #15]
    break;
 800a104:	e002      	b.n	800a10c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a106:	2301      	movs	r3, #1
 800a108:	73fb      	strb	r3, [r7, #15]
    break;
 800a10a:	bf00      	nop
  }
  return  speed;
 800a10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a116:	b580      	push	{r7, lr}
 800a118:	b084      	sub	sp, #16
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a11e:	2300      	movs	r3, #0
 800a120:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a122:	2300      	movs	r3, #0
 800a124:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a12c:	4618      	mov	r0, r3
 800a12e:	f7f9 fadf 	bl	80036f0 <HAL_HCD_ResetPort>
 800a132:	4603      	mov	r3, r0
 800a134:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a136:	7bfb      	ldrb	r3, [r7, #15]
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 f8ef 	bl	800a31c <USBH_Get_USB_Status>
 800a13e:	4603      	mov	r3, r0
 800a140:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a142:	7bbb      	ldrb	r3, [r7, #14]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3710      	adds	r7, #16
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b082      	sub	sp, #8
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
 800a154:	460b      	mov	r3, r1
 800a156:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a15e:	78fa      	ldrb	r2, [r7, #3]
 800a160:	4611      	mov	r1, r2
 800a162:	4618      	mov	r0, r3
 800a164:	f7f9 fae7 	bl	8003736 <HAL_HCD_HC_GetXferCount>
 800a168:	4603      	mov	r3, r0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800a172:	b590      	push	{r4, r7, lr}
 800a174:	b089      	sub	sp, #36	@ 0x24
 800a176:	af04      	add	r7, sp, #16
 800a178:	6078      	str	r0, [r7, #4]
 800a17a:	4608      	mov	r0, r1
 800a17c:	4611      	mov	r1, r2
 800a17e:	461a      	mov	r2, r3
 800a180:	4603      	mov	r3, r0
 800a182:	70fb      	strb	r3, [r7, #3]
 800a184:	460b      	mov	r3, r1
 800a186:	70bb      	strb	r3, [r7, #2]
 800a188:	4613      	mov	r3, r2
 800a18a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a18c:	2300      	movs	r3, #0
 800a18e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a190:	2300      	movs	r3, #0
 800a192:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a19a:	787c      	ldrb	r4, [r7, #1]
 800a19c:	78ba      	ldrb	r2, [r7, #2]
 800a19e:	78f9      	ldrb	r1, [r7, #3]
 800a1a0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a1a2:	9302      	str	r3, [sp, #8]
 800a1a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a1a8:	9301      	str	r3, [sp, #4]
 800a1aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	4623      	mov	r3, r4
 800a1b2:	f7f8 fef7 	bl	8002fa4 <HAL_HCD_HC_Init>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1ba:	7bfb      	ldrb	r3, [r7, #15]
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f000 f8ad 	bl	800a31c <USBH_Get_USB_Status>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3714      	adds	r7, #20
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd90      	pop	{r4, r7, pc}

0800a1d0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b083      	sub	sp, #12
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	460b      	mov	r3, r1
 800a1da:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800a1dc:	2300      	movs	r3, #0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	370c      	adds	r7, #12
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a1ea:	b590      	push	{r4, r7, lr}
 800a1ec:	b089      	sub	sp, #36	@ 0x24
 800a1ee:	af04      	add	r7, sp, #16
 800a1f0:	6078      	str	r0, [r7, #4]
 800a1f2:	4608      	mov	r0, r1
 800a1f4:	4611      	mov	r1, r2
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	70fb      	strb	r3, [r7, #3]
 800a1fc:	460b      	mov	r3, r1
 800a1fe:	70bb      	strb	r3, [r7, #2]
 800a200:	4613      	mov	r3, r2
 800a202:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a204:	2300      	movs	r3, #0
 800a206:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a212:	787c      	ldrb	r4, [r7, #1]
 800a214:	78ba      	ldrb	r2, [r7, #2]
 800a216:	78f9      	ldrb	r1, [r7, #3]
 800a218:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a21c:	9303      	str	r3, [sp, #12]
 800a21e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a220:	9302      	str	r3, [sp, #8]
 800a222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a224:	9301      	str	r3, [sp, #4]
 800a226:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a22a:	9300      	str	r3, [sp, #0]
 800a22c:	4623      	mov	r3, r4
 800a22e:	f7f8 ff71 	bl	8003114 <HAL_HCD_HC_SubmitRequest>
 800a232:	4603      	mov	r3, r0
 800a234:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a236:	7bfb      	ldrb	r3, [r7, #15]
 800a238:	4618      	mov	r0, r3
 800a23a:	f000 f86f 	bl	800a31c <USBH_Get_USB_Status>
 800a23e:	4603      	mov	r3, r0
 800a240:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a242:	7bbb      	ldrb	r3, [r7, #14]
}
 800a244:	4618      	mov	r0, r3
 800a246:	3714      	adds	r7, #20
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd90      	pop	{r4, r7, pc}

0800a24c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b082      	sub	sp, #8
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	460b      	mov	r3, r1
 800a256:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a25e:	78fa      	ldrb	r2, [r7, #3]
 800a260:	4611      	mov	r1, r2
 800a262:	4618      	mov	r0, r3
 800a264:	f7f9 fa52 	bl	800370c <HAL_HCD_HC_GetURBState>
 800a268:	4603      	mov	r3, r0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3708      	adds	r7, #8
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b082      	sub	sp, #8
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
 800a27a:	460b      	mov	r3, r1
 800a27c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a284:	2b01      	cmp	r3, #1
 800a286:	d103      	bne.n	800a290 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a288:	78fb      	ldrb	r3, [r7, #3]
 800a28a:	4618      	mov	r0, r3
 800a28c:	f000 f872 	bl	800a374 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a290:	20c8      	movs	r0, #200	@ 0xc8
 800a292:	f7f7 ff51 	bl	8002138 <HAL_Delay>
  return USBH_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3708      	adds	r7, #8
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b085      	sub	sp, #20
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	70fb      	strb	r3, [r7, #3]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2b6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a2b8:	78fa      	ldrb	r2, [r7, #3]
 800a2ba:	68f9      	ldr	r1, [r7, #12]
 800a2bc:	4613      	mov	r3, r2
 800a2be:	011b      	lsls	r3, r3, #4
 800a2c0:	1a9b      	subs	r3, r3, r2
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	440b      	add	r3, r1
 800a2c6:	3317      	adds	r3, #23
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00a      	beq.n	800a2e4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a2ce:	78fa      	ldrb	r2, [r7, #3]
 800a2d0:	68f9      	ldr	r1, [r7, #12]
 800a2d2:	4613      	mov	r3, r2
 800a2d4:	011b      	lsls	r3, r3, #4
 800a2d6:	1a9b      	subs	r3, r3, r2
 800a2d8:	009b      	lsls	r3, r3, #2
 800a2da:	440b      	add	r3, r1
 800a2dc:	333c      	adds	r3, #60	@ 0x3c
 800a2de:	78ba      	ldrb	r2, [r7, #2]
 800a2e0:	701a      	strb	r2, [r3, #0]
 800a2e2:	e009      	b.n	800a2f8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a2e4:	78fa      	ldrb	r2, [r7, #3]
 800a2e6:	68f9      	ldr	r1, [r7, #12]
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	011b      	lsls	r3, r3, #4
 800a2ec:	1a9b      	subs	r3, r3, r2
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	440b      	add	r3, r1
 800a2f2:	333d      	adds	r3, #61	@ 0x3d
 800a2f4:	78ba      	ldrb	r2, [r7, #2]
 800a2f6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b082      	sub	sp, #8
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f7f7 ff12 	bl	8002138 <HAL_Delay>
}
 800a314:	bf00      	nop
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	4603      	mov	r3, r0
 800a324:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a326:	2300      	movs	r3, #0
 800a328:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	2b03      	cmp	r3, #3
 800a32e:	d817      	bhi.n	800a360 <USBH_Get_USB_Status+0x44>
 800a330:	a201      	add	r2, pc, #4	@ (adr r2, 800a338 <USBH_Get_USB_Status+0x1c>)
 800a332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a336:	bf00      	nop
 800a338:	0800a349 	.word	0x0800a349
 800a33c:	0800a34f 	.word	0x0800a34f
 800a340:	0800a355 	.word	0x0800a355
 800a344:	0800a35b 	.word	0x0800a35b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a348:	2300      	movs	r3, #0
 800a34a:	73fb      	strb	r3, [r7, #15]
    break;
 800a34c:	e00b      	b.n	800a366 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a34e:	2302      	movs	r3, #2
 800a350:	73fb      	strb	r3, [r7, #15]
    break;
 800a352:	e008      	b.n	800a366 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a354:	2301      	movs	r3, #1
 800a356:	73fb      	strb	r3, [r7, #15]
    break;
 800a358:	e005      	b.n	800a366 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a35a:	2302      	movs	r3, #2
 800a35c:	73fb      	strb	r3, [r7, #15]
    break;
 800a35e:	e002      	b.n	800a366 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a360:	2302      	movs	r3, #2
 800a362:	73fb      	strb	r3, [r7, #15]
    break;
 800a364:	bf00      	nop
  }
  return usb_status;
 800a366:	7bfb      	ldrb	r3, [r7, #15]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	4603      	mov	r3, r0
 800a37c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a37e:	79fb      	ldrb	r3, [r7, #7]
 800a380:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a382:	79fb      	ldrb	r3, [r7, #7]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d102      	bne.n	800a38e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a388:	2300      	movs	r3, #0
 800a38a:	73fb      	strb	r3, [r7, #15]
 800a38c:	e001      	b.n	800a392 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a38e:	2301      	movs	r3, #1
 800a390:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a392:	7bfb      	ldrb	r3, [r7, #15]
 800a394:	461a      	mov	r2, r3
 800a396:	2101      	movs	r1, #1
 800a398:	4803      	ldr	r0, [pc, #12]	@ (800a3a8 <MX_DriverVbusFS+0x34>)
 800a39a:	f7f8 fd83 	bl	8002ea4 <HAL_GPIO_WritePin>
}
 800a39e:	bf00      	nop
 800a3a0:	3710      	adds	r7, #16
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	40020800 	.word	0x40020800

0800a3ac <malloc>:
 800a3ac:	4b02      	ldr	r3, [pc, #8]	@ (800a3b8 <malloc+0xc>)
 800a3ae:	4601      	mov	r1, r0
 800a3b0:	6818      	ldr	r0, [r3, #0]
 800a3b2:	f000 b82d 	b.w	800a410 <_malloc_r>
 800a3b6:	bf00      	nop
 800a3b8:	2000003c 	.word	0x2000003c

0800a3bc <free>:
 800a3bc:	4b02      	ldr	r3, [pc, #8]	@ (800a3c8 <free+0xc>)
 800a3be:	4601      	mov	r1, r0
 800a3c0:	6818      	ldr	r0, [r3, #0]
 800a3c2:	f001 bd2d 	b.w	800be20 <_free_r>
 800a3c6:	bf00      	nop
 800a3c8:	2000003c 	.word	0x2000003c

0800a3cc <sbrk_aligned>:
 800a3cc:	b570      	push	{r4, r5, r6, lr}
 800a3ce:	4e0f      	ldr	r6, [pc, #60]	@ (800a40c <sbrk_aligned+0x40>)
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	6831      	ldr	r1, [r6, #0]
 800a3d4:	4605      	mov	r5, r0
 800a3d6:	b911      	cbnz	r1, 800a3de <sbrk_aligned+0x12>
 800a3d8:	f000 fe78 	bl	800b0cc <_sbrk_r>
 800a3dc:	6030      	str	r0, [r6, #0]
 800a3de:	4621      	mov	r1, r4
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	f000 fe73 	bl	800b0cc <_sbrk_r>
 800a3e6:	1c43      	adds	r3, r0, #1
 800a3e8:	d103      	bne.n	800a3f2 <sbrk_aligned+0x26>
 800a3ea:	f04f 34ff 	mov.w	r4, #4294967295
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	bd70      	pop	{r4, r5, r6, pc}
 800a3f2:	1cc4      	adds	r4, r0, #3
 800a3f4:	f024 0403 	bic.w	r4, r4, #3
 800a3f8:	42a0      	cmp	r0, r4
 800a3fa:	d0f8      	beq.n	800a3ee <sbrk_aligned+0x22>
 800a3fc:	1a21      	subs	r1, r4, r0
 800a3fe:	4628      	mov	r0, r5
 800a400:	f000 fe64 	bl	800b0cc <_sbrk_r>
 800a404:	3001      	adds	r0, #1
 800a406:	d1f2      	bne.n	800a3ee <sbrk_aligned+0x22>
 800a408:	e7ef      	b.n	800a3ea <sbrk_aligned+0x1e>
 800a40a:	bf00      	nop
 800a40c:	20000b28 	.word	0x20000b28

0800a410 <_malloc_r>:
 800a410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a414:	1ccd      	adds	r5, r1, #3
 800a416:	f025 0503 	bic.w	r5, r5, #3
 800a41a:	3508      	adds	r5, #8
 800a41c:	2d0c      	cmp	r5, #12
 800a41e:	bf38      	it	cc
 800a420:	250c      	movcc	r5, #12
 800a422:	2d00      	cmp	r5, #0
 800a424:	4606      	mov	r6, r0
 800a426:	db01      	blt.n	800a42c <_malloc_r+0x1c>
 800a428:	42a9      	cmp	r1, r5
 800a42a:	d904      	bls.n	800a436 <_malloc_r+0x26>
 800a42c:	230c      	movs	r3, #12
 800a42e:	6033      	str	r3, [r6, #0]
 800a430:	2000      	movs	r0, #0
 800a432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a436:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a50c <_malloc_r+0xfc>
 800a43a:	f000 f869 	bl	800a510 <__malloc_lock>
 800a43e:	f8d8 3000 	ldr.w	r3, [r8]
 800a442:	461c      	mov	r4, r3
 800a444:	bb44      	cbnz	r4, 800a498 <_malloc_r+0x88>
 800a446:	4629      	mov	r1, r5
 800a448:	4630      	mov	r0, r6
 800a44a:	f7ff ffbf 	bl	800a3cc <sbrk_aligned>
 800a44e:	1c43      	adds	r3, r0, #1
 800a450:	4604      	mov	r4, r0
 800a452:	d158      	bne.n	800a506 <_malloc_r+0xf6>
 800a454:	f8d8 4000 	ldr.w	r4, [r8]
 800a458:	4627      	mov	r7, r4
 800a45a:	2f00      	cmp	r7, #0
 800a45c:	d143      	bne.n	800a4e6 <_malloc_r+0xd6>
 800a45e:	2c00      	cmp	r4, #0
 800a460:	d04b      	beq.n	800a4fa <_malloc_r+0xea>
 800a462:	6823      	ldr	r3, [r4, #0]
 800a464:	4639      	mov	r1, r7
 800a466:	4630      	mov	r0, r6
 800a468:	eb04 0903 	add.w	r9, r4, r3
 800a46c:	f000 fe2e 	bl	800b0cc <_sbrk_r>
 800a470:	4581      	cmp	r9, r0
 800a472:	d142      	bne.n	800a4fa <_malloc_r+0xea>
 800a474:	6821      	ldr	r1, [r4, #0]
 800a476:	1a6d      	subs	r5, r5, r1
 800a478:	4629      	mov	r1, r5
 800a47a:	4630      	mov	r0, r6
 800a47c:	f7ff ffa6 	bl	800a3cc <sbrk_aligned>
 800a480:	3001      	adds	r0, #1
 800a482:	d03a      	beq.n	800a4fa <_malloc_r+0xea>
 800a484:	6823      	ldr	r3, [r4, #0]
 800a486:	442b      	add	r3, r5
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	f8d8 3000 	ldr.w	r3, [r8]
 800a48e:	685a      	ldr	r2, [r3, #4]
 800a490:	bb62      	cbnz	r2, 800a4ec <_malloc_r+0xdc>
 800a492:	f8c8 7000 	str.w	r7, [r8]
 800a496:	e00f      	b.n	800a4b8 <_malloc_r+0xa8>
 800a498:	6822      	ldr	r2, [r4, #0]
 800a49a:	1b52      	subs	r2, r2, r5
 800a49c:	d420      	bmi.n	800a4e0 <_malloc_r+0xd0>
 800a49e:	2a0b      	cmp	r2, #11
 800a4a0:	d917      	bls.n	800a4d2 <_malloc_r+0xc2>
 800a4a2:	1961      	adds	r1, r4, r5
 800a4a4:	42a3      	cmp	r3, r4
 800a4a6:	6025      	str	r5, [r4, #0]
 800a4a8:	bf18      	it	ne
 800a4aa:	6059      	strne	r1, [r3, #4]
 800a4ac:	6863      	ldr	r3, [r4, #4]
 800a4ae:	bf08      	it	eq
 800a4b0:	f8c8 1000 	streq.w	r1, [r8]
 800a4b4:	5162      	str	r2, [r4, r5]
 800a4b6:	604b      	str	r3, [r1, #4]
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	f000 f82f 	bl	800a51c <__malloc_unlock>
 800a4be:	f104 000b 	add.w	r0, r4, #11
 800a4c2:	1d23      	adds	r3, r4, #4
 800a4c4:	f020 0007 	bic.w	r0, r0, #7
 800a4c8:	1ac2      	subs	r2, r0, r3
 800a4ca:	bf1c      	itt	ne
 800a4cc:	1a1b      	subne	r3, r3, r0
 800a4ce:	50a3      	strne	r3, [r4, r2]
 800a4d0:	e7af      	b.n	800a432 <_malloc_r+0x22>
 800a4d2:	6862      	ldr	r2, [r4, #4]
 800a4d4:	42a3      	cmp	r3, r4
 800a4d6:	bf0c      	ite	eq
 800a4d8:	f8c8 2000 	streq.w	r2, [r8]
 800a4dc:	605a      	strne	r2, [r3, #4]
 800a4de:	e7eb      	b.n	800a4b8 <_malloc_r+0xa8>
 800a4e0:	4623      	mov	r3, r4
 800a4e2:	6864      	ldr	r4, [r4, #4]
 800a4e4:	e7ae      	b.n	800a444 <_malloc_r+0x34>
 800a4e6:	463c      	mov	r4, r7
 800a4e8:	687f      	ldr	r7, [r7, #4]
 800a4ea:	e7b6      	b.n	800a45a <_malloc_r+0x4a>
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	42a3      	cmp	r3, r4
 800a4f2:	d1fb      	bne.n	800a4ec <_malloc_r+0xdc>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	6053      	str	r3, [r2, #4]
 800a4f8:	e7de      	b.n	800a4b8 <_malloc_r+0xa8>
 800a4fa:	230c      	movs	r3, #12
 800a4fc:	6033      	str	r3, [r6, #0]
 800a4fe:	4630      	mov	r0, r6
 800a500:	f000 f80c 	bl	800a51c <__malloc_unlock>
 800a504:	e794      	b.n	800a430 <_malloc_r+0x20>
 800a506:	6005      	str	r5, [r0, #0]
 800a508:	e7d6      	b.n	800a4b8 <_malloc_r+0xa8>
 800a50a:	bf00      	nop
 800a50c:	20000b2c 	.word	0x20000b2c

0800a510 <__malloc_lock>:
 800a510:	4801      	ldr	r0, [pc, #4]	@ (800a518 <__malloc_lock+0x8>)
 800a512:	f000 be28 	b.w	800b166 <__retarget_lock_acquire_recursive>
 800a516:	bf00      	nop
 800a518:	20000c70 	.word	0x20000c70

0800a51c <__malloc_unlock>:
 800a51c:	4801      	ldr	r0, [pc, #4]	@ (800a524 <__malloc_unlock+0x8>)
 800a51e:	f000 be23 	b.w	800b168 <__retarget_lock_release_recursive>
 800a522:	bf00      	nop
 800a524:	20000c70 	.word	0x20000c70

0800a528 <__cvt>:
 800a528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a52c:	ec57 6b10 	vmov	r6, r7, d0
 800a530:	2f00      	cmp	r7, #0
 800a532:	460c      	mov	r4, r1
 800a534:	4619      	mov	r1, r3
 800a536:	463b      	mov	r3, r7
 800a538:	bfbb      	ittet	lt
 800a53a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a53e:	461f      	movlt	r7, r3
 800a540:	2300      	movge	r3, #0
 800a542:	232d      	movlt	r3, #45	@ 0x2d
 800a544:	700b      	strb	r3, [r1, #0]
 800a546:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a548:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a54c:	4691      	mov	r9, r2
 800a54e:	f023 0820 	bic.w	r8, r3, #32
 800a552:	bfbc      	itt	lt
 800a554:	4632      	movlt	r2, r6
 800a556:	4616      	movlt	r6, r2
 800a558:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a55c:	d005      	beq.n	800a56a <__cvt+0x42>
 800a55e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a562:	d100      	bne.n	800a566 <__cvt+0x3e>
 800a564:	3401      	adds	r4, #1
 800a566:	2102      	movs	r1, #2
 800a568:	e000      	b.n	800a56c <__cvt+0x44>
 800a56a:	2103      	movs	r1, #3
 800a56c:	ab03      	add	r3, sp, #12
 800a56e:	9301      	str	r3, [sp, #4]
 800a570:	ab02      	add	r3, sp, #8
 800a572:	9300      	str	r3, [sp, #0]
 800a574:	ec47 6b10 	vmov	d0, r6, r7
 800a578:	4653      	mov	r3, sl
 800a57a:	4622      	mov	r2, r4
 800a57c:	f000 fe80 	bl	800b280 <_dtoa_r>
 800a580:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a584:	4605      	mov	r5, r0
 800a586:	d119      	bne.n	800a5bc <__cvt+0x94>
 800a588:	f019 0f01 	tst.w	r9, #1
 800a58c:	d00e      	beq.n	800a5ac <__cvt+0x84>
 800a58e:	eb00 0904 	add.w	r9, r0, r4
 800a592:	2200      	movs	r2, #0
 800a594:	2300      	movs	r3, #0
 800a596:	4630      	mov	r0, r6
 800a598:	4639      	mov	r1, r7
 800a59a:	f7f6 fa95 	bl	8000ac8 <__aeabi_dcmpeq>
 800a59e:	b108      	cbz	r0, 800a5a4 <__cvt+0x7c>
 800a5a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5a4:	2230      	movs	r2, #48	@ 0x30
 800a5a6:	9b03      	ldr	r3, [sp, #12]
 800a5a8:	454b      	cmp	r3, r9
 800a5aa:	d31e      	bcc.n	800a5ea <__cvt+0xc2>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5b0:	1b5b      	subs	r3, r3, r5
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	6013      	str	r3, [r2, #0]
 800a5b6:	b004      	add	sp, #16
 800a5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a5c0:	eb00 0904 	add.w	r9, r0, r4
 800a5c4:	d1e5      	bne.n	800a592 <__cvt+0x6a>
 800a5c6:	7803      	ldrb	r3, [r0, #0]
 800a5c8:	2b30      	cmp	r3, #48	@ 0x30
 800a5ca:	d10a      	bne.n	800a5e2 <__cvt+0xba>
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	f7f6 fa78 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5d8:	b918      	cbnz	r0, 800a5e2 <__cvt+0xba>
 800a5da:	f1c4 0401 	rsb	r4, r4, #1
 800a5de:	f8ca 4000 	str.w	r4, [sl]
 800a5e2:	f8da 3000 	ldr.w	r3, [sl]
 800a5e6:	4499      	add	r9, r3
 800a5e8:	e7d3      	b.n	800a592 <__cvt+0x6a>
 800a5ea:	1c59      	adds	r1, r3, #1
 800a5ec:	9103      	str	r1, [sp, #12]
 800a5ee:	701a      	strb	r2, [r3, #0]
 800a5f0:	e7d9      	b.n	800a5a6 <__cvt+0x7e>

0800a5f2 <__exponent>:
 800a5f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5f4:	2900      	cmp	r1, #0
 800a5f6:	bfba      	itte	lt
 800a5f8:	4249      	neglt	r1, r1
 800a5fa:	232d      	movlt	r3, #45	@ 0x2d
 800a5fc:	232b      	movge	r3, #43	@ 0x2b
 800a5fe:	2909      	cmp	r1, #9
 800a600:	7002      	strb	r2, [r0, #0]
 800a602:	7043      	strb	r3, [r0, #1]
 800a604:	dd29      	ble.n	800a65a <__exponent+0x68>
 800a606:	f10d 0307 	add.w	r3, sp, #7
 800a60a:	461d      	mov	r5, r3
 800a60c:	270a      	movs	r7, #10
 800a60e:	461a      	mov	r2, r3
 800a610:	fbb1 f6f7 	udiv	r6, r1, r7
 800a614:	fb07 1416 	mls	r4, r7, r6, r1
 800a618:	3430      	adds	r4, #48	@ 0x30
 800a61a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a61e:	460c      	mov	r4, r1
 800a620:	2c63      	cmp	r4, #99	@ 0x63
 800a622:	f103 33ff 	add.w	r3, r3, #4294967295
 800a626:	4631      	mov	r1, r6
 800a628:	dcf1      	bgt.n	800a60e <__exponent+0x1c>
 800a62a:	3130      	adds	r1, #48	@ 0x30
 800a62c:	1e94      	subs	r4, r2, #2
 800a62e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a632:	1c41      	adds	r1, r0, #1
 800a634:	4623      	mov	r3, r4
 800a636:	42ab      	cmp	r3, r5
 800a638:	d30a      	bcc.n	800a650 <__exponent+0x5e>
 800a63a:	f10d 0309 	add.w	r3, sp, #9
 800a63e:	1a9b      	subs	r3, r3, r2
 800a640:	42ac      	cmp	r4, r5
 800a642:	bf88      	it	hi
 800a644:	2300      	movhi	r3, #0
 800a646:	3302      	adds	r3, #2
 800a648:	4403      	add	r3, r0
 800a64a:	1a18      	subs	r0, r3, r0
 800a64c:	b003      	add	sp, #12
 800a64e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a650:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a654:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a658:	e7ed      	b.n	800a636 <__exponent+0x44>
 800a65a:	2330      	movs	r3, #48	@ 0x30
 800a65c:	3130      	adds	r1, #48	@ 0x30
 800a65e:	7083      	strb	r3, [r0, #2]
 800a660:	70c1      	strb	r1, [r0, #3]
 800a662:	1d03      	adds	r3, r0, #4
 800a664:	e7f1      	b.n	800a64a <__exponent+0x58>
	...

0800a668 <_printf_float>:
 800a668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66c:	b08d      	sub	sp, #52	@ 0x34
 800a66e:	460c      	mov	r4, r1
 800a670:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a674:	4616      	mov	r6, r2
 800a676:	461f      	mov	r7, r3
 800a678:	4605      	mov	r5, r0
 800a67a:	f000 fcef 	bl	800b05c <_localeconv_r>
 800a67e:	6803      	ldr	r3, [r0, #0]
 800a680:	9304      	str	r3, [sp, #16]
 800a682:	4618      	mov	r0, r3
 800a684:	f7f5 fdf4 	bl	8000270 <strlen>
 800a688:	2300      	movs	r3, #0
 800a68a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a68c:	f8d8 3000 	ldr.w	r3, [r8]
 800a690:	9005      	str	r0, [sp, #20]
 800a692:	3307      	adds	r3, #7
 800a694:	f023 0307 	bic.w	r3, r3, #7
 800a698:	f103 0208 	add.w	r2, r3, #8
 800a69c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a6a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a6a4:	f8c8 2000 	str.w	r2, [r8]
 800a6a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a6b0:	9307      	str	r3, [sp, #28]
 800a6b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a6ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6be:	4b9c      	ldr	r3, [pc, #624]	@ (800a930 <_printf_float+0x2c8>)
 800a6c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c4:	f7f6 fa32 	bl	8000b2c <__aeabi_dcmpun>
 800a6c8:	bb70      	cbnz	r0, 800a728 <_printf_float+0xc0>
 800a6ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ce:	4b98      	ldr	r3, [pc, #608]	@ (800a930 <_printf_float+0x2c8>)
 800a6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d4:	f7f6 fa0c 	bl	8000af0 <__aeabi_dcmple>
 800a6d8:	bb30      	cbnz	r0, 800a728 <_printf_float+0xc0>
 800a6da:	2200      	movs	r2, #0
 800a6dc:	2300      	movs	r3, #0
 800a6de:	4640      	mov	r0, r8
 800a6e0:	4649      	mov	r1, r9
 800a6e2:	f7f6 f9fb 	bl	8000adc <__aeabi_dcmplt>
 800a6e6:	b110      	cbz	r0, 800a6ee <_printf_float+0x86>
 800a6e8:	232d      	movs	r3, #45	@ 0x2d
 800a6ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6ee:	4a91      	ldr	r2, [pc, #580]	@ (800a934 <_printf_float+0x2cc>)
 800a6f0:	4b91      	ldr	r3, [pc, #580]	@ (800a938 <_printf_float+0x2d0>)
 800a6f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a6f6:	bf8c      	ite	hi
 800a6f8:	4690      	movhi	r8, r2
 800a6fa:	4698      	movls	r8, r3
 800a6fc:	2303      	movs	r3, #3
 800a6fe:	6123      	str	r3, [r4, #16]
 800a700:	f02b 0304 	bic.w	r3, fp, #4
 800a704:	6023      	str	r3, [r4, #0]
 800a706:	f04f 0900 	mov.w	r9, #0
 800a70a:	9700      	str	r7, [sp, #0]
 800a70c:	4633      	mov	r3, r6
 800a70e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a710:	4621      	mov	r1, r4
 800a712:	4628      	mov	r0, r5
 800a714:	f000 f9d2 	bl	800aabc <_printf_common>
 800a718:	3001      	adds	r0, #1
 800a71a:	f040 808d 	bne.w	800a838 <_printf_float+0x1d0>
 800a71e:	f04f 30ff 	mov.w	r0, #4294967295
 800a722:	b00d      	add	sp, #52	@ 0x34
 800a724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a728:	4642      	mov	r2, r8
 800a72a:	464b      	mov	r3, r9
 800a72c:	4640      	mov	r0, r8
 800a72e:	4649      	mov	r1, r9
 800a730:	f7f6 f9fc 	bl	8000b2c <__aeabi_dcmpun>
 800a734:	b140      	cbz	r0, 800a748 <_printf_float+0xe0>
 800a736:	464b      	mov	r3, r9
 800a738:	2b00      	cmp	r3, #0
 800a73a:	bfbc      	itt	lt
 800a73c:	232d      	movlt	r3, #45	@ 0x2d
 800a73e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a742:	4a7e      	ldr	r2, [pc, #504]	@ (800a93c <_printf_float+0x2d4>)
 800a744:	4b7e      	ldr	r3, [pc, #504]	@ (800a940 <_printf_float+0x2d8>)
 800a746:	e7d4      	b.n	800a6f2 <_printf_float+0x8a>
 800a748:	6863      	ldr	r3, [r4, #4]
 800a74a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a74e:	9206      	str	r2, [sp, #24]
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	d13b      	bne.n	800a7cc <_printf_float+0x164>
 800a754:	2306      	movs	r3, #6
 800a756:	6063      	str	r3, [r4, #4]
 800a758:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a75c:	2300      	movs	r3, #0
 800a75e:	6022      	str	r2, [r4, #0]
 800a760:	9303      	str	r3, [sp, #12]
 800a762:	ab0a      	add	r3, sp, #40	@ 0x28
 800a764:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a768:	ab09      	add	r3, sp, #36	@ 0x24
 800a76a:	9300      	str	r3, [sp, #0]
 800a76c:	6861      	ldr	r1, [r4, #4]
 800a76e:	ec49 8b10 	vmov	d0, r8, r9
 800a772:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a776:	4628      	mov	r0, r5
 800a778:	f7ff fed6 	bl	800a528 <__cvt>
 800a77c:	9b06      	ldr	r3, [sp, #24]
 800a77e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a780:	2b47      	cmp	r3, #71	@ 0x47
 800a782:	4680      	mov	r8, r0
 800a784:	d129      	bne.n	800a7da <_printf_float+0x172>
 800a786:	1cc8      	adds	r0, r1, #3
 800a788:	db02      	blt.n	800a790 <_printf_float+0x128>
 800a78a:	6863      	ldr	r3, [r4, #4]
 800a78c:	4299      	cmp	r1, r3
 800a78e:	dd41      	ble.n	800a814 <_printf_float+0x1ac>
 800a790:	f1aa 0a02 	sub.w	sl, sl, #2
 800a794:	fa5f fa8a 	uxtb.w	sl, sl
 800a798:	3901      	subs	r1, #1
 800a79a:	4652      	mov	r2, sl
 800a79c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a7a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a7a2:	f7ff ff26 	bl	800a5f2 <__exponent>
 800a7a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7a8:	1813      	adds	r3, r2, r0
 800a7aa:	2a01      	cmp	r2, #1
 800a7ac:	4681      	mov	r9, r0
 800a7ae:	6123      	str	r3, [r4, #16]
 800a7b0:	dc02      	bgt.n	800a7b8 <_printf_float+0x150>
 800a7b2:	6822      	ldr	r2, [r4, #0]
 800a7b4:	07d2      	lsls	r2, r2, #31
 800a7b6:	d501      	bpl.n	800a7bc <_printf_float+0x154>
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	6123      	str	r3, [r4, #16]
 800a7bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d0a2      	beq.n	800a70a <_printf_float+0xa2>
 800a7c4:	232d      	movs	r3, #45	@ 0x2d
 800a7c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7ca:	e79e      	b.n	800a70a <_printf_float+0xa2>
 800a7cc:	9a06      	ldr	r2, [sp, #24]
 800a7ce:	2a47      	cmp	r2, #71	@ 0x47
 800a7d0:	d1c2      	bne.n	800a758 <_printf_float+0xf0>
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1c0      	bne.n	800a758 <_printf_float+0xf0>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e7bd      	b.n	800a756 <_printf_float+0xee>
 800a7da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a7de:	d9db      	bls.n	800a798 <_printf_float+0x130>
 800a7e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a7e4:	d118      	bne.n	800a818 <_printf_float+0x1b0>
 800a7e6:	2900      	cmp	r1, #0
 800a7e8:	6863      	ldr	r3, [r4, #4]
 800a7ea:	dd0b      	ble.n	800a804 <_printf_float+0x19c>
 800a7ec:	6121      	str	r1, [r4, #16]
 800a7ee:	b913      	cbnz	r3, 800a7f6 <_printf_float+0x18e>
 800a7f0:	6822      	ldr	r2, [r4, #0]
 800a7f2:	07d0      	lsls	r0, r2, #31
 800a7f4:	d502      	bpl.n	800a7fc <_printf_float+0x194>
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	440b      	add	r3, r1
 800a7fa:	6123      	str	r3, [r4, #16]
 800a7fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a7fe:	f04f 0900 	mov.w	r9, #0
 800a802:	e7db      	b.n	800a7bc <_printf_float+0x154>
 800a804:	b913      	cbnz	r3, 800a80c <_printf_float+0x1a4>
 800a806:	6822      	ldr	r2, [r4, #0]
 800a808:	07d2      	lsls	r2, r2, #31
 800a80a:	d501      	bpl.n	800a810 <_printf_float+0x1a8>
 800a80c:	3302      	adds	r3, #2
 800a80e:	e7f4      	b.n	800a7fa <_printf_float+0x192>
 800a810:	2301      	movs	r3, #1
 800a812:	e7f2      	b.n	800a7fa <_printf_float+0x192>
 800a814:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a81a:	4299      	cmp	r1, r3
 800a81c:	db05      	blt.n	800a82a <_printf_float+0x1c2>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	6121      	str	r1, [r4, #16]
 800a822:	07d8      	lsls	r0, r3, #31
 800a824:	d5ea      	bpl.n	800a7fc <_printf_float+0x194>
 800a826:	1c4b      	adds	r3, r1, #1
 800a828:	e7e7      	b.n	800a7fa <_printf_float+0x192>
 800a82a:	2900      	cmp	r1, #0
 800a82c:	bfd4      	ite	le
 800a82e:	f1c1 0202 	rsble	r2, r1, #2
 800a832:	2201      	movgt	r2, #1
 800a834:	4413      	add	r3, r2
 800a836:	e7e0      	b.n	800a7fa <_printf_float+0x192>
 800a838:	6823      	ldr	r3, [r4, #0]
 800a83a:	055a      	lsls	r2, r3, #21
 800a83c:	d407      	bmi.n	800a84e <_printf_float+0x1e6>
 800a83e:	6923      	ldr	r3, [r4, #16]
 800a840:	4642      	mov	r2, r8
 800a842:	4631      	mov	r1, r6
 800a844:	4628      	mov	r0, r5
 800a846:	47b8      	blx	r7
 800a848:	3001      	adds	r0, #1
 800a84a:	d12b      	bne.n	800a8a4 <_printf_float+0x23c>
 800a84c:	e767      	b.n	800a71e <_printf_float+0xb6>
 800a84e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a852:	f240 80dd 	bls.w	800aa10 <_printf_float+0x3a8>
 800a856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a85a:	2200      	movs	r2, #0
 800a85c:	2300      	movs	r3, #0
 800a85e:	f7f6 f933 	bl	8000ac8 <__aeabi_dcmpeq>
 800a862:	2800      	cmp	r0, #0
 800a864:	d033      	beq.n	800a8ce <_printf_float+0x266>
 800a866:	4a37      	ldr	r2, [pc, #220]	@ (800a944 <_printf_float+0x2dc>)
 800a868:	2301      	movs	r3, #1
 800a86a:	4631      	mov	r1, r6
 800a86c:	4628      	mov	r0, r5
 800a86e:	47b8      	blx	r7
 800a870:	3001      	adds	r0, #1
 800a872:	f43f af54 	beq.w	800a71e <_printf_float+0xb6>
 800a876:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a87a:	4543      	cmp	r3, r8
 800a87c:	db02      	blt.n	800a884 <_printf_float+0x21c>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	07d8      	lsls	r0, r3, #31
 800a882:	d50f      	bpl.n	800a8a4 <_printf_float+0x23c>
 800a884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a888:	4631      	mov	r1, r6
 800a88a:	4628      	mov	r0, r5
 800a88c:	47b8      	blx	r7
 800a88e:	3001      	adds	r0, #1
 800a890:	f43f af45 	beq.w	800a71e <_printf_float+0xb6>
 800a894:	f04f 0900 	mov.w	r9, #0
 800a898:	f108 38ff 	add.w	r8, r8, #4294967295
 800a89c:	f104 0a1a 	add.w	sl, r4, #26
 800a8a0:	45c8      	cmp	r8, r9
 800a8a2:	dc09      	bgt.n	800a8b8 <_printf_float+0x250>
 800a8a4:	6823      	ldr	r3, [r4, #0]
 800a8a6:	079b      	lsls	r3, r3, #30
 800a8a8:	f100 8103 	bmi.w	800aab2 <_printf_float+0x44a>
 800a8ac:	68e0      	ldr	r0, [r4, #12]
 800a8ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8b0:	4298      	cmp	r0, r3
 800a8b2:	bfb8      	it	lt
 800a8b4:	4618      	movlt	r0, r3
 800a8b6:	e734      	b.n	800a722 <_printf_float+0xba>
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	4652      	mov	r2, sl
 800a8bc:	4631      	mov	r1, r6
 800a8be:	4628      	mov	r0, r5
 800a8c0:	47b8      	blx	r7
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	f43f af2b 	beq.w	800a71e <_printf_float+0xb6>
 800a8c8:	f109 0901 	add.w	r9, r9, #1
 800a8cc:	e7e8      	b.n	800a8a0 <_printf_float+0x238>
 800a8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	dc39      	bgt.n	800a948 <_printf_float+0x2e0>
 800a8d4:	4a1b      	ldr	r2, [pc, #108]	@ (800a944 <_printf_float+0x2dc>)
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	4631      	mov	r1, r6
 800a8da:	4628      	mov	r0, r5
 800a8dc:	47b8      	blx	r7
 800a8de:	3001      	adds	r0, #1
 800a8e0:	f43f af1d 	beq.w	800a71e <_printf_float+0xb6>
 800a8e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a8e8:	ea59 0303 	orrs.w	r3, r9, r3
 800a8ec:	d102      	bne.n	800a8f4 <_printf_float+0x28c>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	07d9      	lsls	r1, r3, #31
 800a8f2:	d5d7      	bpl.n	800a8a4 <_printf_float+0x23c>
 800a8f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	47b8      	blx	r7
 800a8fe:	3001      	adds	r0, #1
 800a900:	f43f af0d 	beq.w	800a71e <_printf_float+0xb6>
 800a904:	f04f 0a00 	mov.w	sl, #0
 800a908:	f104 0b1a 	add.w	fp, r4, #26
 800a90c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90e:	425b      	negs	r3, r3
 800a910:	4553      	cmp	r3, sl
 800a912:	dc01      	bgt.n	800a918 <_printf_float+0x2b0>
 800a914:	464b      	mov	r3, r9
 800a916:	e793      	b.n	800a840 <_printf_float+0x1d8>
 800a918:	2301      	movs	r3, #1
 800a91a:	465a      	mov	r2, fp
 800a91c:	4631      	mov	r1, r6
 800a91e:	4628      	mov	r0, r5
 800a920:	47b8      	blx	r7
 800a922:	3001      	adds	r0, #1
 800a924:	f43f aefb 	beq.w	800a71e <_printf_float+0xb6>
 800a928:	f10a 0a01 	add.w	sl, sl, #1
 800a92c:	e7ee      	b.n	800a90c <_printf_float+0x2a4>
 800a92e:	bf00      	nop
 800a930:	7fefffff 	.word	0x7fefffff
 800a934:	0800dbf0 	.word	0x0800dbf0
 800a938:	0800dbec 	.word	0x0800dbec
 800a93c:	0800dbf8 	.word	0x0800dbf8
 800a940:	0800dbf4 	.word	0x0800dbf4
 800a944:	0800dbfc 	.word	0x0800dbfc
 800a948:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a94a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a94e:	4553      	cmp	r3, sl
 800a950:	bfa8      	it	ge
 800a952:	4653      	movge	r3, sl
 800a954:	2b00      	cmp	r3, #0
 800a956:	4699      	mov	r9, r3
 800a958:	dc36      	bgt.n	800a9c8 <_printf_float+0x360>
 800a95a:	f04f 0b00 	mov.w	fp, #0
 800a95e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a962:	f104 021a 	add.w	r2, r4, #26
 800a966:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a968:	9306      	str	r3, [sp, #24]
 800a96a:	eba3 0309 	sub.w	r3, r3, r9
 800a96e:	455b      	cmp	r3, fp
 800a970:	dc31      	bgt.n	800a9d6 <_printf_float+0x36e>
 800a972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a974:	459a      	cmp	sl, r3
 800a976:	dc3a      	bgt.n	800a9ee <_printf_float+0x386>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	07da      	lsls	r2, r3, #31
 800a97c:	d437      	bmi.n	800a9ee <_printf_float+0x386>
 800a97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a980:	ebaa 0903 	sub.w	r9, sl, r3
 800a984:	9b06      	ldr	r3, [sp, #24]
 800a986:	ebaa 0303 	sub.w	r3, sl, r3
 800a98a:	4599      	cmp	r9, r3
 800a98c:	bfa8      	it	ge
 800a98e:	4699      	movge	r9, r3
 800a990:	f1b9 0f00 	cmp.w	r9, #0
 800a994:	dc33      	bgt.n	800a9fe <_printf_float+0x396>
 800a996:	f04f 0800 	mov.w	r8, #0
 800a99a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a99e:	f104 0b1a 	add.w	fp, r4, #26
 800a9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a9a8:	eba3 0309 	sub.w	r3, r3, r9
 800a9ac:	4543      	cmp	r3, r8
 800a9ae:	f77f af79 	ble.w	800a8a4 <_printf_float+0x23c>
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	465a      	mov	r2, fp
 800a9b6:	4631      	mov	r1, r6
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	47b8      	blx	r7
 800a9bc:	3001      	adds	r0, #1
 800a9be:	f43f aeae 	beq.w	800a71e <_printf_float+0xb6>
 800a9c2:	f108 0801 	add.w	r8, r8, #1
 800a9c6:	e7ec      	b.n	800a9a2 <_printf_float+0x33a>
 800a9c8:	4642      	mov	r2, r8
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	47b8      	blx	r7
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	d1c2      	bne.n	800a95a <_printf_float+0x2f2>
 800a9d4:	e6a3      	b.n	800a71e <_printf_float+0xb6>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	4631      	mov	r1, r6
 800a9da:	4628      	mov	r0, r5
 800a9dc:	9206      	str	r2, [sp, #24]
 800a9de:	47b8      	blx	r7
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	f43f ae9c 	beq.w	800a71e <_printf_float+0xb6>
 800a9e6:	9a06      	ldr	r2, [sp, #24]
 800a9e8:	f10b 0b01 	add.w	fp, fp, #1
 800a9ec:	e7bb      	b.n	800a966 <_printf_float+0x2fe>
 800a9ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	47b8      	blx	r7
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	d1c0      	bne.n	800a97e <_printf_float+0x316>
 800a9fc:	e68f      	b.n	800a71e <_printf_float+0xb6>
 800a9fe:	9a06      	ldr	r2, [sp, #24]
 800aa00:	464b      	mov	r3, r9
 800aa02:	4442      	add	r2, r8
 800aa04:	4631      	mov	r1, r6
 800aa06:	4628      	mov	r0, r5
 800aa08:	47b8      	blx	r7
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	d1c3      	bne.n	800a996 <_printf_float+0x32e>
 800aa0e:	e686      	b.n	800a71e <_printf_float+0xb6>
 800aa10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa14:	f1ba 0f01 	cmp.w	sl, #1
 800aa18:	dc01      	bgt.n	800aa1e <_printf_float+0x3b6>
 800aa1a:	07db      	lsls	r3, r3, #31
 800aa1c:	d536      	bpl.n	800aa8c <_printf_float+0x424>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	4642      	mov	r2, r8
 800aa22:	4631      	mov	r1, r6
 800aa24:	4628      	mov	r0, r5
 800aa26:	47b8      	blx	r7
 800aa28:	3001      	adds	r0, #1
 800aa2a:	f43f ae78 	beq.w	800a71e <_printf_float+0xb6>
 800aa2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa32:	4631      	mov	r1, r6
 800aa34:	4628      	mov	r0, r5
 800aa36:	47b8      	blx	r7
 800aa38:	3001      	adds	r0, #1
 800aa3a:	f43f ae70 	beq.w	800a71e <_printf_float+0xb6>
 800aa3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa42:	2200      	movs	r2, #0
 800aa44:	2300      	movs	r3, #0
 800aa46:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa4a:	f7f6 f83d 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa4e:	b9c0      	cbnz	r0, 800aa82 <_printf_float+0x41a>
 800aa50:	4653      	mov	r3, sl
 800aa52:	f108 0201 	add.w	r2, r8, #1
 800aa56:	4631      	mov	r1, r6
 800aa58:	4628      	mov	r0, r5
 800aa5a:	47b8      	blx	r7
 800aa5c:	3001      	adds	r0, #1
 800aa5e:	d10c      	bne.n	800aa7a <_printf_float+0x412>
 800aa60:	e65d      	b.n	800a71e <_printf_float+0xb6>
 800aa62:	2301      	movs	r3, #1
 800aa64:	465a      	mov	r2, fp
 800aa66:	4631      	mov	r1, r6
 800aa68:	4628      	mov	r0, r5
 800aa6a:	47b8      	blx	r7
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	f43f ae56 	beq.w	800a71e <_printf_float+0xb6>
 800aa72:	f108 0801 	add.w	r8, r8, #1
 800aa76:	45d0      	cmp	r8, sl
 800aa78:	dbf3      	blt.n	800aa62 <_printf_float+0x3fa>
 800aa7a:	464b      	mov	r3, r9
 800aa7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aa80:	e6df      	b.n	800a842 <_printf_float+0x1da>
 800aa82:	f04f 0800 	mov.w	r8, #0
 800aa86:	f104 0b1a 	add.w	fp, r4, #26
 800aa8a:	e7f4      	b.n	800aa76 <_printf_float+0x40e>
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	4642      	mov	r2, r8
 800aa90:	e7e1      	b.n	800aa56 <_printf_float+0x3ee>
 800aa92:	2301      	movs	r3, #1
 800aa94:	464a      	mov	r2, r9
 800aa96:	4631      	mov	r1, r6
 800aa98:	4628      	mov	r0, r5
 800aa9a:	47b8      	blx	r7
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	f43f ae3e 	beq.w	800a71e <_printf_float+0xb6>
 800aaa2:	f108 0801 	add.w	r8, r8, #1
 800aaa6:	68e3      	ldr	r3, [r4, #12]
 800aaa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aaaa:	1a5b      	subs	r3, r3, r1
 800aaac:	4543      	cmp	r3, r8
 800aaae:	dcf0      	bgt.n	800aa92 <_printf_float+0x42a>
 800aab0:	e6fc      	b.n	800a8ac <_printf_float+0x244>
 800aab2:	f04f 0800 	mov.w	r8, #0
 800aab6:	f104 0919 	add.w	r9, r4, #25
 800aaba:	e7f4      	b.n	800aaa6 <_printf_float+0x43e>

0800aabc <_printf_common>:
 800aabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac0:	4616      	mov	r6, r2
 800aac2:	4698      	mov	r8, r3
 800aac4:	688a      	ldr	r2, [r1, #8]
 800aac6:	690b      	ldr	r3, [r1, #16]
 800aac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aacc:	4293      	cmp	r3, r2
 800aace:	bfb8      	it	lt
 800aad0:	4613      	movlt	r3, r2
 800aad2:	6033      	str	r3, [r6, #0]
 800aad4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aad8:	4607      	mov	r7, r0
 800aada:	460c      	mov	r4, r1
 800aadc:	b10a      	cbz	r2, 800aae2 <_printf_common+0x26>
 800aade:	3301      	adds	r3, #1
 800aae0:	6033      	str	r3, [r6, #0]
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	0699      	lsls	r1, r3, #26
 800aae6:	bf42      	ittt	mi
 800aae8:	6833      	ldrmi	r3, [r6, #0]
 800aaea:	3302      	addmi	r3, #2
 800aaec:	6033      	strmi	r3, [r6, #0]
 800aaee:	6825      	ldr	r5, [r4, #0]
 800aaf0:	f015 0506 	ands.w	r5, r5, #6
 800aaf4:	d106      	bne.n	800ab04 <_printf_common+0x48>
 800aaf6:	f104 0a19 	add.w	sl, r4, #25
 800aafa:	68e3      	ldr	r3, [r4, #12]
 800aafc:	6832      	ldr	r2, [r6, #0]
 800aafe:	1a9b      	subs	r3, r3, r2
 800ab00:	42ab      	cmp	r3, r5
 800ab02:	dc26      	bgt.n	800ab52 <_printf_common+0x96>
 800ab04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab08:	6822      	ldr	r2, [r4, #0]
 800ab0a:	3b00      	subs	r3, #0
 800ab0c:	bf18      	it	ne
 800ab0e:	2301      	movne	r3, #1
 800ab10:	0692      	lsls	r2, r2, #26
 800ab12:	d42b      	bmi.n	800ab6c <_printf_common+0xb0>
 800ab14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ab18:	4641      	mov	r1, r8
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	47c8      	blx	r9
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d01e      	beq.n	800ab60 <_printf_common+0xa4>
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	6922      	ldr	r2, [r4, #16]
 800ab26:	f003 0306 	and.w	r3, r3, #6
 800ab2a:	2b04      	cmp	r3, #4
 800ab2c:	bf02      	ittt	eq
 800ab2e:	68e5      	ldreq	r5, [r4, #12]
 800ab30:	6833      	ldreq	r3, [r6, #0]
 800ab32:	1aed      	subeq	r5, r5, r3
 800ab34:	68a3      	ldr	r3, [r4, #8]
 800ab36:	bf0c      	ite	eq
 800ab38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab3c:	2500      	movne	r5, #0
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	bfc4      	itt	gt
 800ab42:	1a9b      	subgt	r3, r3, r2
 800ab44:	18ed      	addgt	r5, r5, r3
 800ab46:	2600      	movs	r6, #0
 800ab48:	341a      	adds	r4, #26
 800ab4a:	42b5      	cmp	r5, r6
 800ab4c:	d11a      	bne.n	800ab84 <_printf_common+0xc8>
 800ab4e:	2000      	movs	r0, #0
 800ab50:	e008      	b.n	800ab64 <_printf_common+0xa8>
 800ab52:	2301      	movs	r3, #1
 800ab54:	4652      	mov	r2, sl
 800ab56:	4641      	mov	r1, r8
 800ab58:	4638      	mov	r0, r7
 800ab5a:	47c8      	blx	r9
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	d103      	bne.n	800ab68 <_printf_common+0xac>
 800ab60:	f04f 30ff 	mov.w	r0, #4294967295
 800ab64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab68:	3501      	adds	r5, #1
 800ab6a:	e7c6      	b.n	800aafa <_printf_common+0x3e>
 800ab6c:	18e1      	adds	r1, r4, r3
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	2030      	movs	r0, #48	@ 0x30
 800ab72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab76:	4422      	add	r2, r4
 800ab78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab80:	3302      	adds	r3, #2
 800ab82:	e7c7      	b.n	800ab14 <_printf_common+0x58>
 800ab84:	2301      	movs	r3, #1
 800ab86:	4622      	mov	r2, r4
 800ab88:	4641      	mov	r1, r8
 800ab8a:	4638      	mov	r0, r7
 800ab8c:	47c8      	blx	r9
 800ab8e:	3001      	adds	r0, #1
 800ab90:	d0e6      	beq.n	800ab60 <_printf_common+0xa4>
 800ab92:	3601      	adds	r6, #1
 800ab94:	e7d9      	b.n	800ab4a <_printf_common+0x8e>
	...

0800ab98 <_printf_i>:
 800ab98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab9c:	7e0f      	ldrb	r7, [r1, #24]
 800ab9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aba0:	2f78      	cmp	r7, #120	@ 0x78
 800aba2:	4691      	mov	r9, r2
 800aba4:	4680      	mov	r8, r0
 800aba6:	460c      	mov	r4, r1
 800aba8:	469a      	mov	sl, r3
 800abaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800abae:	d807      	bhi.n	800abc0 <_printf_i+0x28>
 800abb0:	2f62      	cmp	r7, #98	@ 0x62
 800abb2:	d80a      	bhi.n	800abca <_printf_i+0x32>
 800abb4:	2f00      	cmp	r7, #0
 800abb6:	f000 80d1 	beq.w	800ad5c <_printf_i+0x1c4>
 800abba:	2f58      	cmp	r7, #88	@ 0x58
 800abbc:	f000 80b8 	beq.w	800ad30 <_printf_i+0x198>
 800abc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800abc8:	e03a      	b.n	800ac40 <_printf_i+0xa8>
 800abca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800abce:	2b15      	cmp	r3, #21
 800abd0:	d8f6      	bhi.n	800abc0 <_printf_i+0x28>
 800abd2:	a101      	add	r1, pc, #4	@ (adr r1, 800abd8 <_printf_i+0x40>)
 800abd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abd8:	0800ac31 	.word	0x0800ac31
 800abdc:	0800ac45 	.word	0x0800ac45
 800abe0:	0800abc1 	.word	0x0800abc1
 800abe4:	0800abc1 	.word	0x0800abc1
 800abe8:	0800abc1 	.word	0x0800abc1
 800abec:	0800abc1 	.word	0x0800abc1
 800abf0:	0800ac45 	.word	0x0800ac45
 800abf4:	0800abc1 	.word	0x0800abc1
 800abf8:	0800abc1 	.word	0x0800abc1
 800abfc:	0800abc1 	.word	0x0800abc1
 800ac00:	0800abc1 	.word	0x0800abc1
 800ac04:	0800ad43 	.word	0x0800ad43
 800ac08:	0800ac6f 	.word	0x0800ac6f
 800ac0c:	0800acfd 	.word	0x0800acfd
 800ac10:	0800abc1 	.word	0x0800abc1
 800ac14:	0800abc1 	.word	0x0800abc1
 800ac18:	0800ad65 	.word	0x0800ad65
 800ac1c:	0800abc1 	.word	0x0800abc1
 800ac20:	0800ac6f 	.word	0x0800ac6f
 800ac24:	0800abc1 	.word	0x0800abc1
 800ac28:	0800abc1 	.word	0x0800abc1
 800ac2c:	0800ad05 	.word	0x0800ad05
 800ac30:	6833      	ldr	r3, [r6, #0]
 800ac32:	1d1a      	adds	r2, r3, #4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	6032      	str	r2, [r6, #0]
 800ac38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac40:	2301      	movs	r3, #1
 800ac42:	e09c      	b.n	800ad7e <_printf_i+0x1e6>
 800ac44:	6833      	ldr	r3, [r6, #0]
 800ac46:	6820      	ldr	r0, [r4, #0]
 800ac48:	1d19      	adds	r1, r3, #4
 800ac4a:	6031      	str	r1, [r6, #0]
 800ac4c:	0606      	lsls	r6, r0, #24
 800ac4e:	d501      	bpl.n	800ac54 <_printf_i+0xbc>
 800ac50:	681d      	ldr	r5, [r3, #0]
 800ac52:	e003      	b.n	800ac5c <_printf_i+0xc4>
 800ac54:	0645      	lsls	r5, r0, #25
 800ac56:	d5fb      	bpl.n	800ac50 <_printf_i+0xb8>
 800ac58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac5c:	2d00      	cmp	r5, #0
 800ac5e:	da03      	bge.n	800ac68 <_printf_i+0xd0>
 800ac60:	232d      	movs	r3, #45	@ 0x2d
 800ac62:	426d      	negs	r5, r5
 800ac64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac68:	4858      	ldr	r0, [pc, #352]	@ (800adcc <_printf_i+0x234>)
 800ac6a:	230a      	movs	r3, #10
 800ac6c:	e011      	b.n	800ac92 <_printf_i+0xfa>
 800ac6e:	6821      	ldr	r1, [r4, #0]
 800ac70:	6833      	ldr	r3, [r6, #0]
 800ac72:	0608      	lsls	r0, r1, #24
 800ac74:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac78:	d402      	bmi.n	800ac80 <_printf_i+0xe8>
 800ac7a:	0649      	lsls	r1, r1, #25
 800ac7c:	bf48      	it	mi
 800ac7e:	b2ad      	uxthmi	r5, r5
 800ac80:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac82:	4852      	ldr	r0, [pc, #328]	@ (800adcc <_printf_i+0x234>)
 800ac84:	6033      	str	r3, [r6, #0]
 800ac86:	bf14      	ite	ne
 800ac88:	230a      	movne	r3, #10
 800ac8a:	2308      	moveq	r3, #8
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac92:	6866      	ldr	r6, [r4, #4]
 800ac94:	60a6      	str	r6, [r4, #8]
 800ac96:	2e00      	cmp	r6, #0
 800ac98:	db05      	blt.n	800aca6 <_printf_i+0x10e>
 800ac9a:	6821      	ldr	r1, [r4, #0]
 800ac9c:	432e      	orrs	r6, r5
 800ac9e:	f021 0104 	bic.w	r1, r1, #4
 800aca2:	6021      	str	r1, [r4, #0]
 800aca4:	d04b      	beq.n	800ad3e <_printf_i+0x1a6>
 800aca6:	4616      	mov	r6, r2
 800aca8:	fbb5 f1f3 	udiv	r1, r5, r3
 800acac:	fb03 5711 	mls	r7, r3, r1, r5
 800acb0:	5dc7      	ldrb	r7, [r0, r7]
 800acb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800acb6:	462f      	mov	r7, r5
 800acb8:	42bb      	cmp	r3, r7
 800acba:	460d      	mov	r5, r1
 800acbc:	d9f4      	bls.n	800aca8 <_printf_i+0x110>
 800acbe:	2b08      	cmp	r3, #8
 800acc0:	d10b      	bne.n	800acda <_printf_i+0x142>
 800acc2:	6823      	ldr	r3, [r4, #0]
 800acc4:	07df      	lsls	r7, r3, #31
 800acc6:	d508      	bpl.n	800acda <_printf_i+0x142>
 800acc8:	6923      	ldr	r3, [r4, #16]
 800acca:	6861      	ldr	r1, [r4, #4]
 800accc:	4299      	cmp	r1, r3
 800acce:	bfde      	ittt	le
 800acd0:	2330      	movle	r3, #48	@ 0x30
 800acd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acda:	1b92      	subs	r2, r2, r6
 800acdc:	6122      	str	r2, [r4, #16]
 800acde:	f8cd a000 	str.w	sl, [sp]
 800ace2:	464b      	mov	r3, r9
 800ace4:	aa03      	add	r2, sp, #12
 800ace6:	4621      	mov	r1, r4
 800ace8:	4640      	mov	r0, r8
 800acea:	f7ff fee7 	bl	800aabc <_printf_common>
 800acee:	3001      	adds	r0, #1
 800acf0:	d14a      	bne.n	800ad88 <_printf_i+0x1f0>
 800acf2:	f04f 30ff 	mov.w	r0, #4294967295
 800acf6:	b004      	add	sp, #16
 800acf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acfc:	6823      	ldr	r3, [r4, #0]
 800acfe:	f043 0320 	orr.w	r3, r3, #32
 800ad02:	6023      	str	r3, [r4, #0]
 800ad04:	4832      	ldr	r0, [pc, #200]	@ (800add0 <_printf_i+0x238>)
 800ad06:	2778      	movs	r7, #120	@ 0x78
 800ad08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad0c:	6823      	ldr	r3, [r4, #0]
 800ad0e:	6831      	ldr	r1, [r6, #0]
 800ad10:	061f      	lsls	r7, r3, #24
 800ad12:	f851 5b04 	ldr.w	r5, [r1], #4
 800ad16:	d402      	bmi.n	800ad1e <_printf_i+0x186>
 800ad18:	065f      	lsls	r7, r3, #25
 800ad1a:	bf48      	it	mi
 800ad1c:	b2ad      	uxthmi	r5, r5
 800ad1e:	6031      	str	r1, [r6, #0]
 800ad20:	07d9      	lsls	r1, r3, #31
 800ad22:	bf44      	itt	mi
 800ad24:	f043 0320 	orrmi.w	r3, r3, #32
 800ad28:	6023      	strmi	r3, [r4, #0]
 800ad2a:	b11d      	cbz	r5, 800ad34 <_printf_i+0x19c>
 800ad2c:	2310      	movs	r3, #16
 800ad2e:	e7ad      	b.n	800ac8c <_printf_i+0xf4>
 800ad30:	4826      	ldr	r0, [pc, #152]	@ (800adcc <_printf_i+0x234>)
 800ad32:	e7e9      	b.n	800ad08 <_printf_i+0x170>
 800ad34:	6823      	ldr	r3, [r4, #0]
 800ad36:	f023 0320 	bic.w	r3, r3, #32
 800ad3a:	6023      	str	r3, [r4, #0]
 800ad3c:	e7f6      	b.n	800ad2c <_printf_i+0x194>
 800ad3e:	4616      	mov	r6, r2
 800ad40:	e7bd      	b.n	800acbe <_printf_i+0x126>
 800ad42:	6833      	ldr	r3, [r6, #0]
 800ad44:	6825      	ldr	r5, [r4, #0]
 800ad46:	6961      	ldr	r1, [r4, #20]
 800ad48:	1d18      	adds	r0, r3, #4
 800ad4a:	6030      	str	r0, [r6, #0]
 800ad4c:	062e      	lsls	r6, r5, #24
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	d501      	bpl.n	800ad56 <_printf_i+0x1be>
 800ad52:	6019      	str	r1, [r3, #0]
 800ad54:	e002      	b.n	800ad5c <_printf_i+0x1c4>
 800ad56:	0668      	lsls	r0, r5, #25
 800ad58:	d5fb      	bpl.n	800ad52 <_printf_i+0x1ba>
 800ad5a:	8019      	strh	r1, [r3, #0]
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	6123      	str	r3, [r4, #16]
 800ad60:	4616      	mov	r6, r2
 800ad62:	e7bc      	b.n	800acde <_printf_i+0x146>
 800ad64:	6833      	ldr	r3, [r6, #0]
 800ad66:	1d1a      	adds	r2, r3, #4
 800ad68:	6032      	str	r2, [r6, #0]
 800ad6a:	681e      	ldr	r6, [r3, #0]
 800ad6c:	6862      	ldr	r2, [r4, #4]
 800ad6e:	2100      	movs	r1, #0
 800ad70:	4630      	mov	r0, r6
 800ad72:	f7f5 fa2d 	bl	80001d0 <memchr>
 800ad76:	b108      	cbz	r0, 800ad7c <_printf_i+0x1e4>
 800ad78:	1b80      	subs	r0, r0, r6
 800ad7a:	6060      	str	r0, [r4, #4]
 800ad7c:	6863      	ldr	r3, [r4, #4]
 800ad7e:	6123      	str	r3, [r4, #16]
 800ad80:	2300      	movs	r3, #0
 800ad82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad86:	e7aa      	b.n	800acde <_printf_i+0x146>
 800ad88:	6923      	ldr	r3, [r4, #16]
 800ad8a:	4632      	mov	r2, r6
 800ad8c:	4649      	mov	r1, r9
 800ad8e:	4640      	mov	r0, r8
 800ad90:	47d0      	blx	sl
 800ad92:	3001      	adds	r0, #1
 800ad94:	d0ad      	beq.n	800acf2 <_printf_i+0x15a>
 800ad96:	6823      	ldr	r3, [r4, #0]
 800ad98:	079b      	lsls	r3, r3, #30
 800ad9a:	d413      	bmi.n	800adc4 <_printf_i+0x22c>
 800ad9c:	68e0      	ldr	r0, [r4, #12]
 800ad9e:	9b03      	ldr	r3, [sp, #12]
 800ada0:	4298      	cmp	r0, r3
 800ada2:	bfb8      	it	lt
 800ada4:	4618      	movlt	r0, r3
 800ada6:	e7a6      	b.n	800acf6 <_printf_i+0x15e>
 800ada8:	2301      	movs	r3, #1
 800adaa:	4632      	mov	r2, r6
 800adac:	4649      	mov	r1, r9
 800adae:	4640      	mov	r0, r8
 800adb0:	47d0      	blx	sl
 800adb2:	3001      	adds	r0, #1
 800adb4:	d09d      	beq.n	800acf2 <_printf_i+0x15a>
 800adb6:	3501      	adds	r5, #1
 800adb8:	68e3      	ldr	r3, [r4, #12]
 800adba:	9903      	ldr	r1, [sp, #12]
 800adbc:	1a5b      	subs	r3, r3, r1
 800adbe:	42ab      	cmp	r3, r5
 800adc0:	dcf2      	bgt.n	800ada8 <_printf_i+0x210>
 800adc2:	e7eb      	b.n	800ad9c <_printf_i+0x204>
 800adc4:	2500      	movs	r5, #0
 800adc6:	f104 0619 	add.w	r6, r4, #25
 800adca:	e7f5      	b.n	800adb8 <_printf_i+0x220>
 800adcc:	0800dbfe 	.word	0x0800dbfe
 800add0:	0800dc0f 	.word	0x0800dc0f

0800add4 <std>:
 800add4:	2300      	movs	r3, #0
 800add6:	b510      	push	{r4, lr}
 800add8:	4604      	mov	r4, r0
 800adda:	e9c0 3300 	strd	r3, r3, [r0]
 800adde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ade2:	6083      	str	r3, [r0, #8]
 800ade4:	8181      	strh	r1, [r0, #12]
 800ade6:	6643      	str	r3, [r0, #100]	@ 0x64
 800ade8:	81c2      	strh	r2, [r0, #14]
 800adea:	6183      	str	r3, [r0, #24]
 800adec:	4619      	mov	r1, r3
 800adee:	2208      	movs	r2, #8
 800adf0:	305c      	adds	r0, #92	@ 0x5c
 800adf2:	f000 f92a 	bl	800b04a <memset>
 800adf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ae2c <std+0x58>)
 800adf8:	6263      	str	r3, [r4, #36]	@ 0x24
 800adfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ae30 <std+0x5c>)
 800adfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800adfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ae34 <std+0x60>)
 800ae00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae02:	4b0d      	ldr	r3, [pc, #52]	@ (800ae38 <std+0x64>)
 800ae04:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae06:	4b0d      	ldr	r3, [pc, #52]	@ (800ae3c <std+0x68>)
 800ae08:	6224      	str	r4, [r4, #32]
 800ae0a:	429c      	cmp	r4, r3
 800ae0c:	d006      	beq.n	800ae1c <std+0x48>
 800ae0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae12:	4294      	cmp	r4, r2
 800ae14:	d002      	beq.n	800ae1c <std+0x48>
 800ae16:	33d0      	adds	r3, #208	@ 0xd0
 800ae18:	429c      	cmp	r4, r3
 800ae1a:	d105      	bne.n	800ae28 <std+0x54>
 800ae1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae24:	f000 b99e 	b.w	800b164 <__retarget_lock_init_recursive>
 800ae28:	bd10      	pop	{r4, pc}
 800ae2a:	bf00      	nop
 800ae2c:	0800afc5 	.word	0x0800afc5
 800ae30:	0800afe7 	.word	0x0800afe7
 800ae34:	0800b01f 	.word	0x0800b01f
 800ae38:	0800b043 	.word	0x0800b043
 800ae3c:	20000b30 	.word	0x20000b30

0800ae40 <stdio_exit_handler>:
 800ae40:	4a02      	ldr	r2, [pc, #8]	@ (800ae4c <stdio_exit_handler+0xc>)
 800ae42:	4903      	ldr	r1, [pc, #12]	@ (800ae50 <stdio_exit_handler+0x10>)
 800ae44:	4803      	ldr	r0, [pc, #12]	@ (800ae54 <stdio_exit_handler+0x14>)
 800ae46:	f000 b869 	b.w	800af1c <_fwalk_sglue>
 800ae4a:	bf00      	nop
 800ae4c:	20000030 	.word	0x20000030
 800ae50:	0800c961 	.word	0x0800c961
 800ae54:	20000040 	.word	0x20000040

0800ae58 <cleanup_stdio>:
 800ae58:	6841      	ldr	r1, [r0, #4]
 800ae5a:	4b0c      	ldr	r3, [pc, #48]	@ (800ae8c <cleanup_stdio+0x34>)
 800ae5c:	4299      	cmp	r1, r3
 800ae5e:	b510      	push	{r4, lr}
 800ae60:	4604      	mov	r4, r0
 800ae62:	d001      	beq.n	800ae68 <cleanup_stdio+0x10>
 800ae64:	f001 fd7c 	bl	800c960 <_fflush_r>
 800ae68:	68a1      	ldr	r1, [r4, #8]
 800ae6a:	4b09      	ldr	r3, [pc, #36]	@ (800ae90 <cleanup_stdio+0x38>)
 800ae6c:	4299      	cmp	r1, r3
 800ae6e:	d002      	beq.n	800ae76 <cleanup_stdio+0x1e>
 800ae70:	4620      	mov	r0, r4
 800ae72:	f001 fd75 	bl	800c960 <_fflush_r>
 800ae76:	68e1      	ldr	r1, [r4, #12]
 800ae78:	4b06      	ldr	r3, [pc, #24]	@ (800ae94 <cleanup_stdio+0x3c>)
 800ae7a:	4299      	cmp	r1, r3
 800ae7c:	d004      	beq.n	800ae88 <cleanup_stdio+0x30>
 800ae7e:	4620      	mov	r0, r4
 800ae80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae84:	f001 bd6c 	b.w	800c960 <_fflush_r>
 800ae88:	bd10      	pop	{r4, pc}
 800ae8a:	bf00      	nop
 800ae8c:	20000b30 	.word	0x20000b30
 800ae90:	20000b98 	.word	0x20000b98
 800ae94:	20000c00 	.word	0x20000c00

0800ae98 <global_stdio_init.part.0>:
 800ae98:	b510      	push	{r4, lr}
 800ae9a:	4b0b      	ldr	r3, [pc, #44]	@ (800aec8 <global_stdio_init.part.0+0x30>)
 800ae9c:	4c0b      	ldr	r4, [pc, #44]	@ (800aecc <global_stdio_init.part.0+0x34>)
 800ae9e:	4a0c      	ldr	r2, [pc, #48]	@ (800aed0 <global_stdio_init.part.0+0x38>)
 800aea0:	601a      	str	r2, [r3, #0]
 800aea2:	4620      	mov	r0, r4
 800aea4:	2200      	movs	r2, #0
 800aea6:	2104      	movs	r1, #4
 800aea8:	f7ff ff94 	bl	800add4 <std>
 800aeac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	2109      	movs	r1, #9
 800aeb4:	f7ff ff8e 	bl	800add4 <std>
 800aeb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aebc:	2202      	movs	r2, #2
 800aebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aec2:	2112      	movs	r1, #18
 800aec4:	f7ff bf86 	b.w	800add4 <std>
 800aec8:	20000c68 	.word	0x20000c68
 800aecc:	20000b30 	.word	0x20000b30
 800aed0:	0800ae41 	.word	0x0800ae41

0800aed4 <__sfp_lock_acquire>:
 800aed4:	4801      	ldr	r0, [pc, #4]	@ (800aedc <__sfp_lock_acquire+0x8>)
 800aed6:	f000 b946 	b.w	800b166 <__retarget_lock_acquire_recursive>
 800aeda:	bf00      	nop
 800aedc:	20000c71 	.word	0x20000c71

0800aee0 <__sfp_lock_release>:
 800aee0:	4801      	ldr	r0, [pc, #4]	@ (800aee8 <__sfp_lock_release+0x8>)
 800aee2:	f000 b941 	b.w	800b168 <__retarget_lock_release_recursive>
 800aee6:	bf00      	nop
 800aee8:	20000c71 	.word	0x20000c71

0800aeec <__sinit>:
 800aeec:	b510      	push	{r4, lr}
 800aeee:	4604      	mov	r4, r0
 800aef0:	f7ff fff0 	bl	800aed4 <__sfp_lock_acquire>
 800aef4:	6a23      	ldr	r3, [r4, #32]
 800aef6:	b11b      	cbz	r3, 800af00 <__sinit+0x14>
 800aef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aefc:	f7ff bff0 	b.w	800aee0 <__sfp_lock_release>
 800af00:	4b04      	ldr	r3, [pc, #16]	@ (800af14 <__sinit+0x28>)
 800af02:	6223      	str	r3, [r4, #32]
 800af04:	4b04      	ldr	r3, [pc, #16]	@ (800af18 <__sinit+0x2c>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d1f5      	bne.n	800aef8 <__sinit+0xc>
 800af0c:	f7ff ffc4 	bl	800ae98 <global_stdio_init.part.0>
 800af10:	e7f2      	b.n	800aef8 <__sinit+0xc>
 800af12:	bf00      	nop
 800af14:	0800ae59 	.word	0x0800ae59
 800af18:	20000c68 	.word	0x20000c68

0800af1c <_fwalk_sglue>:
 800af1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af20:	4607      	mov	r7, r0
 800af22:	4688      	mov	r8, r1
 800af24:	4614      	mov	r4, r2
 800af26:	2600      	movs	r6, #0
 800af28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af2c:	f1b9 0901 	subs.w	r9, r9, #1
 800af30:	d505      	bpl.n	800af3e <_fwalk_sglue+0x22>
 800af32:	6824      	ldr	r4, [r4, #0]
 800af34:	2c00      	cmp	r4, #0
 800af36:	d1f7      	bne.n	800af28 <_fwalk_sglue+0xc>
 800af38:	4630      	mov	r0, r6
 800af3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af3e:	89ab      	ldrh	r3, [r5, #12]
 800af40:	2b01      	cmp	r3, #1
 800af42:	d907      	bls.n	800af54 <_fwalk_sglue+0x38>
 800af44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af48:	3301      	adds	r3, #1
 800af4a:	d003      	beq.n	800af54 <_fwalk_sglue+0x38>
 800af4c:	4629      	mov	r1, r5
 800af4e:	4638      	mov	r0, r7
 800af50:	47c0      	blx	r8
 800af52:	4306      	orrs	r6, r0
 800af54:	3568      	adds	r5, #104	@ 0x68
 800af56:	e7e9      	b.n	800af2c <_fwalk_sglue+0x10>

0800af58 <sniprintf>:
 800af58:	b40c      	push	{r2, r3}
 800af5a:	b530      	push	{r4, r5, lr}
 800af5c:	4b18      	ldr	r3, [pc, #96]	@ (800afc0 <sniprintf+0x68>)
 800af5e:	1e0c      	subs	r4, r1, #0
 800af60:	681d      	ldr	r5, [r3, #0]
 800af62:	b09d      	sub	sp, #116	@ 0x74
 800af64:	da08      	bge.n	800af78 <sniprintf+0x20>
 800af66:	238b      	movs	r3, #139	@ 0x8b
 800af68:	602b      	str	r3, [r5, #0]
 800af6a:	f04f 30ff 	mov.w	r0, #4294967295
 800af6e:	b01d      	add	sp, #116	@ 0x74
 800af70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af74:	b002      	add	sp, #8
 800af76:	4770      	bx	lr
 800af78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800af7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800af80:	f04f 0300 	mov.w	r3, #0
 800af84:	931b      	str	r3, [sp, #108]	@ 0x6c
 800af86:	bf14      	ite	ne
 800af88:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af8c:	4623      	moveq	r3, r4
 800af8e:	9304      	str	r3, [sp, #16]
 800af90:	9307      	str	r3, [sp, #28]
 800af92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af96:	9002      	str	r0, [sp, #8]
 800af98:	9006      	str	r0, [sp, #24]
 800af9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800af9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800afa0:	ab21      	add	r3, sp, #132	@ 0x84
 800afa2:	a902      	add	r1, sp, #8
 800afa4:	4628      	mov	r0, r5
 800afa6:	9301      	str	r3, [sp, #4]
 800afa8:	f001 fb5a 	bl	800c660 <_svfiprintf_r>
 800afac:	1c43      	adds	r3, r0, #1
 800afae:	bfbc      	itt	lt
 800afb0:	238b      	movlt	r3, #139	@ 0x8b
 800afb2:	602b      	strlt	r3, [r5, #0]
 800afb4:	2c00      	cmp	r4, #0
 800afb6:	d0da      	beq.n	800af6e <sniprintf+0x16>
 800afb8:	9b02      	ldr	r3, [sp, #8]
 800afba:	2200      	movs	r2, #0
 800afbc:	701a      	strb	r2, [r3, #0]
 800afbe:	e7d6      	b.n	800af6e <sniprintf+0x16>
 800afc0:	2000003c 	.word	0x2000003c

0800afc4 <__sread>:
 800afc4:	b510      	push	{r4, lr}
 800afc6:	460c      	mov	r4, r1
 800afc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afcc:	f000 f86c 	bl	800b0a8 <_read_r>
 800afd0:	2800      	cmp	r0, #0
 800afd2:	bfab      	itete	ge
 800afd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800afd6:	89a3      	ldrhlt	r3, [r4, #12]
 800afd8:	181b      	addge	r3, r3, r0
 800afda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800afde:	bfac      	ite	ge
 800afe0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800afe2:	81a3      	strhlt	r3, [r4, #12]
 800afe4:	bd10      	pop	{r4, pc}

0800afe6 <__swrite>:
 800afe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afea:	461f      	mov	r7, r3
 800afec:	898b      	ldrh	r3, [r1, #12]
 800afee:	05db      	lsls	r3, r3, #23
 800aff0:	4605      	mov	r5, r0
 800aff2:	460c      	mov	r4, r1
 800aff4:	4616      	mov	r6, r2
 800aff6:	d505      	bpl.n	800b004 <__swrite+0x1e>
 800aff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800affc:	2302      	movs	r3, #2
 800affe:	2200      	movs	r2, #0
 800b000:	f000 f840 	bl	800b084 <_lseek_r>
 800b004:	89a3      	ldrh	r3, [r4, #12]
 800b006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b00a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b00e:	81a3      	strh	r3, [r4, #12]
 800b010:	4632      	mov	r2, r6
 800b012:	463b      	mov	r3, r7
 800b014:	4628      	mov	r0, r5
 800b016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b01a:	f000 b867 	b.w	800b0ec <_write_r>

0800b01e <__sseek>:
 800b01e:	b510      	push	{r4, lr}
 800b020:	460c      	mov	r4, r1
 800b022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b026:	f000 f82d 	bl	800b084 <_lseek_r>
 800b02a:	1c43      	adds	r3, r0, #1
 800b02c:	89a3      	ldrh	r3, [r4, #12]
 800b02e:	bf15      	itete	ne
 800b030:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b032:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b036:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b03a:	81a3      	strheq	r3, [r4, #12]
 800b03c:	bf18      	it	ne
 800b03e:	81a3      	strhne	r3, [r4, #12]
 800b040:	bd10      	pop	{r4, pc}

0800b042 <__sclose>:
 800b042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b046:	f000 b80d 	b.w	800b064 <_close_r>

0800b04a <memset>:
 800b04a:	4402      	add	r2, r0
 800b04c:	4603      	mov	r3, r0
 800b04e:	4293      	cmp	r3, r2
 800b050:	d100      	bne.n	800b054 <memset+0xa>
 800b052:	4770      	bx	lr
 800b054:	f803 1b01 	strb.w	r1, [r3], #1
 800b058:	e7f9      	b.n	800b04e <memset+0x4>
	...

0800b05c <_localeconv_r>:
 800b05c:	4800      	ldr	r0, [pc, #0]	@ (800b060 <_localeconv_r+0x4>)
 800b05e:	4770      	bx	lr
 800b060:	2000017c 	.word	0x2000017c

0800b064 <_close_r>:
 800b064:	b538      	push	{r3, r4, r5, lr}
 800b066:	4d06      	ldr	r5, [pc, #24]	@ (800b080 <_close_r+0x1c>)
 800b068:	2300      	movs	r3, #0
 800b06a:	4604      	mov	r4, r0
 800b06c:	4608      	mov	r0, r1
 800b06e:	602b      	str	r3, [r5, #0]
 800b070:	f7f6 ff4a 	bl	8001f08 <_close>
 800b074:	1c43      	adds	r3, r0, #1
 800b076:	d102      	bne.n	800b07e <_close_r+0x1a>
 800b078:	682b      	ldr	r3, [r5, #0]
 800b07a:	b103      	cbz	r3, 800b07e <_close_r+0x1a>
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	bd38      	pop	{r3, r4, r5, pc}
 800b080:	20000c6c 	.word	0x20000c6c

0800b084 <_lseek_r>:
 800b084:	b538      	push	{r3, r4, r5, lr}
 800b086:	4d07      	ldr	r5, [pc, #28]	@ (800b0a4 <_lseek_r+0x20>)
 800b088:	4604      	mov	r4, r0
 800b08a:	4608      	mov	r0, r1
 800b08c:	4611      	mov	r1, r2
 800b08e:	2200      	movs	r2, #0
 800b090:	602a      	str	r2, [r5, #0]
 800b092:	461a      	mov	r2, r3
 800b094:	f7f6 ff5f 	bl	8001f56 <_lseek>
 800b098:	1c43      	adds	r3, r0, #1
 800b09a:	d102      	bne.n	800b0a2 <_lseek_r+0x1e>
 800b09c:	682b      	ldr	r3, [r5, #0]
 800b09e:	b103      	cbz	r3, 800b0a2 <_lseek_r+0x1e>
 800b0a0:	6023      	str	r3, [r4, #0]
 800b0a2:	bd38      	pop	{r3, r4, r5, pc}
 800b0a4:	20000c6c 	.word	0x20000c6c

0800b0a8 <_read_r>:
 800b0a8:	b538      	push	{r3, r4, r5, lr}
 800b0aa:	4d07      	ldr	r5, [pc, #28]	@ (800b0c8 <_read_r+0x20>)
 800b0ac:	4604      	mov	r4, r0
 800b0ae:	4608      	mov	r0, r1
 800b0b0:	4611      	mov	r1, r2
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	602a      	str	r2, [r5, #0]
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	f7f6 feed 	bl	8001e96 <_read>
 800b0bc:	1c43      	adds	r3, r0, #1
 800b0be:	d102      	bne.n	800b0c6 <_read_r+0x1e>
 800b0c0:	682b      	ldr	r3, [r5, #0]
 800b0c2:	b103      	cbz	r3, 800b0c6 <_read_r+0x1e>
 800b0c4:	6023      	str	r3, [r4, #0]
 800b0c6:	bd38      	pop	{r3, r4, r5, pc}
 800b0c8:	20000c6c 	.word	0x20000c6c

0800b0cc <_sbrk_r>:
 800b0cc:	b538      	push	{r3, r4, r5, lr}
 800b0ce:	4d06      	ldr	r5, [pc, #24]	@ (800b0e8 <_sbrk_r+0x1c>)
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	602b      	str	r3, [r5, #0]
 800b0d8:	f7f6 ff4a 	bl	8001f70 <_sbrk>
 800b0dc:	1c43      	adds	r3, r0, #1
 800b0de:	d102      	bne.n	800b0e6 <_sbrk_r+0x1a>
 800b0e0:	682b      	ldr	r3, [r5, #0]
 800b0e2:	b103      	cbz	r3, 800b0e6 <_sbrk_r+0x1a>
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	20000c6c 	.word	0x20000c6c

0800b0ec <_write_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d07      	ldr	r5, [pc, #28]	@ (800b10c <_write_r+0x20>)
 800b0f0:	4604      	mov	r4, r0
 800b0f2:	4608      	mov	r0, r1
 800b0f4:	4611      	mov	r1, r2
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	602a      	str	r2, [r5, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f7f6 fee8 	bl	8001ed0 <_write>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_write_r+0x1e>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_write_r+0x1e>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	20000c6c 	.word	0x20000c6c

0800b110 <__errno>:
 800b110:	4b01      	ldr	r3, [pc, #4]	@ (800b118 <__errno+0x8>)
 800b112:	6818      	ldr	r0, [r3, #0]
 800b114:	4770      	bx	lr
 800b116:	bf00      	nop
 800b118:	2000003c 	.word	0x2000003c

0800b11c <__libc_init_array>:
 800b11c:	b570      	push	{r4, r5, r6, lr}
 800b11e:	4d0d      	ldr	r5, [pc, #52]	@ (800b154 <__libc_init_array+0x38>)
 800b120:	4c0d      	ldr	r4, [pc, #52]	@ (800b158 <__libc_init_array+0x3c>)
 800b122:	1b64      	subs	r4, r4, r5
 800b124:	10a4      	asrs	r4, r4, #2
 800b126:	2600      	movs	r6, #0
 800b128:	42a6      	cmp	r6, r4
 800b12a:	d109      	bne.n	800b140 <__libc_init_array+0x24>
 800b12c:	4d0b      	ldr	r5, [pc, #44]	@ (800b15c <__libc_init_array+0x40>)
 800b12e:	4c0c      	ldr	r4, [pc, #48]	@ (800b160 <__libc_init_array+0x44>)
 800b130:	f002 fcea 	bl	800db08 <_init>
 800b134:	1b64      	subs	r4, r4, r5
 800b136:	10a4      	asrs	r4, r4, #2
 800b138:	2600      	movs	r6, #0
 800b13a:	42a6      	cmp	r6, r4
 800b13c:	d105      	bne.n	800b14a <__libc_init_array+0x2e>
 800b13e:	bd70      	pop	{r4, r5, r6, pc}
 800b140:	f855 3b04 	ldr.w	r3, [r5], #4
 800b144:	4798      	blx	r3
 800b146:	3601      	adds	r6, #1
 800b148:	e7ee      	b.n	800b128 <__libc_init_array+0xc>
 800b14a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b14e:	4798      	blx	r3
 800b150:	3601      	adds	r6, #1
 800b152:	e7f2      	b.n	800b13a <__libc_init_array+0x1e>
 800b154:	0800df84 	.word	0x0800df84
 800b158:	0800df84 	.word	0x0800df84
 800b15c:	0800df84 	.word	0x0800df84
 800b160:	0800df88 	.word	0x0800df88

0800b164 <__retarget_lock_init_recursive>:
 800b164:	4770      	bx	lr

0800b166 <__retarget_lock_acquire_recursive>:
 800b166:	4770      	bx	lr

0800b168 <__retarget_lock_release_recursive>:
 800b168:	4770      	bx	lr

0800b16a <quorem>:
 800b16a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b16e:	6903      	ldr	r3, [r0, #16]
 800b170:	690c      	ldr	r4, [r1, #16]
 800b172:	42a3      	cmp	r3, r4
 800b174:	4607      	mov	r7, r0
 800b176:	db7e      	blt.n	800b276 <quorem+0x10c>
 800b178:	3c01      	subs	r4, #1
 800b17a:	f101 0814 	add.w	r8, r1, #20
 800b17e:	00a3      	lsls	r3, r4, #2
 800b180:	f100 0514 	add.w	r5, r0, #20
 800b184:	9300      	str	r3, [sp, #0]
 800b186:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b18a:	9301      	str	r3, [sp, #4]
 800b18c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b190:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b194:	3301      	adds	r3, #1
 800b196:	429a      	cmp	r2, r3
 800b198:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b19c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b1a0:	d32e      	bcc.n	800b200 <quorem+0x96>
 800b1a2:	f04f 0a00 	mov.w	sl, #0
 800b1a6:	46c4      	mov	ip, r8
 800b1a8:	46ae      	mov	lr, r5
 800b1aa:	46d3      	mov	fp, sl
 800b1ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b1b0:	b298      	uxth	r0, r3
 800b1b2:	fb06 a000 	mla	r0, r6, r0, sl
 800b1b6:	0c02      	lsrs	r2, r0, #16
 800b1b8:	0c1b      	lsrs	r3, r3, #16
 800b1ba:	fb06 2303 	mla	r3, r6, r3, r2
 800b1be:	f8de 2000 	ldr.w	r2, [lr]
 800b1c2:	b280      	uxth	r0, r0
 800b1c4:	b292      	uxth	r2, r2
 800b1c6:	1a12      	subs	r2, r2, r0
 800b1c8:	445a      	add	r2, fp
 800b1ca:	f8de 0000 	ldr.w	r0, [lr]
 800b1ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b1d8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b1dc:	b292      	uxth	r2, r2
 800b1de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b1e2:	45e1      	cmp	r9, ip
 800b1e4:	f84e 2b04 	str.w	r2, [lr], #4
 800b1e8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b1ec:	d2de      	bcs.n	800b1ac <quorem+0x42>
 800b1ee:	9b00      	ldr	r3, [sp, #0]
 800b1f0:	58eb      	ldr	r3, [r5, r3]
 800b1f2:	b92b      	cbnz	r3, 800b200 <quorem+0x96>
 800b1f4:	9b01      	ldr	r3, [sp, #4]
 800b1f6:	3b04      	subs	r3, #4
 800b1f8:	429d      	cmp	r5, r3
 800b1fa:	461a      	mov	r2, r3
 800b1fc:	d32f      	bcc.n	800b25e <quorem+0xf4>
 800b1fe:	613c      	str	r4, [r7, #16]
 800b200:	4638      	mov	r0, r7
 800b202:	f001 f8c9 	bl	800c398 <__mcmp>
 800b206:	2800      	cmp	r0, #0
 800b208:	db25      	blt.n	800b256 <quorem+0xec>
 800b20a:	4629      	mov	r1, r5
 800b20c:	2000      	movs	r0, #0
 800b20e:	f858 2b04 	ldr.w	r2, [r8], #4
 800b212:	f8d1 c000 	ldr.w	ip, [r1]
 800b216:	fa1f fe82 	uxth.w	lr, r2
 800b21a:	fa1f f38c 	uxth.w	r3, ip
 800b21e:	eba3 030e 	sub.w	r3, r3, lr
 800b222:	4403      	add	r3, r0
 800b224:	0c12      	lsrs	r2, r2, #16
 800b226:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b22a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b22e:	b29b      	uxth	r3, r3
 800b230:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b234:	45c1      	cmp	r9, r8
 800b236:	f841 3b04 	str.w	r3, [r1], #4
 800b23a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b23e:	d2e6      	bcs.n	800b20e <quorem+0xa4>
 800b240:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b244:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b248:	b922      	cbnz	r2, 800b254 <quorem+0xea>
 800b24a:	3b04      	subs	r3, #4
 800b24c:	429d      	cmp	r5, r3
 800b24e:	461a      	mov	r2, r3
 800b250:	d30b      	bcc.n	800b26a <quorem+0x100>
 800b252:	613c      	str	r4, [r7, #16]
 800b254:	3601      	adds	r6, #1
 800b256:	4630      	mov	r0, r6
 800b258:	b003      	add	sp, #12
 800b25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b25e:	6812      	ldr	r2, [r2, #0]
 800b260:	3b04      	subs	r3, #4
 800b262:	2a00      	cmp	r2, #0
 800b264:	d1cb      	bne.n	800b1fe <quorem+0x94>
 800b266:	3c01      	subs	r4, #1
 800b268:	e7c6      	b.n	800b1f8 <quorem+0x8e>
 800b26a:	6812      	ldr	r2, [r2, #0]
 800b26c:	3b04      	subs	r3, #4
 800b26e:	2a00      	cmp	r2, #0
 800b270:	d1ef      	bne.n	800b252 <quorem+0xe8>
 800b272:	3c01      	subs	r4, #1
 800b274:	e7ea      	b.n	800b24c <quorem+0xe2>
 800b276:	2000      	movs	r0, #0
 800b278:	e7ee      	b.n	800b258 <quorem+0xee>
 800b27a:	0000      	movs	r0, r0
 800b27c:	0000      	movs	r0, r0
	...

0800b280 <_dtoa_r>:
 800b280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b284:	69c7      	ldr	r7, [r0, #28]
 800b286:	b097      	sub	sp, #92	@ 0x5c
 800b288:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b28c:	ec55 4b10 	vmov	r4, r5, d0
 800b290:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b292:	9107      	str	r1, [sp, #28]
 800b294:	4681      	mov	r9, r0
 800b296:	920c      	str	r2, [sp, #48]	@ 0x30
 800b298:	9311      	str	r3, [sp, #68]	@ 0x44
 800b29a:	b97f      	cbnz	r7, 800b2bc <_dtoa_r+0x3c>
 800b29c:	2010      	movs	r0, #16
 800b29e:	f7ff f885 	bl	800a3ac <malloc>
 800b2a2:	4602      	mov	r2, r0
 800b2a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b2a8:	b920      	cbnz	r0, 800b2b4 <_dtoa_r+0x34>
 800b2aa:	4ba9      	ldr	r3, [pc, #676]	@ (800b550 <_dtoa_r+0x2d0>)
 800b2ac:	21ef      	movs	r1, #239	@ 0xef
 800b2ae:	48a9      	ldr	r0, [pc, #676]	@ (800b554 <_dtoa_r+0x2d4>)
 800b2b0:	f001 fba6 	bl	800ca00 <__assert_func>
 800b2b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b2b8:	6007      	str	r7, [r0, #0]
 800b2ba:	60c7      	str	r7, [r0, #12]
 800b2bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2c0:	6819      	ldr	r1, [r3, #0]
 800b2c2:	b159      	cbz	r1, 800b2dc <_dtoa_r+0x5c>
 800b2c4:	685a      	ldr	r2, [r3, #4]
 800b2c6:	604a      	str	r2, [r1, #4]
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	4093      	lsls	r3, r2
 800b2cc:	608b      	str	r3, [r1, #8]
 800b2ce:	4648      	mov	r0, r9
 800b2d0:	f000 fe30 	bl	800bf34 <_Bfree>
 800b2d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	601a      	str	r2, [r3, #0]
 800b2dc:	1e2b      	subs	r3, r5, #0
 800b2de:	bfb9      	ittee	lt
 800b2e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b2e4:	9305      	strlt	r3, [sp, #20]
 800b2e6:	2300      	movge	r3, #0
 800b2e8:	6033      	strge	r3, [r6, #0]
 800b2ea:	9f05      	ldr	r7, [sp, #20]
 800b2ec:	4b9a      	ldr	r3, [pc, #616]	@ (800b558 <_dtoa_r+0x2d8>)
 800b2ee:	bfbc      	itt	lt
 800b2f0:	2201      	movlt	r2, #1
 800b2f2:	6032      	strlt	r2, [r6, #0]
 800b2f4:	43bb      	bics	r3, r7
 800b2f6:	d112      	bne.n	800b31e <_dtoa_r+0x9e>
 800b2f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b2fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b2fe:	6013      	str	r3, [r2, #0]
 800b300:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b304:	4323      	orrs	r3, r4
 800b306:	f000 855a 	beq.w	800bdbe <_dtoa_r+0xb3e>
 800b30a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b30c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b56c <_dtoa_r+0x2ec>
 800b310:	2b00      	cmp	r3, #0
 800b312:	f000 855c 	beq.w	800bdce <_dtoa_r+0xb4e>
 800b316:	f10a 0303 	add.w	r3, sl, #3
 800b31a:	f000 bd56 	b.w	800bdca <_dtoa_r+0xb4a>
 800b31e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b322:	2200      	movs	r2, #0
 800b324:	ec51 0b17 	vmov	r0, r1, d7
 800b328:	2300      	movs	r3, #0
 800b32a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b32e:	f7f5 fbcb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b332:	4680      	mov	r8, r0
 800b334:	b158      	cbz	r0, 800b34e <_dtoa_r+0xce>
 800b336:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b338:	2301      	movs	r3, #1
 800b33a:	6013      	str	r3, [r2, #0]
 800b33c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b33e:	b113      	cbz	r3, 800b346 <_dtoa_r+0xc6>
 800b340:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b342:	4b86      	ldr	r3, [pc, #536]	@ (800b55c <_dtoa_r+0x2dc>)
 800b344:	6013      	str	r3, [r2, #0]
 800b346:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b570 <_dtoa_r+0x2f0>
 800b34a:	f000 bd40 	b.w	800bdce <_dtoa_r+0xb4e>
 800b34e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b352:	aa14      	add	r2, sp, #80	@ 0x50
 800b354:	a915      	add	r1, sp, #84	@ 0x54
 800b356:	4648      	mov	r0, r9
 800b358:	f001 f8ce 	bl	800c4f8 <__d2b>
 800b35c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b360:	9002      	str	r0, [sp, #8]
 800b362:	2e00      	cmp	r6, #0
 800b364:	d078      	beq.n	800b458 <_dtoa_r+0x1d8>
 800b366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b368:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b36c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b370:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b374:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b378:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b37c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b380:	4619      	mov	r1, r3
 800b382:	2200      	movs	r2, #0
 800b384:	4b76      	ldr	r3, [pc, #472]	@ (800b560 <_dtoa_r+0x2e0>)
 800b386:	f7f4 ff7f 	bl	8000288 <__aeabi_dsub>
 800b38a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b538 <_dtoa_r+0x2b8>)
 800b38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b390:	f7f5 f932 	bl	80005f8 <__aeabi_dmul>
 800b394:	a36a      	add	r3, pc, #424	@ (adr r3, 800b540 <_dtoa_r+0x2c0>)
 800b396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39a:	f7f4 ff77 	bl	800028c <__adddf3>
 800b39e:	4604      	mov	r4, r0
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	460d      	mov	r5, r1
 800b3a4:	f7f5 f8be 	bl	8000524 <__aeabi_i2d>
 800b3a8:	a367      	add	r3, pc, #412	@ (adr r3, 800b548 <_dtoa_r+0x2c8>)
 800b3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ae:	f7f5 f923 	bl	80005f8 <__aeabi_dmul>
 800b3b2:	4602      	mov	r2, r0
 800b3b4:	460b      	mov	r3, r1
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	4629      	mov	r1, r5
 800b3ba:	f7f4 ff67 	bl	800028c <__adddf3>
 800b3be:	4604      	mov	r4, r0
 800b3c0:	460d      	mov	r5, r1
 800b3c2:	f7f5 fbc9 	bl	8000b58 <__aeabi_d2iz>
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	4607      	mov	r7, r0
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	4620      	mov	r0, r4
 800b3ce:	4629      	mov	r1, r5
 800b3d0:	f7f5 fb84 	bl	8000adc <__aeabi_dcmplt>
 800b3d4:	b140      	cbz	r0, 800b3e8 <_dtoa_r+0x168>
 800b3d6:	4638      	mov	r0, r7
 800b3d8:	f7f5 f8a4 	bl	8000524 <__aeabi_i2d>
 800b3dc:	4622      	mov	r2, r4
 800b3de:	462b      	mov	r3, r5
 800b3e0:	f7f5 fb72 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3e4:	b900      	cbnz	r0, 800b3e8 <_dtoa_r+0x168>
 800b3e6:	3f01      	subs	r7, #1
 800b3e8:	2f16      	cmp	r7, #22
 800b3ea:	d852      	bhi.n	800b492 <_dtoa_r+0x212>
 800b3ec:	4b5d      	ldr	r3, [pc, #372]	@ (800b564 <_dtoa_r+0x2e4>)
 800b3ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b3fa:	f7f5 fb6f 	bl	8000adc <__aeabi_dcmplt>
 800b3fe:	2800      	cmp	r0, #0
 800b400:	d049      	beq.n	800b496 <_dtoa_r+0x216>
 800b402:	3f01      	subs	r7, #1
 800b404:	2300      	movs	r3, #0
 800b406:	9310      	str	r3, [sp, #64]	@ 0x40
 800b408:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b40a:	1b9b      	subs	r3, r3, r6
 800b40c:	1e5a      	subs	r2, r3, #1
 800b40e:	bf45      	ittet	mi
 800b410:	f1c3 0301 	rsbmi	r3, r3, #1
 800b414:	9300      	strmi	r3, [sp, #0]
 800b416:	2300      	movpl	r3, #0
 800b418:	2300      	movmi	r3, #0
 800b41a:	9206      	str	r2, [sp, #24]
 800b41c:	bf54      	ite	pl
 800b41e:	9300      	strpl	r3, [sp, #0]
 800b420:	9306      	strmi	r3, [sp, #24]
 800b422:	2f00      	cmp	r7, #0
 800b424:	db39      	blt.n	800b49a <_dtoa_r+0x21a>
 800b426:	9b06      	ldr	r3, [sp, #24]
 800b428:	970d      	str	r7, [sp, #52]	@ 0x34
 800b42a:	443b      	add	r3, r7
 800b42c:	9306      	str	r3, [sp, #24]
 800b42e:	2300      	movs	r3, #0
 800b430:	9308      	str	r3, [sp, #32]
 800b432:	9b07      	ldr	r3, [sp, #28]
 800b434:	2b09      	cmp	r3, #9
 800b436:	d863      	bhi.n	800b500 <_dtoa_r+0x280>
 800b438:	2b05      	cmp	r3, #5
 800b43a:	bfc4      	itt	gt
 800b43c:	3b04      	subgt	r3, #4
 800b43e:	9307      	strgt	r3, [sp, #28]
 800b440:	9b07      	ldr	r3, [sp, #28]
 800b442:	f1a3 0302 	sub.w	r3, r3, #2
 800b446:	bfcc      	ite	gt
 800b448:	2400      	movgt	r4, #0
 800b44a:	2401      	movle	r4, #1
 800b44c:	2b03      	cmp	r3, #3
 800b44e:	d863      	bhi.n	800b518 <_dtoa_r+0x298>
 800b450:	e8df f003 	tbb	[pc, r3]
 800b454:	2b375452 	.word	0x2b375452
 800b458:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b45c:	441e      	add	r6, r3
 800b45e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b462:	2b20      	cmp	r3, #32
 800b464:	bfc1      	itttt	gt
 800b466:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b46a:	409f      	lslgt	r7, r3
 800b46c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b470:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b474:	bfd6      	itet	le
 800b476:	f1c3 0320 	rsble	r3, r3, #32
 800b47a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b47e:	fa04 f003 	lslle.w	r0, r4, r3
 800b482:	f7f5 f83f 	bl	8000504 <__aeabi_ui2d>
 800b486:	2201      	movs	r2, #1
 800b488:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b48c:	3e01      	subs	r6, #1
 800b48e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b490:	e776      	b.n	800b380 <_dtoa_r+0x100>
 800b492:	2301      	movs	r3, #1
 800b494:	e7b7      	b.n	800b406 <_dtoa_r+0x186>
 800b496:	9010      	str	r0, [sp, #64]	@ 0x40
 800b498:	e7b6      	b.n	800b408 <_dtoa_r+0x188>
 800b49a:	9b00      	ldr	r3, [sp, #0]
 800b49c:	1bdb      	subs	r3, r3, r7
 800b49e:	9300      	str	r3, [sp, #0]
 800b4a0:	427b      	negs	r3, r7
 800b4a2:	9308      	str	r3, [sp, #32]
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b4a8:	e7c3      	b.n	800b432 <_dtoa_r+0x1b2>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4b0:	eb07 0b03 	add.w	fp, r7, r3
 800b4b4:	f10b 0301 	add.w	r3, fp, #1
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	9303      	str	r3, [sp, #12]
 800b4bc:	bfb8      	it	lt
 800b4be:	2301      	movlt	r3, #1
 800b4c0:	e006      	b.n	800b4d0 <_dtoa_r+0x250>
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	dd28      	ble.n	800b51e <_dtoa_r+0x29e>
 800b4cc:	469b      	mov	fp, r3
 800b4ce:	9303      	str	r3, [sp, #12]
 800b4d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b4d4:	2100      	movs	r1, #0
 800b4d6:	2204      	movs	r2, #4
 800b4d8:	f102 0514 	add.w	r5, r2, #20
 800b4dc:	429d      	cmp	r5, r3
 800b4de:	d926      	bls.n	800b52e <_dtoa_r+0x2ae>
 800b4e0:	6041      	str	r1, [r0, #4]
 800b4e2:	4648      	mov	r0, r9
 800b4e4:	f000 fce6 	bl	800beb4 <_Balloc>
 800b4e8:	4682      	mov	sl, r0
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	d142      	bne.n	800b574 <_dtoa_r+0x2f4>
 800b4ee:	4b1e      	ldr	r3, [pc, #120]	@ (800b568 <_dtoa_r+0x2e8>)
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b4f6:	e6da      	b.n	800b2ae <_dtoa_r+0x2e>
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	e7e3      	b.n	800b4c4 <_dtoa_r+0x244>
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	e7d5      	b.n	800b4ac <_dtoa_r+0x22c>
 800b500:	2401      	movs	r4, #1
 800b502:	2300      	movs	r3, #0
 800b504:	9307      	str	r3, [sp, #28]
 800b506:	9409      	str	r4, [sp, #36]	@ 0x24
 800b508:	f04f 3bff 	mov.w	fp, #4294967295
 800b50c:	2200      	movs	r2, #0
 800b50e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b512:	2312      	movs	r3, #18
 800b514:	920c      	str	r2, [sp, #48]	@ 0x30
 800b516:	e7db      	b.n	800b4d0 <_dtoa_r+0x250>
 800b518:	2301      	movs	r3, #1
 800b51a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b51c:	e7f4      	b.n	800b508 <_dtoa_r+0x288>
 800b51e:	f04f 0b01 	mov.w	fp, #1
 800b522:	f8cd b00c 	str.w	fp, [sp, #12]
 800b526:	465b      	mov	r3, fp
 800b528:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b52c:	e7d0      	b.n	800b4d0 <_dtoa_r+0x250>
 800b52e:	3101      	adds	r1, #1
 800b530:	0052      	lsls	r2, r2, #1
 800b532:	e7d1      	b.n	800b4d8 <_dtoa_r+0x258>
 800b534:	f3af 8000 	nop.w
 800b538:	636f4361 	.word	0x636f4361
 800b53c:	3fd287a7 	.word	0x3fd287a7
 800b540:	8b60c8b3 	.word	0x8b60c8b3
 800b544:	3fc68a28 	.word	0x3fc68a28
 800b548:	509f79fb 	.word	0x509f79fb
 800b54c:	3fd34413 	.word	0x3fd34413
 800b550:	0800dc2d 	.word	0x0800dc2d
 800b554:	0800dc44 	.word	0x0800dc44
 800b558:	7ff00000 	.word	0x7ff00000
 800b55c:	0800dbfd 	.word	0x0800dbfd
 800b560:	3ff80000 	.word	0x3ff80000
 800b564:	0800dd98 	.word	0x0800dd98
 800b568:	0800dc9c 	.word	0x0800dc9c
 800b56c:	0800dc29 	.word	0x0800dc29
 800b570:	0800dbfc 	.word	0x0800dbfc
 800b574:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b578:	6018      	str	r0, [r3, #0]
 800b57a:	9b03      	ldr	r3, [sp, #12]
 800b57c:	2b0e      	cmp	r3, #14
 800b57e:	f200 80a1 	bhi.w	800b6c4 <_dtoa_r+0x444>
 800b582:	2c00      	cmp	r4, #0
 800b584:	f000 809e 	beq.w	800b6c4 <_dtoa_r+0x444>
 800b588:	2f00      	cmp	r7, #0
 800b58a:	dd33      	ble.n	800b5f4 <_dtoa_r+0x374>
 800b58c:	4b9c      	ldr	r3, [pc, #624]	@ (800b800 <_dtoa_r+0x580>)
 800b58e:	f007 020f 	and.w	r2, r7, #15
 800b592:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b596:	ed93 7b00 	vldr	d7, [r3]
 800b59a:	05f8      	lsls	r0, r7, #23
 800b59c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b5a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b5a4:	d516      	bpl.n	800b5d4 <_dtoa_r+0x354>
 800b5a6:	4b97      	ldr	r3, [pc, #604]	@ (800b804 <_dtoa_r+0x584>)
 800b5a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b5ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5b0:	f7f5 f94c 	bl	800084c <__aeabi_ddiv>
 800b5b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5b8:	f004 040f 	and.w	r4, r4, #15
 800b5bc:	2603      	movs	r6, #3
 800b5be:	4d91      	ldr	r5, [pc, #580]	@ (800b804 <_dtoa_r+0x584>)
 800b5c0:	b954      	cbnz	r4, 800b5d8 <_dtoa_r+0x358>
 800b5c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ca:	f7f5 f93f 	bl	800084c <__aeabi_ddiv>
 800b5ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5d2:	e028      	b.n	800b626 <_dtoa_r+0x3a6>
 800b5d4:	2602      	movs	r6, #2
 800b5d6:	e7f2      	b.n	800b5be <_dtoa_r+0x33e>
 800b5d8:	07e1      	lsls	r1, r4, #31
 800b5da:	d508      	bpl.n	800b5ee <_dtoa_r+0x36e>
 800b5dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5e4:	f7f5 f808 	bl	80005f8 <__aeabi_dmul>
 800b5e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b5ec:	3601      	adds	r6, #1
 800b5ee:	1064      	asrs	r4, r4, #1
 800b5f0:	3508      	adds	r5, #8
 800b5f2:	e7e5      	b.n	800b5c0 <_dtoa_r+0x340>
 800b5f4:	f000 80af 	beq.w	800b756 <_dtoa_r+0x4d6>
 800b5f8:	427c      	negs	r4, r7
 800b5fa:	4b81      	ldr	r3, [pc, #516]	@ (800b800 <_dtoa_r+0x580>)
 800b5fc:	4d81      	ldr	r5, [pc, #516]	@ (800b804 <_dtoa_r+0x584>)
 800b5fe:	f004 020f 	and.w	r2, r4, #15
 800b602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b60a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b60e:	f7f4 fff3 	bl	80005f8 <__aeabi_dmul>
 800b612:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b616:	1124      	asrs	r4, r4, #4
 800b618:	2300      	movs	r3, #0
 800b61a:	2602      	movs	r6, #2
 800b61c:	2c00      	cmp	r4, #0
 800b61e:	f040 808f 	bne.w	800b740 <_dtoa_r+0x4c0>
 800b622:	2b00      	cmp	r3, #0
 800b624:	d1d3      	bne.n	800b5ce <_dtoa_r+0x34e>
 800b626:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b628:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f000 8094 	beq.w	800b75a <_dtoa_r+0x4da>
 800b632:	4b75      	ldr	r3, [pc, #468]	@ (800b808 <_dtoa_r+0x588>)
 800b634:	2200      	movs	r2, #0
 800b636:	4620      	mov	r0, r4
 800b638:	4629      	mov	r1, r5
 800b63a:	f7f5 fa4f 	bl	8000adc <__aeabi_dcmplt>
 800b63e:	2800      	cmp	r0, #0
 800b640:	f000 808b 	beq.w	800b75a <_dtoa_r+0x4da>
 800b644:	9b03      	ldr	r3, [sp, #12]
 800b646:	2b00      	cmp	r3, #0
 800b648:	f000 8087 	beq.w	800b75a <_dtoa_r+0x4da>
 800b64c:	f1bb 0f00 	cmp.w	fp, #0
 800b650:	dd34      	ble.n	800b6bc <_dtoa_r+0x43c>
 800b652:	4620      	mov	r0, r4
 800b654:	4b6d      	ldr	r3, [pc, #436]	@ (800b80c <_dtoa_r+0x58c>)
 800b656:	2200      	movs	r2, #0
 800b658:	4629      	mov	r1, r5
 800b65a:	f7f4 ffcd 	bl	80005f8 <__aeabi_dmul>
 800b65e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b662:	f107 38ff 	add.w	r8, r7, #4294967295
 800b666:	3601      	adds	r6, #1
 800b668:	465c      	mov	r4, fp
 800b66a:	4630      	mov	r0, r6
 800b66c:	f7f4 ff5a 	bl	8000524 <__aeabi_i2d>
 800b670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b674:	f7f4 ffc0 	bl	80005f8 <__aeabi_dmul>
 800b678:	4b65      	ldr	r3, [pc, #404]	@ (800b810 <_dtoa_r+0x590>)
 800b67a:	2200      	movs	r2, #0
 800b67c:	f7f4 fe06 	bl	800028c <__adddf3>
 800b680:	4605      	mov	r5, r0
 800b682:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b686:	2c00      	cmp	r4, #0
 800b688:	d16a      	bne.n	800b760 <_dtoa_r+0x4e0>
 800b68a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b68e:	4b61      	ldr	r3, [pc, #388]	@ (800b814 <_dtoa_r+0x594>)
 800b690:	2200      	movs	r2, #0
 800b692:	f7f4 fdf9 	bl	8000288 <__aeabi_dsub>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b69e:	462a      	mov	r2, r5
 800b6a0:	4633      	mov	r3, r6
 800b6a2:	f7f5 fa39 	bl	8000b18 <__aeabi_dcmpgt>
 800b6a6:	2800      	cmp	r0, #0
 800b6a8:	f040 8298 	bne.w	800bbdc <_dtoa_r+0x95c>
 800b6ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6b0:	462a      	mov	r2, r5
 800b6b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b6b6:	f7f5 fa11 	bl	8000adc <__aeabi_dcmplt>
 800b6ba:	bb38      	cbnz	r0, 800b70c <_dtoa_r+0x48c>
 800b6bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b6c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b6c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	f2c0 8157 	blt.w	800b97a <_dtoa_r+0x6fa>
 800b6cc:	2f0e      	cmp	r7, #14
 800b6ce:	f300 8154 	bgt.w	800b97a <_dtoa_r+0x6fa>
 800b6d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b800 <_dtoa_r+0x580>)
 800b6d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b6d8:	ed93 7b00 	vldr	d7, [r3]
 800b6dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	ed8d 7b00 	vstr	d7, [sp]
 800b6e4:	f280 80e5 	bge.w	800b8b2 <_dtoa_r+0x632>
 800b6e8:	9b03      	ldr	r3, [sp, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	f300 80e1 	bgt.w	800b8b2 <_dtoa_r+0x632>
 800b6f0:	d10c      	bne.n	800b70c <_dtoa_r+0x48c>
 800b6f2:	4b48      	ldr	r3, [pc, #288]	@ (800b814 <_dtoa_r+0x594>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	ec51 0b17 	vmov	r0, r1, d7
 800b6fa:	f7f4 ff7d 	bl	80005f8 <__aeabi_dmul>
 800b6fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b702:	f7f5 f9ff 	bl	8000b04 <__aeabi_dcmpge>
 800b706:	2800      	cmp	r0, #0
 800b708:	f000 8266 	beq.w	800bbd8 <_dtoa_r+0x958>
 800b70c:	2400      	movs	r4, #0
 800b70e:	4625      	mov	r5, r4
 800b710:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b712:	4656      	mov	r6, sl
 800b714:	ea6f 0803 	mvn.w	r8, r3
 800b718:	2700      	movs	r7, #0
 800b71a:	4621      	mov	r1, r4
 800b71c:	4648      	mov	r0, r9
 800b71e:	f000 fc09 	bl	800bf34 <_Bfree>
 800b722:	2d00      	cmp	r5, #0
 800b724:	f000 80bd 	beq.w	800b8a2 <_dtoa_r+0x622>
 800b728:	b12f      	cbz	r7, 800b736 <_dtoa_r+0x4b6>
 800b72a:	42af      	cmp	r7, r5
 800b72c:	d003      	beq.n	800b736 <_dtoa_r+0x4b6>
 800b72e:	4639      	mov	r1, r7
 800b730:	4648      	mov	r0, r9
 800b732:	f000 fbff 	bl	800bf34 <_Bfree>
 800b736:	4629      	mov	r1, r5
 800b738:	4648      	mov	r0, r9
 800b73a:	f000 fbfb 	bl	800bf34 <_Bfree>
 800b73e:	e0b0      	b.n	800b8a2 <_dtoa_r+0x622>
 800b740:	07e2      	lsls	r2, r4, #31
 800b742:	d505      	bpl.n	800b750 <_dtoa_r+0x4d0>
 800b744:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b748:	f7f4 ff56 	bl	80005f8 <__aeabi_dmul>
 800b74c:	3601      	adds	r6, #1
 800b74e:	2301      	movs	r3, #1
 800b750:	1064      	asrs	r4, r4, #1
 800b752:	3508      	adds	r5, #8
 800b754:	e762      	b.n	800b61c <_dtoa_r+0x39c>
 800b756:	2602      	movs	r6, #2
 800b758:	e765      	b.n	800b626 <_dtoa_r+0x3a6>
 800b75a:	9c03      	ldr	r4, [sp, #12]
 800b75c:	46b8      	mov	r8, r7
 800b75e:	e784      	b.n	800b66a <_dtoa_r+0x3ea>
 800b760:	4b27      	ldr	r3, [pc, #156]	@ (800b800 <_dtoa_r+0x580>)
 800b762:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b764:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b768:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b76c:	4454      	add	r4, sl
 800b76e:	2900      	cmp	r1, #0
 800b770:	d054      	beq.n	800b81c <_dtoa_r+0x59c>
 800b772:	4929      	ldr	r1, [pc, #164]	@ (800b818 <_dtoa_r+0x598>)
 800b774:	2000      	movs	r0, #0
 800b776:	f7f5 f869 	bl	800084c <__aeabi_ddiv>
 800b77a:	4633      	mov	r3, r6
 800b77c:	462a      	mov	r2, r5
 800b77e:	f7f4 fd83 	bl	8000288 <__aeabi_dsub>
 800b782:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b786:	4656      	mov	r6, sl
 800b788:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b78c:	f7f5 f9e4 	bl	8000b58 <__aeabi_d2iz>
 800b790:	4605      	mov	r5, r0
 800b792:	f7f4 fec7 	bl	8000524 <__aeabi_i2d>
 800b796:	4602      	mov	r2, r0
 800b798:	460b      	mov	r3, r1
 800b79a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b79e:	f7f4 fd73 	bl	8000288 <__aeabi_dsub>
 800b7a2:	3530      	adds	r5, #48	@ 0x30
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	460b      	mov	r3, r1
 800b7a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b7ac:	f806 5b01 	strb.w	r5, [r6], #1
 800b7b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7b4:	f7f5 f992 	bl	8000adc <__aeabi_dcmplt>
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d172      	bne.n	800b8a2 <_dtoa_r+0x622>
 800b7bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7c0:	4911      	ldr	r1, [pc, #68]	@ (800b808 <_dtoa_r+0x588>)
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	f7f4 fd60 	bl	8000288 <__aeabi_dsub>
 800b7c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7cc:	f7f5 f986 	bl	8000adc <__aeabi_dcmplt>
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	f040 80b4 	bne.w	800b93e <_dtoa_r+0x6be>
 800b7d6:	42a6      	cmp	r6, r4
 800b7d8:	f43f af70 	beq.w	800b6bc <_dtoa_r+0x43c>
 800b7dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b7e0:	4b0a      	ldr	r3, [pc, #40]	@ (800b80c <_dtoa_r+0x58c>)
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	f7f4 ff08 	bl	80005f8 <__aeabi_dmul>
 800b7e8:	4b08      	ldr	r3, [pc, #32]	@ (800b80c <_dtoa_r+0x58c>)
 800b7ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7f4:	f7f4 ff00 	bl	80005f8 <__aeabi_dmul>
 800b7f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7fc:	e7c4      	b.n	800b788 <_dtoa_r+0x508>
 800b7fe:	bf00      	nop
 800b800:	0800dd98 	.word	0x0800dd98
 800b804:	0800dd70 	.word	0x0800dd70
 800b808:	3ff00000 	.word	0x3ff00000
 800b80c:	40240000 	.word	0x40240000
 800b810:	401c0000 	.word	0x401c0000
 800b814:	40140000 	.word	0x40140000
 800b818:	3fe00000 	.word	0x3fe00000
 800b81c:	4631      	mov	r1, r6
 800b81e:	4628      	mov	r0, r5
 800b820:	f7f4 feea 	bl	80005f8 <__aeabi_dmul>
 800b824:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b828:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b82a:	4656      	mov	r6, sl
 800b82c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b830:	f7f5 f992 	bl	8000b58 <__aeabi_d2iz>
 800b834:	4605      	mov	r5, r0
 800b836:	f7f4 fe75 	bl	8000524 <__aeabi_i2d>
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b842:	f7f4 fd21 	bl	8000288 <__aeabi_dsub>
 800b846:	3530      	adds	r5, #48	@ 0x30
 800b848:	f806 5b01 	strb.w	r5, [r6], #1
 800b84c:	4602      	mov	r2, r0
 800b84e:	460b      	mov	r3, r1
 800b850:	42a6      	cmp	r6, r4
 800b852:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b856:	f04f 0200 	mov.w	r2, #0
 800b85a:	d124      	bne.n	800b8a6 <_dtoa_r+0x626>
 800b85c:	4baf      	ldr	r3, [pc, #700]	@ (800bb1c <_dtoa_r+0x89c>)
 800b85e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b862:	f7f4 fd13 	bl	800028c <__adddf3>
 800b866:	4602      	mov	r2, r0
 800b868:	460b      	mov	r3, r1
 800b86a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b86e:	f7f5 f953 	bl	8000b18 <__aeabi_dcmpgt>
 800b872:	2800      	cmp	r0, #0
 800b874:	d163      	bne.n	800b93e <_dtoa_r+0x6be>
 800b876:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b87a:	49a8      	ldr	r1, [pc, #672]	@ (800bb1c <_dtoa_r+0x89c>)
 800b87c:	2000      	movs	r0, #0
 800b87e:	f7f4 fd03 	bl	8000288 <__aeabi_dsub>
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b88a:	f7f5 f927 	bl	8000adc <__aeabi_dcmplt>
 800b88e:	2800      	cmp	r0, #0
 800b890:	f43f af14 	beq.w	800b6bc <_dtoa_r+0x43c>
 800b894:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b896:	1e73      	subs	r3, r6, #1
 800b898:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b89a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b89e:	2b30      	cmp	r3, #48	@ 0x30
 800b8a0:	d0f8      	beq.n	800b894 <_dtoa_r+0x614>
 800b8a2:	4647      	mov	r7, r8
 800b8a4:	e03b      	b.n	800b91e <_dtoa_r+0x69e>
 800b8a6:	4b9e      	ldr	r3, [pc, #632]	@ (800bb20 <_dtoa_r+0x8a0>)
 800b8a8:	f7f4 fea6 	bl	80005f8 <__aeabi_dmul>
 800b8ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8b0:	e7bc      	b.n	800b82c <_dtoa_r+0x5ac>
 800b8b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b8b6:	4656      	mov	r6, sl
 800b8b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8bc:	4620      	mov	r0, r4
 800b8be:	4629      	mov	r1, r5
 800b8c0:	f7f4 ffc4 	bl	800084c <__aeabi_ddiv>
 800b8c4:	f7f5 f948 	bl	8000b58 <__aeabi_d2iz>
 800b8c8:	4680      	mov	r8, r0
 800b8ca:	f7f4 fe2b 	bl	8000524 <__aeabi_i2d>
 800b8ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8d2:	f7f4 fe91 	bl	80005f8 <__aeabi_dmul>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	460b      	mov	r3, r1
 800b8da:	4620      	mov	r0, r4
 800b8dc:	4629      	mov	r1, r5
 800b8de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b8e2:	f7f4 fcd1 	bl	8000288 <__aeabi_dsub>
 800b8e6:	f806 4b01 	strb.w	r4, [r6], #1
 800b8ea:	9d03      	ldr	r5, [sp, #12]
 800b8ec:	eba6 040a 	sub.w	r4, r6, sl
 800b8f0:	42a5      	cmp	r5, r4
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	d133      	bne.n	800b960 <_dtoa_r+0x6e0>
 800b8f8:	f7f4 fcc8 	bl	800028c <__adddf3>
 800b8fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b900:	4604      	mov	r4, r0
 800b902:	460d      	mov	r5, r1
 800b904:	f7f5 f908 	bl	8000b18 <__aeabi_dcmpgt>
 800b908:	b9c0      	cbnz	r0, 800b93c <_dtoa_r+0x6bc>
 800b90a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b90e:	4620      	mov	r0, r4
 800b910:	4629      	mov	r1, r5
 800b912:	f7f5 f8d9 	bl	8000ac8 <__aeabi_dcmpeq>
 800b916:	b110      	cbz	r0, 800b91e <_dtoa_r+0x69e>
 800b918:	f018 0f01 	tst.w	r8, #1
 800b91c:	d10e      	bne.n	800b93c <_dtoa_r+0x6bc>
 800b91e:	9902      	ldr	r1, [sp, #8]
 800b920:	4648      	mov	r0, r9
 800b922:	f000 fb07 	bl	800bf34 <_Bfree>
 800b926:	2300      	movs	r3, #0
 800b928:	7033      	strb	r3, [r6, #0]
 800b92a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b92c:	3701      	adds	r7, #1
 800b92e:	601f      	str	r7, [r3, #0]
 800b930:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b932:	2b00      	cmp	r3, #0
 800b934:	f000 824b 	beq.w	800bdce <_dtoa_r+0xb4e>
 800b938:	601e      	str	r6, [r3, #0]
 800b93a:	e248      	b.n	800bdce <_dtoa_r+0xb4e>
 800b93c:	46b8      	mov	r8, r7
 800b93e:	4633      	mov	r3, r6
 800b940:	461e      	mov	r6, r3
 800b942:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b946:	2a39      	cmp	r2, #57	@ 0x39
 800b948:	d106      	bne.n	800b958 <_dtoa_r+0x6d8>
 800b94a:	459a      	cmp	sl, r3
 800b94c:	d1f8      	bne.n	800b940 <_dtoa_r+0x6c0>
 800b94e:	2230      	movs	r2, #48	@ 0x30
 800b950:	f108 0801 	add.w	r8, r8, #1
 800b954:	f88a 2000 	strb.w	r2, [sl]
 800b958:	781a      	ldrb	r2, [r3, #0]
 800b95a:	3201      	adds	r2, #1
 800b95c:	701a      	strb	r2, [r3, #0]
 800b95e:	e7a0      	b.n	800b8a2 <_dtoa_r+0x622>
 800b960:	4b6f      	ldr	r3, [pc, #444]	@ (800bb20 <_dtoa_r+0x8a0>)
 800b962:	2200      	movs	r2, #0
 800b964:	f7f4 fe48 	bl	80005f8 <__aeabi_dmul>
 800b968:	2200      	movs	r2, #0
 800b96a:	2300      	movs	r3, #0
 800b96c:	4604      	mov	r4, r0
 800b96e:	460d      	mov	r5, r1
 800b970:	f7f5 f8aa 	bl	8000ac8 <__aeabi_dcmpeq>
 800b974:	2800      	cmp	r0, #0
 800b976:	d09f      	beq.n	800b8b8 <_dtoa_r+0x638>
 800b978:	e7d1      	b.n	800b91e <_dtoa_r+0x69e>
 800b97a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b97c:	2a00      	cmp	r2, #0
 800b97e:	f000 80ea 	beq.w	800bb56 <_dtoa_r+0x8d6>
 800b982:	9a07      	ldr	r2, [sp, #28]
 800b984:	2a01      	cmp	r2, #1
 800b986:	f300 80cd 	bgt.w	800bb24 <_dtoa_r+0x8a4>
 800b98a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b98c:	2a00      	cmp	r2, #0
 800b98e:	f000 80c1 	beq.w	800bb14 <_dtoa_r+0x894>
 800b992:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b996:	9c08      	ldr	r4, [sp, #32]
 800b998:	9e00      	ldr	r6, [sp, #0]
 800b99a:	9a00      	ldr	r2, [sp, #0]
 800b99c:	441a      	add	r2, r3
 800b99e:	9200      	str	r2, [sp, #0]
 800b9a0:	9a06      	ldr	r2, [sp, #24]
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	441a      	add	r2, r3
 800b9a6:	4648      	mov	r0, r9
 800b9a8:	9206      	str	r2, [sp, #24]
 800b9aa:	f000 fb77 	bl	800c09c <__i2b>
 800b9ae:	4605      	mov	r5, r0
 800b9b0:	b166      	cbz	r6, 800b9cc <_dtoa_r+0x74c>
 800b9b2:	9b06      	ldr	r3, [sp, #24]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	dd09      	ble.n	800b9cc <_dtoa_r+0x74c>
 800b9b8:	42b3      	cmp	r3, r6
 800b9ba:	9a00      	ldr	r2, [sp, #0]
 800b9bc:	bfa8      	it	ge
 800b9be:	4633      	movge	r3, r6
 800b9c0:	1ad2      	subs	r2, r2, r3
 800b9c2:	9200      	str	r2, [sp, #0]
 800b9c4:	9a06      	ldr	r2, [sp, #24]
 800b9c6:	1af6      	subs	r6, r6, r3
 800b9c8:	1ad3      	subs	r3, r2, r3
 800b9ca:	9306      	str	r3, [sp, #24]
 800b9cc:	9b08      	ldr	r3, [sp, #32]
 800b9ce:	b30b      	cbz	r3, 800ba14 <_dtoa_r+0x794>
 800b9d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	f000 80c6 	beq.w	800bb64 <_dtoa_r+0x8e4>
 800b9d8:	2c00      	cmp	r4, #0
 800b9da:	f000 80c0 	beq.w	800bb5e <_dtoa_r+0x8de>
 800b9de:	4629      	mov	r1, r5
 800b9e0:	4622      	mov	r2, r4
 800b9e2:	4648      	mov	r0, r9
 800b9e4:	f000 fc12 	bl	800c20c <__pow5mult>
 800b9e8:	9a02      	ldr	r2, [sp, #8]
 800b9ea:	4601      	mov	r1, r0
 800b9ec:	4605      	mov	r5, r0
 800b9ee:	4648      	mov	r0, r9
 800b9f0:	f000 fb6a 	bl	800c0c8 <__multiply>
 800b9f4:	9902      	ldr	r1, [sp, #8]
 800b9f6:	4680      	mov	r8, r0
 800b9f8:	4648      	mov	r0, r9
 800b9fa:	f000 fa9b 	bl	800bf34 <_Bfree>
 800b9fe:	9b08      	ldr	r3, [sp, #32]
 800ba00:	1b1b      	subs	r3, r3, r4
 800ba02:	9308      	str	r3, [sp, #32]
 800ba04:	f000 80b1 	beq.w	800bb6a <_dtoa_r+0x8ea>
 800ba08:	9a08      	ldr	r2, [sp, #32]
 800ba0a:	4641      	mov	r1, r8
 800ba0c:	4648      	mov	r0, r9
 800ba0e:	f000 fbfd 	bl	800c20c <__pow5mult>
 800ba12:	9002      	str	r0, [sp, #8]
 800ba14:	2101      	movs	r1, #1
 800ba16:	4648      	mov	r0, r9
 800ba18:	f000 fb40 	bl	800c09c <__i2b>
 800ba1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba1e:	4604      	mov	r4, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 81d8 	beq.w	800bdd6 <_dtoa_r+0xb56>
 800ba26:	461a      	mov	r2, r3
 800ba28:	4601      	mov	r1, r0
 800ba2a:	4648      	mov	r0, r9
 800ba2c:	f000 fbee 	bl	800c20c <__pow5mult>
 800ba30:	9b07      	ldr	r3, [sp, #28]
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	4604      	mov	r4, r0
 800ba36:	f300 809f 	bgt.w	800bb78 <_dtoa_r+0x8f8>
 800ba3a:	9b04      	ldr	r3, [sp, #16]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	f040 8097 	bne.w	800bb70 <_dtoa_r+0x8f0>
 800ba42:	9b05      	ldr	r3, [sp, #20]
 800ba44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f040 8093 	bne.w	800bb74 <_dtoa_r+0x8f4>
 800ba4e:	9b05      	ldr	r3, [sp, #20]
 800ba50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba54:	0d1b      	lsrs	r3, r3, #20
 800ba56:	051b      	lsls	r3, r3, #20
 800ba58:	b133      	cbz	r3, 800ba68 <_dtoa_r+0x7e8>
 800ba5a:	9b00      	ldr	r3, [sp, #0]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	9b06      	ldr	r3, [sp, #24]
 800ba62:	3301      	adds	r3, #1
 800ba64:	9306      	str	r3, [sp, #24]
 800ba66:	2301      	movs	r3, #1
 800ba68:	9308      	str	r3, [sp, #32]
 800ba6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f000 81b8 	beq.w	800bde2 <_dtoa_r+0xb62>
 800ba72:	6923      	ldr	r3, [r4, #16]
 800ba74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba78:	6918      	ldr	r0, [r3, #16]
 800ba7a:	f000 fac3 	bl	800c004 <__hi0bits>
 800ba7e:	f1c0 0020 	rsb	r0, r0, #32
 800ba82:	9b06      	ldr	r3, [sp, #24]
 800ba84:	4418      	add	r0, r3
 800ba86:	f010 001f 	ands.w	r0, r0, #31
 800ba8a:	f000 8082 	beq.w	800bb92 <_dtoa_r+0x912>
 800ba8e:	f1c0 0320 	rsb	r3, r0, #32
 800ba92:	2b04      	cmp	r3, #4
 800ba94:	dd73      	ble.n	800bb7e <_dtoa_r+0x8fe>
 800ba96:	9b00      	ldr	r3, [sp, #0]
 800ba98:	f1c0 001c 	rsb	r0, r0, #28
 800ba9c:	4403      	add	r3, r0
 800ba9e:	9300      	str	r3, [sp, #0]
 800baa0:	9b06      	ldr	r3, [sp, #24]
 800baa2:	4403      	add	r3, r0
 800baa4:	4406      	add	r6, r0
 800baa6:	9306      	str	r3, [sp, #24]
 800baa8:	9b00      	ldr	r3, [sp, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	dd05      	ble.n	800baba <_dtoa_r+0x83a>
 800baae:	9902      	ldr	r1, [sp, #8]
 800bab0:	461a      	mov	r2, r3
 800bab2:	4648      	mov	r0, r9
 800bab4:	f000 fc04 	bl	800c2c0 <__lshift>
 800bab8:	9002      	str	r0, [sp, #8]
 800baba:	9b06      	ldr	r3, [sp, #24]
 800babc:	2b00      	cmp	r3, #0
 800babe:	dd05      	ble.n	800bacc <_dtoa_r+0x84c>
 800bac0:	4621      	mov	r1, r4
 800bac2:	461a      	mov	r2, r3
 800bac4:	4648      	mov	r0, r9
 800bac6:	f000 fbfb 	bl	800c2c0 <__lshift>
 800baca:	4604      	mov	r4, r0
 800bacc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d061      	beq.n	800bb96 <_dtoa_r+0x916>
 800bad2:	9802      	ldr	r0, [sp, #8]
 800bad4:	4621      	mov	r1, r4
 800bad6:	f000 fc5f 	bl	800c398 <__mcmp>
 800bada:	2800      	cmp	r0, #0
 800badc:	da5b      	bge.n	800bb96 <_dtoa_r+0x916>
 800bade:	2300      	movs	r3, #0
 800bae0:	9902      	ldr	r1, [sp, #8]
 800bae2:	220a      	movs	r2, #10
 800bae4:	4648      	mov	r0, r9
 800bae6:	f000 fa47 	bl	800bf78 <__multadd>
 800baea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baec:	9002      	str	r0, [sp, #8]
 800baee:	f107 38ff 	add.w	r8, r7, #4294967295
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	f000 8177 	beq.w	800bde6 <_dtoa_r+0xb66>
 800baf8:	4629      	mov	r1, r5
 800bafa:	2300      	movs	r3, #0
 800bafc:	220a      	movs	r2, #10
 800bafe:	4648      	mov	r0, r9
 800bb00:	f000 fa3a 	bl	800bf78 <__multadd>
 800bb04:	f1bb 0f00 	cmp.w	fp, #0
 800bb08:	4605      	mov	r5, r0
 800bb0a:	dc6f      	bgt.n	800bbec <_dtoa_r+0x96c>
 800bb0c:	9b07      	ldr	r3, [sp, #28]
 800bb0e:	2b02      	cmp	r3, #2
 800bb10:	dc49      	bgt.n	800bba6 <_dtoa_r+0x926>
 800bb12:	e06b      	b.n	800bbec <_dtoa_r+0x96c>
 800bb14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bb16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bb1a:	e73c      	b.n	800b996 <_dtoa_r+0x716>
 800bb1c:	3fe00000 	.word	0x3fe00000
 800bb20:	40240000 	.word	0x40240000
 800bb24:	9b03      	ldr	r3, [sp, #12]
 800bb26:	1e5c      	subs	r4, r3, #1
 800bb28:	9b08      	ldr	r3, [sp, #32]
 800bb2a:	42a3      	cmp	r3, r4
 800bb2c:	db09      	blt.n	800bb42 <_dtoa_r+0x8c2>
 800bb2e:	1b1c      	subs	r4, r3, r4
 800bb30:	9b03      	ldr	r3, [sp, #12]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f6bf af30 	bge.w	800b998 <_dtoa_r+0x718>
 800bb38:	9b00      	ldr	r3, [sp, #0]
 800bb3a:	9a03      	ldr	r2, [sp, #12]
 800bb3c:	1a9e      	subs	r6, r3, r2
 800bb3e:	2300      	movs	r3, #0
 800bb40:	e72b      	b.n	800b99a <_dtoa_r+0x71a>
 800bb42:	9b08      	ldr	r3, [sp, #32]
 800bb44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb46:	9408      	str	r4, [sp, #32]
 800bb48:	1ae3      	subs	r3, r4, r3
 800bb4a:	441a      	add	r2, r3
 800bb4c:	9e00      	ldr	r6, [sp, #0]
 800bb4e:	9b03      	ldr	r3, [sp, #12]
 800bb50:	920d      	str	r2, [sp, #52]	@ 0x34
 800bb52:	2400      	movs	r4, #0
 800bb54:	e721      	b.n	800b99a <_dtoa_r+0x71a>
 800bb56:	9c08      	ldr	r4, [sp, #32]
 800bb58:	9e00      	ldr	r6, [sp, #0]
 800bb5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bb5c:	e728      	b.n	800b9b0 <_dtoa_r+0x730>
 800bb5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bb62:	e751      	b.n	800ba08 <_dtoa_r+0x788>
 800bb64:	9a08      	ldr	r2, [sp, #32]
 800bb66:	9902      	ldr	r1, [sp, #8]
 800bb68:	e750      	b.n	800ba0c <_dtoa_r+0x78c>
 800bb6a:	f8cd 8008 	str.w	r8, [sp, #8]
 800bb6e:	e751      	b.n	800ba14 <_dtoa_r+0x794>
 800bb70:	2300      	movs	r3, #0
 800bb72:	e779      	b.n	800ba68 <_dtoa_r+0x7e8>
 800bb74:	9b04      	ldr	r3, [sp, #16]
 800bb76:	e777      	b.n	800ba68 <_dtoa_r+0x7e8>
 800bb78:	2300      	movs	r3, #0
 800bb7a:	9308      	str	r3, [sp, #32]
 800bb7c:	e779      	b.n	800ba72 <_dtoa_r+0x7f2>
 800bb7e:	d093      	beq.n	800baa8 <_dtoa_r+0x828>
 800bb80:	9a00      	ldr	r2, [sp, #0]
 800bb82:	331c      	adds	r3, #28
 800bb84:	441a      	add	r2, r3
 800bb86:	9200      	str	r2, [sp, #0]
 800bb88:	9a06      	ldr	r2, [sp, #24]
 800bb8a:	441a      	add	r2, r3
 800bb8c:	441e      	add	r6, r3
 800bb8e:	9206      	str	r2, [sp, #24]
 800bb90:	e78a      	b.n	800baa8 <_dtoa_r+0x828>
 800bb92:	4603      	mov	r3, r0
 800bb94:	e7f4      	b.n	800bb80 <_dtoa_r+0x900>
 800bb96:	9b03      	ldr	r3, [sp, #12]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	46b8      	mov	r8, r7
 800bb9c:	dc20      	bgt.n	800bbe0 <_dtoa_r+0x960>
 800bb9e:	469b      	mov	fp, r3
 800bba0:	9b07      	ldr	r3, [sp, #28]
 800bba2:	2b02      	cmp	r3, #2
 800bba4:	dd1e      	ble.n	800bbe4 <_dtoa_r+0x964>
 800bba6:	f1bb 0f00 	cmp.w	fp, #0
 800bbaa:	f47f adb1 	bne.w	800b710 <_dtoa_r+0x490>
 800bbae:	4621      	mov	r1, r4
 800bbb0:	465b      	mov	r3, fp
 800bbb2:	2205      	movs	r2, #5
 800bbb4:	4648      	mov	r0, r9
 800bbb6:	f000 f9df 	bl	800bf78 <__multadd>
 800bbba:	4601      	mov	r1, r0
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	9802      	ldr	r0, [sp, #8]
 800bbc0:	f000 fbea 	bl	800c398 <__mcmp>
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	f77f ada3 	ble.w	800b710 <_dtoa_r+0x490>
 800bbca:	4656      	mov	r6, sl
 800bbcc:	2331      	movs	r3, #49	@ 0x31
 800bbce:	f806 3b01 	strb.w	r3, [r6], #1
 800bbd2:	f108 0801 	add.w	r8, r8, #1
 800bbd6:	e59f      	b.n	800b718 <_dtoa_r+0x498>
 800bbd8:	9c03      	ldr	r4, [sp, #12]
 800bbda:	46b8      	mov	r8, r7
 800bbdc:	4625      	mov	r5, r4
 800bbde:	e7f4      	b.n	800bbca <_dtoa_r+0x94a>
 800bbe0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bbe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	f000 8101 	beq.w	800bdee <_dtoa_r+0xb6e>
 800bbec:	2e00      	cmp	r6, #0
 800bbee:	dd05      	ble.n	800bbfc <_dtoa_r+0x97c>
 800bbf0:	4629      	mov	r1, r5
 800bbf2:	4632      	mov	r2, r6
 800bbf4:	4648      	mov	r0, r9
 800bbf6:	f000 fb63 	bl	800c2c0 <__lshift>
 800bbfa:	4605      	mov	r5, r0
 800bbfc:	9b08      	ldr	r3, [sp, #32]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d05c      	beq.n	800bcbc <_dtoa_r+0xa3c>
 800bc02:	6869      	ldr	r1, [r5, #4]
 800bc04:	4648      	mov	r0, r9
 800bc06:	f000 f955 	bl	800beb4 <_Balloc>
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	b928      	cbnz	r0, 800bc1a <_dtoa_r+0x99a>
 800bc0e:	4b82      	ldr	r3, [pc, #520]	@ (800be18 <_dtoa_r+0xb98>)
 800bc10:	4602      	mov	r2, r0
 800bc12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc16:	f7ff bb4a 	b.w	800b2ae <_dtoa_r+0x2e>
 800bc1a:	692a      	ldr	r2, [r5, #16]
 800bc1c:	3202      	adds	r2, #2
 800bc1e:	0092      	lsls	r2, r2, #2
 800bc20:	f105 010c 	add.w	r1, r5, #12
 800bc24:	300c      	adds	r0, #12
 800bc26:	f000 fedd 	bl	800c9e4 <memcpy>
 800bc2a:	2201      	movs	r2, #1
 800bc2c:	4631      	mov	r1, r6
 800bc2e:	4648      	mov	r0, r9
 800bc30:	f000 fb46 	bl	800c2c0 <__lshift>
 800bc34:	f10a 0301 	add.w	r3, sl, #1
 800bc38:	9300      	str	r3, [sp, #0]
 800bc3a:	eb0a 030b 	add.w	r3, sl, fp
 800bc3e:	9308      	str	r3, [sp, #32]
 800bc40:	9b04      	ldr	r3, [sp, #16]
 800bc42:	f003 0301 	and.w	r3, r3, #1
 800bc46:	462f      	mov	r7, r5
 800bc48:	9306      	str	r3, [sp, #24]
 800bc4a:	4605      	mov	r5, r0
 800bc4c:	9b00      	ldr	r3, [sp, #0]
 800bc4e:	9802      	ldr	r0, [sp, #8]
 800bc50:	4621      	mov	r1, r4
 800bc52:	f103 3bff 	add.w	fp, r3, #4294967295
 800bc56:	f7ff fa88 	bl	800b16a <quorem>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	3330      	adds	r3, #48	@ 0x30
 800bc5e:	9003      	str	r0, [sp, #12]
 800bc60:	4639      	mov	r1, r7
 800bc62:	9802      	ldr	r0, [sp, #8]
 800bc64:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc66:	f000 fb97 	bl	800c398 <__mcmp>
 800bc6a:	462a      	mov	r2, r5
 800bc6c:	9004      	str	r0, [sp, #16]
 800bc6e:	4621      	mov	r1, r4
 800bc70:	4648      	mov	r0, r9
 800bc72:	f000 fbad 	bl	800c3d0 <__mdiff>
 800bc76:	68c2      	ldr	r2, [r0, #12]
 800bc78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc7a:	4606      	mov	r6, r0
 800bc7c:	bb02      	cbnz	r2, 800bcc0 <_dtoa_r+0xa40>
 800bc7e:	4601      	mov	r1, r0
 800bc80:	9802      	ldr	r0, [sp, #8]
 800bc82:	f000 fb89 	bl	800c398 <__mcmp>
 800bc86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc88:	4602      	mov	r2, r0
 800bc8a:	4631      	mov	r1, r6
 800bc8c:	4648      	mov	r0, r9
 800bc8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bc90:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc92:	f000 f94f 	bl	800bf34 <_Bfree>
 800bc96:	9b07      	ldr	r3, [sp, #28]
 800bc98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bc9a:	9e00      	ldr	r6, [sp, #0]
 800bc9c:	ea42 0103 	orr.w	r1, r2, r3
 800bca0:	9b06      	ldr	r3, [sp, #24]
 800bca2:	4319      	orrs	r1, r3
 800bca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bca6:	d10d      	bne.n	800bcc4 <_dtoa_r+0xa44>
 800bca8:	2b39      	cmp	r3, #57	@ 0x39
 800bcaa:	d027      	beq.n	800bcfc <_dtoa_r+0xa7c>
 800bcac:	9a04      	ldr	r2, [sp, #16]
 800bcae:	2a00      	cmp	r2, #0
 800bcb0:	dd01      	ble.n	800bcb6 <_dtoa_r+0xa36>
 800bcb2:	9b03      	ldr	r3, [sp, #12]
 800bcb4:	3331      	adds	r3, #49	@ 0x31
 800bcb6:	f88b 3000 	strb.w	r3, [fp]
 800bcba:	e52e      	b.n	800b71a <_dtoa_r+0x49a>
 800bcbc:	4628      	mov	r0, r5
 800bcbe:	e7b9      	b.n	800bc34 <_dtoa_r+0x9b4>
 800bcc0:	2201      	movs	r2, #1
 800bcc2:	e7e2      	b.n	800bc8a <_dtoa_r+0xa0a>
 800bcc4:	9904      	ldr	r1, [sp, #16]
 800bcc6:	2900      	cmp	r1, #0
 800bcc8:	db04      	blt.n	800bcd4 <_dtoa_r+0xa54>
 800bcca:	9807      	ldr	r0, [sp, #28]
 800bccc:	4301      	orrs	r1, r0
 800bcce:	9806      	ldr	r0, [sp, #24]
 800bcd0:	4301      	orrs	r1, r0
 800bcd2:	d120      	bne.n	800bd16 <_dtoa_r+0xa96>
 800bcd4:	2a00      	cmp	r2, #0
 800bcd6:	ddee      	ble.n	800bcb6 <_dtoa_r+0xa36>
 800bcd8:	9902      	ldr	r1, [sp, #8]
 800bcda:	9300      	str	r3, [sp, #0]
 800bcdc:	2201      	movs	r2, #1
 800bcde:	4648      	mov	r0, r9
 800bce0:	f000 faee 	bl	800c2c0 <__lshift>
 800bce4:	4621      	mov	r1, r4
 800bce6:	9002      	str	r0, [sp, #8]
 800bce8:	f000 fb56 	bl	800c398 <__mcmp>
 800bcec:	2800      	cmp	r0, #0
 800bcee:	9b00      	ldr	r3, [sp, #0]
 800bcf0:	dc02      	bgt.n	800bcf8 <_dtoa_r+0xa78>
 800bcf2:	d1e0      	bne.n	800bcb6 <_dtoa_r+0xa36>
 800bcf4:	07da      	lsls	r2, r3, #31
 800bcf6:	d5de      	bpl.n	800bcb6 <_dtoa_r+0xa36>
 800bcf8:	2b39      	cmp	r3, #57	@ 0x39
 800bcfa:	d1da      	bne.n	800bcb2 <_dtoa_r+0xa32>
 800bcfc:	2339      	movs	r3, #57	@ 0x39
 800bcfe:	f88b 3000 	strb.w	r3, [fp]
 800bd02:	4633      	mov	r3, r6
 800bd04:	461e      	mov	r6, r3
 800bd06:	3b01      	subs	r3, #1
 800bd08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd0c:	2a39      	cmp	r2, #57	@ 0x39
 800bd0e:	d04e      	beq.n	800bdae <_dtoa_r+0xb2e>
 800bd10:	3201      	adds	r2, #1
 800bd12:	701a      	strb	r2, [r3, #0]
 800bd14:	e501      	b.n	800b71a <_dtoa_r+0x49a>
 800bd16:	2a00      	cmp	r2, #0
 800bd18:	dd03      	ble.n	800bd22 <_dtoa_r+0xaa2>
 800bd1a:	2b39      	cmp	r3, #57	@ 0x39
 800bd1c:	d0ee      	beq.n	800bcfc <_dtoa_r+0xa7c>
 800bd1e:	3301      	adds	r3, #1
 800bd20:	e7c9      	b.n	800bcb6 <_dtoa_r+0xa36>
 800bd22:	9a00      	ldr	r2, [sp, #0]
 800bd24:	9908      	ldr	r1, [sp, #32]
 800bd26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bd2a:	428a      	cmp	r2, r1
 800bd2c:	d028      	beq.n	800bd80 <_dtoa_r+0xb00>
 800bd2e:	9902      	ldr	r1, [sp, #8]
 800bd30:	2300      	movs	r3, #0
 800bd32:	220a      	movs	r2, #10
 800bd34:	4648      	mov	r0, r9
 800bd36:	f000 f91f 	bl	800bf78 <__multadd>
 800bd3a:	42af      	cmp	r7, r5
 800bd3c:	9002      	str	r0, [sp, #8]
 800bd3e:	f04f 0300 	mov.w	r3, #0
 800bd42:	f04f 020a 	mov.w	r2, #10
 800bd46:	4639      	mov	r1, r7
 800bd48:	4648      	mov	r0, r9
 800bd4a:	d107      	bne.n	800bd5c <_dtoa_r+0xadc>
 800bd4c:	f000 f914 	bl	800bf78 <__multadd>
 800bd50:	4607      	mov	r7, r0
 800bd52:	4605      	mov	r5, r0
 800bd54:	9b00      	ldr	r3, [sp, #0]
 800bd56:	3301      	adds	r3, #1
 800bd58:	9300      	str	r3, [sp, #0]
 800bd5a:	e777      	b.n	800bc4c <_dtoa_r+0x9cc>
 800bd5c:	f000 f90c 	bl	800bf78 <__multadd>
 800bd60:	4629      	mov	r1, r5
 800bd62:	4607      	mov	r7, r0
 800bd64:	2300      	movs	r3, #0
 800bd66:	220a      	movs	r2, #10
 800bd68:	4648      	mov	r0, r9
 800bd6a:	f000 f905 	bl	800bf78 <__multadd>
 800bd6e:	4605      	mov	r5, r0
 800bd70:	e7f0      	b.n	800bd54 <_dtoa_r+0xad4>
 800bd72:	f1bb 0f00 	cmp.w	fp, #0
 800bd76:	bfcc      	ite	gt
 800bd78:	465e      	movgt	r6, fp
 800bd7a:	2601      	movle	r6, #1
 800bd7c:	4456      	add	r6, sl
 800bd7e:	2700      	movs	r7, #0
 800bd80:	9902      	ldr	r1, [sp, #8]
 800bd82:	9300      	str	r3, [sp, #0]
 800bd84:	2201      	movs	r2, #1
 800bd86:	4648      	mov	r0, r9
 800bd88:	f000 fa9a 	bl	800c2c0 <__lshift>
 800bd8c:	4621      	mov	r1, r4
 800bd8e:	9002      	str	r0, [sp, #8]
 800bd90:	f000 fb02 	bl	800c398 <__mcmp>
 800bd94:	2800      	cmp	r0, #0
 800bd96:	dcb4      	bgt.n	800bd02 <_dtoa_r+0xa82>
 800bd98:	d102      	bne.n	800bda0 <_dtoa_r+0xb20>
 800bd9a:	9b00      	ldr	r3, [sp, #0]
 800bd9c:	07db      	lsls	r3, r3, #31
 800bd9e:	d4b0      	bmi.n	800bd02 <_dtoa_r+0xa82>
 800bda0:	4633      	mov	r3, r6
 800bda2:	461e      	mov	r6, r3
 800bda4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bda8:	2a30      	cmp	r2, #48	@ 0x30
 800bdaa:	d0fa      	beq.n	800bda2 <_dtoa_r+0xb22>
 800bdac:	e4b5      	b.n	800b71a <_dtoa_r+0x49a>
 800bdae:	459a      	cmp	sl, r3
 800bdb0:	d1a8      	bne.n	800bd04 <_dtoa_r+0xa84>
 800bdb2:	2331      	movs	r3, #49	@ 0x31
 800bdb4:	f108 0801 	add.w	r8, r8, #1
 800bdb8:	f88a 3000 	strb.w	r3, [sl]
 800bdbc:	e4ad      	b.n	800b71a <_dtoa_r+0x49a>
 800bdbe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bdc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800be1c <_dtoa_r+0xb9c>
 800bdc4:	b11b      	cbz	r3, 800bdce <_dtoa_r+0xb4e>
 800bdc6:	f10a 0308 	add.w	r3, sl, #8
 800bdca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bdcc:	6013      	str	r3, [r2, #0]
 800bdce:	4650      	mov	r0, sl
 800bdd0:	b017      	add	sp, #92	@ 0x5c
 800bdd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd6:	9b07      	ldr	r3, [sp, #28]
 800bdd8:	2b01      	cmp	r3, #1
 800bdda:	f77f ae2e 	ble.w	800ba3a <_dtoa_r+0x7ba>
 800bdde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bde0:	9308      	str	r3, [sp, #32]
 800bde2:	2001      	movs	r0, #1
 800bde4:	e64d      	b.n	800ba82 <_dtoa_r+0x802>
 800bde6:	f1bb 0f00 	cmp.w	fp, #0
 800bdea:	f77f aed9 	ble.w	800bba0 <_dtoa_r+0x920>
 800bdee:	4656      	mov	r6, sl
 800bdf0:	9802      	ldr	r0, [sp, #8]
 800bdf2:	4621      	mov	r1, r4
 800bdf4:	f7ff f9b9 	bl	800b16a <quorem>
 800bdf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bdfc:	f806 3b01 	strb.w	r3, [r6], #1
 800be00:	eba6 020a 	sub.w	r2, r6, sl
 800be04:	4593      	cmp	fp, r2
 800be06:	ddb4      	ble.n	800bd72 <_dtoa_r+0xaf2>
 800be08:	9902      	ldr	r1, [sp, #8]
 800be0a:	2300      	movs	r3, #0
 800be0c:	220a      	movs	r2, #10
 800be0e:	4648      	mov	r0, r9
 800be10:	f000 f8b2 	bl	800bf78 <__multadd>
 800be14:	9002      	str	r0, [sp, #8]
 800be16:	e7eb      	b.n	800bdf0 <_dtoa_r+0xb70>
 800be18:	0800dc9c 	.word	0x0800dc9c
 800be1c:	0800dc20 	.word	0x0800dc20

0800be20 <_free_r>:
 800be20:	b538      	push	{r3, r4, r5, lr}
 800be22:	4605      	mov	r5, r0
 800be24:	2900      	cmp	r1, #0
 800be26:	d041      	beq.n	800beac <_free_r+0x8c>
 800be28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be2c:	1f0c      	subs	r4, r1, #4
 800be2e:	2b00      	cmp	r3, #0
 800be30:	bfb8      	it	lt
 800be32:	18e4      	addlt	r4, r4, r3
 800be34:	f7fe fb6c 	bl	800a510 <__malloc_lock>
 800be38:	4a1d      	ldr	r2, [pc, #116]	@ (800beb0 <_free_r+0x90>)
 800be3a:	6813      	ldr	r3, [r2, #0]
 800be3c:	b933      	cbnz	r3, 800be4c <_free_r+0x2c>
 800be3e:	6063      	str	r3, [r4, #4]
 800be40:	6014      	str	r4, [r2, #0]
 800be42:	4628      	mov	r0, r5
 800be44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be48:	f7fe bb68 	b.w	800a51c <__malloc_unlock>
 800be4c:	42a3      	cmp	r3, r4
 800be4e:	d908      	bls.n	800be62 <_free_r+0x42>
 800be50:	6820      	ldr	r0, [r4, #0]
 800be52:	1821      	adds	r1, r4, r0
 800be54:	428b      	cmp	r3, r1
 800be56:	bf01      	itttt	eq
 800be58:	6819      	ldreq	r1, [r3, #0]
 800be5a:	685b      	ldreq	r3, [r3, #4]
 800be5c:	1809      	addeq	r1, r1, r0
 800be5e:	6021      	streq	r1, [r4, #0]
 800be60:	e7ed      	b.n	800be3e <_free_r+0x1e>
 800be62:	461a      	mov	r2, r3
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	b10b      	cbz	r3, 800be6c <_free_r+0x4c>
 800be68:	42a3      	cmp	r3, r4
 800be6a:	d9fa      	bls.n	800be62 <_free_r+0x42>
 800be6c:	6811      	ldr	r1, [r2, #0]
 800be6e:	1850      	adds	r0, r2, r1
 800be70:	42a0      	cmp	r0, r4
 800be72:	d10b      	bne.n	800be8c <_free_r+0x6c>
 800be74:	6820      	ldr	r0, [r4, #0]
 800be76:	4401      	add	r1, r0
 800be78:	1850      	adds	r0, r2, r1
 800be7a:	4283      	cmp	r3, r0
 800be7c:	6011      	str	r1, [r2, #0]
 800be7e:	d1e0      	bne.n	800be42 <_free_r+0x22>
 800be80:	6818      	ldr	r0, [r3, #0]
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	6053      	str	r3, [r2, #4]
 800be86:	4408      	add	r0, r1
 800be88:	6010      	str	r0, [r2, #0]
 800be8a:	e7da      	b.n	800be42 <_free_r+0x22>
 800be8c:	d902      	bls.n	800be94 <_free_r+0x74>
 800be8e:	230c      	movs	r3, #12
 800be90:	602b      	str	r3, [r5, #0]
 800be92:	e7d6      	b.n	800be42 <_free_r+0x22>
 800be94:	6820      	ldr	r0, [r4, #0]
 800be96:	1821      	adds	r1, r4, r0
 800be98:	428b      	cmp	r3, r1
 800be9a:	bf04      	itt	eq
 800be9c:	6819      	ldreq	r1, [r3, #0]
 800be9e:	685b      	ldreq	r3, [r3, #4]
 800bea0:	6063      	str	r3, [r4, #4]
 800bea2:	bf04      	itt	eq
 800bea4:	1809      	addeq	r1, r1, r0
 800bea6:	6021      	streq	r1, [r4, #0]
 800bea8:	6054      	str	r4, [r2, #4]
 800beaa:	e7ca      	b.n	800be42 <_free_r+0x22>
 800beac:	bd38      	pop	{r3, r4, r5, pc}
 800beae:	bf00      	nop
 800beb0:	20000b2c 	.word	0x20000b2c

0800beb4 <_Balloc>:
 800beb4:	b570      	push	{r4, r5, r6, lr}
 800beb6:	69c6      	ldr	r6, [r0, #28]
 800beb8:	4604      	mov	r4, r0
 800beba:	460d      	mov	r5, r1
 800bebc:	b976      	cbnz	r6, 800bedc <_Balloc+0x28>
 800bebe:	2010      	movs	r0, #16
 800bec0:	f7fe fa74 	bl	800a3ac <malloc>
 800bec4:	4602      	mov	r2, r0
 800bec6:	61e0      	str	r0, [r4, #28]
 800bec8:	b920      	cbnz	r0, 800bed4 <_Balloc+0x20>
 800beca:	4b18      	ldr	r3, [pc, #96]	@ (800bf2c <_Balloc+0x78>)
 800becc:	4818      	ldr	r0, [pc, #96]	@ (800bf30 <_Balloc+0x7c>)
 800bece:	216b      	movs	r1, #107	@ 0x6b
 800bed0:	f000 fd96 	bl	800ca00 <__assert_func>
 800bed4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bed8:	6006      	str	r6, [r0, #0]
 800beda:	60c6      	str	r6, [r0, #12]
 800bedc:	69e6      	ldr	r6, [r4, #28]
 800bede:	68f3      	ldr	r3, [r6, #12]
 800bee0:	b183      	cbz	r3, 800bf04 <_Balloc+0x50>
 800bee2:	69e3      	ldr	r3, [r4, #28]
 800bee4:	68db      	ldr	r3, [r3, #12]
 800bee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800beea:	b9b8      	cbnz	r0, 800bf1c <_Balloc+0x68>
 800beec:	2101      	movs	r1, #1
 800beee:	fa01 f605 	lsl.w	r6, r1, r5
 800bef2:	1d72      	adds	r2, r6, #5
 800bef4:	0092      	lsls	r2, r2, #2
 800bef6:	4620      	mov	r0, r4
 800bef8:	f000 fda0 	bl	800ca3c <_calloc_r>
 800befc:	b160      	cbz	r0, 800bf18 <_Balloc+0x64>
 800befe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf02:	e00e      	b.n	800bf22 <_Balloc+0x6e>
 800bf04:	2221      	movs	r2, #33	@ 0x21
 800bf06:	2104      	movs	r1, #4
 800bf08:	4620      	mov	r0, r4
 800bf0a:	f000 fd97 	bl	800ca3c <_calloc_r>
 800bf0e:	69e3      	ldr	r3, [r4, #28]
 800bf10:	60f0      	str	r0, [r6, #12]
 800bf12:	68db      	ldr	r3, [r3, #12]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d1e4      	bne.n	800bee2 <_Balloc+0x2e>
 800bf18:	2000      	movs	r0, #0
 800bf1a:	bd70      	pop	{r4, r5, r6, pc}
 800bf1c:	6802      	ldr	r2, [r0, #0]
 800bf1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf22:	2300      	movs	r3, #0
 800bf24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf28:	e7f7      	b.n	800bf1a <_Balloc+0x66>
 800bf2a:	bf00      	nop
 800bf2c:	0800dc2d 	.word	0x0800dc2d
 800bf30:	0800dcad 	.word	0x0800dcad

0800bf34 <_Bfree>:
 800bf34:	b570      	push	{r4, r5, r6, lr}
 800bf36:	69c6      	ldr	r6, [r0, #28]
 800bf38:	4605      	mov	r5, r0
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	b976      	cbnz	r6, 800bf5c <_Bfree+0x28>
 800bf3e:	2010      	movs	r0, #16
 800bf40:	f7fe fa34 	bl	800a3ac <malloc>
 800bf44:	4602      	mov	r2, r0
 800bf46:	61e8      	str	r0, [r5, #28]
 800bf48:	b920      	cbnz	r0, 800bf54 <_Bfree+0x20>
 800bf4a:	4b09      	ldr	r3, [pc, #36]	@ (800bf70 <_Bfree+0x3c>)
 800bf4c:	4809      	ldr	r0, [pc, #36]	@ (800bf74 <_Bfree+0x40>)
 800bf4e:	218f      	movs	r1, #143	@ 0x8f
 800bf50:	f000 fd56 	bl	800ca00 <__assert_func>
 800bf54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf58:	6006      	str	r6, [r0, #0]
 800bf5a:	60c6      	str	r6, [r0, #12]
 800bf5c:	b13c      	cbz	r4, 800bf6e <_Bfree+0x3a>
 800bf5e:	69eb      	ldr	r3, [r5, #28]
 800bf60:	6862      	ldr	r2, [r4, #4]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf68:	6021      	str	r1, [r4, #0]
 800bf6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf6e:	bd70      	pop	{r4, r5, r6, pc}
 800bf70:	0800dc2d 	.word	0x0800dc2d
 800bf74:	0800dcad 	.word	0x0800dcad

0800bf78 <__multadd>:
 800bf78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf7c:	690d      	ldr	r5, [r1, #16]
 800bf7e:	4607      	mov	r7, r0
 800bf80:	460c      	mov	r4, r1
 800bf82:	461e      	mov	r6, r3
 800bf84:	f101 0c14 	add.w	ip, r1, #20
 800bf88:	2000      	movs	r0, #0
 800bf8a:	f8dc 3000 	ldr.w	r3, [ip]
 800bf8e:	b299      	uxth	r1, r3
 800bf90:	fb02 6101 	mla	r1, r2, r1, r6
 800bf94:	0c1e      	lsrs	r6, r3, #16
 800bf96:	0c0b      	lsrs	r3, r1, #16
 800bf98:	fb02 3306 	mla	r3, r2, r6, r3
 800bf9c:	b289      	uxth	r1, r1
 800bf9e:	3001      	adds	r0, #1
 800bfa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bfa4:	4285      	cmp	r5, r0
 800bfa6:	f84c 1b04 	str.w	r1, [ip], #4
 800bfaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bfae:	dcec      	bgt.n	800bf8a <__multadd+0x12>
 800bfb0:	b30e      	cbz	r6, 800bff6 <__multadd+0x7e>
 800bfb2:	68a3      	ldr	r3, [r4, #8]
 800bfb4:	42ab      	cmp	r3, r5
 800bfb6:	dc19      	bgt.n	800bfec <__multadd+0x74>
 800bfb8:	6861      	ldr	r1, [r4, #4]
 800bfba:	4638      	mov	r0, r7
 800bfbc:	3101      	adds	r1, #1
 800bfbe:	f7ff ff79 	bl	800beb4 <_Balloc>
 800bfc2:	4680      	mov	r8, r0
 800bfc4:	b928      	cbnz	r0, 800bfd2 <__multadd+0x5a>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	4b0c      	ldr	r3, [pc, #48]	@ (800bffc <__multadd+0x84>)
 800bfca:	480d      	ldr	r0, [pc, #52]	@ (800c000 <__multadd+0x88>)
 800bfcc:	21ba      	movs	r1, #186	@ 0xba
 800bfce:	f000 fd17 	bl	800ca00 <__assert_func>
 800bfd2:	6922      	ldr	r2, [r4, #16]
 800bfd4:	3202      	adds	r2, #2
 800bfd6:	f104 010c 	add.w	r1, r4, #12
 800bfda:	0092      	lsls	r2, r2, #2
 800bfdc:	300c      	adds	r0, #12
 800bfde:	f000 fd01 	bl	800c9e4 <memcpy>
 800bfe2:	4621      	mov	r1, r4
 800bfe4:	4638      	mov	r0, r7
 800bfe6:	f7ff ffa5 	bl	800bf34 <_Bfree>
 800bfea:	4644      	mov	r4, r8
 800bfec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bff0:	3501      	adds	r5, #1
 800bff2:	615e      	str	r6, [r3, #20]
 800bff4:	6125      	str	r5, [r4, #16]
 800bff6:	4620      	mov	r0, r4
 800bff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bffc:	0800dc9c 	.word	0x0800dc9c
 800c000:	0800dcad 	.word	0x0800dcad

0800c004 <__hi0bits>:
 800c004:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c008:	4603      	mov	r3, r0
 800c00a:	bf36      	itet	cc
 800c00c:	0403      	lslcc	r3, r0, #16
 800c00e:	2000      	movcs	r0, #0
 800c010:	2010      	movcc	r0, #16
 800c012:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c016:	bf3c      	itt	cc
 800c018:	021b      	lslcc	r3, r3, #8
 800c01a:	3008      	addcc	r0, #8
 800c01c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c020:	bf3c      	itt	cc
 800c022:	011b      	lslcc	r3, r3, #4
 800c024:	3004      	addcc	r0, #4
 800c026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c02a:	bf3c      	itt	cc
 800c02c:	009b      	lslcc	r3, r3, #2
 800c02e:	3002      	addcc	r0, #2
 800c030:	2b00      	cmp	r3, #0
 800c032:	db05      	blt.n	800c040 <__hi0bits+0x3c>
 800c034:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c038:	f100 0001 	add.w	r0, r0, #1
 800c03c:	bf08      	it	eq
 800c03e:	2020      	moveq	r0, #32
 800c040:	4770      	bx	lr

0800c042 <__lo0bits>:
 800c042:	6803      	ldr	r3, [r0, #0]
 800c044:	4602      	mov	r2, r0
 800c046:	f013 0007 	ands.w	r0, r3, #7
 800c04a:	d00b      	beq.n	800c064 <__lo0bits+0x22>
 800c04c:	07d9      	lsls	r1, r3, #31
 800c04e:	d421      	bmi.n	800c094 <__lo0bits+0x52>
 800c050:	0798      	lsls	r0, r3, #30
 800c052:	bf49      	itett	mi
 800c054:	085b      	lsrmi	r3, r3, #1
 800c056:	089b      	lsrpl	r3, r3, #2
 800c058:	2001      	movmi	r0, #1
 800c05a:	6013      	strmi	r3, [r2, #0]
 800c05c:	bf5c      	itt	pl
 800c05e:	6013      	strpl	r3, [r2, #0]
 800c060:	2002      	movpl	r0, #2
 800c062:	4770      	bx	lr
 800c064:	b299      	uxth	r1, r3
 800c066:	b909      	cbnz	r1, 800c06c <__lo0bits+0x2a>
 800c068:	0c1b      	lsrs	r3, r3, #16
 800c06a:	2010      	movs	r0, #16
 800c06c:	b2d9      	uxtb	r1, r3
 800c06e:	b909      	cbnz	r1, 800c074 <__lo0bits+0x32>
 800c070:	3008      	adds	r0, #8
 800c072:	0a1b      	lsrs	r3, r3, #8
 800c074:	0719      	lsls	r1, r3, #28
 800c076:	bf04      	itt	eq
 800c078:	091b      	lsreq	r3, r3, #4
 800c07a:	3004      	addeq	r0, #4
 800c07c:	0799      	lsls	r1, r3, #30
 800c07e:	bf04      	itt	eq
 800c080:	089b      	lsreq	r3, r3, #2
 800c082:	3002      	addeq	r0, #2
 800c084:	07d9      	lsls	r1, r3, #31
 800c086:	d403      	bmi.n	800c090 <__lo0bits+0x4e>
 800c088:	085b      	lsrs	r3, r3, #1
 800c08a:	f100 0001 	add.w	r0, r0, #1
 800c08e:	d003      	beq.n	800c098 <__lo0bits+0x56>
 800c090:	6013      	str	r3, [r2, #0]
 800c092:	4770      	bx	lr
 800c094:	2000      	movs	r0, #0
 800c096:	4770      	bx	lr
 800c098:	2020      	movs	r0, #32
 800c09a:	4770      	bx	lr

0800c09c <__i2b>:
 800c09c:	b510      	push	{r4, lr}
 800c09e:	460c      	mov	r4, r1
 800c0a0:	2101      	movs	r1, #1
 800c0a2:	f7ff ff07 	bl	800beb4 <_Balloc>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	b928      	cbnz	r0, 800c0b6 <__i2b+0x1a>
 800c0aa:	4b05      	ldr	r3, [pc, #20]	@ (800c0c0 <__i2b+0x24>)
 800c0ac:	4805      	ldr	r0, [pc, #20]	@ (800c0c4 <__i2b+0x28>)
 800c0ae:	f240 1145 	movw	r1, #325	@ 0x145
 800c0b2:	f000 fca5 	bl	800ca00 <__assert_func>
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	6144      	str	r4, [r0, #20]
 800c0ba:	6103      	str	r3, [r0, #16]
 800c0bc:	bd10      	pop	{r4, pc}
 800c0be:	bf00      	nop
 800c0c0:	0800dc9c 	.word	0x0800dc9c
 800c0c4:	0800dcad 	.word	0x0800dcad

0800c0c8 <__multiply>:
 800c0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0cc:	4617      	mov	r7, r2
 800c0ce:	690a      	ldr	r2, [r1, #16]
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	bfa8      	it	ge
 800c0d6:	463b      	movge	r3, r7
 800c0d8:	4689      	mov	r9, r1
 800c0da:	bfa4      	itt	ge
 800c0dc:	460f      	movge	r7, r1
 800c0de:	4699      	movge	r9, r3
 800c0e0:	693d      	ldr	r5, [r7, #16]
 800c0e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	6879      	ldr	r1, [r7, #4]
 800c0ea:	eb05 060a 	add.w	r6, r5, sl
 800c0ee:	42b3      	cmp	r3, r6
 800c0f0:	b085      	sub	sp, #20
 800c0f2:	bfb8      	it	lt
 800c0f4:	3101      	addlt	r1, #1
 800c0f6:	f7ff fedd 	bl	800beb4 <_Balloc>
 800c0fa:	b930      	cbnz	r0, 800c10a <__multiply+0x42>
 800c0fc:	4602      	mov	r2, r0
 800c0fe:	4b41      	ldr	r3, [pc, #260]	@ (800c204 <__multiply+0x13c>)
 800c100:	4841      	ldr	r0, [pc, #260]	@ (800c208 <__multiply+0x140>)
 800c102:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c106:	f000 fc7b 	bl	800ca00 <__assert_func>
 800c10a:	f100 0414 	add.w	r4, r0, #20
 800c10e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c112:	4623      	mov	r3, r4
 800c114:	2200      	movs	r2, #0
 800c116:	4573      	cmp	r3, lr
 800c118:	d320      	bcc.n	800c15c <__multiply+0x94>
 800c11a:	f107 0814 	add.w	r8, r7, #20
 800c11e:	f109 0114 	add.w	r1, r9, #20
 800c122:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c126:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c12a:	9302      	str	r3, [sp, #8]
 800c12c:	1beb      	subs	r3, r5, r7
 800c12e:	3b15      	subs	r3, #21
 800c130:	f023 0303 	bic.w	r3, r3, #3
 800c134:	3304      	adds	r3, #4
 800c136:	3715      	adds	r7, #21
 800c138:	42bd      	cmp	r5, r7
 800c13a:	bf38      	it	cc
 800c13c:	2304      	movcc	r3, #4
 800c13e:	9301      	str	r3, [sp, #4]
 800c140:	9b02      	ldr	r3, [sp, #8]
 800c142:	9103      	str	r1, [sp, #12]
 800c144:	428b      	cmp	r3, r1
 800c146:	d80c      	bhi.n	800c162 <__multiply+0x9a>
 800c148:	2e00      	cmp	r6, #0
 800c14a:	dd03      	ble.n	800c154 <__multiply+0x8c>
 800c14c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c150:	2b00      	cmp	r3, #0
 800c152:	d055      	beq.n	800c200 <__multiply+0x138>
 800c154:	6106      	str	r6, [r0, #16]
 800c156:	b005      	add	sp, #20
 800c158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c15c:	f843 2b04 	str.w	r2, [r3], #4
 800c160:	e7d9      	b.n	800c116 <__multiply+0x4e>
 800c162:	f8b1 a000 	ldrh.w	sl, [r1]
 800c166:	f1ba 0f00 	cmp.w	sl, #0
 800c16a:	d01f      	beq.n	800c1ac <__multiply+0xe4>
 800c16c:	46c4      	mov	ip, r8
 800c16e:	46a1      	mov	r9, r4
 800c170:	2700      	movs	r7, #0
 800c172:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c176:	f8d9 3000 	ldr.w	r3, [r9]
 800c17a:	fa1f fb82 	uxth.w	fp, r2
 800c17e:	b29b      	uxth	r3, r3
 800c180:	fb0a 330b 	mla	r3, sl, fp, r3
 800c184:	443b      	add	r3, r7
 800c186:	f8d9 7000 	ldr.w	r7, [r9]
 800c18a:	0c12      	lsrs	r2, r2, #16
 800c18c:	0c3f      	lsrs	r7, r7, #16
 800c18e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c192:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c196:	b29b      	uxth	r3, r3
 800c198:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c19c:	4565      	cmp	r5, ip
 800c19e:	f849 3b04 	str.w	r3, [r9], #4
 800c1a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c1a6:	d8e4      	bhi.n	800c172 <__multiply+0xaa>
 800c1a8:	9b01      	ldr	r3, [sp, #4]
 800c1aa:	50e7      	str	r7, [r4, r3]
 800c1ac:	9b03      	ldr	r3, [sp, #12]
 800c1ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c1b2:	3104      	adds	r1, #4
 800c1b4:	f1b9 0f00 	cmp.w	r9, #0
 800c1b8:	d020      	beq.n	800c1fc <__multiply+0x134>
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	4647      	mov	r7, r8
 800c1be:	46a4      	mov	ip, r4
 800c1c0:	f04f 0a00 	mov.w	sl, #0
 800c1c4:	f8b7 b000 	ldrh.w	fp, [r7]
 800c1c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c1cc:	fb09 220b 	mla	r2, r9, fp, r2
 800c1d0:	4452      	add	r2, sl
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1d8:	f84c 3b04 	str.w	r3, [ip], #4
 800c1dc:	f857 3b04 	ldr.w	r3, [r7], #4
 800c1e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1e4:	f8bc 3000 	ldrh.w	r3, [ip]
 800c1e8:	fb09 330a 	mla	r3, r9, sl, r3
 800c1ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c1f0:	42bd      	cmp	r5, r7
 800c1f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1f6:	d8e5      	bhi.n	800c1c4 <__multiply+0xfc>
 800c1f8:	9a01      	ldr	r2, [sp, #4]
 800c1fa:	50a3      	str	r3, [r4, r2]
 800c1fc:	3404      	adds	r4, #4
 800c1fe:	e79f      	b.n	800c140 <__multiply+0x78>
 800c200:	3e01      	subs	r6, #1
 800c202:	e7a1      	b.n	800c148 <__multiply+0x80>
 800c204:	0800dc9c 	.word	0x0800dc9c
 800c208:	0800dcad 	.word	0x0800dcad

0800c20c <__pow5mult>:
 800c20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c210:	4615      	mov	r5, r2
 800c212:	f012 0203 	ands.w	r2, r2, #3
 800c216:	4607      	mov	r7, r0
 800c218:	460e      	mov	r6, r1
 800c21a:	d007      	beq.n	800c22c <__pow5mult+0x20>
 800c21c:	4c25      	ldr	r4, [pc, #148]	@ (800c2b4 <__pow5mult+0xa8>)
 800c21e:	3a01      	subs	r2, #1
 800c220:	2300      	movs	r3, #0
 800c222:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c226:	f7ff fea7 	bl	800bf78 <__multadd>
 800c22a:	4606      	mov	r6, r0
 800c22c:	10ad      	asrs	r5, r5, #2
 800c22e:	d03d      	beq.n	800c2ac <__pow5mult+0xa0>
 800c230:	69fc      	ldr	r4, [r7, #28]
 800c232:	b97c      	cbnz	r4, 800c254 <__pow5mult+0x48>
 800c234:	2010      	movs	r0, #16
 800c236:	f7fe f8b9 	bl	800a3ac <malloc>
 800c23a:	4602      	mov	r2, r0
 800c23c:	61f8      	str	r0, [r7, #28]
 800c23e:	b928      	cbnz	r0, 800c24c <__pow5mult+0x40>
 800c240:	4b1d      	ldr	r3, [pc, #116]	@ (800c2b8 <__pow5mult+0xac>)
 800c242:	481e      	ldr	r0, [pc, #120]	@ (800c2bc <__pow5mult+0xb0>)
 800c244:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c248:	f000 fbda 	bl	800ca00 <__assert_func>
 800c24c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c250:	6004      	str	r4, [r0, #0]
 800c252:	60c4      	str	r4, [r0, #12]
 800c254:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c258:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c25c:	b94c      	cbnz	r4, 800c272 <__pow5mult+0x66>
 800c25e:	f240 2171 	movw	r1, #625	@ 0x271
 800c262:	4638      	mov	r0, r7
 800c264:	f7ff ff1a 	bl	800c09c <__i2b>
 800c268:	2300      	movs	r3, #0
 800c26a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c26e:	4604      	mov	r4, r0
 800c270:	6003      	str	r3, [r0, #0]
 800c272:	f04f 0900 	mov.w	r9, #0
 800c276:	07eb      	lsls	r3, r5, #31
 800c278:	d50a      	bpl.n	800c290 <__pow5mult+0x84>
 800c27a:	4631      	mov	r1, r6
 800c27c:	4622      	mov	r2, r4
 800c27e:	4638      	mov	r0, r7
 800c280:	f7ff ff22 	bl	800c0c8 <__multiply>
 800c284:	4631      	mov	r1, r6
 800c286:	4680      	mov	r8, r0
 800c288:	4638      	mov	r0, r7
 800c28a:	f7ff fe53 	bl	800bf34 <_Bfree>
 800c28e:	4646      	mov	r6, r8
 800c290:	106d      	asrs	r5, r5, #1
 800c292:	d00b      	beq.n	800c2ac <__pow5mult+0xa0>
 800c294:	6820      	ldr	r0, [r4, #0]
 800c296:	b938      	cbnz	r0, 800c2a8 <__pow5mult+0x9c>
 800c298:	4622      	mov	r2, r4
 800c29a:	4621      	mov	r1, r4
 800c29c:	4638      	mov	r0, r7
 800c29e:	f7ff ff13 	bl	800c0c8 <__multiply>
 800c2a2:	6020      	str	r0, [r4, #0]
 800c2a4:	f8c0 9000 	str.w	r9, [r0]
 800c2a8:	4604      	mov	r4, r0
 800c2aa:	e7e4      	b.n	800c276 <__pow5mult+0x6a>
 800c2ac:	4630      	mov	r0, r6
 800c2ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2b2:	bf00      	nop
 800c2b4:	0800dd60 	.word	0x0800dd60
 800c2b8:	0800dc2d 	.word	0x0800dc2d
 800c2bc:	0800dcad 	.word	0x0800dcad

0800c2c0 <__lshift>:
 800c2c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2c4:	460c      	mov	r4, r1
 800c2c6:	6849      	ldr	r1, [r1, #4]
 800c2c8:	6923      	ldr	r3, [r4, #16]
 800c2ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2ce:	68a3      	ldr	r3, [r4, #8]
 800c2d0:	4607      	mov	r7, r0
 800c2d2:	4691      	mov	r9, r2
 800c2d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2d8:	f108 0601 	add.w	r6, r8, #1
 800c2dc:	42b3      	cmp	r3, r6
 800c2de:	db0b      	blt.n	800c2f8 <__lshift+0x38>
 800c2e0:	4638      	mov	r0, r7
 800c2e2:	f7ff fde7 	bl	800beb4 <_Balloc>
 800c2e6:	4605      	mov	r5, r0
 800c2e8:	b948      	cbnz	r0, 800c2fe <__lshift+0x3e>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	4b28      	ldr	r3, [pc, #160]	@ (800c390 <__lshift+0xd0>)
 800c2ee:	4829      	ldr	r0, [pc, #164]	@ (800c394 <__lshift+0xd4>)
 800c2f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c2f4:	f000 fb84 	bl	800ca00 <__assert_func>
 800c2f8:	3101      	adds	r1, #1
 800c2fa:	005b      	lsls	r3, r3, #1
 800c2fc:	e7ee      	b.n	800c2dc <__lshift+0x1c>
 800c2fe:	2300      	movs	r3, #0
 800c300:	f100 0114 	add.w	r1, r0, #20
 800c304:	f100 0210 	add.w	r2, r0, #16
 800c308:	4618      	mov	r0, r3
 800c30a:	4553      	cmp	r3, sl
 800c30c:	db33      	blt.n	800c376 <__lshift+0xb6>
 800c30e:	6920      	ldr	r0, [r4, #16]
 800c310:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c314:	f104 0314 	add.w	r3, r4, #20
 800c318:	f019 091f 	ands.w	r9, r9, #31
 800c31c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c320:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c324:	d02b      	beq.n	800c37e <__lshift+0xbe>
 800c326:	f1c9 0e20 	rsb	lr, r9, #32
 800c32a:	468a      	mov	sl, r1
 800c32c:	2200      	movs	r2, #0
 800c32e:	6818      	ldr	r0, [r3, #0]
 800c330:	fa00 f009 	lsl.w	r0, r0, r9
 800c334:	4310      	orrs	r0, r2
 800c336:	f84a 0b04 	str.w	r0, [sl], #4
 800c33a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c33e:	459c      	cmp	ip, r3
 800c340:	fa22 f20e 	lsr.w	r2, r2, lr
 800c344:	d8f3      	bhi.n	800c32e <__lshift+0x6e>
 800c346:	ebac 0304 	sub.w	r3, ip, r4
 800c34a:	3b15      	subs	r3, #21
 800c34c:	f023 0303 	bic.w	r3, r3, #3
 800c350:	3304      	adds	r3, #4
 800c352:	f104 0015 	add.w	r0, r4, #21
 800c356:	4560      	cmp	r0, ip
 800c358:	bf88      	it	hi
 800c35a:	2304      	movhi	r3, #4
 800c35c:	50ca      	str	r2, [r1, r3]
 800c35e:	b10a      	cbz	r2, 800c364 <__lshift+0xa4>
 800c360:	f108 0602 	add.w	r6, r8, #2
 800c364:	3e01      	subs	r6, #1
 800c366:	4638      	mov	r0, r7
 800c368:	612e      	str	r6, [r5, #16]
 800c36a:	4621      	mov	r1, r4
 800c36c:	f7ff fde2 	bl	800bf34 <_Bfree>
 800c370:	4628      	mov	r0, r5
 800c372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c376:	f842 0f04 	str.w	r0, [r2, #4]!
 800c37a:	3301      	adds	r3, #1
 800c37c:	e7c5      	b.n	800c30a <__lshift+0x4a>
 800c37e:	3904      	subs	r1, #4
 800c380:	f853 2b04 	ldr.w	r2, [r3], #4
 800c384:	f841 2f04 	str.w	r2, [r1, #4]!
 800c388:	459c      	cmp	ip, r3
 800c38a:	d8f9      	bhi.n	800c380 <__lshift+0xc0>
 800c38c:	e7ea      	b.n	800c364 <__lshift+0xa4>
 800c38e:	bf00      	nop
 800c390:	0800dc9c 	.word	0x0800dc9c
 800c394:	0800dcad 	.word	0x0800dcad

0800c398 <__mcmp>:
 800c398:	690a      	ldr	r2, [r1, #16]
 800c39a:	4603      	mov	r3, r0
 800c39c:	6900      	ldr	r0, [r0, #16]
 800c39e:	1a80      	subs	r0, r0, r2
 800c3a0:	b530      	push	{r4, r5, lr}
 800c3a2:	d10e      	bne.n	800c3c2 <__mcmp+0x2a>
 800c3a4:	3314      	adds	r3, #20
 800c3a6:	3114      	adds	r1, #20
 800c3a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c3ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c3b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c3b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c3b8:	4295      	cmp	r5, r2
 800c3ba:	d003      	beq.n	800c3c4 <__mcmp+0x2c>
 800c3bc:	d205      	bcs.n	800c3ca <__mcmp+0x32>
 800c3be:	f04f 30ff 	mov.w	r0, #4294967295
 800c3c2:	bd30      	pop	{r4, r5, pc}
 800c3c4:	42a3      	cmp	r3, r4
 800c3c6:	d3f3      	bcc.n	800c3b0 <__mcmp+0x18>
 800c3c8:	e7fb      	b.n	800c3c2 <__mcmp+0x2a>
 800c3ca:	2001      	movs	r0, #1
 800c3cc:	e7f9      	b.n	800c3c2 <__mcmp+0x2a>
	...

0800c3d0 <__mdiff>:
 800c3d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3d4:	4689      	mov	r9, r1
 800c3d6:	4606      	mov	r6, r0
 800c3d8:	4611      	mov	r1, r2
 800c3da:	4648      	mov	r0, r9
 800c3dc:	4614      	mov	r4, r2
 800c3de:	f7ff ffdb 	bl	800c398 <__mcmp>
 800c3e2:	1e05      	subs	r5, r0, #0
 800c3e4:	d112      	bne.n	800c40c <__mdiff+0x3c>
 800c3e6:	4629      	mov	r1, r5
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	f7ff fd63 	bl	800beb4 <_Balloc>
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	b928      	cbnz	r0, 800c3fe <__mdiff+0x2e>
 800c3f2:	4b3f      	ldr	r3, [pc, #252]	@ (800c4f0 <__mdiff+0x120>)
 800c3f4:	f240 2137 	movw	r1, #567	@ 0x237
 800c3f8:	483e      	ldr	r0, [pc, #248]	@ (800c4f4 <__mdiff+0x124>)
 800c3fa:	f000 fb01 	bl	800ca00 <__assert_func>
 800c3fe:	2301      	movs	r3, #1
 800c400:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c404:	4610      	mov	r0, r2
 800c406:	b003      	add	sp, #12
 800c408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c40c:	bfbc      	itt	lt
 800c40e:	464b      	movlt	r3, r9
 800c410:	46a1      	movlt	r9, r4
 800c412:	4630      	mov	r0, r6
 800c414:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c418:	bfba      	itte	lt
 800c41a:	461c      	movlt	r4, r3
 800c41c:	2501      	movlt	r5, #1
 800c41e:	2500      	movge	r5, #0
 800c420:	f7ff fd48 	bl	800beb4 <_Balloc>
 800c424:	4602      	mov	r2, r0
 800c426:	b918      	cbnz	r0, 800c430 <__mdiff+0x60>
 800c428:	4b31      	ldr	r3, [pc, #196]	@ (800c4f0 <__mdiff+0x120>)
 800c42a:	f240 2145 	movw	r1, #581	@ 0x245
 800c42e:	e7e3      	b.n	800c3f8 <__mdiff+0x28>
 800c430:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c434:	6926      	ldr	r6, [r4, #16]
 800c436:	60c5      	str	r5, [r0, #12]
 800c438:	f109 0310 	add.w	r3, r9, #16
 800c43c:	f109 0514 	add.w	r5, r9, #20
 800c440:	f104 0e14 	add.w	lr, r4, #20
 800c444:	f100 0b14 	add.w	fp, r0, #20
 800c448:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c44c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c450:	9301      	str	r3, [sp, #4]
 800c452:	46d9      	mov	r9, fp
 800c454:	f04f 0c00 	mov.w	ip, #0
 800c458:	9b01      	ldr	r3, [sp, #4]
 800c45a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c45e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c462:	9301      	str	r3, [sp, #4]
 800c464:	fa1f f38a 	uxth.w	r3, sl
 800c468:	4619      	mov	r1, r3
 800c46a:	b283      	uxth	r3, r0
 800c46c:	1acb      	subs	r3, r1, r3
 800c46e:	0c00      	lsrs	r0, r0, #16
 800c470:	4463      	add	r3, ip
 800c472:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c476:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c47a:	b29b      	uxth	r3, r3
 800c47c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c480:	4576      	cmp	r6, lr
 800c482:	f849 3b04 	str.w	r3, [r9], #4
 800c486:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c48a:	d8e5      	bhi.n	800c458 <__mdiff+0x88>
 800c48c:	1b33      	subs	r3, r6, r4
 800c48e:	3b15      	subs	r3, #21
 800c490:	f023 0303 	bic.w	r3, r3, #3
 800c494:	3415      	adds	r4, #21
 800c496:	3304      	adds	r3, #4
 800c498:	42a6      	cmp	r6, r4
 800c49a:	bf38      	it	cc
 800c49c:	2304      	movcc	r3, #4
 800c49e:	441d      	add	r5, r3
 800c4a0:	445b      	add	r3, fp
 800c4a2:	461e      	mov	r6, r3
 800c4a4:	462c      	mov	r4, r5
 800c4a6:	4544      	cmp	r4, r8
 800c4a8:	d30e      	bcc.n	800c4c8 <__mdiff+0xf8>
 800c4aa:	f108 0103 	add.w	r1, r8, #3
 800c4ae:	1b49      	subs	r1, r1, r5
 800c4b0:	f021 0103 	bic.w	r1, r1, #3
 800c4b4:	3d03      	subs	r5, #3
 800c4b6:	45a8      	cmp	r8, r5
 800c4b8:	bf38      	it	cc
 800c4ba:	2100      	movcc	r1, #0
 800c4bc:	440b      	add	r3, r1
 800c4be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c4c2:	b191      	cbz	r1, 800c4ea <__mdiff+0x11a>
 800c4c4:	6117      	str	r7, [r2, #16]
 800c4c6:	e79d      	b.n	800c404 <__mdiff+0x34>
 800c4c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800c4cc:	46e6      	mov	lr, ip
 800c4ce:	0c08      	lsrs	r0, r1, #16
 800c4d0:	fa1c fc81 	uxtah	ip, ip, r1
 800c4d4:	4471      	add	r1, lr
 800c4d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c4da:	b289      	uxth	r1, r1
 800c4dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c4e0:	f846 1b04 	str.w	r1, [r6], #4
 800c4e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c4e8:	e7dd      	b.n	800c4a6 <__mdiff+0xd6>
 800c4ea:	3f01      	subs	r7, #1
 800c4ec:	e7e7      	b.n	800c4be <__mdiff+0xee>
 800c4ee:	bf00      	nop
 800c4f0:	0800dc9c 	.word	0x0800dc9c
 800c4f4:	0800dcad 	.word	0x0800dcad

0800c4f8 <__d2b>:
 800c4f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4fc:	460f      	mov	r7, r1
 800c4fe:	2101      	movs	r1, #1
 800c500:	ec59 8b10 	vmov	r8, r9, d0
 800c504:	4616      	mov	r6, r2
 800c506:	f7ff fcd5 	bl	800beb4 <_Balloc>
 800c50a:	4604      	mov	r4, r0
 800c50c:	b930      	cbnz	r0, 800c51c <__d2b+0x24>
 800c50e:	4602      	mov	r2, r0
 800c510:	4b23      	ldr	r3, [pc, #140]	@ (800c5a0 <__d2b+0xa8>)
 800c512:	4824      	ldr	r0, [pc, #144]	@ (800c5a4 <__d2b+0xac>)
 800c514:	f240 310f 	movw	r1, #783	@ 0x30f
 800c518:	f000 fa72 	bl	800ca00 <__assert_func>
 800c51c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c520:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c524:	b10d      	cbz	r5, 800c52a <__d2b+0x32>
 800c526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c52a:	9301      	str	r3, [sp, #4]
 800c52c:	f1b8 0300 	subs.w	r3, r8, #0
 800c530:	d023      	beq.n	800c57a <__d2b+0x82>
 800c532:	4668      	mov	r0, sp
 800c534:	9300      	str	r3, [sp, #0]
 800c536:	f7ff fd84 	bl	800c042 <__lo0bits>
 800c53a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c53e:	b1d0      	cbz	r0, 800c576 <__d2b+0x7e>
 800c540:	f1c0 0320 	rsb	r3, r0, #32
 800c544:	fa02 f303 	lsl.w	r3, r2, r3
 800c548:	430b      	orrs	r3, r1
 800c54a:	40c2      	lsrs	r2, r0
 800c54c:	6163      	str	r3, [r4, #20]
 800c54e:	9201      	str	r2, [sp, #4]
 800c550:	9b01      	ldr	r3, [sp, #4]
 800c552:	61a3      	str	r3, [r4, #24]
 800c554:	2b00      	cmp	r3, #0
 800c556:	bf0c      	ite	eq
 800c558:	2201      	moveq	r2, #1
 800c55a:	2202      	movne	r2, #2
 800c55c:	6122      	str	r2, [r4, #16]
 800c55e:	b1a5      	cbz	r5, 800c58a <__d2b+0x92>
 800c560:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c564:	4405      	add	r5, r0
 800c566:	603d      	str	r5, [r7, #0]
 800c568:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c56c:	6030      	str	r0, [r6, #0]
 800c56e:	4620      	mov	r0, r4
 800c570:	b003      	add	sp, #12
 800c572:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c576:	6161      	str	r1, [r4, #20]
 800c578:	e7ea      	b.n	800c550 <__d2b+0x58>
 800c57a:	a801      	add	r0, sp, #4
 800c57c:	f7ff fd61 	bl	800c042 <__lo0bits>
 800c580:	9b01      	ldr	r3, [sp, #4]
 800c582:	6163      	str	r3, [r4, #20]
 800c584:	3020      	adds	r0, #32
 800c586:	2201      	movs	r2, #1
 800c588:	e7e8      	b.n	800c55c <__d2b+0x64>
 800c58a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c58e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c592:	6038      	str	r0, [r7, #0]
 800c594:	6918      	ldr	r0, [r3, #16]
 800c596:	f7ff fd35 	bl	800c004 <__hi0bits>
 800c59a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c59e:	e7e5      	b.n	800c56c <__d2b+0x74>
 800c5a0:	0800dc9c 	.word	0x0800dc9c
 800c5a4:	0800dcad 	.word	0x0800dcad

0800c5a8 <__ssputs_r>:
 800c5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5ac:	688e      	ldr	r6, [r1, #8]
 800c5ae:	461f      	mov	r7, r3
 800c5b0:	42be      	cmp	r6, r7
 800c5b2:	680b      	ldr	r3, [r1, #0]
 800c5b4:	4682      	mov	sl, r0
 800c5b6:	460c      	mov	r4, r1
 800c5b8:	4690      	mov	r8, r2
 800c5ba:	d82d      	bhi.n	800c618 <__ssputs_r+0x70>
 800c5bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c5c4:	d026      	beq.n	800c614 <__ssputs_r+0x6c>
 800c5c6:	6965      	ldr	r5, [r4, #20]
 800c5c8:	6909      	ldr	r1, [r1, #16]
 800c5ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5ce:	eba3 0901 	sub.w	r9, r3, r1
 800c5d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5d6:	1c7b      	adds	r3, r7, #1
 800c5d8:	444b      	add	r3, r9
 800c5da:	106d      	asrs	r5, r5, #1
 800c5dc:	429d      	cmp	r5, r3
 800c5de:	bf38      	it	cc
 800c5e0:	461d      	movcc	r5, r3
 800c5e2:	0553      	lsls	r3, r2, #21
 800c5e4:	d527      	bpl.n	800c636 <__ssputs_r+0x8e>
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	f7fd ff12 	bl	800a410 <_malloc_r>
 800c5ec:	4606      	mov	r6, r0
 800c5ee:	b360      	cbz	r0, 800c64a <__ssputs_r+0xa2>
 800c5f0:	6921      	ldr	r1, [r4, #16]
 800c5f2:	464a      	mov	r2, r9
 800c5f4:	f000 f9f6 	bl	800c9e4 <memcpy>
 800c5f8:	89a3      	ldrh	r3, [r4, #12]
 800c5fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c5fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c602:	81a3      	strh	r3, [r4, #12]
 800c604:	6126      	str	r6, [r4, #16]
 800c606:	6165      	str	r5, [r4, #20]
 800c608:	444e      	add	r6, r9
 800c60a:	eba5 0509 	sub.w	r5, r5, r9
 800c60e:	6026      	str	r6, [r4, #0]
 800c610:	60a5      	str	r5, [r4, #8]
 800c612:	463e      	mov	r6, r7
 800c614:	42be      	cmp	r6, r7
 800c616:	d900      	bls.n	800c61a <__ssputs_r+0x72>
 800c618:	463e      	mov	r6, r7
 800c61a:	6820      	ldr	r0, [r4, #0]
 800c61c:	4632      	mov	r2, r6
 800c61e:	4641      	mov	r1, r8
 800c620:	f000 f9c6 	bl	800c9b0 <memmove>
 800c624:	68a3      	ldr	r3, [r4, #8]
 800c626:	1b9b      	subs	r3, r3, r6
 800c628:	60a3      	str	r3, [r4, #8]
 800c62a:	6823      	ldr	r3, [r4, #0]
 800c62c:	4433      	add	r3, r6
 800c62e:	6023      	str	r3, [r4, #0]
 800c630:	2000      	movs	r0, #0
 800c632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c636:	462a      	mov	r2, r5
 800c638:	f000 fa26 	bl	800ca88 <_realloc_r>
 800c63c:	4606      	mov	r6, r0
 800c63e:	2800      	cmp	r0, #0
 800c640:	d1e0      	bne.n	800c604 <__ssputs_r+0x5c>
 800c642:	6921      	ldr	r1, [r4, #16]
 800c644:	4650      	mov	r0, sl
 800c646:	f7ff fbeb 	bl	800be20 <_free_r>
 800c64a:	230c      	movs	r3, #12
 800c64c:	f8ca 3000 	str.w	r3, [sl]
 800c650:	89a3      	ldrh	r3, [r4, #12]
 800c652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c656:	81a3      	strh	r3, [r4, #12]
 800c658:	f04f 30ff 	mov.w	r0, #4294967295
 800c65c:	e7e9      	b.n	800c632 <__ssputs_r+0x8a>
	...

0800c660 <_svfiprintf_r>:
 800c660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c664:	4698      	mov	r8, r3
 800c666:	898b      	ldrh	r3, [r1, #12]
 800c668:	061b      	lsls	r3, r3, #24
 800c66a:	b09d      	sub	sp, #116	@ 0x74
 800c66c:	4607      	mov	r7, r0
 800c66e:	460d      	mov	r5, r1
 800c670:	4614      	mov	r4, r2
 800c672:	d510      	bpl.n	800c696 <_svfiprintf_r+0x36>
 800c674:	690b      	ldr	r3, [r1, #16]
 800c676:	b973      	cbnz	r3, 800c696 <_svfiprintf_r+0x36>
 800c678:	2140      	movs	r1, #64	@ 0x40
 800c67a:	f7fd fec9 	bl	800a410 <_malloc_r>
 800c67e:	6028      	str	r0, [r5, #0]
 800c680:	6128      	str	r0, [r5, #16]
 800c682:	b930      	cbnz	r0, 800c692 <_svfiprintf_r+0x32>
 800c684:	230c      	movs	r3, #12
 800c686:	603b      	str	r3, [r7, #0]
 800c688:	f04f 30ff 	mov.w	r0, #4294967295
 800c68c:	b01d      	add	sp, #116	@ 0x74
 800c68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c692:	2340      	movs	r3, #64	@ 0x40
 800c694:	616b      	str	r3, [r5, #20]
 800c696:	2300      	movs	r3, #0
 800c698:	9309      	str	r3, [sp, #36]	@ 0x24
 800c69a:	2320      	movs	r3, #32
 800c69c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6a4:	2330      	movs	r3, #48	@ 0x30
 800c6a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c844 <_svfiprintf_r+0x1e4>
 800c6aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c6ae:	f04f 0901 	mov.w	r9, #1
 800c6b2:	4623      	mov	r3, r4
 800c6b4:	469a      	mov	sl, r3
 800c6b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6ba:	b10a      	cbz	r2, 800c6c0 <_svfiprintf_r+0x60>
 800c6bc:	2a25      	cmp	r2, #37	@ 0x25
 800c6be:	d1f9      	bne.n	800c6b4 <_svfiprintf_r+0x54>
 800c6c0:	ebba 0b04 	subs.w	fp, sl, r4
 800c6c4:	d00b      	beq.n	800c6de <_svfiprintf_r+0x7e>
 800c6c6:	465b      	mov	r3, fp
 800c6c8:	4622      	mov	r2, r4
 800c6ca:	4629      	mov	r1, r5
 800c6cc:	4638      	mov	r0, r7
 800c6ce:	f7ff ff6b 	bl	800c5a8 <__ssputs_r>
 800c6d2:	3001      	adds	r0, #1
 800c6d4:	f000 80a7 	beq.w	800c826 <_svfiprintf_r+0x1c6>
 800c6d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6da:	445a      	add	r2, fp
 800c6dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6de:	f89a 3000 	ldrb.w	r3, [sl]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	f000 809f 	beq.w	800c826 <_svfiprintf_r+0x1c6>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6f2:	f10a 0a01 	add.w	sl, sl, #1
 800c6f6:	9304      	str	r3, [sp, #16]
 800c6f8:	9307      	str	r3, [sp, #28]
 800c6fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c6fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800c700:	4654      	mov	r4, sl
 800c702:	2205      	movs	r2, #5
 800c704:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c708:	484e      	ldr	r0, [pc, #312]	@ (800c844 <_svfiprintf_r+0x1e4>)
 800c70a:	f7f3 fd61 	bl	80001d0 <memchr>
 800c70e:	9a04      	ldr	r2, [sp, #16]
 800c710:	b9d8      	cbnz	r0, 800c74a <_svfiprintf_r+0xea>
 800c712:	06d0      	lsls	r0, r2, #27
 800c714:	bf44      	itt	mi
 800c716:	2320      	movmi	r3, #32
 800c718:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c71c:	0711      	lsls	r1, r2, #28
 800c71e:	bf44      	itt	mi
 800c720:	232b      	movmi	r3, #43	@ 0x2b
 800c722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c726:	f89a 3000 	ldrb.w	r3, [sl]
 800c72a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c72c:	d015      	beq.n	800c75a <_svfiprintf_r+0xfa>
 800c72e:	9a07      	ldr	r2, [sp, #28]
 800c730:	4654      	mov	r4, sl
 800c732:	2000      	movs	r0, #0
 800c734:	f04f 0c0a 	mov.w	ip, #10
 800c738:	4621      	mov	r1, r4
 800c73a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c73e:	3b30      	subs	r3, #48	@ 0x30
 800c740:	2b09      	cmp	r3, #9
 800c742:	d94b      	bls.n	800c7dc <_svfiprintf_r+0x17c>
 800c744:	b1b0      	cbz	r0, 800c774 <_svfiprintf_r+0x114>
 800c746:	9207      	str	r2, [sp, #28]
 800c748:	e014      	b.n	800c774 <_svfiprintf_r+0x114>
 800c74a:	eba0 0308 	sub.w	r3, r0, r8
 800c74e:	fa09 f303 	lsl.w	r3, r9, r3
 800c752:	4313      	orrs	r3, r2
 800c754:	9304      	str	r3, [sp, #16]
 800c756:	46a2      	mov	sl, r4
 800c758:	e7d2      	b.n	800c700 <_svfiprintf_r+0xa0>
 800c75a:	9b03      	ldr	r3, [sp, #12]
 800c75c:	1d19      	adds	r1, r3, #4
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	9103      	str	r1, [sp, #12]
 800c762:	2b00      	cmp	r3, #0
 800c764:	bfbb      	ittet	lt
 800c766:	425b      	neglt	r3, r3
 800c768:	f042 0202 	orrlt.w	r2, r2, #2
 800c76c:	9307      	strge	r3, [sp, #28]
 800c76e:	9307      	strlt	r3, [sp, #28]
 800c770:	bfb8      	it	lt
 800c772:	9204      	strlt	r2, [sp, #16]
 800c774:	7823      	ldrb	r3, [r4, #0]
 800c776:	2b2e      	cmp	r3, #46	@ 0x2e
 800c778:	d10a      	bne.n	800c790 <_svfiprintf_r+0x130>
 800c77a:	7863      	ldrb	r3, [r4, #1]
 800c77c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c77e:	d132      	bne.n	800c7e6 <_svfiprintf_r+0x186>
 800c780:	9b03      	ldr	r3, [sp, #12]
 800c782:	1d1a      	adds	r2, r3, #4
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	9203      	str	r2, [sp, #12]
 800c788:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c78c:	3402      	adds	r4, #2
 800c78e:	9305      	str	r3, [sp, #20]
 800c790:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c854 <_svfiprintf_r+0x1f4>
 800c794:	7821      	ldrb	r1, [r4, #0]
 800c796:	2203      	movs	r2, #3
 800c798:	4650      	mov	r0, sl
 800c79a:	f7f3 fd19 	bl	80001d0 <memchr>
 800c79e:	b138      	cbz	r0, 800c7b0 <_svfiprintf_r+0x150>
 800c7a0:	9b04      	ldr	r3, [sp, #16]
 800c7a2:	eba0 000a 	sub.w	r0, r0, sl
 800c7a6:	2240      	movs	r2, #64	@ 0x40
 800c7a8:	4082      	lsls	r2, r0
 800c7aa:	4313      	orrs	r3, r2
 800c7ac:	3401      	adds	r4, #1
 800c7ae:	9304      	str	r3, [sp, #16]
 800c7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7b4:	4824      	ldr	r0, [pc, #144]	@ (800c848 <_svfiprintf_r+0x1e8>)
 800c7b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c7ba:	2206      	movs	r2, #6
 800c7bc:	f7f3 fd08 	bl	80001d0 <memchr>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	d036      	beq.n	800c832 <_svfiprintf_r+0x1d2>
 800c7c4:	4b21      	ldr	r3, [pc, #132]	@ (800c84c <_svfiprintf_r+0x1ec>)
 800c7c6:	bb1b      	cbnz	r3, 800c810 <_svfiprintf_r+0x1b0>
 800c7c8:	9b03      	ldr	r3, [sp, #12]
 800c7ca:	3307      	adds	r3, #7
 800c7cc:	f023 0307 	bic.w	r3, r3, #7
 800c7d0:	3308      	adds	r3, #8
 800c7d2:	9303      	str	r3, [sp, #12]
 800c7d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7d6:	4433      	add	r3, r6
 800c7d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7da:	e76a      	b.n	800c6b2 <_svfiprintf_r+0x52>
 800c7dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7e0:	460c      	mov	r4, r1
 800c7e2:	2001      	movs	r0, #1
 800c7e4:	e7a8      	b.n	800c738 <_svfiprintf_r+0xd8>
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	3401      	adds	r4, #1
 800c7ea:	9305      	str	r3, [sp, #20]
 800c7ec:	4619      	mov	r1, r3
 800c7ee:	f04f 0c0a 	mov.w	ip, #10
 800c7f2:	4620      	mov	r0, r4
 800c7f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7f8:	3a30      	subs	r2, #48	@ 0x30
 800c7fa:	2a09      	cmp	r2, #9
 800c7fc:	d903      	bls.n	800c806 <_svfiprintf_r+0x1a6>
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d0c6      	beq.n	800c790 <_svfiprintf_r+0x130>
 800c802:	9105      	str	r1, [sp, #20]
 800c804:	e7c4      	b.n	800c790 <_svfiprintf_r+0x130>
 800c806:	fb0c 2101 	mla	r1, ip, r1, r2
 800c80a:	4604      	mov	r4, r0
 800c80c:	2301      	movs	r3, #1
 800c80e:	e7f0      	b.n	800c7f2 <_svfiprintf_r+0x192>
 800c810:	ab03      	add	r3, sp, #12
 800c812:	9300      	str	r3, [sp, #0]
 800c814:	462a      	mov	r2, r5
 800c816:	4b0e      	ldr	r3, [pc, #56]	@ (800c850 <_svfiprintf_r+0x1f0>)
 800c818:	a904      	add	r1, sp, #16
 800c81a:	4638      	mov	r0, r7
 800c81c:	f7fd ff24 	bl	800a668 <_printf_float>
 800c820:	1c42      	adds	r2, r0, #1
 800c822:	4606      	mov	r6, r0
 800c824:	d1d6      	bne.n	800c7d4 <_svfiprintf_r+0x174>
 800c826:	89ab      	ldrh	r3, [r5, #12]
 800c828:	065b      	lsls	r3, r3, #25
 800c82a:	f53f af2d 	bmi.w	800c688 <_svfiprintf_r+0x28>
 800c82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c830:	e72c      	b.n	800c68c <_svfiprintf_r+0x2c>
 800c832:	ab03      	add	r3, sp, #12
 800c834:	9300      	str	r3, [sp, #0]
 800c836:	462a      	mov	r2, r5
 800c838:	4b05      	ldr	r3, [pc, #20]	@ (800c850 <_svfiprintf_r+0x1f0>)
 800c83a:	a904      	add	r1, sp, #16
 800c83c:	4638      	mov	r0, r7
 800c83e:	f7fe f9ab 	bl	800ab98 <_printf_i>
 800c842:	e7ed      	b.n	800c820 <_svfiprintf_r+0x1c0>
 800c844:	0800dd06 	.word	0x0800dd06
 800c848:	0800dd10 	.word	0x0800dd10
 800c84c:	0800a669 	.word	0x0800a669
 800c850:	0800c5a9 	.word	0x0800c5a9
 800c854:	0800dd0c 	.word	0x0800dd0c

0800c858 <__sflush_r>:
 800c858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c860:	0716      	lsls	r6, r2, #28
 800c862:	4605      	mov	r5, r0
 800c864:	460c      	mov	r4, r1
 800c866:	d454      	bmi.n	800c912 <__sflush_r+0xba>
 800c868:	684b      	ldr	r3, [r1, #4]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	dc02      	bgt.n	800c874 <__sflush_r+0x1c>
 800c86e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c870:	2b00      	cmp	r3, #0
 800c872:	dd48      	ble.n	800c906 <__sflush_r+0xae>
 800c874:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c876:	2e00      	cmp	r6, #0
 800c878:	d045      	beq.n	800c906 <__sflush_r+0xae>
 800c87a:	2300      	movs	r3, #0
 800c87c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c880:	682f      	ldr	r7, [r5, #0]
 800c882:	6a21      	ldr	r1, [r4, #32]
 800c884:	602b      	str	r3, [r5, #0]
 800c886:	d030      	beq.n	800c8ea <__sflush_r+0x92>
 800c888:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c88a:	89a3      	ldrh	r3, [r4, #12]
 800c88c:	0759      	lsls	r1, r3, #29
 800c88e:	d505      	bpl.n	800c89c <__sflush_r+0x44>
 800c890:	6863      	ldr	r3, [r4, #4]
 800c892:	1ad2      	subs	r2, r2, r3
 800c894:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c896:	b10b      	cbz	r3, 800c89c <__sflush_r+0x44>
 800c898:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c89a:	1ad2      	subs	r2, r2, r3
 800c89c:	2300      	movs	r3, #0
 800c89e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c8a0:	6a21      	ldr	r1, [r4, #32]
 800c8a2:	4628      	mov	r0, r5
 800c8a4:	47b0      	blx	r6
 800c8a6:	1c43      	adds	r3, r0, #1
 800c8a8:	89a3      	ldrh	r3, [r4, #12]
 800c8aa:	d106      	bne.n	800c8ba <__sflush_r+0x62>
 800c8ac:	6829      	ldr	r1, [r5, #0]
 800c8ae:	291d      	cmp	r1, #29
 800c8b0:	d82b      	bhi.n	800c90a <__sflush_r+0xb2>
 800c8b2:	4a2a      	ldr	r2, [pc, #168]	@ (800c95c <__sflush_r+0x104>)
 800c8b4:	40ca      	lsrs	r2, r1
 800c8b6:	07d6      	lsls	r6, r2, #31
 800c8b8:	d527      	bpl.n	800c90a <__sflush_r+0xb2>
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	6062      	str	r2, [r4, #4]
 800c8be:	04d9      	lsls	r1, r3, #19
 800c8c0:	6922      	ldr	r2, [r4, #16]
 800c8c2:	6022      	str	r2, [r4, #0]
 800c8c4:	d504      	bpl.n	800c8d0 <__sflush_r+0x78>
 800c8c6:	1c42      	adds	r2, r0, #1
 800c8c8:	d101      	bne.n	800c8ce <__sflush_r+0x76>
 800c8ca:	682b      	ldr	r3, [r5, #0]
 800c8cc:	b903      	cbnz	r3, 800c8d0 <__sflush_r+0x78>
 800c8ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800c8d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c8d2:	602f      	str	r7, [r5, #0]
 800c8d4:	b1b9      	cbz	r1, 800c906 <__sflush_r+0xae>
 800c8d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8da:	4299      	cmp	r1, r3
 800c8dc:	d002      	beq.n	800c8e4 <__sflush_r+0x8c>
 800c8de:	4628      	mov	r0, r5
 800c8e0:	f7ff fa9e 	bl	800be20 <_free_r>
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c8e8:	e00d      	b.n	800c906 <__sflush_r+0xae>
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	4628      	mov	r0, r5
 800c8ee:	47b0      	blx	r6
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	1c50      	adds	r0, r2, #1
 800c8f4:	d1c9      	bne.n	800c88a <__sflush_r+0x32>
 800c8f6:	682b      	ldr	r3, [r5, #0]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d0c6      	beq.n	800c88a <__sflush_r+0x32>
 800c8fc:	2b1d      	cmp	r3, #29
 800c8fe:	d001      	beq.n	800c904 <__sflush_r+0xac>
 800c900:	2b16      	cmp	r3, #22
 800c902:	d11e      	bne.n	800c942 <__sflush_r+0xea>
 800c904:	602f      	str	r7, [r5, #0]
 800c906:	2000      	movs	r0, #0
 800c908:	e022      	b.n	800c950 <__sflush_r+0xf8>
 800c90a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c90e:	b21b      	sxth	r3, r3
 800c910:	e01b      	b.n	800c94a <__sflush_r+0xf2>
 800c912:	690f      	ldr	r7, [r1, #16]
 800c914:	2f00      	cmp	r7, #0
 800c916:	d0f6      	beq.n	800c906 <__sflush_r+0xae>
 800c918:	0793      	lsls	r3, r2, #30
 800c91a:	680e      	ldr	r6, [r1, #0]
 800c91c:	bf08      	it	eq
 800c91e:	694b      	ldreq	r3, [r1, #20]
 800c920:	600f      	str	r7, [r1, #0]
 800c922:	bf18      	it	ne
 800c924:	2300      	movne	r3, #0
 800c926:	eba6 0807 	sub.w	r8, r6, r7
 800c92a:	608b      	str	r3, [r1, #8]
 800c92c:	f1b8 0f00 	cmp.w	r8, #0
 800c930:	dde9      	ble.n	800c906 <__sflush_r+0xae>
 800c932:	6a21      	ldr	r1, [r4, #32]
 800c934:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c936:	4643      	mov	r3, r8
 800c938:	463a      	mov	r2, r7
 800c93a:	4628      	mov	r0, r5
 800c93c:	47b0      	blx	r6
 800c93e:	2800      	cmp	r0, #0
 800c940:	dc08      	bgt.n	800c954 <__sflush_r+0xfc>
 800c942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c94a:	81a3      	strh	r3, [r4, #12]
 800c94c:	f04f 30ff 	mov.w	r0, #4294967295
 800c950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c954:	4407      	add	r7, r0
 800c956:	eba8 0800 	sub.w	r8, r8, r0
 800c95a:	e7e7      	b.n	800c92c <__sflush_r+0xd4>
 800c95c:	20400001 	.word	0x20400001

0800c960 <_fflush_r>:
 800c960:	b538      	push	{r3, r4, r5, lr}
 800c962:	690b      	ldr	r3, [r1, #16]
 800c964:	4605      	mov	r5, r0
 800c966:	460c      	mov	r4, r1
 800c968:	b913      	cbnz	r3, 800c970 <_fflush_r+0x10>
 800c96a:	2500      	movs	r5, #0
 800c96c:	4628      	mov	r0, r5
 800c96e:	bd38      	pop	{r3, r4, r5, pc}
 800c970:	b118      	cbz	r0, 800c97a <_fflush_r+0x1a>
 800c972:	6a03      	ldr	r3, [r0, #32]
 800c974:	b90b      	cbnz	r3, 800c97a <_fflush_r+0x1a>
 800c976:	f7fe fab9 	bl	800aeec <__sinit>
 800c97a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d0f3      	beq.n	800c96a <_fflush_r+0xa>
 800c982:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c984:	07d0      	lsls	r0, r2, #31
 800c986:	d404      	bmi.n	800c992 <_fflush_r+0x32>
 800c988:	0599      	lsls	r1, r3, #22
 800c98a:	d402      	bmi.n	800c992 <_fflush_r+0x32>
 800c98c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c98e:	f7fe fbea 	bl	800b166 <__retarget_lock_acquire_recursive>
 800c992:	4628      	mov	r0, r5
 800c994:	4621      	mov	r1, r4
 800c996:	f7ff ff5f 	bl	800c858 <__sflush_r>
 800c99a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c99c:	07da      	lsls	r2, r3, #31
 800c99e:	4605      	mov	r5, r0
 800c9a0:	d4e4      	bmi.n	800c96c <_fflush_r+0xc>
 800c9a2:	89a3      	ldrh	r3, [r4, #12]
 800c9a4:	059b      	lsls	r3, r3, #22
 800c9a6:	d4e1      	bmi.n	800c96c <_fflush_r+0xc>
 800c9a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c9aa:	f7fe fbdd 	bl	800b168 <__retarget_lock_release_recursive>
 800c9ae:	e7dd      	b.n	800c96c <_fflush_r+0xc>

0800c9b0 <memmove>:
 800c9b0:	4288      	cmp	r0, r1
 800c9b2:	b510      	push	{r4, lr}
 800c9b4:	eb01 0402 	add.w	r4, r1, r2
 800c9b8:	d902      	bls.n	800c9c0 <memmove+0x10>
 800c9ba:	4284      	cmp	r4, r0
 800c9bc:	4623      	mov	r3, r4
 800c9be:	d807      	bhi.n	800c9d0 <memmove+0x20>
 800c9c0:	1e43      	subs	r3, r0, #1
 800c9c2:	42a1      	cmp	r1, r4
 800c9c4:	d008      	beq.n	800c9d8 <memmove+0x28>
 800c9c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9ce:	e7f8      	b.n	800c9c2 <memmove+0x12>
 800c9d0:	4402      	add	r2, r0
 800c9d2:	4601      	mov	r1, r0
 800c9d4:	428a      	cmp	r2, r1
 800c9d6:	d100      	bne.n	800c9da <memmove+0x2a>
 800c9d8:	bd10      	pop	{r4, pc}
 800c9da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9e2:	e7f7      	b.n	800c9d4 <memmove+0x24>

0800c9e4 <memcpy>:
 800c9e4:	440a      	add	r2, r1
 800c9e6:	4291      	cmp	r1, r2
 800c9e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c9ec:	d100      	bne.n	800c9f0 <memcpy+0xc>
 800c9ee:	4770      	bx	lr
 800c9f0:	b510      	push	{r4, lr}
 800c9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9fa:	4291      	cmp	r1, r2
 800c9fc:	d1f9      	bne.n	800c9f2 <memcpy+0xe>
 800c9fe:	bd10      	pop	{r4, pc}

0800ca00 <__assert_func>:
 800ca00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca02:	4614      	mov	r4, r2
 800ca04:	461a      	mov	r2, r3
 800ca06:	4b09      	ldr	r3, [pc, #36]	@ (800ca2c <__assert_func+0x2c>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	4605      	mov	r5, r0
 800ca0c:	68d8      	ldr	r0, [r3, #12]
 800ca0e:	b14c      	cbz	r4, 800ca24 <__assert_func+0x24>
 800ca10:	4b07      	ldr	r3, [pc, #28]	@ (800ca30 <__assert_func+0x30>)
 800ca12:	9100      	str	r1, [sp, #0]
 800ca14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca18:	4906      	ldr	r1, [pc, #24]	@ (800ca34 <__assert_func+0x34>)
 800ca1a:	462b      	mov	r3, r5
 800ca1c:	f000 f870 	bl	800cb00 <fiprintf>
 800ca20:	f000 f880 	bl	800cb24 <abort>
 800ca24:	4b04      	ldr	r3, [pc, #16]	@ (800ca38 <__assert_func+0x38>)
 800ca26:	461c      	mov	r4, r3
 800ca28:	e7f3      	b.n	800ca12 <__assert_func+0x12>
 800ca2a:	bf00      	nop
 800ca2c:	2000003c 	.word	0x2000003c
 800ca30:	0800dd21 	.word	0x0800dd21
 800ca34:	0800dd2e 	.word	0x0800dd2e
 800ca38:	0800dd5c 	.word	0x0800dd5c

0800ca3c <_calloc_r>:
 800ca3c:	b570      	push	{r4, r5, r6, lr}
 800ca3e:	fba1 5402 	umull	r5, r4, r1, r2
 800ca42:	b934      	cbnz	r4, 800ca52 <_calloc_r+0x16>
 800ca44:	4629      	mov	r1, r5
 800ca46:	f7fd fce3 	bl	800a410 <_malloc_r>
 800ca4a:	4606      	mov	r6, r0
 800ca4c:	b928      	cbnz	r0, 800ca5a <_calloc_r+0x1e>
 800ca4e:	4630      	mov	r0, r6
 800ca50:	bd70      	pop	{r4, r5, r6, pc}
 800ca52:	220c      	movs	r2, #12
 800ca54:	6002      	str	r2, [r0, #0]
 800ca56:	2600      	movs	r6, #0
 800ca58:	e7f9      	b.n	800ca4e <_calloc_r+0x12>
 800ca5a:	462a      	mov	r2, r5
 800ca5c:	4621      	mov	r1, r4
 800ca5e:	f7fe faf4 	bl	800b04a <memset>
 800ca62:	e7f4      	b.n	800ca4e <_calloc_r+0x12>

0800ca64 <__ascii_mbtowc>:
 800ca64:	b082      	sub	sp, #8
 800ca66:	b901      	cbnz	r1, 800ca6a <__ascii_mbtowc+0x6>
 800ca68:	a901      	add	r1, sp, #4
 800ca6a:	b142      	cbz	r2, 800ca7e <__ascii_mbtowc+0x1a>
 800ca6c:	b14b      	cbz	r3, 800ca82 <__ascii_mbtowc+0x1e>
 800ca6e:	7813      	ldrb	r3, [r2, #0]
 800ca70:	600b      	str	r3, [r1, #0]
 800ca72:	7812      	ldrb	r2, [r2, #0]
 800ca74:	1e10      	subs	r0, r2, #0
 800ca76:	bf18      	it	ne
 800ca78:	2001      	movne	r0, #1
 800ca7a:	b002      	add	sp, #8
 800ca7c:	4770      	bx	lr
 800ca7e:	4610      	mov	r0, r2
 800ca80:	e7fb      	b.n	800ca7a <__ascii_mbtowc+0x16>
 800ca82:	f06f 0001 	mvn.w	r0, #1
 800ca86:	e7f8      	b.n	800ca7a <__ascii_mbtowc+0x16>

0800ca88 <_realloc_r>:
 800ca88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca8c:	4607      	mov	r7, r0
 800ca8e:	4614      	mov	r4, r2
 800ca90:	460d      	mov	r5, r1
 800ca92:	b921      	cbnz	r1, 800ca9e <_realloc_r+0x16>
 800ca94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca98:	4611      	mov	r1, r2
 800ca9a:	f7fd bcb9 	b.w	800a410 <_malloc_r>
 800ca9e:	b92a      	cbnz	r2, 800caac <_realloc_r+0x24>
 800caa0:	f7ff f9be 	bl	800be20 <_free_r>
 800caa4:	4625      	mov	r5, r4
 800caa6:	4628      	mov	r0, r5
 800caa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caac:	f000 f841 	bl	800cb32 <_malloc_usable_size_r>
 800cab0:	4284      	cmp	r4, r0
 800cab2:	4606      	mov	r6, r0
 800cab4:	d802      	bhi.n	800cabc <_realloc_r+0x34>
 800cab6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800caba:	d8f4      	bhi.n	800caa6 <_realloc_r+0x1e>
 800cabc:	4621      	mov	r1, r4
 800cabe:	4638      	mov	r0, r7
 800cac0:	f7fd fca6 	bl	800a410 <_malloc_r>
 800cac4:	4680      	mov	r8, r0
 800cac6:	b908      	cbnz	r0, 800cacc <_realloc_r+0x44>
 800cac8:	4645      	mov	r5, r8
 800caca:	e7ec      	b.n	800caa6 <_realloc_r+0x1e>
 800cacc:	42b4      	cmp	r4, r6
 800cace:	4622      	mov	r2, r4
 800cad0:	4629      	mov	r1, r5
 800cad2:	bf28      	it	cs
 800cad4:	4632      	movcs	r2, r6
 800cad6:	f7ff ff85 	bl	800c9e4 <memcpy>
 800cada:	4629      	mov	r1, r5
 800cadc:	4638      	mov	r0, r7
 800cade:	f7ff f99f 	bl	800be20 <_free_r>
 800cae2:	e7f1      	b.n	800cac8 <_realloc_r+0x40>

0800cae4 <__ascii_wctomb>:
 800cae4:	4603      	mov	r3, r0
 800cae6:	4608      	mov	r0, r1
 800cae8:	b141      	cbz	r1, 800cafc <__ascii_wctomb+0x18>
 800caea:	2aff      	cmp	r2, #255	@ 0xff
 800caec:	d904      	bls.n	800caf8 <__ascii_wctomb+0x14>
 800caee:	228a      	movs	r2, #138	@ 0x8a
 800caf0:	601a      	str	r2, [r3, #0]
 800caf2:	f04f 30ff 	mov.w	r0, #4294967295
 800caf6:	4770      	bx	lr
 800caf8:	700a      	strb	r2, [r1, #0]
 800cafa:	2001      	movs	r0, #1
 800cafc:	4770      	bx	lr
	...

0800cb00 <fiprintf>:
 800cb00:	b40e      	push	{r1, r2, r3}
 800cb02:	b503      	push	{r0, r1, lr}
 800cb04:	4601      	mov	r1, r0
 800cb06:	ab03      	add	r3, sp, #12
 800cb08:	4805      	ldr	r0, [pc, #20]	@ (800cb20 <fiprintf+0x20>)
 800cb0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb0e:	6800      	ldr	r0, [r0, #0]
 800cb10:	9301      	str	r3, [sp, #4]
 800cb12:	f000 f83f 	bl	800cb94 <_vfiprintf_r>
 800cb16:	b002      	add	sp, #8
 800cb18:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb1c:	b003      	add	sp, #12
 800cb1e:	4770      	bx	lr
 800cb20:	2000003c 	.word	0x2000003c

0800cb24 <abort>:
 800cb24:	b508      	push	{r3, lr}
 800cb26:	2006      	movs	r0, #6
 800cb28:	f000 fa08 	bl	800cf3c <raise>
 800cb2c:	2001      	movs	r0, #1
 800cb2e:	f7f5 f9a7 	bl	8001e80 <_exit>

0800cb32 <_malloc_usable_size_r>:
 800cb32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb36:	1f18      	subs	r0, r3, #4
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	bfbc      	itt	lt
 800cb3c:	580b      	ldrlt	r3, [r1, r0]
 800cb3e:	18c0      	addlt	r0, r0, r3
 800cb40:	4770      	bx	lr

0800cb42 <__sfputc_r>:
 800cb42:	6893      	ldr	r3, [r2, #8]
 800cb44:	3b01      	subs	r3, #1
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	b410      	push	{r4}
 800cb4a:	6093      	str	r3, [r2, #8]
 800cb4c:	da08      	bge.n	800cb60 <__sfputc_r+0x1e>
 800cb4e:	6994      	ldr	r4, [r2, #24]
 800cb50:	42a3      	cmp	r3, r4
 800cb52:	db01      	blt.n	800cb58 <__sfputc_r+0x16>
 800cb54:	290a      	cmp	r1, #10
 800cb56:	d103      	bne.n	800cb60 <__sfputc_r+0x1e>
 800cb58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb5c:	f000 b932 	b.w	800cdc4 <__swbuf_r>
 800cb60:	6813      	ldr	r3, [r2, #0]
 800cb62:	1c58      	adds	r0, r3, #1
 800cb64:	6010      	str	r0, [r2, #0]
 800cb66:	7019      	strb	r1, [r3, #0]
 800cb68:	4608      	mov	r0, r1
 800cb6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb6e:	4770      	bx	lr

0800cb70 <__sfputs_r>:
 800cb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb72:	4606      	mov	r6, r0
 800cb74:	460f      	mov	r7, r1
 800cb76:	4614      	mov	r4, r2
 800cb78:	18d5      	adds	r5, r2, r3
 800cb7a:	42ac      	cmp	r4, r5
 800cb7c:	d101      	bne.n	800cb82 <__sfputs_r+0x12>
 800cb7e:	2000      	movs	r0, #0
 800cb80:	e007      	b.n	800cb92 <__sfputs_r+0x22>
 800cb82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb86:	463a      	mov	r2, r7
 800cb88:	4630      	mov	r0, r6
 800cb8a:	f7ff ffda 	bl	800cb42 <__sfputc_r>
 800cb8e:	1c43      	adds	r3, r0, #1
 800cb90:	d1f3      	bne.n	800cb7a <__sfputs_r+0xa>
 800cb92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cb94 <_vfiprintf_r>:
 800cb94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb98:	460d      	mov	r5, r1
 800cb9a:	b09d      	sub	sp, #116	@ 0x74
 800cb9c:	4614      	mov	r4, r2
 800cb9e:	4698      	mov	r8, r3
 800cba0:	4606      	mov	r6, r0
 800cba2:	b118      	cbz	r0, 800cbac <_vfiprintf_r+0x18>
 800cba4:	6a03      	ldr	r3, [r0, #32]
 800cba6:	b90b      	cbnz	r3, 800cbac <_vfiprintf_r+0x18>
 800cba8:	f7fe f9a0 	bl	800aeec <__sinit>
 800cbac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbae:	07d9      	lsls	r1, r3, #31
 800cbb0:	d405      	bmi.n	800cbbe <_vfiprintf_r+0x2a>
 800cbb2:	89ab      	ldrh	r3, [r5, #12]
 800cbb4:	059a      	lsls	r2, r3, #22
 800cbb6:	d402      	bmi.n	800cbbe <_vfiprintf_r+0x2a>
 800cbb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbba:	f7fe fad4 	bl	800b166 <__retarget_lock_acquire_recursive>
 800cbbe:	89ab      	ldrh	r3, [r5, #12]
 800cbc0:	071b      	lsls	r3, r3, #28
 800cbc2:	d501      	bpl.n	800cbc8 <_vfiprintf_r+0x34>
 800cbc4:	692b      	ldr	r3, [r5, #16]
 800cbc6:	b99b      	cbnz	r3, 800cbf0 <_vfiprintf_r+0x5c>
 800cbc8:	4629      	mov	r1, r5
 800cbca:	4630      	mov	r0, r6
 800cbcc:	f000 f938 	bl	800ce40 <__swsetup_r>
 800cbd0:	b170      	cbz	r0, 800cbf0 <_vfiprintf_r+0x5c>
 800cbd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbd4:	07dc      	lsls	r4, r3, #31
 800cbd6:	d504      	bpl.n	800cbe2 <_vfiprintf_r+0x4e>
 800cbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cbdc:	b01d      	add	sp, #116	@ 0x74
 800cbde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe2:	89ab      	ldrh	r3, [r5, #12]
 800cbe4:	0598      	lsls	r0, r3, #22
 800cbe6:	d4f7      	bmi.n	800cbd8 <_vfiprintf_r+0x44>
 800cbe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbea:	f7fe fabd 	bl	800b168 <__retarget_lock_release_recursive>
 800cbee:	e7f3      	b.n	800cbd8 <_vfiprintf_r+0x44>
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbf4:	2320      	movs	r3, #32
 800cbf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cbfa:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbfe:	2330      	movs	r3, #48	@ 0x30
 800cc00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cdb0 <_vfiprintf_r+0x21c>
 800cc04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cc08:	f04f 0901 	mov.w	r9, #1
 800cc0c:	4623      	mov	r3, r4
 800cc0e:	469a      	mov	sl, r3
 800cc10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc14:	b10a      	cbz	r2, 800cc1a <_vfiprintf_r+0x86>
 800cc16:	2a25      	cmp	r2, #37	@ 0x25
 800cc18:	d1f9      	bne.n	800cc0e <_vfiprintf_r+0x7a>
 800cc1a:	ebba 0b04 	subs.w	fp, sl, r4
 800cc1e:	d00b      	beq.n	800cc38 <_vfiprintf_r+0xa4>
 800cc20:	465b      	mov	r3, fp
 800cc22:	4622      	mov	r2, r4
 800cc24:	4629      	mov	r1, r5
 800cc26:	4630      	mov	r0, r6
 800cc28:	f7ff ffa2 	bl	800cb70 <__sfputs_r>
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	f000 80a7 	beq.w	800cd80 <_vfiprintf_r+0x1ec>
 800cc32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc34:	445a      	add	r2, fp
 800cc36:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc38:	f89a 3000 	ldrb.w	r3, [sl]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	f000 809f 	beq.w	800cd80 <_vfiprintf_r+0x1ec>
 800cc42:	2300      	movs	r3, #0
 800cc44:	f04f 32ff 	mov.w	r2, #4294967295
 800cc48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc4c:	f10a 0a01 	add.w	sl, sl, #1
 800cc50:	9304      	str	r3, [sp, #16]
 800cc52:	9307      	str	r3, [sp, #28]
 800cc54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc58:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc5a:	4654      	mov	r4, sl
 800cc5c:	2205      	movs	r2, #5
 800cc5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc62:	4853      	ldr	r0, [pc, #332]	@ (800cdb0 <_vfiprintf_r+0x21c>)
 800cc64:	f7f3 fab4 	bl	80001d0 <memchr>
 800cc68:	9a04      	ldr	r2, [sp, #16]
 800cc6a:	b9d8      	cbnz	r0, 800cca4 <_vfiprintf_r+0x110>
 800cc6c:	06d1      	lsls	r1, r2, #27
 800cc6e:	bf44      	itt	mi
 800cc70:	2320      	movmi	r3, #32
 800cc72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc76:	0713      	lsls	r3, r2, #28
 800cc78:	bf44      	itt	mi
 800cc7a:	232b      	movmi	r3, #43	@ 0x2b
 800cc7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc80:	f89a 3000 	ldrb.w	r3, [sl]
 800cc84:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc86:	d015      	beq.n	800ccb4 <_vfiprintf_r+0x120>
 800cc88:	9a07      	ldr	r2, [sp, #28]
 800cc8a:	4654      	mov	r4, sl
 800cc8c:	2000      	movs	r0, #0
 800cc8e:	f04f 0c0a 	mov.w	ip, #10
 800cc92:	4621      	mov	r1, r4
 800cc94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc98:	3b30      	subs	r3, #48	@ 0x30
 800cc9a:	2b09      	cmp	r3, #9
 800cc9c:	d94b      	bls.n	800cd36 <_vfiprintf_r+0x1a2>
 800cc9e:	b1b0      	cbz	r0, 800ccce <_vfiprintf_r+0x13a>
 800cca0:	9207      	str	r2, [sp, #28]
 800cca2:	e014      	b.n	800ccce <_vfiprintf_r+0x13a>
 800cca4:	eba0 0308 	sub.w	r3, r0, r8
 800cca8:	fa09 f303 	lsl.w	r3, r9, r3
 800ccac:	4313      	orrs	r3, r2
 800ccae:	9304      	str	r3, [sp, #16]
 800ccb0:	46a2      	mov	sl, r4
 800ccb2:	e7d2      	b.n	800cc5a <_vfiprintf_r+0xc6>
 800ccb4:	9b03      	ldr	r3, [sp, #12]
 800ccb6:	1d19      	adds	r1, r3, #4
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	9103      	str	r1, [sp, #12]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	bfbb      	ittet	lt
 800ccc0:	425b      	neglt	r3, r3
 800ccc2:	f042 0202 	orrlt.w	r2, r2, #2
 800ccc6:	9307      	strge	r3, [sp, #28]
 800ccc8:	9307      	strlt	r3, [sp, #28]
 800ccca:	bfb8      	it	lt
 800cccc:	9204      	strlt	r2, [sp, #16]
 800ccce:	7823      	ldrb	r3, [r4, #0]
 800ccd0:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccd2:	d10a      	bne.n	800ccea <_vfiprintf_r+0x156>
 800ccd4:	7863      	ldrb	r3, [r4, #1]
 800ccd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccd8:	d132      	bne.n	800cd40 <_vfiprintf_r+0x1ac>
 800ccda:	9b03      	ldr	r3, [sp, #12]
 800ccdc:	1d1a      	adds	r2, r3, #4
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	9203      	str	r2, [sp, #12]
 800cce2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cce6:	3402      	adds	r4, #2
 800cce8:	9305      	str	r3, [sp, #20]
 800ccea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cdc0 <_vfiprintf_r+0x22c>
 800ccee:	7821      	ldrb	r1, [r4, #0]
 800ccf0:	2203      	movs	r2, #3
 800ccf2:	4650      	mov	r0, sl
 800ccf4:	f7f3 fa6c 	bl	80001d0 <memchr>
 800ccf8:	b138      	cbz	r0, 800cd0a <_vfiprintf_r+0x176>
 800ccfa:	9b04      	ldr	r3, [sp, #16]
 800ccfc:	eba0 000a 	sub.w	r0, r0, sl
 800cd00:	2240      	movs	r2, #64	@ 0x40
 800cd02:	4082      	lsls	r2, r0
 800cd04:	4313      	orrs	r3, r2
 800cd06:	3401      	adds	r4, #1
 800cd08:	9304      	str	r3, [sp, #16]
 800cd0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd0e:	4829      	ldr	r0, [pc, #164]	@ (800cdb4 <_vfiprintf_r+0x220>)
 800cd10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd14:	2206      	movs	r2, #6
 800cd16:	f7f3 fa5b 	bl	80001d0 <memchr>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d03f      	beq.n	800cd9e <_vfiprintf_r+0x20a>
 800cd1e:	4b26      	ldr	r3, [pc, #152]	@ (800cdb8 <_vfiprintf_r+0x224>)
 800cd20:	bb1b      	cbnz	r3, 800cd6a <_vfiprintf_r+0x1d6>
 800cd22:	9b03      	ldr	r3, [sp, #12]
 800cd24:	3307      	adds	r3, #7
 800cd26:	f023 0307 	bic.w	r3, r3, #7
 800cd2a:	3308      	adds	r3, #8
 800cd2c:	9303      	str	r3, [sp, #12]
 800cd2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd30:	443b      	add	r3, r7
 800cd32:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd34:	e76a      	b.n	800cc0c <_vfiprintf_r+0x78>
 800cd36:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd3a:	460c      	mov	r4, r1
 800cd3c:	2001      	movs	r0, #1
 800cd3e:	e7a8      	b.n	800cc92 <_vfiprintf_r+0xfe>
 800cd40:	2300      	movs	r3, #0
 800cd42:	3401      	adds	r4, #1
 800cd44:	9305      	str	r3, [sp, #20]
 800cd46:	4619      	mov	r1, r3
 800cd48:	f04f 0c0a 	mov.w	ip, #10
 800cd4c:	4620      	mov	r0, r4
 800cd4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd52:	3a30      	subs	r2, #48	@ 0x30
 800cd54:	2a09      	cmp	r2, #9
 800cd56:	d903      	bls.n	800cd60 <_vfiprintf_r+0x1cc>
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d0c6      	beq.n	800ccea <_vfiprintf_r+0x156>
 800cd5c:	9105      	str	r1, [sp, #20]
 800cd5e:	e7c4      	b.n	800ccea <_vfiprintf_r+0x156>
 800cd60:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd64:	4604      	mov	r4, r0
 800cd66:	2301      	movs	r3, #1
 800cd68:	e7f0      	b.n	800cd4c <_vfiprintf_r+0x1b8>
 800cd6a:	ab03      	add	r3, sp, #12
 800cd6c:	9300      	str	r3, [sp, #0]
 800cd6e:	462a      	mov	r2, r5
 800cd70:	4b12      	ldr	r3, [pc, #72]	@ (800cdbc <_vfiprintf_r+0x228>)
 800cd72:	a904      	add	r1, sp, #16
 800cd74:	4630      	mov	r0, r6
 800cd76:	f7fd fc77 	bl	800a668 <_printf_float>
 800cd7a:	4607      	mov	r7, r0
 800cd7c:	1c78      	adds	r0, r7, #1
 800cd7e:	d1d6      	bne.n	800cd2e <_vfiprintf_r+0x19a>
 800cd80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd82:	07d9      	lsls	r1, r3, #31
 800cd84:	d405      	bmi.n	800cd92 <_vfiprintf_r+0x1fe>
 800cd86:	89ab      	ldrh	r3, [r5, #12]
 800cd88:	059a      	lsls	r2, r3, #22
 800cd8a:	d402      	bmi.n	800cd92 <_vfiprintf_r+0x1fe>
 800cd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd8e:	f7fe f9eb 	bl	800b168 <__retarget_lock_release_recursive>
 800cd92:	89ab      	ldrh	r3, [r5, #12]
 800cd94:	065b      	lsls	r3, r3, #25
 800cd96:	f53f af1f 	bmi.w	800cbd8 <_vfiprintf_r+0x44>
 800cd9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd9c:	e71e      	b.n	800cbdc <_vfiprintf_r+0x48>
 800cd9e:	ab03      	add	r3, sp, #12
 800cda0:	9300      	str	r3, [sp, #0]
 800cda2:	462a      	mov	r2, r5
 800cda4:	4b05      	ldr	r3, [pc, #20]	@ (800cdbc <_vfiprintf_r+0x228>)
 800cda6:	a904      	add	r1, sp, #16
 800cda8:	4630      	mov	r0, r6
 800cdaa:	f7fd fef5 	bl	800ab98 <_printf_i>
 800cdae:	e7e4      	b.n	800cd7a <_vfiprintf_r+0x1e6>
 800cdb0:	0800dd06 	.word	0x0800dd06
 800cdb4:	0800dd10 	.word	0x0800dd10
 800cdb8:	0800a669 	.word	0x0800a669
 800cdbc:	0800cb71 	.word	0x0800cb71
 800cdc0:	0800dd0c 	.word	0x0800dd0c

0800cdc4 <__swbuf_r>:
 800cdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdc6:	460e      	mov	r6, r1
 800cdc8:	4614      	mov	r4, r2
 800cdca:	4605      	mov	r5, r0
 800cdcc:	b118      	cbz	r0, 800cdd6 <__swbuf_r+0x12>
 800cdce:	6a03      	ldr	r3, [r0, #32]
 800cdd0:	b90b      	cbnz	r3, 800cdd6 <__swbuf_r+0x12>
 800cdd2:	f7fe f88b 	bl	800aeec <__sinit>
 800cdd6:	69a3      	ldr	r3, [r4, #24]
 800cdd8:	60a3      	str	r3, [r4, #8]
 800cdda:	89a3      	ldrh	r3, [r4, #12]
 800cddc:	071a      	lsls	r2, r3, #28
 800cdde:	d501      	bpl.n	800cde4 <__swbuf_r+0x20>
 800cde0:	6923      	ldr	r3, [r4, #16]
 800cde2:	b943      	cbnz	r3, 800cdf6 <__swbuf_r+0x32>
 800cde4:	4621      	mov	r1, r4
 800cde6:	4628      	mov	r0, r5
 800cde8:	f000 f82a 	bl	800ce40 <__swsetup_r>
 800cdec:	b118      	cbz	r0, 800cdf6 <__swbuf_r+0x32>
 800cdee:	f04f 37ff 	mov.w	r7, #4294967295
 800cdf2:	4638      	mov	r0, r7
 800cdf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdf6:	6823      	ldr	r3, [r4, #0]
 800cdf8:	6922      	ldr	r2, [r4, #16]
 800cdfa:	1a98      	subs	r0, r3, r2
 800cdfc:	6963      	ldr	r3, [r4, #20]
 800cdfe:	b2f6      	uxtb	r6, r6
 800ce00:	4283      	cmp	r3, r0
 800ce02:	4637      	mov	r7, r6
 800ce04:	dc05      	bgt.n	800ce12 <__swbuf_r+0x4e>
 800ce06:	4621      	mov	r1, r4
 800ce08:	4628      	mov	r0, r5
 800ce0a:	f7ff fda9 	bl	800c960 <_fflush_r>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d1ed      	bne.n	800cdee <__swbuf_r+0x2a>
 800ce12:	68a3      	ldr	r3, [r4, #8]
 800ce14:	3b01      	subs	r3, #1
 800ce16:	60a3      	str	r3, [r4, #8]
 800ce18:	6823      	ldr	r3, [r4, #0]
 800ce1a:	1c5a      	adds	r2, r3, #1
 800ce1c:	6022      	str	r2, [r4, #0]
 800ce1e:	701e      	strb	r6, [r3, #0]
 800ce20:	6962      	ldr	r2, [r4, #20]
 800ce22:	1c43      	adds	r3, r0, #1
 800ce24:	429a      	cmp	r2, r3
 800ce26:	d004      	beq.n	800ce32 <__swbuf_r+0x6e>
 800ce28:	89a3      	ldrh	r3, [r4, #12]
 800ce2a:	07db      	lsls	r3, r3, #31
 800ce2c:	d5e1      	bpl.n	800cdf2 <__swbuf_r+0x2e>
 800ce2e:	2e0a      	cmp	r6, #10
 800ce30:	d1df      	bne.n	800cdf2 <__swbuf_r+0x2e>
 800ce32:	4621      	mov	r1, r4
 800ce34:	4628      	mov	r0, r5
 800ce36:	f7ff fd93 	bl	800c960 <_fflush_r>
 800ce3a:	2800      	cmp	r0, #0
 800ce3c:	d0d9      	beq.n	800cdf2 <__swbuf_r+0x2e>
 800ce3e:	e7d6      	b.n	800cdee <__swbuf_r+0x2a>

0800ce40 <__swsetup_r>:
 800ce40:	b538      	push	{r3, r4, r5, lr}
 800ce42:	4b29      	ldr	r3, [pc, #164]	@ (800cee8 <__swsetup_r+0xa8>)
 800ce44:	4605      	mov	r5, r0
 800ce46:	6818      	ldr	r0, [r3, #0]
 800ce48:	460c      	mov	r4, r1
 800ce4a:	b118      	cbz	r0, 800ce54 <__swsetup_r+0x14>
 800ce4c:	6a03      	ldr	r3, [r0, #32]
 800ce4e:	b90b      	cbnz	r3, 800ce54 <__swsetup_r+0x14>
 800ce50:	f7fe f84c 	bl	800aeec <__sinit>
 800ce54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce58:	0719      	lsls	r1, r3, #28
 800ce5a:	d422      	bmi.n	800cea2 <__swsetup_r+0x62>
 800ce5c:	06da      	lsls	r2, r3, #27
 800ce5e:	d407      	bmi.n	800ce70 <__swsetup_r+0x30>
 800ce60:	2209      	movs	r2, #9
 800ce62:	602a      	str	r2, [r5, #0]
 800ce64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce68:	81a3      	strh	r3, [r4, #12]
 800ce6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce6e:	e033      	b.n	800ced8 <__swsetup_r+0x98>
 800ce70:	0758      	lsls	r0, r3, #29
 800ce72:	d512      	bpl.n	800ce9a <__swsetup_r+0x5a>
 800ce74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce76:	b141      	cbz	r1, 800ce8a <__swsetup_r+0x4a>
 800ce78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce7c:	4299      	cmp	r1, r3
 800ce7e:	d002      	beq.n	800ce86 <__swsetup_r+0x46>
 800ce80:	4628      	mov	r0, r5
 800ce82:	f7fe ffcd 	bl	800be20 <_free_r>
 800ce86:	2300      	movs	r3, #0
 800ce88:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce8a:	89a3      	ldrh	r3, [r4, #12]
 800ce8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ce90:	81a3      	strh	r3, [r4, #12]
 800ce92:	2300      	movs	r3, #0
 800ce94:	6063      	str	r3, [r4, #4]
 800ce96:	6923      	ldr	r3, [r4, #16]
 800ce98:	6023      	str	r3, [r4, #0]
 800ce9a:	89a3      	ldrh	r3, [r4, #12]
 800ce9c:	f043 0308 	orr.w	r3, r3, #8
 800cea0:	81a3      	strh	r3, [r4, #12]
 800cea2:	6923      	ldr	r3, [r4, #16]
 800cea4:	b94b      	cbnz	r3, 800ceba <__swsetup_r+0x7a>
 800cea6:	89a3      	ldrh	r3, [r4, #12]
 800cea8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ceac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ceb0:	d003      	beq.n	800ceba <__swsetup_r+0x7a>
 800ceb2:	4621      	mov	r1, r4
 800ceb4:	4628      	mov	r0, r5
 800ceb6:	f000 f883 	bl	800cfc0 <__smakebuf_r>
 800ceba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cebe:	f013 0201 	ands.w	r2, r3, #1
 800cec2:	d00a      	beq.n	800ceda <__swsetup_r+0x9a>
 800cec4:	2200      	movs	r2, #0
 800cec6:	60a2      	str	r2, [r4, #8]
 800cec8:	6962      	ldr	r2, [r4, #20]
 800ceca:	4252      	negs	r2, r2
 800cecc:	61a2      	str	r2, [r4, #24]
 800cece:	6922      	ldr	r2, [r4, #16]
 800ced0:	b942      	cbnz	r2, 800cee4 <__swsetup_r+0xa4>
 800ced2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ced6:	d1c5      	bne.n	800ce64 <__swsetup_r+0x24>
 800ced8:	bd38      	pop	{r3, r4, r5, pc}
 800ceda:	0799      	lsls	r1, r3, #30
 800cedc:	bf58      	it	pl
 800cede:	6962      	ldrpl	r2, [r4, #20]
 800cee0:	60a2      	str	r2, [r4, #8]
 800cee2:	e7f4      	b.n	800cece <__swsetup_r+0x8e>
 800cee4:	2000      	movs	r0, #0
 800cee6:	e7f7      	b.n	800ced8 <__swsetup_r+0x98>
 800cee8:	2000003c 	.word	0x2000003c

0800ceec <_raise_r>:
 800ceec:	291f      	cmp	r1, #31
 800ceee:	b538      	push	{r3, r4, r5, lr}
 800cef0:	4605      	mov	r5, r0
 800cef2:	460c      	mov	r4, r1
 800cef4:	d904      	bls.n	800cf00 <_raise_r+0x14>
 800cef6:	2316      	movs	r3, #22
 800cef8:	6003      	str	r3, [r0, #0]
 800cefa:	f04f 30ff 	mov.w	r0, #4294967295
 800cefe:	bd38      	pop	{r3, r4, r5, pc}
 800cf00:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cf02:	b112      	cbz	r2, 800cf0a <_raise_r+0x1e>
 800cf04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf08:	b94b      	cbnz	r3, 800cf1e <_raise_r+0x32>
 800cf0a:	4628      	mov	r0, r5
 800cf0c:	f000 f830 	bl	800cf70 <_getpid_r>
 800cf10:	4622      	mov	r2, r4
 800cf12:	4601      	mov	r1, r0
 800cf14:	4628      	mov	r0, r5
 800cf16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf1a:	f000 b817 	b.w	800cf4c <_kill_r>
 800cf1e:	2b01      	cmp	r3, #1
 800cf20:	d00a      	beq.n	800cf38 <_raise_r+0x4c>
 800cf22:	1c59      	adds	r1, r3, #1
 800cf24:	d103      	bne.n	800cf2e <_raise_r+0x42>
 800cf26:	2316      	movs	r3, #22
 800cf28:	6003      	str	r3, [r0, #0]
 800cf2a:	2001      	movs	r0, #1
 800cf2c:	e7e7      	b.n	800cefe <_raise_r+0x12>
 800cf2e:	2100      	movs	r1, #0
 800cf30:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf34:	4620      	mov	r0, r4
 800cf36:	4798      	blx	r3
 800cf38:	2000      	movs	r0, #0
 800cf3a:	e7e0      	b.n	800cefe <_raise_r+0x12>

0800cf3c <raise>:
 800cf3c:	4b02      	ldr	r3, [pc, #8]	@ (800cf48 <raise+0xc>)
 800cf3e:	4601      	mov	r1, r0
 800cf40:	6818      	ldr	r0, [r3, #0]
 800cf42:	f7ff bfd3 	b.w	800ceec <_raise_r>
 800cf46:	bf00      	nop
 800cf48:	2000003c 	.word	0x2000003c

0800cf4c <_kill_r>:
 800cf4c:	b538      	push	{r3, r4, r5, lr}
 800cf4e:	4d07      	ldr	r5, [pc, #28]	@ (800cf6c <_kill_r+0x20>)
 800cf50:	2300      	movs	r3, #0
 800cf52:	4604      	mov	r4, r0
 800cf54:	4608      	mov	r0, r1
 800cf56:	4611      	mov	r1, r2
 800cf58:	602b      	str	r3, [r5, #0]
 800cf5a:	f7f4 ff81 	bl	8001e60 <_kill>
 800cf5e:	1c43      	adds	r3, r0, #1
 800cf60:	d102      	bne.n	800cf68 <_kill_r+0x1c>
 800cf62:	682b      	ldr	r3, [r5, #0]
 800cf64:	b103      	cbz	r3, 800cf68 <_kill_r+0x1c>
 800cf66:	6023      	str	r3, [r4, #0]
 800cf68:	bd38      	pop	{r3, r4, r5, pc}
 800cf6a:	bf00      	nop
 800cf6c:	20000c6c 	.word	0x20000c6c

0800cf70 <_getpid_r>:
 800cf70:	f7f4 bf6e 	b.w	8001e50 <_getpid>

0800cf74 <__swhatbuf_r>:
 800cf74:	b570      	push	{r4, r5, r6, lr}
 800cf76:	460c      	mov	r4, r1
 800cf78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf7c:	2900      	cmp	r1, #0
 800cf7e:	b096      	sub	sp, #88	@ 0x58
 800cf80:	4615      	mov	r5, r2
 800cf82:	461e      	mov	r6, r3
 800cf84:	da0d      	bge.n	800cfa2 <__swhatbuf_r+0x2e>
 800cf86:	89a3      	ldrh	r3, [r4, #12]
 800cf88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cf8c:	f04f 0100 	mov.w	r1, #0
 800cf90:	bf14      	ite	ne
 800cf92:	2340      	movne	r3, #64	@ 0x40
 800cf94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cf98:	2000      	movs	r0, #0
 800cf9a:	6031      	str	r1, [r6, #0]
 800cf9c:	602b      	str	r3, [r5, #0]
 800cf9e:	b016      	add	sp, #88	@ 0x58
 800cfa0:	bd70      	pop	{r4, r5, r6, pc}
 800cfa2:	466a      	mov	r2, sp
 800cfa4:	f000 f848 	bl	800d038 <_fstat_r>
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	dbec      	blt.n	800cf86 <__swhatbuf_r+0x12>
 800cfac:	9901      	ldr	r1, [sp, #4]
 800cfae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cfb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cfb6:	4259      	negs	r1, r3
 800cfb8:	4159      	adcs	r1, r3
 800cfba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cfbe:	e7eb      	b.n	800cf98 <__swhatbuf_r+0x24>

0800cfc0 <__smakebuf_r>:
 800cfc0:	898b      	ldrh	r3, [r1, #12]
 800cfc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfc4:	079d      	lsls	r5, r3, #30
 800cfc6:	4606      	mov	r6, r0
 800cfc8:	460c      	mov	r4, r1
 800cfca:	d507      	bpl.n	800cfdc <__smakebuf_r+0x1c>
 800cfcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cfd0:	6023      	str	r3, [r4, #0]
 800cfd2:	6123      	str	r3, [r4, #16]
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	6163      	str	r3, [r4, #20]
 800cfd8:	b003      	add	sp, #12
 800cfda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfdc:	ab01      	add	r3, sp, #4
 800cfde:	466a      	mov	r2, sp
 800cfe0:	f7ff ffc8 	bl	800cf74 <__swhatbuf_r>
 800cfe4:	9f00      	ldr	r7, [sp, #0]
 800cfe6:	4605      	mov	r5, r0
 800cfe8:	4639      	mov	r1, r7
 800cfea:	4630      	mov	r0, r6
 800cfec:	f7fd fa10 	bl	800a410 <_malloc_r>
 800cff0:	b948      	cbnz	r0, 800d006 <__smakebuf_r+0x46>
 800cff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cff6:	059a      	lsls	r2, r3, #22
 800cff8:	d4ee      	bmi.n	800cfd8 <__smakebuf_r+0x18>
 800cffa:	f023 0303 	bic.w	r3, r3, #3
 800cffe:	f043 0302 	orr.w	r3, r3, #2
 800d002:	81a3      	strh	r3, [r4, #12]
 800d004:	e7e2      	b.n	800cfcc <__smakebuf_r+0xc>
 800d006:	89a3      	ldrh	r3, [r4, #12]
 800d008:	6020      	str	r0, [r4, #0]
 800d00a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d00e:	81a3      	strh	r3, [r4, #12]
 800d010:	9b01      	ldr	r3, [sp, #4]
 800d012:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d016:	b15b      	cbz	r3, 800d030 <__smakebuf_r+0x70>
 800d018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d01c:	4630      	mov	r0, r6
 800d01e:	f000 f81d 	bl	800d05c <_isatty_r>
 800d022:	b128      	cbz	r0, 800d030 <__smakebuf_r+0x70>
 800d024:	89a3      	ldrh	r3, [r4, #12]
 800d026:	f023 0303 	bic.w	r3, r3, #3
 800d02a:	f043 0301 	orr.w	r3, r3, #1
 800d02e:	81a3      	strh	r3, [r4, #12]
 800d030:	89a3      	ldrh	r3, [r4, #12]
 800d032:	431d      	orrs	r5, r3
 800d034:	81a5      	strh	r5, [r4, #12]
 800d036:	e7cf      	b.n	800cfd8 <__smakebuf_r+0x18>

0800d038 <_fstat_r>:
 800d038:	b538      	push	{r3, r4, r5, lr}
 800d03a:	4d07      	ldr	r5, [pc, #28]	@ (800d058 <_fstat_r+0x20>)
 800d03c:	2300      	movs	r3, #0
 800d03e:	4604      	mov	r4, r0
 800d040:	4608      	mov	r0, r1
 800d042:	4611      	mov	r1, r2
 800d044:	602b      	str	r3, [r5, #0]
 800d046:	f7f4 ff6b 	bl	8001f20 <_fstat>
 800d04a:	1c43      	adds	r3, r0, #1
 800d04c:	d102      	bne.n	800d054 <_fstat_r+0x1c>
 800d04e:	682b      	ldr	r3, [r5, #0]
 800d050:	b103      	cbz	r3, 800d054 <_fstat_r+0x1c>
 800d052:	6023      	str	r3, [r4, #0]
 800d054:	bd38      	pop	{r3, r4, r5, pc}
 800d056:	bf00      	nop
 800d058:	20000c6c 	.word	0x20000c6c

0800d05c <_isatty_r>:
 800d05c:	b538      	push	{r3, r4, r5, lr}
 800d05e:	4d06      	ldr	r5, [pc, #24]	@ (800d078 <_isatty_r+0x1c>)
 800d060:	2300      	movs	r3, #0
 800d062:	4604      	mov	r4, r0
 800d064:	4608      	mov	r0, r1
 800d066:	602b      	str	r3, [r5, #0]
 800d068:	f7f4 ff6a 	bl	8001f40 <_isatty>
 800d06c:	1c43      	adds	r3, r0, #1
 800d06e:	d102      	bne.n	800d076 <_isatty_r+0x1a>
 800d070:	682b      	ldr	r3, [r5, #0]
 800d072:	b103      	cbz	r3, 800d076 <_isatty_r+0x1a>
 800d074:	6023      	str	r3, [r4, #0]
 800d076:	bd38      	pop	{r3, r4, r5, pc}
 800d078:	20000c6c 	.word	0x20000c6c

0800d07c <log10f>:
 800d07c:	b508      	push	{r3, lr}
 800d07e:	ed2d 8b02 	vpush	{d8}
 800d082:	eeb0 8a40 	vmov.f32	s16, s0
 800d086:	f000 f88f 	bl	800d1a8 <__ieee754_log10f>
 800d08a:	eeb4 8a48 	vcmp.f32	s16, s16
 800d08e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d092:	d60f      	bvs.n	800d0b4 <log10f+0x38>
 800d094:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d09c:	d80a      	bhi.n	800d0b4 <log10f+0x38>
 800d09e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0a6:	d108      	bne.n	800d0ba <log10f+0x3e>
 800d0a8:	f7fe f832 	bl	800b110 <__errno>
 800d0ac:	2322      	movs	r3, #34	@ 0x22
 800d0ae:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d0d0 <log10f+0x54>
 800d0b2:	6003      	str	r3, [r0, #0]
 800d0b4:	ecbd 8b02 	vpop	{d8}
 800d0b8:	bd08      	pop	{r3, pc}
 800d0ba:	f7fe f829 	bl	800b110 <__errno>
 800d0be:	ecbd 8b02 	vpop	{d8}
 800d0c2:	2321      	movs	r3, #33	@ 0x21
 800d0c4:	6003      	str	r3, [r0, #0]
 800d0c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d0ca:	4802      	ldr	r0, [pc, #8]	@ (800d0d4 <log10f+0x58>)
 800d0cc:	f000 b866 	b.w	800d19c <nanf>
 800d0d0:	ff800000 	.word	0xff800000
 800d0d4:	0800dd5c 	.word	0x0800dd5c

0800d0d8 <powf>:
 800d0d8:	b508      	push	{r3, lr}
 800d0da:	ed2d 8b04 	vpush	{d8-d9}
 800d0de:	eeb0 8a60 	vmov.f32	s16, s1
 800d0e2:	eeb0 9a40 	vmov.f32	s18, s0
 800d0e6:	f000 f8b7 	bl	800d258 <__ieee754_powf>
 800d0ea:	eeb4 8a48 	vcmp.f32	s16, s16
 800d0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0f2:	eef0 8a40 	vmov.f32	s17, s0
 800d0f6:	d63e      	bvs.n	800d176 <powf+0x9e>
 800d0f8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800d0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d100:	d112      	bne.n	800d128 <powf+0x50>
 800d102:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d10a:	d039      	beq.n	800d180 <powf+0xa8>
 800d10c:	eeb0 0a48 	vmov.f32	s0, s16
 800d110:	f000 f839 	bl	800d186 <finitef>
 800d114:	b378      	cbz	r0, 800d176 <powf+0x9e>
 800d116:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d11e:	d52a      	bpl.n	800d176 <powf+0x9e>
 800d120:	f7fd fff6 	bl	800b110 <__errno>
 800d124:	2322      	movs	r3, #34	@ 0x22
 800d126:	e014      	b.n	800d152 <powf+0x7a>
 800d128:	f000 f82d 	bl	800d186 <finitef>
 800d12c:	b998      	cbnz	r0, 800d156 <powf+0x7e>
 800d12e:	eeb0 0a49 	vmov.f32	s0, s18
 800d132:	f000 f828 	bl	800d186 <finitef>
 800d136:	b170      	cbz	r0, 800d156 <powf+0x7e>
 800d138:	eeb0 0a48 	vmov.f32	s0, s16
 800d13c:	f000 f823 	bl	800d186 <finitef>
 800d140:	b148      	cbz	r0, 800d156 <powf+0x7e>
 800d142:	eef4 8a68 	vcmp.f32	s17, s17
 800d146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d14a:	d7e9      	bvc.n	800d120 <powf+0x48>
 800d14c:	f7fd ffe0 	bl	800b110 <__errno>
 800d150:	2321      	movs	r3, #33	@ 0x21
 800d152:	6003      	str	r3, [r0, #0]
 800d154:	e00f      	b.n	800d176 <powf+0x9e>
 800d156:	eef5 8a40 	vcmp.f32	s17, #0.0
 800d15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d15e:	d10a      	bne.n	800d176 <powf+0x9e>
 800d160:	eeb0 0a49 	vmov.f32	s0, s18
 800d164:	f000 f80f 	bl	800d186 <finitef>
 800d168:	b128      	cbz	r0, 800d176 <powf+0x9e>
 800d16a:	eeb0 0a48 	vmov.f32	s0, s16
 800d16e:	f000 f80a 	bl	800d186 <finitef>
 800d172:	2800      	cmp	r0, #0
 800d174:	d1d4      	bne.n	800d120 <powf+0x48>
 800d176:	eeb0 0a68 	vmov.f32	s0, s17
 800d17a:	ecbd 8b04 	vpop	{d8-d9}
 800d17e:	bd08      	pop	{r3, pc}
 800d180:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800d184:	e7f7      	b.n	800d176 <powf+0x9e>

0800d186 <finitef>:
 800d186:	ee10 3a10 	vmov	r3, s0
 800d18a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800d18e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800d192:	bfac      	ite	ge
 800d194:	2000      	movge	r0, #0
 800d196:	2001      	movlt	r0, #1
 800d198:	4770      	bx	lr
	...

0800d19c <nanf>:
 800d19c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d1a4 <nanf+0x8>
 800d1a0:	4770      	bx	lr
 800d1a2:	bf00      	nop
 800d1a4:	7fc00000 	.word	0x7fc00000

0800d1a8 <__ieee754_log10f>:
 800d1a8:	b508      	push	{r3, lr}
 800d1aa:	ee10 3a10 	vmov	r3, s0
 800d1ae:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d1b2:	ed2d 8b02 	vpush	{d8}
 800d1b6:	d108      	bne.n	800d1ca <__ieee754_log10f+0x22>
 800d1b8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800d240 <__ieee754_log10f+0x98>
 800d1bc:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800d244 <__ieee754_log10f+0x9c>
 800d1c0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800d1c4:	ecbd 8b02 	vpop	{d8}
 800d1c8:	bd08      	pop	{r3, pc}
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	da02      	bge.n	800d1d6 <__ieee754_log10f+0x2e>
 800d1d0:	ee30 7a40 	vsub.f32	s14, s0, s0
 800d1d4:	e7f2      	b.n	800d1bc <__ieee754_log10f+0x14>
 800d1d6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d1da:	db02      	blt.n	800d1e2 <__ieee754_log10f+0x3a>
 800d1dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d1e0:	e7f0      	b.n	800d1c4 <__ieee754_log10f+0x1c>
 800d1e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d1e6:	bfbf      	itttt	lt
 800d1e8:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800d248 <__ieee754_log10f+0xa0>
 800d1ec:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800d1f0:	f06f 0118 	mvnlt.w	r1, #24
 800d1f4:	ee17 2a90 	vmovlt	r2, s15
 800d1f8:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800d1fc:	bfa8      	it	ge
 800d1fe:	2100      	movge	r1, #0
 800d200:	3b7f      	subs	r3, #127	@ 0x7f
 800d202:	440b      	add	r3, r1
 800d204:	0fd9      	lsrs	r1, r3, #31
 800d206:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800d20a:	ee07 3a90 	vmov	s15, r3
 800d20e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800d212:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800d216:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d21a:	ee00 3a10 	vmov	s0, r3
 800d21e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800d222:	f000 fb7f 	bl	800d924 <__ieee754_logf>
 800d226:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800d24c <__ieee754_log10f+0xa4>
 800d22a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d22e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800d250 <__ieee754_log10f+0xa8>
 800d232:	eea8 0a27 	vfma.f32	s0, s16, s15
 800d236:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800d254 <__ieee754_log10f+0xac>
 800d23a:	eea8 0a27 	vfma.f32	s0, s16, s15
 800d23e:	e7c1      	b.n	800d1c4 <__ieee754_log10f+0x1c>
 800d240:	cc000000 	.word	0xcc000000
 800d244:	00000000 	.word	0x00000000
 800d248:	4c000000 	.word	0x4c000000
 800d24c:	3ede5bd9 	.word	0x3ede5bd9
 800d250:	355427db 	.word	0x355427db
 800d254:	3e9a2080 	.word	0x3e9a2080

0800d258 <__ieee754_powf>:
 800d258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d25c:	ee10 4a90 	vmov	r4, s1
 800d260:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800d264:	ed2d 8b02 	vpush	{d8}
 800d268:	ee10 6a10 	vmov	r6, s0
 800d26c:	eeb0 8a40 	vmov.f32	s16, s0
 800d270:	eef0 8a60 	vmov.f32	s17, s1
 800d274:	d10c      	bne.n	800d290 <__ieee754_powf+0x38>
 800d276:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800d27a:	0076      	lsls	r6, r6, #1
 800d27c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800d280:	f240 8274 	bls.w	800d76c <__ieee754_powf+0x514>
 800d284:	ee38 0a28 	vadd.f32	s0, s16, s17
 800d288:	ecbd 8b02 	vpop	{d8}
 800d28c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d290:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800d294:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800d298:	d802      	bhi.n	800d2a0 <__ieee754_powf+0x48>
 800d29a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d29e:	d908      	bls.n	800d2b2 <__ieee754_powf+0x5a>
 800d2a0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800d2a4:	d1ee      	bne.n	800d284 <__ieee754_powf+0x2c>
 800d2a6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800d2aa:	0064      	lsls	r4, r4, #1
 800d2ac:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800d2b0:	e7e6      	b.n	800d280 <__ieee754_powf+0x28>
 800d2b2:	2e00      	cmp	r6, #0
 800d2b4:	da1f      	bge.n	800d2f6 <__ieee754_powf+0x9e>
 800d2b6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800d2ba:	f080 8260 	bcs.w	800d77e <__ieee754_powf+0x526>
 800d2be:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d2c2:	d32f      	bcc.n	800d324 <__ieee754_powf+0xcc>
 800d2c4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800d2c8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800d2cc:	fa49 f503 	asr.w	r5, r9, r3
 800d2d0:	fa05 f303 	lsl.w	r3, r5, r3
 800d2d4:	454b      	cmp	r3, r9
 800d2d6:	d123      	bne.n	800d320 <__ieee754_powf+0xc8>
 800d2d8:	f005 0501 	and.w	r5, r5, #1
 800d2dc:	f1c5 0502 	rsb	r5, r5, #2
 800d2e0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d2e4:	d11f      	bne.n	800d326 <__ieee754_powf+0xce>
 800d2e6:	2c00      	cmp	r4, #0
 800d2e8:	f280 8246 	bge.w	800d778 <__ieee754_powf+0x520>
 800d2ec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d2f0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d2f4:	e7c8      	b.n	800d288 <__ieee754_powf+0x30>
 800d2f6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d2fa:	d111      	bne.n	800d320 <__ieee754_powf+0xc8>
 800d2fc:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800d300:	f000 8234 	beq.w	800d76c <__ieee754_powf+0x514>
 800d304:	d906      	bls.n	800d314 <__ieee754_powf+0xbc>
 800d306:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800d61c <__ieee754_powf+0x3c4>
 800d30a:	2c00      	cmp	r4, #0
 800d30c:	bfa8      	it	ge
 800d30e:	eeb0 0a68 	vmovge.f32	s0, s17
 800d312:	e7b9      	b.n	800d288 <__ieee754_powf+0x30>
 800d314:	2c00      	cmp	r4, #0
 800d316:	f280 822c 	bge.w	800d772 <__ieee754_powf+0x51a>
 800d31a:	eeb1 0a68 	vneg.f32	s0, s17
 800d31e:	e7b3      	b.n	800d288 <__ieee754_powf+0x30>
 800d320:	2500      	movs	r5, #0
 800d322:	e7dd      	b.n	800d2e0 <__ieee754_powf+0x88>
 800d324:	2500      	movs	r5, #0
 800d326:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800d32a:	d102      	bne.n	800d332 <__ieee754_powf+0xda>
 800d32c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d330:	e7aa      	b.n	800d288 <__ieee754_powf+0x30>
 800d332:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800d336:	f040 8227 	bne.w	800d788 <__ieee754_powf+0x530>
 800d33a:	2e00      	cmp	r6, #0
 800d33c:	f2c0 8224 	blt.w	800d788 <__ieee754_powf+0x530>
 800d340:	eeb0 0a48 	vmov.f32	s0, s16
 800d344:	ecbd 8b02 	vpop	{d8}
 800d348:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d34c:	f000 bae6 	b.w	800d91c <__ieee754_sqrtf>
 800d350:	2d01      	cmp	r5, #1
 800d352:	d199      	bne.n	800d288 <__ieee754_powf+0x30>
 800d354:	eeb1 0a40 	vneg.f32	s0, s0
 800d358:	e796      	b.n	800d288 <__ieee754_powf+0x30>
 800d35a:	0ff0      	lsrs	r0, r6, #31
 800d35c:	3801      	subs	r0, #1
 800d35e:	ea55 0300 	orrs.w	r3, r5, r0
 800d362:	d104      	bne.n	800d36e <__ieee754_powf+0x116>
 800d364:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d368:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d36c:	e78c      	b.n	800d288 <__ieee754_powf+0x30>
 800d36e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800d372:	d96d      	bls.n	800d450 <__ieee754_powf+0x1f8>
 800d374:	4baa      	ldr	r3, [pc, #680]	@ (800d620 <__ieee754_powf+0x3c8>)
 800d376:	4598      	cmp	r8, r3
 800d378:	d808      	bhi.n	800d38c <__ieee754_powf+0x134>
 800d37a:	2c00      	cmp	r4, #0
 800d37c:	da0b      	bge.n	800d396 <__ieee754_powf+0x13e>
 800d37e:	2000      	movs	r0, #0
 800d380:	ecbd 8b02 	vpop	{d8}
 800d384:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d388:	f000 bac2 	b.w	800d910 <__math_oflowf>
 800d38c:	4ba5      	ldr	r3, [pc, #660]	@ (800d624 <__ieee754_powf+0x3cc>)
 800d38e:	4598      	cmp	r8, r3
 800d390:	d908      	bls.n	800d3a4 <__ieee754_powf+0x14c>
 800d392:	2c00      	cmp	r4, #0
 800d394:	dcf3      	bgt.n	800d37e <__ieee754_powf+0x126>
 800d396:	2000      	movs	r0, #0
 800d398:	ecbd 8b02 	vpop	{d8}
 800d39c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3a0:	f000 bab0 	b.w	800d904 <__math_uflowf>
 800d3a4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d3a8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d3ac:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800d628 <__ieee754_powf+0x3d0>
 800d3b0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800d3b4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800d3b8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d3bc:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800d3c0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d3c4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800d62c <__ieee754_powf+0x3d4>
 800d3c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d3cc:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800d630 <__ieee754_powf+0x3d8>
 800d3d0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800d3d4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800d634 <__ieee754_powf+0x3dc>
 800d3d8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d3dc:	eeb0 7a67 	vmov.f32	s14, s15
 800d3e0:	eea0 7a26 	vfma.f32	s14, s0, s13
 800d3e4:	ee17 3a10 	vmov	r3, s14
 800d3e8:	f36f 030b 	bfc	r3, #0, #12
 800d3ec:	ee07 3a10 	vmov	s14, r3
 800d3f0:	eeb0 6a47 	vmov.f32	s12, s14
 800d3f4:	eea0 6a66 	vfms.f32	s12, s0, s13
 800d3f8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d3fc:	3d01      	subs	r5, #1
 800d3fe:	4305      	orrs	r5, r0
 800d400:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d404:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800d408:	f36f 040b 	bfc	r4, #0, #12
 800d40c:	bf18      	it	ne
 800d40e:	eeb0 8a66 	vmovne.f32	s16, s13
 800d412:	ee06 4a90 	vmov	s13, r4
 800d416:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d41a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800d41e:	ee67 7a26 	vmul.f32	s15, s14, s13
 800d422:	eee6 0a07 	vfma.f32	s1, s12, s14
 800d426:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d42a:	ee17 1a10 	vmov	r1, s14
 800d42e:	2900      	cmp	r1, #0
 800d430:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d434:	f340 80dd 	ble.w	800d5f2 <__ieee754_powf+0x39a>
 800d438:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800d43c:	f240 80ca 	bls.w	800d5d4 <__ieee754_powf+0x37c>
 800d440:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d448:	bf4c      	ite	mi
 800d44a:	2001      	movmi	r0, #1
 800d44c:	2000      	movpl	r0, #0
 800d44e:	e797      	b.n	800d380 <__ieee754_powf+0x128>
 800d450:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800d454:	bf01      	itttt	eq
 800d456:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800d638 <__ieee754_powf+0x3e0>
 800d45a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800d45e:	f06f 0317 	mvneq.w	r3, #23
 800d462:	ee17 7a90 	vmoveq	r7, s15
 800d466:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800d46a:	bf18      	it	ne
 800d46c:	2300      	movne	r3, #0
 800d46e:	3a7f      	subs	r2, #127	@ 0x7f
 800d470:	441a      	add	r2, r3
 800d472:	4b72      	ldr	r3, [pc, #456]	@ (800d63c <__ieee754_powf+0x3e4>)
 800d474:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800d478:	429f      	cmp	r7, r3
 800d47a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800d47e:	dd06      	ble.n	800d48e <__ieee754_powf+0x236>
 800d480:	4b6f      	ldr	r3, [pc, #444]	@ (800d640 <__ieee754_powf+0x3e8>)
 800d482:	429f      	cmp	r7, r3
 800d484:	f340 80a4 	ble.w	800d5d0 <__ieee754_powf+0x378>
 800d488:	3201      	adds	r2, #1
 800d48a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800d48e:	2600      	movs	r6, #0
 800d490:	4b6c      	ldr	r3, [pc, #432]	@ (800d644 <__ieee754_powf+0x3ec>)
 800d492:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800d496:	ee07 1a10 	vmov	s14, r1
 800d49a:	edd3 5a00 	vldr	s11, [r3]
 800d49e:	4b6a      	ldr	r3, [pc, #424]	@ (800d648 <__ieee754_powf+0x3f0>)
 800d4a0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800d4a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4a8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800d4ac:	1049      	asrs	r1, r1, #1
 800d4ae:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800d4b2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800d4b6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800d4ba:	ee37 6a65 	vsub.f32	s12, s14, s11
 800d4be:	ee07 1a90 	vmov	s15, r1
 800d4c2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800d4c6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800d4ca:	ee15 7a10 	vmov	r7, s10
 800d4ce:	401f      	ands	r7, r3
 800d4d0:	ee06 7a90 	vmov	s13, r7
 800d4d4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800d4d8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d4dc:	ee65 7a05 	vmul.f32	s15, s10, s10
 800d4e0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800d4e4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800d64c <__ieee754_powf+0x3f4>
 800d4e8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800d650 <__ieee754_powf+0x3f8>
 800d4ec:	eee7 5a87 	vfma.f32	s11, s15, s14
 800d4f0:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800d654 <__ieee754_powf+0x3fc>
 800d4f4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d4f8:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800d628 <__ieee754_powf+0x3d0>
 800d4fc:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d500:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800d658 <__ieee754_powf+0x400>
 800d504:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d508:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800d65c <__ieee754_powf+0x404>
 800d50c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800d510:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d514:	ee35 7a26 	vadd.f32	s14, s10, s13
 800d518:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800d51c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d520:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800d524:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800d528:	eef0 5a67 	vmov.f32	s11, s15
 800d52c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800d530:	ee75 5a87 	vadd.f32	s11, s11, s14
 800d534:	ee15 1a90 	vmov	r1, s11
 800d538:	4019      	ands	r1, r3
 800d53a:	ee05 1a90 	vmov	s11, r1
 800d53e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800d542:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800d546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d54a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800d54e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d552:	eeb0 6a67 	vmov.f32	s12, s15
 800d556:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d55a:	ee16 1a10 	vmov	r1, s12
 800d55e:	4019      	ands	r1, r3
 800d560:	ee06 1a10 	vmov	s12, r1
 800d564:	eeb0 7a46 	vmov.f32	s14, s12
 800d568:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800d56c:	493c      	ldr	r1, [pc, #240]	@ (800d660 <__ieee754_powf+0x408>)
 800d56e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800d572:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d576:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800d664 <__ieee754_powf+0x40c>
 800d57a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800d668 <__ieee754_powf+0x410>
 800d57e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d582:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800d66c <__ieee754_powf+0x414>
 800d586:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d58a:	ed91 7a00 	vldr	s14, [r1]
 800d58e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d592:	ee07 2a10 	vmov	s14, r2
 800d596:	4a36      	ldr	r2, [pc, #216]	@ (800d670 <__ieee754_powf+0x418>)
 800d598:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800d59c:	eeb0 7a67 	vmov.f32	s14, s15
 800d5a0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800d5a4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800d5a8:	ed92 5a00 	vldr	s10, [r2]
 800d5ac:	ee37 7a05 	vadd.f32	s14, s14, s10
 800d5b0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d5b4:	ee17 2a10 	vmov	r2, s14
 800d5b8:	401a      	ands	r2, r3
 800d5ba:	ee07 2a10 	vmov	s14, r2
 800d5be:	ee77 6a66 	vsub.f32	s13, s14, s13
 800d5c2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800d5c6:	eee6 6a65 	vfms.f32	s13, s12, s11
 800d5ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d5ce:	e715      	b.n	800d3fc <__ieee754_powf+0x1a4>
 800d5d0:	2601      	movs	r6, #1
 800d5d2:	e75d      	b.n	800d490 <__ieee754_powf+0x238>
 800d5d4:	d152      	bne.n	800d67c <__ieee754_powf+0x424>
 800d5d6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d674 <__ieee754_powf+0x41c>
 800d5da:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d5de:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d5e2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d5e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5ea:	f73f af29 	bgt.w	800d440 <__ieee754_powf+0x1e8>
 800d5ee:	2386      	movs	r3, #134	@ 0x86
 800d5f0:	e048      	b.n	800d684 <__ieee754_powf+0x42c>
 800d5f2:	4a21      	ldr	r2, [pc, #132]	@ (800d678 <__ieee754_powf+0x420>)
 800d5f4:	4293      	cmp	r3, r2
 800d5f6:	d907      	bls.n	800d608 <__ieee754_powf+0x3b0>
 800d5f8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d5fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d600:	bf4c      	ite	mi
 800d602:	2001      	movmi	r0, #1
 800d604:	2000      	movpl	r0, #0
 800d606:	e6c7      	b.n	800d398 <__ieee754_powf+0x140>
 800d608:	d138      	bne.n	800d67c <__ieee754_powf+0x424>
 800d60a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d60e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d616:	dbea      	blt.n	800d5ee <__ieee754_powf+0x396>
 800d618:	e7ee      	b.n	800d5f8 <__ieee754_powf+0x3a0>
 800d61a:	bf00      	nop
 800d61c:	00000000 	.word	0x00000000
 800d620:	3f7ffff3 	.word	0x3f7ffff3
 800d624:	3f800007 	.word	0x3f800007
 800d628:	3eaaaaab 	.word	0x3eaaaaab
 800d62c:	3fb8aa00 	.word	0x3fb8aa00
 800d630:	3fb8aa3b 	.word	0x3fb8aa3b
 800d634:	36eca570 	.word	0x36eca570
 800d638:	4b800000 	.word	0x4b800000
 800d63c:	001cc471 	.word	0x001cc471
 800d640:	005db3d6 	.word	0x005db3d6
 800d644:	0800df74 	.word	0x0800df74
 800d648:	fffff000 	.word	0xfffff000
 800d64c:	3e6c3255 	.word	0x3e6c3255
 800d650:	3e53f142 	.word	0x3e53f142
 800d654:	3e8ba305 	.word	0x3e8ba305
 800d658:	3edb6db7 	.word	0x3edb6db7
 800d65c:	3f19999a 	.word	0x3f19999a
 800d660:	0800df64 	.word	0x0800df64
 800d664:	3f76384f 	.word	0x3f76384f
 800d668:	3f763800 	.word	0x3f763800
 800d66c:	369dc3a0 	.word	0x369dc3a0
 800d670:	0800df6c 	.word	0x0800df6c
 800d674:	3338aa3c 	.word	0x3338aa3c
 800d678:	43160000 	.word	0x43160000
 800d67c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800d680:	d96f      	bls.n	800d762 <__ieee754_powf+0x50a>
 800d682:	15db      	asrs	r3, r3, #23
 800d684:	3b7e      	subs	r3, #126	@ 0x7e
 800d686:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800d68a:	4118      	asrs	r0, r3
 800d68c:	4408      	add	r0, r1
 800d68e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d692:	4a4e      	ldr	r2, [pc, #312]	@ (800d7cc <__ieee754_powf+0x574>)
 800d694:	3b7f      	subs	r3, #127	@ 0x7f
 800d696:	411a      	asrs	r2, r3
 800d698:	4002      	ands	r2, r0
 800d69a:	ee07 2a10 	vmov	s14, r2
 800d69e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800d6a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800d6a6:	f1c3 0317 	rsb	r3, r3, #23
 800d6aa:	4118      	asrs	r0, r3
 800d6ac:	2900      	cmp	r1, #0
 800d6ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6b2:	bfb8      	it	lt
 800d6b4:	4240      	neglt	r0, r0
 800d6b6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800d6ba:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800d7d0 <__ieee754_powf+0x578>
 800d6be:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800d7d4 <__ieee754_powf+0x57c>
 800d6c2:	ee16 3a90 	vmov	r3, s13
 800d6c6:	f36f 030b 	bfc	r3, #0, #12
 800d6ca:	ee06 3a90 	vmov	s13, r3
 800d6ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d6d2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d6d6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d6da:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800d7d8 <__ieee754_powf+0x580>
 800d6de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d6e2:	eee0 7a87 	vfma.f32	s15, s1, s14
 800d6e6:	eeb0 7a67 	vmov.f32	s14, s15
 800d6ea:	eea6 7a86 	vfma.f32	s14, s13, s12
 800d6ee:	eef0 5a47 	vmov.f32	s11, s14
 800d6f2:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800d6f6:	ee67 6a07 	vmul.f32	s13, s14, s14
 800d6fa:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d6fe:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800d7dc <__ieee754_powf+0x584>
 800d702:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800d7e0 <__ieee754_powf+0x588>
 800d706:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d70a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800d7e4 <__ieee754_powf+0x58c>
 800d70e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800d712:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800d7e8 <__ieee754_powf+0x590>
 800d716:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800d71a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d7ec <__ieee754_powf+0x594>
 800d71e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800d722:	eeb0 6a47 	vmov.f32	s12, s14
 800d726:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800d72a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d72e:	ee67 5a06 	vmul.f32	s11, s14, s12
 800d732:	ee36 6a66 	vsub.f32	s12, s12, s13
 800d736:	eee7 7a27 	vfma.f32	s15, s14, s15
 800d73a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800d73e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d742:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d746:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d74a:	ee10 3a10 	vmov	r3, s0
 800d74e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d752:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d756:	da06      	bge.n	800d766 <__ieee754_powf+0x50e>
 800d758:	f000 f854 	bl	800d804 <scalbnf>
 800d75c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d760:	e592      	b.n	800d288 <__ieee754_powf+0x30>
 800d762:	2000      	movs	r0, #0
 800d764:	e7a7      	b.n	800d6b6 <__ieee754_powf+0x45e>
 800d766:	ee00 3a10 	vmov	s0, r3
 800d76a:	e7f7      	b.n	800d75c <__ieee754_powf+0x504>
 800d76c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d770:	e58a      	b.n	800d288 <__ieee754_powf+0x30>
 800d772:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800d7f0 <__ieee754_powf+0x598>
 800d776:	e587      	b.n	800d288 <__ieee754_powf+0x30>
 800d778:	eeb0 0a48 	vmov.f32	s0, s16
 800d77c:	e584      	b.n	800d288 <__ieee754_powf+0x30>
 800d77e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d782:	f43f adbb 	beq.w	800d2fc <__ieee754_powf+0xa4>
 800d786:	2502      	movs	r5, #2
 800d788:	eeb0 0a48 	vmov.f32	s0, s16
 800d78c:	f000 f832 	bl	800d7f4 <fabsf>
 800d790:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800d794:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800d798:	4647      	mov	r7, r8
 800d79a:	d003      	beq.n	800d7a4 <__ieee754_powf+0x54c>
 800d79c:	f1b8 0f00 	cmp.w	r8, #0
 800d7a0:	f47f addb 	bne.w	800d35a <__ieee754_powf+0x102>
 800d7a4:	2c00      	cmp	r4, #0
 800d7a6:	bfbc      	itt	lt
 800d7a8:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800d7ac:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d7b0:	2e00      	cmp	r6, #0
 800d7b2:	f6bf ad69 	bge.w	800d288 <__ieee754_powf+0x30>
 800d7b6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800d7ba:	ea58 0805 	orrs.w	r8, r8, r5
 800d7be:	f47f adc7 	bne.w	800d350 <__ieee754_powf+0xf8>
 800d7c2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d7c6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d7ca:	e55d      	b.n	800d288 <__ieee754_powf+0x30>
 800d7cc:	ff800000 	.word	0xff800000
 800d7d0:	3f317218 	.word	0x3f317218
 800d7d4:	3f317200 	.word	0x3f317200
 800d7d8:	35bfbe8c 	.word	0x35bfbe8c
 800d7dc:	b5ddea0e 	.word	0xb5ddea0e
 800d7e0:	3331bb4c 	.word	0x3331bb4c
 800d7e4:	388ab355 	.word	0x388ab355
 800d7e8:	bb360b61 	.word	0xbb360b61
 800d7ec:	3e2aaaab 	.word	0x3e2aaaab
 800d7f0:	00000000 	.word	0x00000000

0800d7f4 <fabsf>:
 800d7f4:	ee10 3a10 	vmov	r3, s0
 800d7f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d7fc:	ee00 3a10 	vmov	s0, r3
 800d800:	4770      	bx	lr
	...

0800d804 <scalbnf>:
 800d804:	ee10 3a10 	vmov	r3, s0
 800d808:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d80c:	d02b      	beq.n	800d866 <scalbnf+0x62>
 800d80e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d812:	d302      	bcc.n	800d81a <scalbnf+0x16>
 800d814:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d818:	4770      	bx	lr
 800d81a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d81e:	d123      	bne.n	800d868 <scalbnf+0x64>
 800d820:	4b24      	ldr	r3, [pc, #144]	@ (800d8b4 <scalbnf+0xb0>)
 800d822:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d8b8 <scalbnf+0xb4>
 800d826:	4298      	cmp	r0, r3
 800d828:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d82c:	db17      	blt.n	800d85e <scalbnf+0x5a>
 800d82e:	ee10 3a10 	vmov	r3, s0
 800d832:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d836:	3a19      	subs	r2, #25
 800d838:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d83c:	4288      	cmp	r0, r1
 800d83e:	dd15      	ble.n	800d86c <scalbnf+0x68>
 800d840:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d8bc <scalbnf+0xb8>
 800d844:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d8c0 <scalbnf+0xbc>
 800d848:	ee10 3a10 	vmov	r3, s0
 800d84c:	eeb0 7a67 	vmov.f32	s14, s15
 800d850:	2b00      	cmp	r3, #0
 800d852:	bfb8      	it	lt
 800d854:	eef0 7a66 	vmovlt.f32	s15, s13
 800d858:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d85c:	4770      	bx	lr
 800d85e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d8c4 <scalbnf+0xc0>
 800d862:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d866:	4770      	bx	lr
 800d868:	0dd2      	lsrs	r2, r2, #23
 800d86a:	e7e5      	b.n	800d838 <scalbnf+0x34>
 800d86c:	4410      	add	r0, r2
 800d86e:	28fe      	cmp	r0, #254	@ 0xfe
 800d870:	dce6      	bgt.n	800d840 <scalbnf+0x3c>
 800d872:	2800      	cmp	r0, #0
 800d874:	dd06      	ble.n	800d884 <scalbnf+0x80>
 800d876:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d87a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d87e:	ee00 3a10 	vmov	s0, r3
 800d882:	4770      	bx	lr
 800d884:	f110 0f16 	cmn.w	r0, #22
 800d888:	da09      	bge.n	800d89e <scalbnf+0x9a>
 800d88a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d8c4 <scalbnf+0xc0>
 800d88e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d8c8 <scalbnf+0xc4>
 800d892:	ee10 3a10 	vmov	r3, s0
 800d896:	eeb0 7a67 	vmov.f32	s14, s15
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	e7d9      	b.n	800d852 <scalbnf+0x4e>
 800d89e:	3019      	adds	r0, #25
 800d8a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d8a4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d8a8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d8cc <scalbnf+0xc8>
 800d8ac:	ee07 3a90 	vmov	s15, r3
 800d8b0:	e7d7      	b.n	800d862 <scalbnf+0x5e>
 800d8b2:	bf00      	nop
 800d8b4:	ffff3cb0 	.word	0xffff3cb0
 800d8b8:	4c000000 	.word	0x4c000000
 800d8bc:	7149f2ca 	.word	0x7149f2ca
 800d8c0:	f149f2ca 	.word	0xf149f2ca
 800d8c4:	0da24260 	.word	0x0da24260
 800d8c8:	8da24260 	.word	0x8da24260
 800d8cc:	33000000 	.word	0x33000000

0800d8d0 <with_errnof>:
 800d8d0:	b510      	push	{r4, lr}
 800d8d2:	ed2d 8b02 	vpush	{d8}
 800d8d6:	eeb0 8a40 	vmov.f32	s16, s0
 800d8da:	4604      	mov	r4, r0
 800d8dc:	f7fd fc18 	bl	800b110 <__errno>
 800d8e0:	eeb0 0a48 	vmov.f32	s0, s16
 800d8e4:	ecbd 8b02 	vpop	{d8}
 800d8e8:	6004      	str	r4, [r0, #0]
 800d8ea:	bd10      	pop	{r4, pc}

0800d8ec <xflowf>:
 800d8ec:	b130      	cbz	r0, 800d8fc <xflowf+0x10>
 800d8ee:	eef1 7a40 	vneg.f32	s15, s0
 800d8f2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d8f6:	2022      	movs	r0, #34	@ 0x22
 800d8f8:	f7ff bfea 	b.w	800d8d0 <with_errnof>
 800d8fc:	eef0 7a40 	vmov.f32	s15, s0
 800d900:	e7f7      	b.n	800d8f2 <xflowf+0x6>
	...

0800d904 <__math_uflowf>:
 800d904:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d90c <__math_uflowf+0x8>
 800d908:	f7ff bff0 	b.w	800d8ec <xflowf>
 800d90c:	10000000 	.word	0x10000000

0800d910 <__math_oflowf>:
 800d910:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d918 <__math_oflowf+0x8>
 800d914:	f7ff bfea 	b.w	800d8ec <xflowf>
 800d918:	70000000 	.word	0x70000000

0800d91c <__ieee754_sqrtf>:
 800d91c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d920:	4770      	bx	lr
	...

0800d924 <__ieee754_logf>:
 800d924:	ee10 3a10 	vmov	r3, s0
 800d928:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d92c:	d106      	bne.n	800d93c <__ieee754_logf+0x18>
 800d92e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800dac8 <__ieee754_logf+0x1a4>
 800d932:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800dacc <__ieee754_logf+0x1a8>
 800d936:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800d93a:	4770      	bx	lr
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	461a      	mov	r2, r3
 800d940:	da02      	bge.n	800d948 <__ieee754_logf+0x24>
 800d942:	ee30 7a40 	vsub.f32	s14, s0, s0
 800d946:	e7f4      	b.n	800d932 <__ieee754_logf+0xe>
 800d948:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d94c:	db02      	blt.n	800d954 <__ieee754_logf+0x30>
 800d94e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d952:	4770      	bx	lr
 800d954:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d958:	bfb8      	it	lt
 800d95a:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800dad0 <__ieee754_logf+0x1ac>
 800d95e:	485d      	ldr	r0, [pc, #372]	@ (800dad4 <__ieee754_logf+0x1b0>)
 800d960:	bfbe      	ittt	lt
 800d962:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800d966:	f06f 0118 	mvnlt.w	r1, #24
 800d96a:	ee17 2a90 	vmovlt	r2, s15
 800d96e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800d972:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800d976:	4410      	add	r0, r2
 800d978:	bfa8      	it	ge
 800d97a:	2100      	movge	r1, #0
 800d97c:	3b7f      	subs	r3, #127	@ 0x7f
 800d97e:	440b      	add	r3, r1
 800d980:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800d984:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800d988:	4311      	orrs	r1, r2
 800d98a:	ee00 1a10 	vmov	s0, r1
 800d98e:	4952      	ldr	r1, [pc, #328]	@ (800dad8 <__ieee754_logf+0x1b4>)
 800d990:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800d994:	f102 000f 	add.w	r0, r2, #15
 800d998:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d99c:	4001      	ands	r1, r0
 800d99e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d9a2:	bb89      	cbnz	r1, 800da08 <__ieee754_logf+0xe4>
 800d9a4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800d9a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ac:	d10f      	bne.n	800d9ce <__ieee754_logf+0xaa>
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	f000 8087 	beq.w	800dac2 <__ieee754_logf+0x19e>
 800d9b4:	ee07 3a90 	vmov	s15, r3
 800d9b8:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800dadc <__ieee754_logf+0x1b8>
 800d9bc:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800dae0 <__ieee754_logf+0x1bc>
 800d9c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d9c4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d9c8:	eea7 0a87 	vfma.f32	s0, s15, s14
 800d9cc:	4770      	bx	lr
 800d9ce:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800dae4 <__ieee754_logf+0x1c0>
 800d9d2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d9d6:	eee0 7a66 	vfms.f32	s15, s0, s13
 800d9da:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d9de:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d9e2:	b913      	cbnz	r3, 800d9ea <__ieee754_logf+0xc6>
 800d9e4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d9e8:	4770      	bx	lr
 800d9ea:	ee07 3a90 	vmov	s15, r3
 800d9ee:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800dadc <__ieee754_logf+0x1b8>
 800d9f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d9f6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800d9fa:	ee37 0a40 	vsub.f32	s0, s14, s0
 800d9fe:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800dae0 <__ieee754_logf+0x1bc>
 800da02:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800da06:	4770      	bx	lr
 800da08:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800da0c:	ee70 7a27 	vadd.f32	s15, s0, s15
 800da10:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800dae8 <__ieee754_logf+0x1c4>
 800da14:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800daec <__ieee754_logf+0x1c8>
 800da18:	4935      	ldr	r1, [pc, #212]	@ (800daf0 <__ieee754_logf+0x1cc>)
 800da1a:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800da1e:	4411      	add	r1, r2
 800da20:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800da24:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800da28:	430a      	orrs	r2, r1
 800da2a:	2a00      	cmp	r2, #0
 800da2c:	ee07 3a90 	vmov	s15, r3
 800da30:	ee26 5a06 	vmul.f32	s10, s12, s12
 800da34:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800da38:	ee25 7a05 	vmul.f32	s14, s10, s10
 800da3c:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800daf4 <__ieee754_logf+0x1d0>
 800da40:	eee7 7a25 	vfma.f32	s15, s14, s11
 800da44:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800daf8 <__ieee754_logf+0x1d4>
 800da48:	eee7 5a87 	vfma.f32	s11, s15, s14
 800da4c:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800dafc <__ieee754_logf+0x1d8>
 800da50:	eee7 7a24 	vfma.f32	s15, s14, s9
 800da54:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800db00 <__ieee754_logf+0x1dc>
 800da58:	eee7 4a87 	vfma.f32	s9, s15, s14
 800da5c:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800db04 <__ieee754_logf+0x1e0>
 800da60:	eee4 7a87 	vfma.f32	s15, s9, s14
 800da64:	ee67 7a85 	vmul.f32	s15, s15, s10
 800da68:	eee5 7a87 	vfma.f32	s15, s11, s14
 800da6c:	dd1a      	ble.n	800daa4 <__ieee754_logf+0x180>
 800da6e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800da72:	ee20 7a07 	vmul.f32	s14, s0, s14
 800da76:	ee27 7a00 	vmul.f32	s14, s14, s0
 800da7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da7e:	ee67 7a86 	vmul.f32	s15, s15, s12
 800da82:	b913      	cbnz	r3, 800da8a <__ieee754_logf+0x166>
 800da84:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da88:	e7ac      	b.n	800d9e4 <__ieee754_logf+0xc0>
 800da8a:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800dadc <__ieee754_logf+0x1b8>
 800da8e:	eee6 7a86 	vfma.f32	s15, s13, s12
 800da92:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da96:	ee37 0a40 	vsub.f32	s0, s14, s0
 800da9a:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800dae0 <__ieee754_logf+0x1bc>
 800da9e:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800daa2:	4770      	bx	lr
 800daa4:	ee70 7a67 	vsub.f32	s15, s0, s15
 800daa8:	ee67 7a86 	vmul.f32	s15, s15, s12
 800daac:	b913      	cbnz	r3, 800dab4 <__ieee754_logf+0x190>
 800daae:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dab2:	4770      	bx	lr
 800dab4:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800dadc <__ieee754_logf+0x1b8>
 800dab8:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800dabc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800dac0:	e7eb      	b.n	800da9a <__ieee754_logf+0x176>
 800dac2:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800dacc <__ieee754_logf+0x1a8>
 800dac6:	4770      	bx	lr
 800dac8:	cc000000 	.word	0xcc000000
 800dacc:	00000000 	.word	0x00000000
 800dad0:	4c000000 	.word	0x4c000000
 800dad4:	004afb20 	.word	0x004afb20
 800dad8:	007ffff0 	.word	0x007ffff0
 800dadc:	3717f7d1 	.word	0x3717f7d1
 800dae0:	3f317180 	.word	0x3f317180
 800dae4:	3eaaaaab 	.word	0x3eaaaaab
 800dae8:	3e1cd04f 	.word	0x3e1cd04f
 800daec:	3e178897 	.word	0x3e178897
 800daf0:	ffcf5c30 	.word	0xffcf5c30
 800daf4:	3e638e29 	.word	0x3e638e29
 800daf8:	3ecccccd 	.word	0x3ecccccd
 800dafc:	3e3a3325 	.word	0x3e3a3325
 800db00:	3e924925 	.word	0x3e924925
 800db04:	3f2aaaab 	.word	0x3f2aaaab

0800db08 <_init>:
 800db08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db0a:	bf00      	nop
 800db0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db0e:	bc08      	pop	{r3}
 800db10:	469e      	mov	lr, r3
 800db12:	4770      	bx	lr

0800db14 <_fini>:
 800db14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db16:	bf00      	nop
 800db18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db1a:	bc08      	pop	{r3}
 800db1c:	469e      	mov	lr, r3
 800db1e:	4770      	bx	lr
