// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/13/2024 18:15:18"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	sw,
	ALUResult,
	RD1,
	RD2,
	prode_register_file,
	prode_data_mem,
	display_led);
input 	clk;
input 	rst;
input 	[1:0] sw;
output 	[31:0] ALUResult;
output 	[31:0] RD1;
output 	[31:0] RD2;
output 	[31:0] prode_register_file;
output 	[31:0] prode_data_mem;
output 	[6:0] display_led;

// Design Ports Information
// ALUResult[0]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[1]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[5]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[7]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[9]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[10]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[11]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[13]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[14]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[15]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[16]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[17]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[18]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[19]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[20]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[21]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[22]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[23]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[24]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[25]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[26]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[27]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[28]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[29]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[30]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[31]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[0]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[5]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[7]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[8]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[9]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[10]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[11]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[14]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[15]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[16]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[17]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[18]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[19]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[20]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[22]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[23]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[24]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[25]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[26]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[27]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[28]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[29]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[30]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[31]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[5]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[7]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[8]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[9]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[10]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[11]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[13]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[14]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[15]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[16]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[17]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[18]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[19]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[20]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[21]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[22]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[23]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[24]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[25]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[26]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[27]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[28]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[29]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[30]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[31]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[0]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[2]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[3]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[5]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[6]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[7]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[9]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[11]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[13]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[14]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[15]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[16]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[17]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[18]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[19]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[20]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[22]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[23]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[24]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[25]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[26]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[27]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[28]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[29]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[30]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_data_mem[31]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[5]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALUResult[0]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[8]~output_o ;
wire \ALUResult[9]~output_o ;
wire \ALUResult[10]~output_o ;
wire \ALUResult[11]~output_o ;
wire \ALUResult[12]~output_o ;
wire \ALUResult[13]~output_o ;
wire \ALUResult[14]~output_o ;
wire \ALUResult[15]~output_o ;
wire \ALUResult[16]~output_o ;
wire \ALUResult[17]~output_o ;
wire \ALUResult[18]~output_o ;
wire \ALUResult[19]~output_o ;
wire \ALUResult[20]~output_o ;
wire \ALUResult[21]~output_o ;
wire \ALUResult[22]~output_o ;
wire \ALUResult[23]~output_o ;
wire \ALUResult[24]~output_o ;
wire \ALUResult[25]~output_o ;
wire \ALUResult[26]~output_o ;
wire \ALUResult[27]~output_o ;
wire \ALUResult[28]~output_o ;
wire \ALUResult[29]~output_o ;
wire \ALUResult[30]~output_o ;
wire \ALUResult[31]~output_o ;
wire \RD1[0]~output_o ;
wire \RD1[1]~output_o ;
wire \RD1[2]~output_o ;
wire \RD1[3]~output_o ;
wire \RD1[4]~output_o ;
wire \RD1[5]~output_o ;
wire \RD1[6]~output_o ;
wire \RD1[7]~output_o ;
wire \RD1[8]~output_o ;
wire \RD1[9]~output_o ;
wire \RD1[10]~output_o ;
wire \RD1[11]~output_o ;
wire \RD1[12]~output_o ;
wire \RD1[13]~output_o ;
wire \RD1[14]~output_o ;
wire \RD1[15]~output_o ;
wire \RD1[16]~output_o ;
wire \RD1[17]~output_o ;
wire \RD1[18]~output_o ;
wire \RD1[19]~output_o ;
wire \RD1[20]~output_o ;
wire \RD1[21]~output_o ;
wire \RD1[22]~output_o ;
wire \RD1[23]~output_o ;
wire \RD1[24]~output_o ;
wire \RD1[25]~output_o ;
wire \RD1[26]~output_o ;
wire \RD1[27]~output_o ;
wire \RD1[28]~output_o ;
wire \RD1[29]~output_o ;
wire \RD1[30]~output_o ;
wire \RD1[31]~output_o ;
wire \RD2[0]~output_o ;
wire \RD2[1]~output_o ;
wire \RD2[2]~output_o ;
wire \RD2[3]~output_o ;
wire \RD2[4]~output_o ;
wire \RD2[5]~output_o ;
wire \RD2[6]~output_o ;
wire \RD2[7]~output_o ;
wire \RD2[8]~output_o ;
wire \RD2[9]~output_o ;
wire \RD2[10]~output_o ;
wire \RD2[11]~output_o ;
wire \RD2[12]~output_o ;
wire \RD2[13]~output_o ;
wire \RD2[14]~output_o ;
wire \RD2[15]~output_o ;
wire \RD2[16]~output_o ;
wire \RD2[17]~output_o ;
wire \RD2[18]~output_o ;
wire \RD2[19]~output_o ;
wire \RD2[20]~output_o ;
wire \RD2[21]~output_o ;
wire \RD2[22]~output_o ;
wire \RD2[23]~output_o ;
wire \RD2[24]~output_o ;
wire \RD2[25]~output_o ;
wire \RD2[26]~output_o ;
wire \RD2[27]~output_o ;
wire \RD2[28]~output_o ;
wire \RD2[29]~output_o ;
wire \RD2[30]~output_o ;
wire \RD2[31]~output_o ;
wire \prode_register_file[0]~output_o ;
wire \prode_register_file[1]~output_o ;
wire \prode_register_file[2]~output_o ;
wire \prode_register_file[3]~output_o ;
wire \prode_register_file[4]~output_o ;
wire \prode_register_file[5]~output_o ;
wire \prode_register_file[6]~output_o ;
wire \prode_register_file[7]~output_o ;
wire \prode_register_file[8]~output_o ;
wire \prode_register_file[9]~output_o ;
wire \prode_register_file[10]~output_o ;
wire \prode_register_file[11]~output_o ;
wire \prode_register_file[12]~output_o ;
wire \prode_register_file[13]~output_o ;
wire \prode_register_file[14]~output_o ;
wire \prode_register_file[15]~output_o ;
wire \prode_register_file[16]~output_o ;
wire \prode_register_file[17]~output_o ;
wire \prode_register_file[18]~output_o ;
wire \prode_register_file[19]~output_o ;
wire \prode_register_file[20]~output_o ;
wire \prode_register_file[21]~output_o ;
wire \prode_register_file[22]~output_o ;
wire \prode_register_file[23]~output_o ;
wire \prode_register_file[24]~output_o ;
wire \prode_register_file[25]~output_o ;
wire \prode_register_file[26]~output_o ;
wire \prode_register_file[27]~output_o ;
wire \prode_register_file[28]~output_o ;
wire \prode_register_file[29]~output_o ;
wire \prode_register_file[30]~output_o ;
wire \prode_register_file[31]~output_o ;
wire \prode_data_mem[0]~output_o ;
wire \prode_data_mem[1]~output_o ;
wire \prode_data_mem[2]~output_o ;
wire \prode_data_mem[3]~output_o ;
wire \prode_data_mem[4]~output_o ;
wire \prode_data_mem[5]~output_o ;
wire \prode_data_mem[6]~output_o ;
wire \prode_data_mem[7]~output_o ;
wire \prode_data_mem[8]~output_o ;
wire \prode_data_mem[9]~output_o ;
wire \prode_data_mem[10]~output_o ;
wire \prode_data_mem[11]~output_o ;
wire \prode_data_mem[12]~output_o ;
wire \prode_data_mem[13]~output_o ;
wire \prode_data_mem[14]~output_o ;
wire \prode_data_mem[15]~output_o ;
wire \prode_data_mem[16]~output_o ;
wire \prode_data_mem[17]~output_o ;
wire \prode_data_mem[18]~output_o ;
wire \prode_data_mem[19]~output_o ;
wire \prode_data_mem[20]~output_o ;
wire \prode_data_mem[21]~output_o ;
wire \prode_data_mem[22]~output_o ;
wire \prode_data_mem[23]~output_o ;
wire \prode_data_mem[24]~output_o ;
wire \prode_data_mem[25]~output_o ;
wire \prode_data_mem[26]~output_o ;
wire \prode_data_mem[27]~output_o ;
wire \prode_data_mem[28]~output_o ;
wire \prode_data_mem[29]~output_o ;
wire \prode_data_mem[30]~output_o ;
wire \prode_data_mem[31]~output_o ;
wire \display_led[0]~output_o ;
wire \display_led[1]~output_o ;
wire \display_led[2]~output_o ;
wire \display_led[3]~output_o ;
wire \display_led[4]~output_o ;
wire \display_led[5]~output_o ;
wire \display_led[6]~output_o ;
wire \sw[1]~input_o ;
wire \sw[0]~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \inst_ex[28]~0_combout ;
wire \r_f|rf_regs[0][0]~q ;
wire \r_f|Mux31~0_combout ;
wire \t1|Add0~0_combout ;
wire \Equal1~0_combout ;
wire \t1|Add0~2_cout ;
wire \t1|Add0~3_combout ;
wire \t1|Add0~5_combout ;
wire \r_f|rf_regs[0][1]~q ;
wire \t1|Add0~6_combout ;
wire \r_f|Mux30~0_combout ;
wire \t1|Add0~4 ;
wire \t1|Add0~7_combout ;
wire \t1|Add0~9_combout ;
wire \r_f|rf_regs[0][2]~feeder_combout ;
wire \r_f|rf_regs[0][2]~q ;
wire \t1|Add0~10_combout ;
wire \r_f|Mux29~0_combout ;
wire \t1|Add0~8 ;
wire \t1|Add0~11_combout ;
wire \t1|Add0~13_combout ;
wire \r_f|rf_regs[0][3]~feeder_combout ;
wire \r_f|rf_regs[0][3]~q ;
wire \r_f|Mux28~0_combout ;
wire \t1|Add0~14_combout ;
wire \t1|Add0~12 ;
wire \t1|Add0~15_combout ;
wire \t1|Add0~17_combout ;
wire \r_f|rf_regs[0][4]~q ;
wire \t1|Add0~18_combout ;
wire \r_f|Mux27~0_combout ;
wire \t1|Add0~16 ;
wire \t1|Add0~19_combout ;
wire \t1|Add0~21_combout ;
wire \r_f|rf_regs[0][5]~q ;
wire \r_f|Mux26~0_combout ;
wire \t1|Add0~22_combout ;
wire \t1|Add0~20 ;
wire \t1|Add0~23_combout ;
wire \t1|Add0~25_combout ;
wire \r_f|rf_regs[0][6]~q ;
wire \t1|Add0~26_combout ;
wire \r_f|Mux25~0_combout ;
wire \t1|Add0~24 ;
wire \t1|Add0~27_combout ;
wire \t1|Add0~29_combout ;
wire \r_f|rf_regs[0][7]~q ;
wire \t1|Add0~30_combout ;
wire \r_f|Mux24~0_combout ;
wire \t1|Add0~28 ;
wire \t1|Add0~31_combout ;
wire \t1|Add0~33_combout ;
wire \r_f|rf_regs[0][8]~q ;
wire \r_f|Mux23~0_combout ;
wire \t1|Add0~34_combout ;
wire \t1|Add0~32 ;
wire \t1|Add0~35_combout ;
wire \t1|Add0~37_combout ;
wire \r_f|rf_regs[0][9]~q ;
wire \t1|Add0~38_combout ;
wire \r_f|Mux22~0_combout ;
wire \t1|Add0~36 ;
wire \t1|Add0~39_combout ;
wire \t1|Add0~41_combout ;
wire \r_f|rf_regs[0][10]~feeder_combout ;
wire \r_f|rf_regs[0][10]~q ;
wire \t1|Add0~42_combout ;
wire \r_f|Mux21~0_combout ;
wire \t1|Add0~40 ;
wire \t1|Add0~43_combout ;
wire \t1|Add0~45_combout ;
wire \r_f|rf_regs[0][11]~q ;
wire \t1|Add0~46_combout ;
wire \r_f|Mux20~0_combout ;
wire \t1|Add0~44 ;
wire \t1|Add0~47_combout ;
wire \t1|Add0~49_combout ;
wire \r_f|rf_regs[0][12]~q ;
wire \t1|Add0~50_combout ;
wire \r_f|Mux19~0_combout ;
wire \t1|Add0~48 ;
wire \t1|Add0~51_combout ;
wire \t1|Add0~53_combout ;
wire \r_f|rf_regs[0][13]~q ;
wire \r_f|Mux18~0_combout ;
wire \t1|Add0~54_combout ;
wire \t1|Add0~52 ;
wire \t1|Add0~55_combout ;
wire \t1|Add0~57_combout ;
wire \r_f|rf_regs[0][14]~q ;
wire \t1|Add0~58_combout ;
wire \r_f|Mux17~0_combout ;
wire \t1|Add0~56 ;
wire \t1|Add0~59_combout ;
wire \t1|Add0~61_combout ;
wire \r_f|rf_regs[0][15]~q ;
wire \r_f|Mux16~0_combout ;
wire \t1|Add0~62_combout ;
wire \t1|Add0~60 ;
wire \t1|Add0~63_combout ;
wire \t1|Add0~65_combout ;
wire \r_f|rf_regs[0][16]~q ;
wire \t1|Add0~66_combout ;
wire \r_f|Mux15~0_combout ;
wire \t1|Add0~64 ;
wire \t1|Add0~67_combout ;
wire \t1|Add0~69_combout ;
wire \r_f|rf_regs[0][17]~q ;
wire \t1|Add0~70_combout ;
wire \r_f|Mux14~0_combout ;
wire \t1|Add0~68 ;
wire \t1|Add0~71_combout ;
wire \t1|Add0~73_combout ;
wire \r_f|rf_regs[0][18]~q ;
wire \r_f|Mux13~0_combout ;
wire \t1|Add0~74_combout ;
wire \t1|Add0~72 ;
wire \t1|Add0~75_combout ;
wire \t1|Add0~77_combout ;
wire \r_f|rf_regs[0][19]~q ;
wire \t1|Add0~78_combout ;
wire \r_f|Mux12~0_combout ;
wire \t1|Add0~76 ;
wire \t1|Add0~79_combout ;
wire \t1|Add0~81_combout ;
wire \r_f|rf_regs[0][20]~q ;
wire \r_f|Mux11~0_combout ;
wire \t1|Add0~82_combout ;
wire \t1|Add0~80 ;
wire \t1|Add0~83_combout ;
wire \t1|Add0~85_combout ;
wire \r_f|rf_regs[0][21]~q ;
wire \t1|Add0~86_combout ;
wire \r_f|Mux10~0_combout ;
wire \t1|Add0~84 ;
wire \t1|Add0~87_combout ;
wire \t1|Add0~89_combout ;
wire \r_f|rf_regs[0][22]~q ;
wire \t1|Add0~90_combout ;
wire \r_f|Mux9~0_combout ;
wire \t1|Add0~88 ;
wire \t1|Add0~91_combout ;
wire \t1|Add0~93_combout ;
wire \r_f|rf_regs[0][23]~q ;
wire \t1|Add0~94_combout ;
wire \r_f|Mux8~0_combout ;
wire \t1|Add0~92 ;
wire \t1|Add0~95_combout ;
wire \t1|Add0~97_combout ;
wire \r_f|rf_regs[0][24]~q ;
wire \r_f|Mux7~0_combout ;
wire \t1|Add0~98_combout ;
wire \t1|Add0~96 ;
wire \t1|Add0~99_combout ;
wire \t1|Add0~101_combout ;
wire \r_f|rf_regs[0][25]~q ;
wire \t1|Add0~102_combout ;
wire \r_f|Mux6~0_combout ;
wire \t1|Add0~100 ;
wire \t1|Add0~103_combout ;
wire \t1|Add0~105_combout ;
wire \r_f|rf_regs[0][26]~q ;
wire \t1|Add0~106_combout ;
wire \r_f|Mux5~0_combout ;
wire \t1|Add0~104 ;
wire \t1|Add0~107_combout ;
wire \t1|Add0~109_combout ;
wire \r_f|rf_regs[0][27]~feeder_combout ;
wire \r_f|rf_regs[0][27]~q ;
wire \t1|Add0~110_combout ;
wire \r_f|Mux4~0_combout ;
wire \t1|Add0~108 ;
wire \t1|Add0~111_combout ;
wire \t1|Add0~113_combout ;
wire \r_f|rf_regs[0][28]~q ;
wire \r_f|Mux3~0_combout ;
wire \t1|Add0~114_combout ;
wire \t1|Add0~112 ;
wire \t1|Add0~115_combout ;
wire \t1|Add0~117_combout ;
wire \r_f|rf_regs[0][29]~q ;
wire \t1|Add0~118_combout ;
wire \r_f|Mux2~0_combout ;
wire \t1|Add0~116 ;
wire \t1|Add0~119_combout ;
wire \t1|Add0~121_combout ;
wire \r_f|rf_regs[0][30]~q ;
wire \t1|Add0~122_combout ;
wire \r_f|Mux1~0_combout ;
wire \t1|Add0~120 ;
wire \t1|Add0~123_combout ;
wire \t1|Add0~125_combout ;
wire \r_f|rf_regs[0][31]~q ;
wire \t1|Add0~126_combout ;
wire \r_f|Mux0~0_combout ;
wire \t1|Add0~124 ;
wire \t1|Add0~127_combout ;
wire \t1|Add0~129_combout ;
wire \r_f|Mux63~0_combout ;
wire \r_f|Mux62~0_combout ;
wire \r_f|Mux60~0_combout ;
wire \r_f|rf_regs[1][0]~0_combout ;
wire \r_f|rf_regs[1][0]~q ;
wire \r_f|rf_regs[1][1]~q ;
wire \r_f|rf_regs[1][2]~q ;
wire \r_f|rf_regs[1][3]~q ;
wire \r_f|rf_regs[1][4]~q ;
wire \r_f|rf_regs[1][5]~q ;
wire \r_f|rf_regs[1][6]~q ;
wire \r_f|rf_regs[1][7]~q ;
wire \r_f|rf_regs[1][8]~q ;
wire \r_f|rf_regs[1][9]~q ;
wire \r_f|rf_regs[1][10]~q ;
wire \r_f|rf_regs[1][11]~q ;
wire \r_f|rf_regs[1][12]~q ;
wire \r_f|rf_regs[1][13]~q ;
wire \r_f|rf_regs[1][14]~q ;
wire \r_f|rf_regs[1][15]~q ;
wire \r_f|rf_regs[1][16]~q ;
wire \r_f|rf_regs[1][17]~q ;
wire \r_f|rf_regs[1][18]~q ;
wire \r_f|rf_regs[1][19]~q ;
wire \r_f|rf_regs[1][20]~q ;
wire \r_f|rf_regs[1][21]~q ;
wire \r_f|rf_regs[1][22]~q ;
wire \r_f|rf_regs[1][23]~q ;
wire \r_f|rf_regs[1][24]~q ;
wire \r_f|rf_regs[1][25]~q ;
wire \r_f|rf_regs[1][26]~q ;
wire \r_f|rf_regs[1][27]~q ;
wire \r_f|rf_regs[1][28]~q ;
wire \r_f|rf_regs[1][29]~q ;
wire \r_f|rf_regs[1][30]~q ;
wire \r_f|rf_regs[1][31]~q ;
wire \t2|WideOr6~0_combout ;
wire \t2|WideOr5~0_combout ;
wire \t2|WideOr4~0_combout ;
wire \t2|WideOr3~0_combout ;
wire \t2|WideOr2~0_combout ;
wire \t2|WideOr1~0_combout ;
wire \t2|WideOr0~0_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ALUResult[0]~output (
	.i(\t1|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\t1|Add0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\t1|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ALUResult[3]~output (
	.i(\t1|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \ALUResult[4]~output (
	.i(\t1|Add0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \ALUResult[5]~output (
	.i(\t1|Add0~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ALUResult[6]~output (
	.i(\t1|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \ALUResult[7]~output (
	.i(\t1|Add0~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \ALUResult[8]~output (
	.i(\t1|Add0~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \ALUResult[9]~output (
	.i(\t1|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ALUResult[10]~output (
	.i(\t1|Add0~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \ALUResult[11]~output (
	.i(\t1|Add0~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ALUResult[12]~output (
	.i(\t1|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \ALUResult[13]~output (
	.i(\t1|Add0~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \ALUResult[14]~output (
	.i(\t1|Add0~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \ALUResult[15]~output (
	.i(\t1|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \ALUResult[16]~output (
	.i(\t1|Add0~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ALUResult[17]~output (
	.i(\t1|Add0~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ALUResult[18]~output (
	.i(\t1|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ALUResult[19]~output (
	.i(\t1|Add0~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \ALUResult[20]~output (
	.i(\t1|Add0~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ALUResult[21]~output (
	.i(\t1|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \ALUResult[22]~output (
	.i(\t1|Add0~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \ALUResult[23]~output (
	.i(\t1|Add0~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \ALUResult[24]~output (
	.i(\t1|Add0~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \ALUResult[25]~output (
	.i(\t1|Add0~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \ALUResult[26]~output (
	.i(\t1|Add0~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ALUResult[27]~output (
	.i(\t1|Add0~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \ALUResult[28]~output (
	.i(\t1|Add0~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \ALUResult[29]~output (
	.i(\t1|Add0~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \ALUResult[30]~output (
	.i(\t1|Add0~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \ALUResult[31]~output (
	.i(\t1|Add0~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \RD1[0]~output (
	.i(\r_f|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[0]~output .bus_hold = "false";
defparam \RD1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \RD1[1]~output (
	.i(\r_f|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[1]~output .bus_hold = "false";
defparam \RD1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \RD1[2]~output (
	.i(\r_f|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[2]~output .bus_hold = "false";
defparam \RD1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \RD1[3]~output (
	.i(\r_f|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[3]~output .bus_hold = "false";
defparam \RD1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \RD1[4]~output (
	.i(\r_f|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[4]~output .bus_hold = "false";
defparam \RD1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \RD1[5]~output (
	.i(\r_f|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[5]~output .bus_hold = "false";
defparam \RD1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \RD1[6]~output (
	.i(\r_f|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[6]~output .bus_hold = "false";
defparam \RD1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \RD1[7]~output (
	.i(\r_f|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[7]~output .bus_hold = "false";
defparam \RD1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \RD1[8]~output (
	.i(\r_f|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[8]~output .bus_hold = "false";
defparam \RD1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \RD1[9]~output (
	.i(\r_f|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[9]~output .bus_hold = "false";
defparam \RD1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \RD1[10]~output (
	.i(\r_f|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[10]~output .bus_hold = "false";
defparam \RD1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \RD1[11]~output (
	.i(\r_f|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[11]~output .bus_hold = "false";
defparam \RD1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \RD1[12]~output (
	.i(\r_f|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[12]~output .bus_hold = "false";
defparam \RD1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \RD1[13]~output (
	.i(\r_f|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[13]~output .bus_hold = "false";
defparam \RD1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \RD1[14]~output (
	.i(\r_f|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[14]~output .bus_hold = "false";
defparam \RD1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \RD1[15]~output (
	.i(\r_f|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[15]~output .bus_hold = "false";
defparam \RD1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \RD1[16]~output (
	.i(\r_f|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[16]~output .bus_hold = "false";
defparam \RD1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \RD1[17]~output (
	.i(\r_f|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[17]~output .bus_hold = "false";
defparam \RD1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \RD1[18]~output (
	.i(\r_f|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[18]~output .bus_hold = "false";
defparam \RD1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \RD1[19]~output (
	.i(\r_f|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[19]~output .bus_hold = "false";
defparam \RD1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \RD1[20]~output (
	.i(\r_f|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[20]~output .bus_hold = "false";
defparam \RD1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \RD1[21]~output (
	.i(\r_f|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[21]~output .bus_hold = "false";
defparam \RD1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \RD1[22]~output (
	.i(\r_f|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[22]~output .bus_hold = "false";
defparam \RD1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \RD1[23]~output (
	.i(\r_f|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[23]~output .bus_hold = "false";
defparam \RD1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \RD1[24]~output (
	.i(\r_f|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[24]~output .bus_hold = "false";
defparam \RD1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \RD1[25]~output (
	.i(\r_f|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[25]~output .bus_hold = "false";
defparam \RD1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \RD1[26]~output (
	.i(\r_f|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[26]~output .bus_hold = "false";
defparam \RD1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \RD1[27]~output (
	.i(\r_f|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[27]~output .bus_hold = "false";
defparam \RD1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \RD1[28]~output (
	.i(\r_f|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[28]~output .bus_hold = "false";
defparam \RD1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \RD1[29]~output (
	.i(\r_f|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[29]~output .bus_hold = "false";
defparam \RD1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \RD1[30]~output (
	.i(\r_f|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[30]~output .bus_hold = "false";
defparam \RD1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \RD1[31]~output (
	.i(\r_f|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[31]~output .bus_hold = "false";
defparam \RD1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \RD2[0]~output (
	.i(\r_f|Mux63~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[0]~output .bus_hold = "false";
defparam \RD2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \RD2[1]~output (
	.i(\r_f|Mux62~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[1]~output .bus_hold = "false";
defparam \RD2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \RD2[2]~output (
	.i(\r_f|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[2]~output .bus_hold = "false";
defparam \RD2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \RD2[3]~output (
	.i(\r_f|Mux60~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[3]~output .bus_hold = "false";
defparam \RD2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \RD2[4]~output (
	.i(\r_f|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[4]~output .bus_hold = "false";
defparam \RD2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \RD2[5]~output (
	.i(\r_f|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[5]~output .bus_hold = "false";
defparam \RD2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \RD2[6]~output (
	.i(\r_f|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[6]~output .bus_hold = "false";
defparam \RD2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \RD2[7]~output (
	.i(\r_f|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[7]~output .bus_hold = "false";
defparam \RD2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \RD2[8]~output (
	.i(\r_f|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[8]~output .bus_hold = "false";
defparam \RD2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \RD2[9]~output (
	.i(\r_f|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[9]~output .bus_hold = "false";
defparam \RD2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \RD2[10]~output (
	.i(\r_f|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[10]~output .bus_hold = "false";
defparam \RD2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \RD2[11]~output (
	.i(\r_f|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[11]~output .bus_hold = "false";
defparam \RD2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \RD2[12]~output (
	.i(\r_f|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[12]~output .bus_hold = "false";
defparam \RD2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \RD2[13]~output (
	.i(\r_f|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[13]~output .bus_hold = "false";
defparam \RD2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \RD2[14]~output (
	.i(\r_f|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[14]~output .bus_hold = "false";
defparam \RD2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \RD2[15]~output (
	.i(\r_f|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[15]~output .bus_hold = "false";
defparam \RD2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \RD2[16]~output (
	.i(\r_f|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[16]~output .bus_hold = "false";
defparam \RD2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \RD2[17]~output (
	.i(\r_f|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[17]~output .bus_hold = "false";
defparam \RD2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \RD2[18]~output (
	.i(\r_f|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[18]~output .bus_hold = "false";
defparam \RD2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \RD2[19]~output (
	.i(\r_f|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[19]~output .bus_hold = "false";
defparam \RD2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \RD2[20]~output (
	.i(\r_f|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[20]~output .bus_hold = "false";
defparam \RD2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \RD2[21]~output (
	.i(\r_f|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[21]~output .bus_hold = "false";
defparam \RD2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \RD2[22]~output (
	.i(\r_f|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[22]~output .bus_hold = "false";
defparam \RD2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \RD2[23]~output (
	.i(\r_f|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[23]~output .bus_hold = "false";
defparam \RD2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \RD2[24]~output (
	.i(\r_f|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[24]~output .bus_hold = "false";
defparam \RD2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \RD2[25]~output (
	.i(\r_f|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[25]~output .bus_hold = "false";
defparam \RD2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \RD2[26]~output (
	.i(\r_f|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[26]~output .bus_hold = "false";
defparam \RD2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \RD2[27]~output (
	.i(\r_f|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[27]~output .bus_hold = "false";
defparam \RD2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \RD2[28]~output (
	.i(\r_f|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[28]~output .bus_hold = "false";
defparam \RD2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \RD2[29]~output (
	.i(\r_f|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[29]~output .bus_hold = "false";
defparam \RD2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \RD2[30]~output (
	.i(\r_f|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[30]~output .bus_hold = "false";
defparam \RD2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \RD2[31]~output (
	.i(\r_f|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[31]~output .bus_hold = "false";
defparam \RD2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \prode_register_file[0]~output (
	.i(!\r_f|rf_regs[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[0]~output .bus_hold = "false";
defparam \prode_register_file[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \prode_register_file[1]~output (
	.i(\r_f|rf_regs[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[1]~output .bus_hold = "false";
defparam \prode_register_file[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \prode_register_file[2]~output (
	.i(\r_f|rf_regs[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[2]~output .bus_hold = "false";
defparam \prode_register_file[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \prode_register_file[3]~output (
	.i(\r_f|rf_regs[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[3]~output .bus_hold = "false";
defparam \prode_register_file[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \prode_register_file[4]~output (
	.i(\r_f|rf_regs[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[4]~output .bus_hold = "false";
defparam \prode_register_file[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \prode_register_file[5]~output (
	.i(\r_f|rf_regs[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[5]~output .bus_hold = "false";
defparam \prode_register_file[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \prode_register_file[6]~output (
	.i(\r_f|rf_regs[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[6]~output .bus_hold = "false";
defparam \prode_register_file[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \prode_register_file[7]~output (
	.i(\r_f|rf_regs[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[7]~output .bus_hold = "false";
defparam \prode_register_file[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \prode_register_file[8]~output (
	.i(\r_f|rf_regs[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[8]~output .bus_hold = "false";
defparam \prode_register_file[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \prode_register_file[9]~output (
	.i(\r_f|rf_regs[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[9]~output .bus_hold = "false";
defparam \prode_register_file[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \prode_register_file[10]~output (
	.i(\r_f|rf_regs[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[10]~output .bus_hold = "false";
defparam \prode_register_file[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \prode_register_file[11]~output (
	.i(\r_f|rf_regs[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[11]~output .bus_hold = "false";
defparam \prode_register_file[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \prode_register_file[12]~output (
	.i(\r_f|rf_regs[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[12]~output .bus_hold = "false";
defparam \prode_register_file[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \prode_register_file[13]~output (
	.i(\r_f|rf_regs[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[13]~output .bus_hold = "false";
defparam \prode_register_file[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \prode_register_file[14]~output (
	.i(\r_f|rf_regs[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[14]~output .bus_hold = "false";
defparam \prode_register_file[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \prode_register_file[15]~output (
	.i(\r_f|rf_regs[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[15]~output .bus_hold = "false";
defparam \prode_register_file[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \prode_register_file[16]~output (
	.i(\r_f|rf_regs[1][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[16]~output .bus_hold = "false";
defparam \prode_register_file[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \prode_register_file[17]~output (
	.i(\r_f|rf_regs[1][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[17]~output .bus_hold = "false";
defparam \prode_register_file[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \prode_register_file[18]~output (
	.i(\r_f|rf_regs[1][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[18]~output .bus_hold = "false";
defparam \prode_register_file[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \prode_register_file[19]~output (
	.i(\r_f|rf_regs[1][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[19]~output .bus_hold = "false";
defparam \prode_register_file[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \prode_register_file[20]~output (
	.i(\r_f|rf_regs[1][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[20]~output .bus_hold = "false";
defparam \prode_register_file[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \prode_register_file[21]~output (
	.i(\r_f|rf_regs[1][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[21]~output .bus_hold = "false";
defparam \prode_register_file[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \prode_register_file[22]~output (
	.i(\r_f|rf_regs[1][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[22]~output .bus_hold = "false";
defparam \prode_register_file[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \prode_register_file[23]~output (
	.i(\r_f|rf_regs[1][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[23]~output .bus_hold = "false";
defparam \prode_register_file[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \prode_register_file[24]~output (
	.i(\r_f|rf_regs[1][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[24]~output .bus_hold = "false";
defparam \prode_register_file[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \prode_register_file[25]~output (
	.i(\r_f|rf_regs[1][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[25]~output .bus_hold = "false";
defparam \prode_register_file[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \prode_register_file[26]~output (
	.i(\r_f|rf_regs[1][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[26]~output .bus_hold = "false";
defparam \prode_register_file[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \prode_register_file[27]~output (
	.i(\r_f|rf_regs[1][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[27]~output .bus_hold = "false";
defparam \prode_register_file[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \prode_register_file[28]~output (
	.i(\r_f|rf_regs[1][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[28]~output .bus_hold = "false";
defparam \prode_register_file[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \prode_register_file[29]~output (
	.i(\r_f|rf_regs[1][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[29]~output .bus_hold = "false";
defparam \prode_register_file[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \prode_register_file[30]~output (
	.i(\r_f|rf_regs[1][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[30]~output .bus_hold = "false";
defparam \prode_register_file[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \prode_register_file[31]~output (
	.i(\r_f|rf_regs[1][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[31]~output .bus_hold = "false";
defparam \prode_register_file[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \prode_data_mem[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[0]~output .bus_hold = "false";
defparam \prode_data_mem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \prode_data_mem[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[1]~output .bus_hold = "false";
defparam \prode_data_mem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \prode_data_mem[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[2]~output .bus_hold = "false";
defparam \prode_data_mem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \prode_data_mem[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[3]~output .bus_hold = "false";
defparam \prode_data_mem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \prode_data_mem[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[4]~output .bus_hold = "false";
defparam \prode_data_mem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \prode_data_mem[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[5]~output .bus_hold = "false";
defparam \prode_data_mem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \prode_data_mem[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[6]~output .bus_hold = "false";
defparam \prode_data_mem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \prode_data_mem[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[7]~output .bus_hold = "false";
defparam \prode_data_mem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \prode_data_mem[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[8]~output .bus_hold = "false";
defparam \prode_data_mem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \prode_data_mem[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[9]~output .bus_hold = "false";
defparam \prode_data_mem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \prode_data_mem[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[10]~output .bus_hold = "false";
defparam \prode_data_mem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \prode_data_mem[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[11]~output .bus_hold = "false";
defparam \prode_data_mem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \prode_data_mem[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[12]~output .bus_hold = "false";
defparam \prode_data_mem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \prode_data_mem[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[13]~output .bus_hold = "false";
defparam \prode_data_mem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \prode_data_mem[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[14]~output .bus_hold = "false";
defparam \prode_data_mem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \prode_data_mem[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[15]~output .bus_hold = "false";
defparam \prode_data_mem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \prode_data_mem[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[16]~output .bus_hold = "false";
defparam \prode_data_mem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \prode_data_mem[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[17]~output .bus_hold = "false";
defparam \prode_data_mem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \prode_data_mem[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[18]~output .bus_hold = "false";
defparam \prode_data_mem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \prode_data_mem[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[19]~output .bus_hold = "false";
defparam \prode_data_mem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \prode_data_mem[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[20]~output .bus_hold = "false";
defparam \prode_data_mem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \prode_data_mem[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[21]~output .bus_hold = "false";
defparam \prode_data_mem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \prode_data_mem[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[22]~output .bus_hold = "false";
defparam \prode_data_mem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \prode_data_mem[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[23]~output .bus_hold = "false";
defparam \prode_data_mem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \prode_data_mem[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[24]~output .bus_hold = "false";
defparam \prode_data_mem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \prode_data_mem[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[25]~output .bus_hold = "false";
defparam \prode_data_mem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \prode_data_mem[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[26]~output .bus_hold = "false";
defparam \prode_data_mem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \prode_data_mem[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[27]~output .bus_hold = "false";
defparam \prode_data_mem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \prode_data_mem[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[28]~output .bus_hold = "false";
defparam \prode_data_mem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \prode_data_mem[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[29]~output .bus_hold = "false";
defparam \prode_data_mem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \prode_data_mem[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[30]~output .bus_hold = "false";
defparam \prode_data_mem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \prode_data_mem[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_data_mem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_data_mem[31]~output .bus_hold = "false";
defparam \prode_data_mem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \display_led[0]~output (
	.i(\t2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[0]~output .bus_hold = "false";
defparam \display_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \display_led[1]~output (
	.i(\t2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[1]~output .bus_hold = "false";
defparam \display_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \display_led[2]~output (
	.i(\t2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[2]~output .bus_hold = "false";
defparam \display_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \display_led[3]~output (
	.i(\t2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[3]~output .bus_hold = "false";
defparam \display_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \display_led[4]~output (
	.i(\t2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[4]~output .bus_hold = "false";
defparam \display_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \display_led[5]~output (
	.i(\t2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[5]~output .bus_hold = "false";
defparam \display_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \display_led[6]~output (
	.i(!\t2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[6]~output .bus_hold = "false";
defparam \display_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N30
cycloneive_lcell_comb \inst_ex[28]~0 (
// Equation(s):
// \inst_ex[28]~0_combout  = \sw[0]~input_o  $ (\sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\inst_ex[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ex[28]~0 .lut_mask = 16'h0FF0;
defparam \inst_ex[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y71_N25
dffeas \r_f|rf_regs[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~5_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][0] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N4
cycloneive_lcell_comb \r_f|Mux31~0 (
// Equation(s):
// \r_f|Mux31~0_combout  = (\r_f|rf_regs[0][0]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][0]~q ),
	.cin(gnd),
	.combout(\r_f|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux31~0 .lut_mask = 16'hC300;
defparam \r_f|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N26
cycloneive_lcell_comb \t1|Add0~0 (
// Equation(s):
// \t1|Add0~0_combout  = (\r_f|rf_regs[0][0]~q ) # (\sw[1]~input_o  $ (\sw[0]~input_o ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][0]~q ),
	.cin(gnd),
	.combout(\t1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~0 .lut_mask = 16'hFF3C;
defparam \t1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N12
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\sw[0]~input_o  & \sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0F00;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N16
cycloneive_lcell_comb \t1|Add0~2 (
// Equation(s):
// \t1|Add0~2_cout  = CARRY((\Equal1~0_combout ) # (!\inst_ex[28]~0_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(\inst_ex[28]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\t1|Add0~2_cout ));
// synopsys translate_off
defparam \t1|Add0~2 .lut_mask = 16'h00BB;
defparam \t1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N18
cycloneive_lcell_comb \t1|Add0~3 (
// Equation(s):
// \t1|Add0~3_combout  = (\r_f|Mux31~0_combout  & ((\t1|Add0~0_combout  & (!\t1|Add0~2_cout )) # (!\t1|Add0~0_combout  & (\t1|Add0~2_cout  & VCC)))) # (!\r_f|Mux31~0_combout  & ((\t1|Add0~0_combout  & ((\t1|Add0~2_cout ) # (GND))) # (!\t1|Add0~0_combout  & 
// (!\t1|Add0~2_cout ))))
// \t1|Add0~4  = CARRY((\r_f|Mux31~0_combout  & (\t1|Add0~0_combout  & !\t1|Add0~2_cout )) # (!\r_f|Mux31~0_combout  & ((\t1|Add0~0_combout ) # (!\t1|Add0~2_cout ))))

	.dataa(\r_f|Mux31~0_combout ),
	.datab(\t1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~2_cout ),
	.combout(\t1|Add0~3_combout ),
	.cout(\t1|Add0~4 ));
// synopsys translate_off
defparam \t1|Add0~3 .lut_mask = 16'h694D;
defparam \t1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N18
cycloneive_lcell_comb \t1|Add0~5 (
// Equation(s):
// \t1|Add0~5_combout  = (\t1|Add0~3_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~3_combout ),
	.cin(gnd),
	.combout(\t1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~5 .lut_mask = 16'h6600;
defparam \t1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y71_N21
dffeas \r_f|rf_regs[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][1] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N2
cycloneive_lcell_comb \t1|Add0~6 (
// Equation(s):
// \t1|Add0~6_combout  = (\sw[1]~input_o  & ((\r_f|rf_regs[0][1]~q ) # (!\sw[0]~input_o ))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & \r_f|rf_regs[0][1]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][1]~q ),
	.cin(gnd),
	.combout(\t1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~6 .lut_mask = 16'hCF0C;
defparam \t1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N16
cycloneive_lcell_comb \r_f|Mux30~0 (
// Equation(s):
// \r_f|Mux30~0_combout  = (\r_f|rf_regs[0][1]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][1]~q ),
	.cin(gnd),
	.combout(\r_f|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux30~0 .lut_mask = 16'hC300;
defparam \r_f|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N20
cycloneive_lcell_comb \t1|Add0~7 (
// Equation(s):
// \t1|Add0~7_combout  = ((\t1|Add0~6_combout  $ (\r_f|Mux30~0_combout  $ (\t1|Add0~4 )))) # (GND)
// \t1|Add0~8  = CARRY((\t1|Add0~6_combout  & (\r_f|Mux30~0_combout  & !\t1|Add0~4 )) # (!\t1|Add0~6_combout  & ((\r_f|Mux30~0_combout ) # (!\t1|Add0~4 ))))

	.dataa(\t1|Add0~6_combout ),
	.datab(\r_f|Mux30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~4 ),
	.combout(\t1|Add0~7_combout ),
	.cout(\t1|Add0~8 ));
// synopsys translate_off
defparam \t1|Add0~7 .lut_mask = 16'h964D;
defparam \t1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N20
cycloneive_lcell_comb \t1|Add0~9 (
// Equation(s):
// \t1|Add0~9_combout  = (\t1|Add0~7_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~7_combout ),
	.cin(gnd),
	.combout(\t1|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~9 .lut_mask = 16'h3C00;
defparam \t1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N0
cycloneive_lcell_comb \r_f|rf_regs[0][2]~feeder (
// Equation(s):
// \r_f|rf_regs[0][2]~feeder_combout  = \t1|Add0~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|Add0~13_combout ),
	.cin(gnd),
	.combout(\r_f|rf_regs[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|rf_regs[0][2]~feeder .lut_mask = 16'hFF00;
defparam \r_f|rf_regs[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y71_N1
dffeas \r_f|rf_regs[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|rf_regs[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][2] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N14
cycloneive_lcell_comb \t1|Add0~10 (
// Equation(s):
// \t1|Add0~10_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][2]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][2]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][2]~q ),
	.cin(gnd),
	.combout(\t1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~10 .lut_mask = 16'hF330;
defparam \t1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N28
cycloneive_lcell_comb \r_f|Mux29~0 (
// Equation(s):
// \r_f|Mux29~0_combout  = (\r_f|rf_regs[0][2]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][2]~q ),
	.cin(gnd),
	.combout(\r_f|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux29~0 .lut_mask = 16'hC300;
defparam \r_f|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N22
cycloneive_lcell_comb \t1|Add0~11 (
// Equation(s):
// \t1|Add0~11_combout  = (\t1|Add0~10_combout  & ((\r_f|Mux29~0_combout  & (!\t1|Add0~8 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~8 ) # (GND))))) # (!\t1|Add0~10_combout  & ((\r_f|Mux29~0_combout  & (\t1|Add0~8  & VCC)) # (!\r_f|Mux29~0_combout  & 
// (!\t1|Add0~8 ))))
// \t1|Add0~12  = CARRY((\t1|Add0~10_combout  & ((!\t1|Add0~8 ) # (!\r_f|Mux29~0_combout ))) # (!\t1|Add0~10_combout  & (!\r_f|Mux29~0_combout  & !\t1|Add0~8 )))

	.dataa(\t1|Add0~10_combout ),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~8 ),
	.combout(\t1|Add0~11_combout ),
	.cout(\t1|Add0~12 ));
// synopsys translate_off
defparam \t1|Add0~11 .lut_mask = 16'h692B;
defparam \t1|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N18
cycloneive_lcell_comb \t1|Add0~13 (
// Equation(s):
// \t1|Add0~13_combout  = (\t1|Add0~11_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~11_combout ),
	.cin(gnd),
	.combout(\t1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~13 .lut_mask = 16'h3C00;
defparam \t1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N16
cycloneive_lcell_comb \r_f|rf_regs[0][3]~feeder (
// Equation(s):
// \r_f|rf_regs[0][3]~feeder_combout  = \t1|Add0~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|Add0~17_combout ),
	.cin(gnd),
	.combout(\r_f|rf_regs[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|rf_regs[0][3]~feeder .lut_mask = 16'hFF00;
defparam \r_f|rf_regs[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y71_N17
dffeas \r_f|rf_regs[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|rf_regs[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][3] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N8
cycloneive_lcell_comb \r_f|Mux28~0 (
// Equation(s):
// \r_f|Mux28~0_combout  = (\r_f|rf_regs[0][3]~q ) # (\sw[1]~input_o  $ (\sw[0]~input_o ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][3]~q ),
	.cin(gnd),
	.combout(\r_f|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux28~0 .lut_mask = 16'hFF3C;
defparam \r_f|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N6
cycloneive_lcell_comb \t1|Add0~14 (
// Equation(s):
// \t1|Add0~14_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][3]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][3]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][3]~q ),
	.cin(gnd),
	.combout(\t1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~14 .lut_mask = 16'hF330;
defparam \t1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N24
cycloneive_lcell_comb \t1|Add0~15 (
// Equation(s):
// \t1|Add0~15_combout  = ((\r_f|Mux28~0_combout  $ (\t1|Add0~14_combout  $ (\t1|Add0~12 )))) # (GND)
// \t1|Add0~16  = CARRY((\r_f|Mux28~0_combout  & ((!\t1|Add0~12 ) # (!\t1|Add0~14_combout ))) # (!\r_f|Mux28~0_combout  & (!\t1|Add0~14_combout  & !\t1|Add0~12 )))

	.dataa(\r_f|Mux28~0_combout ),
	.datab(\t1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~12 ),
	.combout(\t1|Add0~15_combout ),
	.cout(\t1|Add0~16 ));
// synopsys translate_off
defparam \t1|Add0~15 .lut_mask = 16'h962B;
defparam \t1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N10
cycloneive_lcell_comb \t1|Add0~17 (
// Equation(s):
// \t1|Add0~17_combout  = (\t1|Add0~15_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~15_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~17 .lut_mask = 16'h30C0;
defparam \t1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y71_N1
dffeas \r_f|rf_regs[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~21_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][4] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N10
cycloneive_lcell_comb \t1|Add0~18 (
// Equation(s):
// \t1|Add0~18_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][4]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][4]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][4]~q ),
	.cin(gnd),
	.combout(\t1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~18 .lut_mask = 16'hF550;
defparam \t1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N8
cycloneive_lcell_comb \r_f|Mux27~0 (
// Equation(s):
// \r_f|Mux27~0_combout  = (\r_f|rf_regs[0][4]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][4]~q ),
	.cin(gnd),
	.combout(\r_f|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux27~0 .lut_mask = 16'hA500;
defparam \r_f|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N26
cycloneive_lcell_comb \t1|Add0~19 (
// Equation(s):
// \t1|Add0~19_combout  = (\t1|Add0~18_combout  & ((\r_f|Mux27~0_combout  & (!\t1|Add0~16 )) # (!\r_f|Mux27~0_combout  & ((\t1|Add0~16 ) # (GND))))) # (!\t1|Add0~18_combout  & ((\r_f|Mux27~0_combout  & (\t1|Add0~16  & VCC)) # (!\r_f|Mux27~0_combout  & 
// (!\t1|Add0~16 ))))
// \t1|Add0~20  = CARRY((\t1|Add0~18_combout  & ((!\t1|Add0~16 ) # (!\r_f|Mux27~0_combout ))) # (!\t1|Add0~18_combout  & (!\r_f|Mux27~0_combout  & !\t1|Add0~16 )))

	.dataa(\t1|Add0~18_combout ),
	.datab(\r_f|Mux27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~16 ),
	.combout(\t1|Add0~19_combout ),
	.cout(\t1|Add0~20 ));
// synopsys translate_off
defparam \t1|Add0~19 .lut_mask = 16'h692B;
defparam \t1|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N4
cycloneive_lcell_comb \t1|Add0~21 (
// Equation(s):
// \t1|Add0~21_combout  = (\t1|Add0~19_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~19_combout ),
	.cin(gnd),
	.combout(\t1|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~21 .lut_mask = 16'h3C00;
defparam \t1|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y71_N7
dffeas \r_f|rf_regs[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][5] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N14
cycloneive_lcell_comb \r_f|Mux26~0 (
// Equation(s):
// \r_f|Mux26~0_combout  = (\r_f|rf_regs[0][5]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][5]~q ),
	.cin(gnd),
	.combout(\r_f|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux26~0 .lut_mask = 16'h9900;
defparam \r_f|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N4
cycloneive_lcell_comb \t1|Add0~22 (
// Equation(s):
// \t1|Add0~22_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][5]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][5]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][5]~q ),
	.cin(gnd),
	.combout(\t1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~22 .lut_mask = 16'hF550;
defparam \t1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N28
cycloneive_lcell_comb \t1|Add0~23 (
// Equation(s):
// \t1|Add0~23_combout  = ((\r_f|Mux26~0_combout  $ (\t1|Add0~22_combout  $ (\t1|Add0~20 )))) # (GND)
// \t1|Add0~24  = CARRY((\r_f|Mux26~0_combout  & ((!\t1|Add0~20 ) # (!\t1|Add0~22_combout ))) # (!\r_f|Mux26~0_combout  & (!\t1|Add0~22_combout  & !\t1|Add0~20 )))

	.dataa(\r_f|Mux26~0_combout ),
	.datab(\t1|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~20 ),
	.combout(\t1|Add0~23_combout ),
	.cout(\t1|Add0~24 ));
// synopsys translate_off
defparam \t1|Add0~23 .lut_mask = 16'h962B;
defparam \t1|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N6
cycloneive_lcell_comb \t1|Add0~25 (
// Equation(s):
// \t1|Add0~25_combout  = (\t1|Add0~23_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~23_combout ),
	.cin(gnd),
	.combout(\t1|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~25 .lut_mask = 16'h5A00;
defparam \t1|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y71_N13
dffeas \r_f|rf_regs[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][6] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N0
cycloneive_lcell_comb \t1|Add0~26 (
// Equation(s):
// \t1|Add0~26_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][6]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][6]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][6]~q ),
	.cin(gnd),
	.combout(\t1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~26 .lut_mask = 16'hDD44;
defparam \t1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N2
cycloneive_lcell_comb \r_f|Mux25~0 (
// Equation(s):
// \r_f|Mux25~0_combout  = (\r_f|rf_regs[0][6]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][6]~q ),
	.cin(gnd),
	.combout(\r_f|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux25~0 .lut_mask = 16'h9900;
defparam \r_f|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N30
cycloneive_lcell_comb \t1|Add0~27 (
// Equation(s):
// \t1|Add0~27_combout  = (\t1|Add0~26_combout  & ((\r_f|Mux25~0_combout  & (!\t1|Add0~24 )) # (!\r_f|Mux25~0_combout  & ((\t1|Add0~24 ) # (GND))))) # (!\t1|Add0~26_combout  & ((\r_f|Mux25~0_combout  & (\t1|Add0~24  & VCC)) # (!\r_f|Mux25~0_combout  & 
// (!\t1|Add0~24 ))))
// \t1|Add0~28  = CARRY((\t1|Add0~26_combout  & ((!\t1|Add0~24 ) # (!\r_f|Mux25~0_combout ))) # (!\t1|Add0~26_combout  & (!\r_f|Mux25~0_combout  & !\t1|Add0~24 )))

	.dataa(\t1|Add0~26_combout ),
	.datab(\r_f|Mux25~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~24 ),
	.combout(\t1|Add0~27_combout ),
	.cout(\t1|Add0~28 ));
// synopsys translate_off
defparam \t1|Add0~27 .lut_mask = 16'h692B;
defparam \t1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y71_N12
cycloneive_lcell_comb \t1|Add0~29 (
// Equation(s):
// \t1|Add0~29_combout  = (\t1|Add0~27_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~27_combout ),
	.cin(gnd),
	.combout(\t1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~29 .lut_mask = 16'h6600;
defparam \t1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y71_N11
dffeas \r_f|rf_regs[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~33_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][7] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N0
cycloneive_lcell_comb \t1|Add0~30 (
// Equation(s):
// \t1|Add0~30_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][7]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][7]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][7]~q ),
	.cin(gnd),
	.combout(\t1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~30 .lut_mask = 16'hDD44;
defparam \t1|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N30
cycloneive_lcell_comb \r_f|Mux24~0 (
// Equation(s):
// \r_f|Mux24~0_combout  = (\r_f|rf_regs[0][7]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][7]~q ),
	.cin(gnd),
	.combout(\r_f|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux24~0 .lut_mask = 16'h9900;
defparam \r_f|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N0
cycloneive_lcell_comb \t1|Add0~31 (
// Equation(s):
// \t1|Add0~31_combout  = ((\t1|Add0~30_combout  $ (\r_f|Mux24~0_combout  $ (\t1|Add0~28 )))) # (GND)
// \t1|Add0~32  = CARRY((\t1|Add0~30_combout  & (\r_f|Mux24~0_combout  & !\t1|Add0~28 )) # (!\t1|Add0~30_combout  & ((\r_f|Mux24~0_combout ) # (!\t1|Add0~28 ))))

	.dataa(\t1|Add0~30_combout ),
	.datab(\r_f|Mux24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~28 ),
	.combout(\t1|Add0~31_combout ),
	.cout(\t1|Add0~32 ));
// synopsys translate_off
defparam \t1|Add0~31 .lut_mask = 16'h964D;
defparam \t1|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N10
cycloneive_lcell_comb \t1|Add0~33 (
// Equation(s):
// \t1|Add0~33_combout  = (\t1|Add0~31_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~31_combout ),
	.cin(gnd),
	.combout(\t1|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~33 .lut_mask = 16'h3C00;
defparam \t1|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y71_N9
dffeas \r_f|rf_regs[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~37_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][8] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N12
cycloneive_lcell_comb \r_f|Mux23~0 (
// Equation(s):
// \r_f|Mux23~0_combout  = (\r_f|rf_regs[0][8]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][8]~q ),
	.cin(gnd),
	.combout(\r_f|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux23~0 .lut_mask = 16'h9900;
defparam \r_f|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N14
cycloneive_lcell_comb \t1|Add0~34 (
// Equation(s):
// \t1|Add0~34_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][8]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][8]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][8]~q ),
	.cin(gnd),
	.combout(\t1|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~34 .lut_mask = 16'hF330;
defparam \t1|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N2
cycloneive_lcell_comb \t1|Add0~35 (
// Equation(s):
// \t1|Add0~35_combout  = (\r_f|Mux23~0_combout  & ((\t1|Add0~34_combout  & (!\t1|Add0~32 )) # (!\t1|Add0~34_combout  & (\t1|Add0~32  & VCC)))) # (!\r_f|Mux23~0_combout  & ((\t1|Add0~34_combout  & ((\t1|Add0~32 ) # (GND))) # (!\t1|Add0~34_combout  & 
// (!\t1|Add0~32 ))))
// \t1|Add0~36  = CARRY((\r_f|Mux23~0_combout  & (\t1|Add0~34_combout  & !\t1|Add0~32 )) # (!\r_f|Mux23~0_combout  & ((\t1|Add0~34_combout ) # (!\t1|Add0~32 ))))

	.dataa(\r_f|Mux23~0_combout ),
	.datab(\t1|Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~32 ),
	.combout(\t1|Add0~35_combout ),
	.cout(\t1|Add0~36 ));
// synopsys translate_off
defparam \t1|Add0~35 .lut_mask = 16'h694D;
defparam \t1|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N8
cycloneive_lcell_comb \t1|Add0~37 (
// Equation(s):
// \t1|Add0~37_combout  = (\t1|Add0~35_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~35_combout ),
	.cin(gnd),
	.combout(\t1|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~37 .lut_mask = 16'h3C00;
defparam \t1|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y71_N19
dffeas \r_f|rf_regs[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~41_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][9] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N22
cycloneive_lcell_comb \t1|Add0~38 (
// Equation(s):
// \t1|Add0~38_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][9]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][9]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][9]~q ),
	.cin(gnd),
	.combout(\t1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~38 .lut_mask = 16'hDD44;
defparam \t1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N28
cycloneive_lcell_comb \r_f|Mux22~0 (
// Equation(s):
// \r_f|Mux22~0_combout  = (\r_f|rf_regs[0][9]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][9]~q ),
	.cin(gnd),
	.combout(\r_f|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux22~0 .lut_mask = 16'hC300;
defparam \r_f|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N4
cycloneive_lcell_comb \t1|Add0~39 (
// Equation(s):
// \t1|Add0~39_combout  = ((\t1|Add0~38_combout  $ (\r_f|Mux22~0_combout  $ (\t1|Add0~36 )))) # (GND)
// \t1|Add0~40  = CARRY((\t1|Add0~38_combout  & (\r_f|Mux22~0_combout  & !\t1|Add0~36 )) # (!\t1|Add0~38_combout  & ((\r_f|Mux22~0_combout ) # (!\t1|Add0~36 ))))

	.dataa(\t1|Add0~38_combout ),
	.datab(\r_f|Mux22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~36 ),
	.combout(\t1|Add0~39_combout ),
	.cout(\t1|Add0~40 ));
// synopsys translate_off
defparam \t1|Add0~39 .lut_mask = 16'h964D;
defparam \t1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N24
cycloneive_lcell_comb \t1|Add0~41 (
// Equation(s):
// \t1|Add0~41_combout  = (\t1|Add0~39_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~39_combout ),
	.cin(gnd),
	.combout(\t1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~41 .lut_mask = 16'h6600;
defparam \t1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y70_N28
cycloneive_lcell_comb \r_f|rf_regs[0][10]~feeder (
// Equation(s):
// \r_f|rf_regs[0][10]~feeder_combout  = \t1|Add0~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\t1|Add0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|rf_regs[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|rf_regs[0][10]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|rf_regs[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y70_N29
dffeas \r_f|rf_regs[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|rf_regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][10] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y70_N26
cycloneive_lcell_comb \t1|Add0~42 (
// Equation(s):
// \t1|Add0~42_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][10]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][10]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][10]~q ),
	.cin(gnd),
	.combout(\t1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~42 .lut_mask = 16'hF550;
defparam \t1|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y70_N4
cycloneive_lcell_comb \r_f|Mux21~0 (
// Equation(s):
// \r_f|Mux21~0_combout  = (\r_f|rf_regs[0][10]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][10]~q ),
	.cin(gnd),
	.combout(\r_f|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux21~0 .lut_mask = 16'h9900;
defparam \r_f|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N6
cycloneive_lcell_comb \t1|Add0~43 (
// Equation(s):
// \t1|Add0~43_combout  = (\t1|Add0~42_combout  & ((\r_f|Mux21~0_combout  & (!\t1|Add0~40 )) # (!\r_f|Mux21~0_combout  & ((\t1|Add0~40 ) # (GND))))) # (!\t1|Add0~42_combout  & ((\r_f|Mux21~0_combout  & (\t1|Add0~40  & VCC)) # (!\r_f|Mux21~0_combout  & 
// (!\t1|Add0~40 ))))
// \t1|Add0~44  = CARRY((\t1|Add0~42_combout  & ((!\t1|Add0~40 ) # (!\r_f|Mux21~0_combout ))) # (!\t1|Add0~42_combout  & (!\r_f|Mux21~0_combout  & !\t1|Add0~40 )))

	.dataa(\t1|Add0~42_combout ),
	.datab(\r_f|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~40 ),
	.combout(\t1|Add0~43_combout ),
	.cout(\t1|Add0~44 ));
// synopsys translate_off
defparam \t1|Add0~43 .lut_mask = 16'h692B;
defparam \t1|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y70_N22
cycloneive_lcell_comb \t1|Add0~45 (
// Equation(s):
// \t1|Add0~45_combout  = (\t1|Add0~43_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~43_combout ),
	.cin(gnd),
	.combout(\t1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~45 .lut_mask = 16'h5A00;
defparam \t1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y70_N29
dffeas \r_f|rf_regs[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~49_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][11] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N2
cycloneive_lcell_comb \t1|Add0~46 (
// Equation(s):
// \t1|Add0~46_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][11]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][11]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][11]~q ),
	.cin(gnd),
	.combout(\t1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~46 .lut_mask = 16'hF550;
defparam \t1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N20
cycloneive_lcell_comb \r_f|Mux20~0 (
// Equation(s):
// \r_f|Mux20~0_combout  = (\r_f|rf_regs[0][11]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][11]~q ),
	.cin(gnd),
	.combout(\r_f|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux20~0 .lut_mask = 16'hA500;
defparam \r_f|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N8
cycloneive_lcell_comb \t1|Add0~47 (
// Equation(s):
// \t1|Add0~47_combout  = ((\t1|Add0~46_combout  $ (\r_f|Mux20~0_combout  $ (\t1|Add0~44 )))) # (GND)
// \t1|Add0~48  = CARRY((\t1|Add0~46_combout  & (\r_f|Mux20~0_combout  & !\t1|Add0~44 )) # (!\t1|Add0~46_combout  & ((\r_f|Mux20~0_combout ) # (!\t1|Add0~44 ))))

	.dataa(\t1|Add0~46_combout ),
	.datab(\r_f|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~44 ),
	.combout(\t1|Add0~47_combout ),
	.cout(\t1|Add0~48 ));
// synopsys translate_off
defparam \t1|Add0~47 .lut_mask = 16'h964D;
defparam \t1|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N10
cycloneive_lcell_comb \t1|Add0~49 (
// Equation(s):
// \t1|Add0~49_combout  = (\t1|Add0~47_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~47_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~49 .lut_mask = 16'h30C0;
defparam \t1|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y70_N25
dffeas \r_f|rf_regs[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~53_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][12] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N14
cycloneive_lcell_comb \t1|Add0~50 (
// Equation(s):
// \t1|Add0~50_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][12]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][12]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][12]~q ),
	.cin(gnd),
	.combout(\t1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~50 .lut_mask = 16'hF550;
defparam \t1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N4
cycloneive_lcell_comb \r_f|Mux19~0 (
// Equation(s):
// \r_f|Mux19~0_combout  = (\r_f|rf_regs[0][12]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][12]~q ),
	.cin(gnd),
	.combout(\r_f|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux19~0 .lut_mask = 16'h9900;
defparam \r_f|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N10
cycloneive_lcell_comb \t1|Add0~51 (
// Equation(s):
// \t1|Add0~51_combout  = (\t1|Add0~50_combout  & ((\r_f|Mux19~0_combout  & (!\t1|Add0~48 )) # (!\r_f|Mux19~0_combout  & ((\t1|Add0~48 ) # (GND))))) # (!\t1|Add0~50_combout  & ((\r_f|Mux19~0_combout  & (\t1|Add0~48  & VCC)) # (!\r_f|Mux19~0_combout  & 
// (!\t1|Add0~48 ))))
// \t1|Add0~52  = CARRY((\t1|Add0~50_combout  & ((!\t1|Add0~48 ) # (!\r_f|Mux19~0_combout ))) # (!\t1|Add0~50_combout  & (!\r_f|Mux19~0_combout  & !\t1|Add0~48 )))

	.dataa(\t1|Add0~50_combout ),
	.datab(\r_f|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~48 ),
	.combout(\t1|Add0~51_combout ),
	.cout(\t1|Add0~52 ));
// synopsys translate_off
defparam \t1|Add0~51 .lut_mask = 16'h692B;
defparam \t1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N30
cycloneive_lcell_comb \t1|Add0~53 (
// Equation(s):
// \t1|Add0~53_combout  = (\t1|Add0~51_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~51_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~53 .lut_mask = 16'h30C0;
defparam \t1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y70_N13
dffeas \r_f|rf_regs[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~57_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][13] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N4
cycloneive_lcell_comb \r_f|Mux18~0 (
// Equation(s):
// \r_f|Mux18~0_combout  = (\r_f|rf_regs[0][13]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][13]~q ),
	.cin(gnd),
	.combout(\r_f|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux18~0 .lut_mask = 16'h9900;
defparam \r_f|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N10
cycloneive_lcell_comb \t1|Add0~54 (
// Equation(s):
// \t1|Add0~54_combout  = (\sw[0]~input_o  & ((\r_f|rf_regs[0][13]~q ) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & (!\sw[1]~input_o  & \r_f|rf_regs[0][13]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][13]~q ),
	.cin(gnd),
	.combout(\t1|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~54 .lut_mask = 16'hBB22;
defparam \t1|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N12
cycloneive_lcell_comb \t1|Add0~55 (
// Equation(s):
// \t1|Add0~55_combout  = ((\r_f|Mux18~0_combout  $ (\t1|Add0~54_combout  $ (\t1|Add0~52 )))) # (GND)
// \t1|Add0~56  = CARRY((\r_f|Mux18~0_combout  & ((!\t1|Add0~52 ) # (!\t1|Add0~54_combout ))) # (!\r_f|Mux18~0_combout  & (!\t1|Add0~54_combout  & !\t1|Add0~52 )))

	.dataa(\r_f|Mux18~0_combout ),
	.datab(\t1|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~52 ),
	.combout(\t1|Add0~55_combout ),
	.cout(\t1|Add0~56 ));
// synopsys translate_off
defparam \t1|Add0~55 .lut_mask = 16'h962B;
defparam \t1|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N30
cycloneive_lcell_comb \t1|Add0~57 (
// Equation(s):
// \t1|Add0~57_combout  = (\t1|Add0~55_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~55_combout ),
	.cin(gnd),
	.combout(\t1|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~57 .lut_mask = 16'h6600;
defparam \t1|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y70_N17
dffeas \r_f|rf_regs[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~61_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][14] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N6
cycloneive_lcell_comb \t1|Add0~58 (
// Equation(s):
// \t1|Add0~58_combout  = (\sw[0]~input_o  & ((\r_f|rf_regs[0][14]~q ) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & (!\sw[1]~input_o  & \r_f|rf_regs[0][14]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][14]~q ),
	.cin(gnd),
	.combout(\t1|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~58 .lut_mask = 16'hBB22;
defparam \t1|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N24
cycloneive_lcell_comb \r_f|Mux17~0 (
// Equation(s):
// \r_f|Mux17~0_combout  = (\r_f|rf_regs[0][14]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][14]~q ),
	.cin(gnd),
	.combout(\r_f|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux17~0 .lut_mask = 16'h9900;
defparam \r_f|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N14
cycloneive_lcell_comb \t1|Add0~59 (
// Equation(s):
// \t1|Add0~59_combout  = (\t1|Add0~58_combout  & ((\r_f|Mux17~0_combout  & (!\t1|Add0~56 )) # (!\r_f|Mux17~0_combout  & ((\t1|Add0~56 ) # (GND))))) # (!\t1|Add0~58_combout  & ((\r_f|Mux17~0_combout  & (\t1|Add0~56  & VCC)) # (!\r_f|Mux17~0_combout  & 
// (!\t1|Add0~56 ))))
// \t1|Add0~60  = CARRY((\t1|Add0~58_combout  & ((!\t1|Add0~56 ) # (!\r_f|Mux17~0_combout ))) # (!\t1|Add0~58_combout  & (!\r_f|Mux17~0_combout  & !\t1|Add0~56 )))

	.dataa(\t1|Add0~58_combout ),
	.datab(\r_f|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~56 ),
	.combout(\t1|Add0~59_combout ),
	.cout(\t1|Add0~60 ));
// synopsys translate_off
defparam \t1|Add0~59 .lut_mask = 16'h692B;
defparam \t1|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N26
cycloneive_lcell_comb \t1|Add0~61 (
// Equation(s):
// \t1|Add0~61_combout  = (\t1|Add0~59_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~59_combout ),
	.cin(gnd),
	.combout(\t1|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~61 .lut_mask = 16'h6600;
defparam \t1|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y70_N11
dffeas \r_f|rf_regs[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~65_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][15] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N16
cycloneive_lcell_comb \r_f|Mux16~0 (
// Equation(s):
// \r_f|Mux16~0_combout  = (\r_f|rf_regs[0][15]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][15]~q ),
	.cin(gnd),
	.combout(\r_f|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux16~0 .lut_mask = 16'h9900;
defparam \r_f|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N28
cycloneive_lcell_comb \t1|Add0~62 (
// Equation(s):
// \t1|Add0~62_combout  = (\sw[0]~input_o  & ((\r_f|rf_regs[0][15]~q ) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & (!\sw[1]~input_o  & \r_f|rf_regs[0][15]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][15]~q ),
	.cin(gnd),
	.combout(\t1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~62 .lut_mask = 16'hBB22;
defparam \t1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N16
cycloneive_lcell_comb \t1|Add0~63 (
// Equation(s):
// \t1|Add0~63_combout  = ((\r_f|Mux16~0_combout  $ (\t1|Add0~62_combout  $ (\t1|Add0~60 )))) # (GND)
// \t1|Add0~64  = CARRY((\r_f|Mux16~0_combout  & ((!\t1|Add0~60 ) # (!\t1|Add0~62_combout ))) # (!\r_f|Mux16~0_combout  & (!\t1|Add0~62_combout  & !\t1|Add0~60 )))

	.dataa(\r_f|Mux16~0_combout ),
	.datab(\t1|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~60 ),
	.combout(\t1|Add0~63_combout ),
	.cout(\t1|Add0~64 ));
// synopsys translate_off
defparam \t1|Add0~63 .lut_mask = 16'h962B;
defparam \t1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N22
cycloneive_lcell_comb \t1|Add0~65 (
// Equation(s):
// \t1|Add0~65_combout  = (\t1|Add0~63_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\t1|Add0~63_combout ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~65 .lut_mask = 16'h30C0;
defparam \t1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y70_N21
dffeas \r_f|rf_regs[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~69_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][16] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N20
cycloneive_lcell_comb \t1|Add0~66 (
// Equation(s):
// \t1|Add0~66_combout  = (\sw[1]~input_o  & (\r_f|rf_regs[0][16]~q  & \sw[0]~input_o )) # (!\sw[1]~input_o  & ((\r_f|rf_regs[0][16]~q ) # (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|rf_regs[0][16]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~66 .lut_mask = 16'hF330;
defparam \t1|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N18
cycloneive_lcell_comb \r_f|Mux15~0 (
// Equation(s):
// \r_f|Mux15~0_combout  = (\r_f|rf_regs[0][16]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][16]~q ),
	.cin(gnd),
	.combout(\r_f|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux15~0 .lut_mask = 16'h9900;
defparam \r_f|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N18
cycloneive_lcell_comb \t1|Add0~67 (
// Equation(s):
// \t1|Add0~67_combout  = (\t1|Add0~66_combout  & ((\r_f|Mux15~0_combout  & (!\t1|Add0~64 )) # (!\r_f|Mux15~0_combout  & ((\t1|Add0~64 ) # (GND))))) # (!\t1|Add0~66_combout  & ((\r_f|Mux15~0_combout  & (\t1|Add0~64  & VCC)) # (!\r_f|Mux15~0_combout  & 
// (!\t1|Add0~64 ))))
// \t1|Add0~68  = CARRY((\t1|Add0~66_combout  & ((!\t1|Add0~64 ) # (!\r_f|Mux15~0_combout ))) # (!\t1|Add0~66_combout  & (!\r_f|Mux15~0_combout  & !\t1|Add0~64 )))

	.dataa(\t1|Add0~66_combout ),
	.datab(\r_f|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~64 ),
	.combout(\t1|Add0~67_combout ),
	.cout(\t1|Add0~68 ));
// synopsys translate_off
defparam \t1|Add0~67 .lut_mask = 16'h692B;
defparam \t1|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N8
cycloneive_lcell_comb \t1|Add0~69 (
// Equation(s):
// \t1|Add0~69_combout  = (\t1|Add0~67_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~67_combout ),
	.cin(gnd),
	.combout(\t1|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~69 .lut_mask = 16'h6600;
defparam \t1|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y70_N19
dffeas \r_f|rf_regs[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~73_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][17] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N12
cycloneive_lcell_comb \t1|Add0~70 (
// Equation(s):
// \t1|Add0~70_combout  = (\sw[0]~input_o  & ((\r_f|rf_regs[0][17]~q ) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & (!\sw[1]~input_o  & \r_f|rf_regs[0][17]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][17]~q ),
	.cin(gnd),
	.combout(\t1|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~70 .lut_mask = 16'hBB22;
defparam \t1|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N2
cycloneive_lcell_comb \r_f|Mux14~0 (
// Equation(s):
// \r_f|Mux14~0_combout  = (\r_f|rf_regs[0][17]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][17]~q ),
	.cin(gnd),
	.combout(\r_f|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux14~0 .lut_mask = 16'h9900;
defparam \r_f|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N20
cycloneive_lcell_comb \t1|Add0~71 (
// Equation(s):
// \t1|Add0~71_combout  = ((\t1|Add0~70_combout  $ (\r_f|Mux14~0_combout  $ (\t1|Add0~68 )))) # (GND)
// \t1|Add0~72  = CARRY((\t1|Add0~70_combout  & (\r_f|Mux14~0_combout  & !\t1|Add0~68 )) # (!\t1|Add0~70_combout  & ((\r_f|Mux14~0_combout ) # (!\t1|Add0~68 ))))

	.dataa(\t1|Add0~70_combout ),
	.datab(\r_f|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~68 ),
	.combout(\t1|Add0~71_combout ),
	.cout(\t1|Add0~72 ));
// synopsys translate_off
defparam \t1|Add0~71 .lut_mask = 16'h964D;
defparam \t1|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N0
cycloneive_lcell_comb \t1|Add0~73 (
// Equation(s):
// \t1|Add0~73_combout  = (\t1|Add0~71_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~71_combout ),
	.cin(gnd),
	.combout(\t1|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~73 .lut_mask = 16'h6600;
defparam \t1|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y70_N1
dffeas \r_f|rf_regs[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~77_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][18] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N16
cycloneive_lcell_comb \r_f|Mux13~0 (
// Equation(s):
// \r_f|Mux13~0_combout  = (\r_f|rf_regs[0][18]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][18]~q ),
	.cin(gnd),
	.combout(\r_f|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux13~0 .lut_mask = 16'h9900;
defparam \r_f|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N6
cycloneive_lcell_comb \t1|Add0~74 (
// Equation(s):
// \t1|Add0~74_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][18]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][18]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][18]~q ),
	.cin(gnd),
	.combout(\t1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~74 .lut_mask = 16'hDD44;
defparam \t1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N22
cycloneive_lcell_comb \t1|Add0~75 (
// Equation(s):
// \t1|Add0~75_combout  = (\r_f|Mux13~0_combout  & ((\t1|Add0~74_combout  & (!\t1|Add0~72 )) # (!\t1|Add0~74_combout  & (\t1|Add0~72  & VCC)))) # (!\r_f|Mux13~0_combout  & ((\t1|Add0~74_combout  & ((\t1|Add0~72 ) # (GND))) # (!\t1|Add0~74_combout  & 
// (!\t1|Add0~72 ))))
// \t1|Add0~76  = CARRY((\r_f|Mux13~0_combout  & (\t1|Add0~74_combout  & !\t1|Add0~72 )) # (!\r_f|Mux13~0_combout  & ((\t1|Add0~74_combout ) # (!\t1|Add0~72 ))))

	.dataa(\r_f|Mux13~0_combout ),
	.datab(\t1|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~72 ),
	.combout(\t1|Add0~75_combout ),
	.cout(\t1|Add0~76 ));
// synopsys translate_off
defparam \t1|Add0~75 .lut_mask = 16'h694D;
defparam \t1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N26
cycloneive_lcell_comb \t1|Add0~77 (
// Equation(s):
// \t1|Add0~77_combout  = (\t1|Add0~75_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~75_combout ),
	.cin(gnd),
	.combout(\t1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~77 .lut_mask = 16'h5A00;
defparam \t1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y70_N17
dffeas \r_f|rf_regs[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~81_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][19] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N12
cycloneive_lcell_comb \t1|Add0~78 (
// Equation(s):
// \t1|Add0~78_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][19]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][19]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][19]~q ),
	.cin(gnd),
	.combout(\t1|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~78 .lut_mask = 16'hDD44;
defparam \t1|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N28
cycloneive_lcell_comb \r_f|Mux12~0 (
// Equation(s):
// \r_f|Mux12~0_combout  = (\r_f|rf_regs[0][19]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][19]~q ),
	.cin(gnd),
	.combout(\r_f|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux12~0 .lut_mask = 16'h9900;
defparam \r_f|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N24
cycloneive_lcell_comb \t1|Add0~79 (
// Equation(s):
// \t1|Add0~79_combout  = ((\t1|Add0~78_combout  $ (\r_f|Mux12~0_combout  $ (\t1|Add0~76 )))) # (GND)
// \t1|Add0~80  = CARRY((\t1|Add0~78_combout  & (\r_f|Mux12~0_combout  & !\t1|Add0~76 )) # (!\t1|Add0~78_combout  & ((\r_f|Mux12~0_combout ) # (!\t1|Add0~76 ))))

	.dataa(\t1|Add0~78_combout ),
	.datab(\r_f|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~76 ),
	.combout(\t1|Add0~79_combout ),
	.cout(\t1|Add0~80 ));
// synopsys translate_off
defparam \t1|Add0~79 .lut_mask = 16'h964D;
defparam \t1|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N18
cycloneive_lcell_comb \t1|Add0~81 (
// Equation(s):
// \t1|Add0~81_combout  = (\t1|Add0~79_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~79_combout ),
	.cin(gnd),
	.combout(\t1|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~81 .lut_mask = 16'h5A00;
defparam \t1|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y70_N7
dffeas \r_f|rf_regs[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~85_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][20] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N0
cycloneive_lcell_comb \r_f|Mux11~0 (
// Equation(s):
// \r_f|Mux11~0_combout  = (\r_f|rf_regs[0][20]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][20]~q ),
	.cin(gnd),
	.combout(\r_f|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux11~0 .lut_mask = 16'h9900;
defparam \r_f|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N24
cycloneive_lcell_comb \t1|Add0~82 (
// Equation(s):
// \t1|Add0~82_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][20]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][20]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][20]~q ),
	.cin(gnd),
	.combout(\t1|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~82 .lut_mask = 16'hDD44;
defparam \t1|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N26
cycloneive_lcell_comb \t1|Add0~83 (
// Equation(s):
// \t1|Add0~83_combout  = (\r_f|Mux11~0_combout  & ((\t1|Add0~82_combout  & (!\t1|Add0~80 )) # (!\t1|Add0~82_combout  & (\t1|Add0~80  & VCC)))) # (!\r_f|Mux11~0_combout  & ((\t1|Add0~82_combout  & ((\t1|Add0~80 ) # (GND))) # (!\t1|Add0~82_combout  & 
// (!\t1|Add0~80 ))))
// \t1|Add0~84  = CARRY((\r_f|Mux11~0_combout  & (\t1|Add0~82_combout  & !\t1|Add0~80 )) # (!\r_f|Mux11~0_combout  & ((\t1|Add0~82_combout ) # (!\t1|Add0~80 ))))

	.dataa(\r_f|Mux11~0_combout ),
	.datab(\t1|Add0~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~80 ),
	.combout(\t1|Add0~83_combout ),
	.cout(\t1|Add0~84 ));
// synopsys translate_off
defparam \t1|Add0~83 .lut_mask = 16'h694D;
defparam \t1|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N8
cycloneive_lcell_comb \t1|Add0~85 (
// Equation(s):
// \t1|Add0~85_combout  = (\t1|Add0~83_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~83_combout ),
	.cin(gnd),
	.combout(\t1|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~85 .lut_mask = 16'h5A00;
defparam \t1|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y70_N13
dffeas \r_f|rf_regs[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~89_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][21] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y70_N28
cycloneive_lcell_comb \t1|Add0~86 (
// Equation(s):
// \t1|Add0~86_combout  = (\sw[1]~input_o  & (\r_f|rf_regs[0][21]~q  & \sw[0]~input_o )) # (!\sw[1]~input_o  & ((\r_f|rf_regs[0][21]~q ) # (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|rf_regs[0][21]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~86 .lut_mask = 16'hF330;
defparam \t1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y70_N22
cycloneive_lcell_comb \r_f|Mux10~0 (
// Equation(s):
// \r_f|Mux10~0_combout  = (\r_f|rf_regs[0][21]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|rf_regs[0][21]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux10~0 .lut_mask = 16'hC030;
defparam \r_f|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N28
cycloneive_lcell_comb \t1|Add0~87 (
// Equation(s):
// \t1|Add0~87_combout  = ((\t1|Add0~86_combout  $ (\r_f|Mux10~0_combout  $ (\t1|Add0~84 )))) # (GND)
// \t1|Add0~88  = CARRY((\t1|Add0~86_combout  & (\r_f|Mux10~0_combout  & !\t1|Add0~84 )) # (!\t1|Add0~86_combout  & ((\r_f|Mux10~0_combout ) # (!\t1|Add0~84 ))))

	.dataa(\t1|Add0~86_combout ),
	.datab(\r_f|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~84 ),
	.combout(\t1|Add0~87_combout ),
	.cout(\t1|Add0~88 ));
// synopsys translate_off
defparam \t1|Add0~87 .lut_mask = 16'h964D;
defparam \t1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y70_N22
cycloneive_lcell_comb \t1|Add0~89 (
// Equation(s):
// \t1|Add0~89_combout  = (\t1|Add0~87_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\t1|Add0~87_combout ),
	.cin(gnd),
	.combout(\t1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~89 .lut_mask = 16'h5A00;
defparam \t1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y70_N3
dffeas \r_f|rf_regs[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~93_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][22] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y70_N8
cycloneive_lcell_comb \t1|Add0~90 (
// Equation(s):
// \t1|Add0~90_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][22]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][22]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][22]~q ),
	.cin(gnd),
	.combout(\t1|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~90 .lut_mask = 16'hF550;
defparam \t1|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y70_N2
cycloneive_lcell_comb \r_f|Mux9~0 (
// Equation(s):
// \r_f|Mux9~0_combout  = (\r_f|rf_regs[0][22]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][22]~q ),
	.cin(gnd),
	.combout(\r_f|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux9~0 .lut_mask = 16'hA500;
defparam \r_f|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y70_N30
cycloneive_lcell_comb \t1|Add0~91 (
// Equation(s):
// \t1|Add0~91_combout  = (\t1|Add0~90_combout  & ((\r_f|Mux9~0_combout  & (!\t1|Add0~88 )) # (!\r_f|Mux9~0_combout  & ((\t1|Add0~88 ) # (GND))))) # (!\t1|Add0~90_combout  & ((\r_f|Mux9~0_combout  & (\t1|Add0~88  & VCC)) # (!\r_f|Mux9~0_combout  & 
// (!\t1|Add0~88 ))))
// \t1|Add0~92  = CARRY((\t1|Add0~90_combout  & ((!\t1|Add0~88 ) # (!\r_f|Mux9~0_combout ))) # (!\t1|Add0~90_combout  & (!\r_f|Mux9~0_combout  & !\t1|Add0~88 )))

	.dataa(\t1|Add0~90_combout ),
	.datab(\r_f|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~88 ),
	.combout(\t1|Add0~91_combout ),
	.cout(\t1|Add0~92 ));
// synopsys translate_off
defparam \t1|Add0~91 .lut_mask = 16'h692B;
defparam \t1|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y70_N14
cycloneive_lcell_comb \t1|Add0~93 (
// Equation(s):
// \t1|Add0~93_combout  = (\t1|Add0~91_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~91_combout ),
	.cin(gnd),
	.combout(\t1|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~93 .lut_mask = 16'h6600;
defparam \t1|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N23
dffeas \r_f|rf_regs[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~97_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][23] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N16
cycloneive_lcell_comb \t1|Add0~94 (
// Equation(s):
// \t1|Add0~94_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][23]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][23]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][23]~q ),
	.cin(gnd),
	.combout(\t1|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~94 .lut_mask = 16'hF330;
defparam \t1|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N6
cycloneive_lcell_comb \r_f|Mux8~0 (
// Equation(s):
// \r_f|Mux8~0_combout  = (\r_f|rf_regs[0][23]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][23]~q ),
	.cin(gnd),
	.combout(\r_f|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux8~0 .lut_mask = 16'hC300;
defparam \r_f|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N0
cycloneive_lcell_comb \t1|Add0~95 (
// Equation(s):
// \t1|Add0~95_combout  = ((\t1|Add0~94_combout  $ (\r_f|Mux8~0_combout  $ (\t1|Add0~92 )))) # (GND)
// \t1|Add0~96  = CARRY((\t1|Add0~94_combout  & (\r_f|Mux8~0_combout  & !\t1|Add0~92 )) # (!\t1|Add0~94_combout  & ((\r_f|Mux8~0_combout ) # (!\t1|Add0~92 ))))

	.dataa(\t1|Add0~94_combout ),
	.datab(\r_f|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~92 ),
	.combout(\t1|Add0~95_combout ),
	.cout(\t1|Add0~96 ));
// synopsys translate_off
defparam \t1|Add0~95 .lut_mask = 16'h964D;
defparam \t1|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N24
cycloneive_lcell_comb \t1|Add0~97 (
// Equation(s):
// \t1|Add0~97_combout  = (\t1|Add0~95_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~95_combout ),
	.cin(gnd),
	.combout(\t1|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~97 .lut_mask = 16'h6600;
defparam \t1|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N27
dffeas \r_f|rf_regs[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~101_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][24] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N6
cycloneive_lcell_comb \r_f|Mux7~0 (
// Equation(s):
// \r_f|Mux7~0_combout  = (\r_f|rf_regs[0][24]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][24]~q ),
	.cin(gnd),
	.combout(\r_f|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux7~0 .lut_mask = 16'hC300;
defparam \r_f|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N12
cycloneive_lcell_comb \t1|Add0~98 (
// Equation(s):
// \t1|Add0~98_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][24]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][24]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][24]~q ),
	.cin(gnd),
	.combout(\t1|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~98 .lut_mask = 16'hF330;
defparam \t1|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N2
cycloneive_lcell_comb \t1|Add0~99 (
// Equation(s):
// \t1|Add0~99_combout  = (\r_f|Mux7~0_combout  & ((\t1|Add0~98_combout  & (!\t1|Add0~96 )) # (!\t1|Add0~98_combout  & (\t1|Add0~96  & VCC)))) # (!\r_f|Mux7~0_combout  & ((\t1|Add0~98_combout  & ((\t1|Add0~96 ) # (GND))) # (!\t1|Add0~98_combout  & 
// (!\t1|Add0~96 ))))
// \t1|Add0~100  = CARRY((\r_f|Mux7~0_combout  & (\t1|Add0~98_combout  & !\t1|Add0~96 )) # (!\r_f|Mux7~0_combout  & ((\t1|Add0~98_combout ) # (!\t1|Add0~96 ))))

	.dataa(\r_f|Mux7~0_combout ),
	.datab(\t1|Add0~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~96 ),
	.combout(\t1|Add0~99_combout ),
	.cout(\t1|Add0~100 ));
// synopsys translate_off
defparam \t1|Add0~99 .lut_mask = 16'h694D;
defparam \t1|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N20
cycloneive_lcell_comb \t1|Add0~101 (
// Equation(s):
// \t1|Add0~101_combout  = (\t1|Add0~99_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~99_combout ),
	.cin(gnd),
	.combout(\t1|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~101 .lut_mask = 16'h6600;
defparam \t1|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N29
dffeas \r_f|rf_regs[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~105_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][25] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N2
cycloneive_lcell_comb \t1|Add0~102 (
// Equation(s):
// \t1|Add0~102_combout  = (\sw[0]~input_o  & ((\r_f|rf_regs[0][25]~q ) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & (!\sw[1]~input_o  & \r_f|rf_regs[0][25]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][25]~q ),
	.cin(gnd),
	.combout(\t1|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~102 .lut_mask = 16'hBB22;
defparam \t1|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N24
cycloneive_lcell_comb \r_f|Mux6~0 (
// Equation(s):
// \r_f|Mux6~0_combout  = (\r_f|rf_regs[0][25]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][25]~q ),
	.cin(gnd),
	.combout(\r_f|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux6~0 .lut_mask = 16'hC300;
defparam \r_f|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N4
cycloneive_lcell_comb \t1|Add0~103 (
// Equation(s):
// \t1|Add0~103_combout  = ((\t1|Add0~102_combout  $ (\r_f|Mux6~0_combout  $ (\t1|Add0~100 )))) # (GND)
// \t1|Add0~104  = CARRY((\t1|Add0~102_combout  & (\r_f|Mux6~0_combout  & !\t1|Add0~100 )) # (!\t1|Add0~102_combout  & ((\r_f|Mux6~0_combout ) # (!\t1|Add0~100 ))))

	.dataa(\t1|Add0~102_combout ),
	.datab(\r_f|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~100 ),
	.combout(\t1|Add0~103_combout ),
	.cout(\t1|Add0~104 ));
// synopsys translate_off
defparam \t1|Add0~103 .lut_mask = 16'h964D;
defparam \t1|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N26
cycloneive_lcell_comb \t1|Add0~105 (
// Equation(s):
// \t1|Add0~105_combout  = (\t1|Add0~103_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\t1|Add0~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t1|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~105 .lut_mask = 16'h6060;
defparam \t1|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N19
dffeas \r_f|rf_regs[0][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~109_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][26] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N4
cycloneive_lcell_comb \t1|Add0~106 (
// Equation(s):
// \t1|Add0~106_combout  = (\r_f|rf_regs[0][26]~q  & ((\sw[0]~input_o ) # (!\sw[1]~input_o ))) # (!\r_f|rf_regs[0][26]~q  & (!\sw[1]~input_o  & \sw[0]~input_o ))

	.dataa(\r_f|rf_regs[0][26]~q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t1|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~106 .lut_mask = 16'hB2B2;
defparam \t1|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N18
cycloneive_lcell_comb \r_f|Mux5~0 (
// Equation(s):
// \r_f|Mux5~0_combout  = (\r_f|rf_regs[0][26]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\r_f|rf_regs[0][26]~q ),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux5~0 .lut_mask = 16'h8282;
defparam \r_f|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N6
cycloneive_lcell_comb \t1|Add0~107 (
// Equation(s):
// \t1|Add0~107_combout  = (\t1|Add0~106_combout  & ((\r_f|Mux5~0_combout  & (!\t1|Add0~104 )) # (!\r_f|Mux5~0_combout  & ((\t1|Add0~104 ) # (GND))))) # (!\t1|Add0~106_combout  & ((\r_f|Mux5~0_combout  & (\t1|Add0~104  & VCC)) # (!\r_f|Mux5~0_combout  & 
// (!\t1|Add0~104 ))))
// \t1|Add0~108  = CARRY((\t1|Add0~106_combout  & ((!\t1|Add0~104 ) # (!\r_f|Mux5~0_combout ))) # (!\t1|Add0~106_combout  & (!\r_f|Mux5~0_combout  & !\t1|Add0~104 )))

	.dataa(\t1|Add0~106_combout ),
	.datab(\r_f|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~104 ),
	.combout(\t1|Add0~107_combout ),
	.cout(\t1|Add0~108 ));
// synopsys translate_off
defparam \t1|Add0~107 .lut_mask = 16'h692B;
defparam \t1|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N18
cycloneive_lcell_comb \t1|Add0~109 (
// Equation(s):
// \t1|Add0~109_combout  = (\t1|Add0~107_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(gnd),
	.datac(\sw[1]~input_o ),
	.datad(\t1|Add0~107_combout ),
	.cin(gnd),
	.combout(\t1|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~109 .lut_mask = 16'h5A00;
defparam \t1|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N28
cycloneive_lcell_comb \r_f|rf_regs[0][27]~feeder (
// Equation(s):
// \r_f|rf_regs[0][27]~feeder_combout  = \t1|Add0~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|Add0~113_combout ),
	.cin(gnd),
	.combout(\r_f|rf_regs[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|rf_regs[0][27]~feeder .lut_mask = 16'hFF00;
defparam \r_f|rf_regs[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N29
dffeas \r_f|rf_regs[0][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|rf_regs[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][27] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N26
cycloneive_lcell_comb \t1|Add0~110 (
// Equation(s):
// \t1|Add0~110_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][27]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][27]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][27]~q ),
	.cin(gnd),
	.combout(\t1|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~110 .lut_mask = 16'hF330;
defparam \t1|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N4
cycloneive_lcell_comb \r_f|Mux4~0 (
// Equation(s):
// \r_f|Mux4~0_combout  = (\r_f|rf_regs[0][27]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][27]~q ),
	.cin(gnd),
	.combout(\r_f|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux4~0 .lut_mask = 16'hC300;
defparam \r_f|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N8
cycloneive_lcell_comb \t1|Add0~111 (
// Equation(s):
// \t1|Add0~111_combout  = ((\t1|Add0~110_combout  $ (\r_f|Mux4~0_combout  $ (\t1|Add0~108 )))) # (GND)
// \t1|Add0~112  = CARRY((\t1|Add0~110_combout  & (\r_f|Mux4~0_combout  & !\t1|Add0~108 )) # (!\t1|Add0~110_combout  & ((\r_f|Mux4~0_combout ) # (!\t1|Add0~108 ))))

	.dataa(\t1|Add0~110_combout ),
	.datab(\r_f|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~108 ),
	.combout(\t1|Add0~111_combout ),
	.cout(\t1|Add0~112 ));
// synopsys translate_off
defparam \t1|Add0~111 .lut_mask = 16'h964D;
defparam \t1|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N18
cycloneive_lcell_comb \t1|Add0~113 (
// Equation(s):
// \t1|Add0~113_combout  = (\t1|Add0~111_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\t1|Add0~111_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t1|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~113 .lut_mask = 16'h6060;
defparam \t1|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N29
dffeas \r_f|rf_regs[0][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~117_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][28] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N30
cycloneive_lcell_comb \r_f|Mux3~0 (
// Equation(s):
// \r_f|Mux3~0_combout  = (\r_f|rf_regs[0][28]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][28]~q ),
	.cin(gnd),
	.combout(\r_f|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux3~0 .lut_mask = 16'hC300;
defparam \r_f|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N0
cycloneive_lcell_comb \t1|Add0~114 (
// Equation(s):
// \t1|Add0~114_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][28]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][28]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][28]~q ),
	.cin(gnd),
	.combout(\t1|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~114 .lut_mask = 16'hF330;
defparam \t1|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N10
cycloneive_lcell_comb \t1|Add0~115 (
// Equation(s):
// \t1|Add0~115_combout  = (\r_f|Mux3~0_combout  & ((\t1|Add0~114_combout  & (!\t1|Add0~112 )) # (!\t1|Add0~114_combout  & (\t1|Add0~112  & VCC)))) # (!\r_f|Mux3~0_combout  & ((\t1|Add0~114_combout  & ((\t1|Add0~112 ) # (GND))) # (!\t1|Add0~114_combout  & 
// (!\t1|Add0~112 ))))
// \t1|Add0~116  = CARRY((\r_f|Mux3~0_combout  & (\t1|Add0~114_combout  & !\t1|Add0~112 )) # (!\r_f|Mux3~0_combout  & ((\t1|Add0~114_combout ) # (!\t1|Add0~112 ))))

	.dataa(\r_f|Mux3~0_combout ),
	.datab(\t1|Add0~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~112 ),
	.combout(\t1|Add0~115_combout ),
	.cout(\t1|Add0~116 ));
// synopsys translate_off
defparam \t1|Add0~115 .lut_mask = 16'h694D;
defparam \t1|Add0~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N22
cycloneive_lcell_comb \t1|Add0~117 (
// Equation(s):
// \t1|Add0~117_combout  = (\t1|Add0~115_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~115_combout ),
	.cin(gnd),
	.combout(\t1|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~117 .lut_mask = 16'h6600;
defparam \t1|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N21
dffeas \r_f|rf_regs[0][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~121_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][29] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N16
cycloneive_lcell_comb \t1|Add0~118 (
// Equation(s):
// \t1|Add0~118_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][29]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][29]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][29]~q ),
	.cin(gnd),
	.combout(\t1|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~118 .lut_mask = 16'hF330;
defparam \t1|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N10
cycloneive_lcell_comb \r_f|Mux2~0 (
// Equation(s):
// \r_f|Mux2~0_combout  = (\r_f|rf_regs[0][29]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][29]~q ),
	.cin(gnd),
	.combout(\r_f|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux2~0 .lut_mask = 16'hC300;
defparam \r_f|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N12
cycloneive_lcell_comb \t1|Add0~119 (
// Equation(s):
// \t1|Add0~119_combout  = ((\t1|Add0~118_combout  $ (\r_f|Mux2~0_combout  $ (\t1|Add0~116 )))) # (GND)
// \t1|Add0~120  = CARRY((\t1|Add0~118_combout  & (\r_f|Mux2~0_combout  & !\t1|Add0~116 )) # (!\t1|Add0~118_combout  & ((\r_f|Mux2~0_combout ) # (!\t1|Add0~116 ))))

	.dataa(\t1|Add0~118_combout ),
	.datab(\r_f|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~116 ),
	.combout(\t1|Add0~119_combout ),
	.cout(\t1|Add0~120 ));
// synopsys translate_off
defparam \t1|Add0~119 .lut_mask = 16'h964D;
defparam \t1|Add0~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N28
cycloneive_lcell_comb \t1|Add0~121 (
// Equation(s):
// \t1|Add0~121_combout  = (\t1|Add0~119_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~119_combout ),
	.cin(gnd),
	.combout(\t1|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~121 .lut_mask = 16'h6600;
defparam \t1|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N25
dffeas \r_f|rf_regs[0][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~125_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][30] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N20
cycloneive_lcell_comb \t1|Add0~122 (
// Equation(s):
// \t1|Add0~122_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][30]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][30]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][30]~q ),
	.cin(gnd),
	.combout(\t1|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~122 .lut_mask = 16'hF330;
defparam \t1|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N22
cycloneive_lcell_comb \r_f|Mux1~0 (
// Equation(s):
// \r_f|Mux1~0_combout  = (\r_f|rf_regs[0][30]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][30]~q ),
	.cin(gnd),
	.combout(\r_f|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux1~0 .lut_mask = 16'hC300;
defparam \r_f|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N14
cycloneive_lcell_comb \t1|Add0~123 (
// Equation(s):
// \t1|Add0~123_combout  = (\t1|Add0~122_combout  & ((\r_f|Mux1~0_combout  & (!\t1|Add0~120 )) # (!\r_f|Mux1~0_combout  & ((\t1|Add0~120 ) # (GND))))) # (!\t1|Add0~122_combout  & ((\r_f|Mux1~0_combout  & (\t1|Add0~120  & VCC)) # (!\r_f|Mux1~0_combout  & 
// (!\t1|Add0~120 ))))
// \t1|Add0~124  = CARRY((\t1|Add0~122_combout  & ((!\t1|Add0~120 ) # (!\r_f|Mux1~0_combout ))) # (!\t1|Add0~122_combout  & (!\r_f|Mux1~0_combout  & !\t1|Add0~120 )))

	.dataa(\t1|Add0~122_combout ),
	.datab(\r_f|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~120 ),
	.combout(\t1|Add0~123_combout ),
	.cout(\t1|Add0~124 ));
// synopsys translate_off
defparam \t1|Add0~123 .lut_mask = 16'h692B;
defparam \t1|Add0~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N30
cycloneive_lcell_comb \t1|Add0~125 (
// Equation(s):
// \t1|Add0~125_combout  = (\t1|Add0~123_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\t1|Add0~123_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t1|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~125 .lut_mask = 16'h6060;
defparam \t1|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N15
dffeas \r_f|rf_regs[0][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~129_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[0][31] .is_wysiwyg = "true";
defparam \r_f|rf_regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N8
cycloneive_lcell_comb \t1|Add0~126 (
// Equation(s):
// \t1|Add0~126_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|rf_regs[0][31]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|rf_regs[0][31]~q )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|rf_regs[0][31]~q ),
	.cin(gnd),
	.combout(\t1|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~126 .lut_mask = 16'hF330;
defparam \t1|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N28
cycloneive_lcell_comb \r_f|Mux0~0 (
// Equation(s):
// \r_f|Mux0~0_combout  = (\r_f|rf_regs[0][31]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][31]~q ),
	.cin(gnd),
	.combout(\r_f|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux0~0 .lut_mask = 16'h9900;
defparam \r_f|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N16
cycloneive_lcell_comb \t1|Add0~127 (
// Equation(s):
// \t1|Add0~127_combout  = \t1|Add0~126_combout  $ (\t1|Add0~124  $ (\r_f|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\t1|Add0~126_combout ),
	.datac(gnd),
	.datad(\r_f|Mux0~0_combout ),
	.cin(\t1|Add0~124 ),
	.combout(\t1|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~127 .lut_mask = 16'hC33C;
defparam \t1|Add0~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N26
cycloneive_lcell_comb \t1|Add0~129 (
// Equation(s):
// \t1|Add0~129_combout  = (\t1|Add0~127_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\t1|Add0~127_combout ),
	.cin(gnd),
	.combout(\t1|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~129 .lut_mask = 16'h6600;
defparam \t1|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y71_N4
cycloneive_lcell_comb \r_f|Mux63~0 (
// Equation(s):
// \r_f|Mux63~0_combout  = (\sw[0]~input_o  & (\sw[1]~input_o  & \r_f|rf_regs[0][0]~q )) # (!\sw[0]~input_o  & ((\sw[1]~input_o ) # (\r_f|rf_regs[0][0]~q )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|rf_regs[0][0]~q ),
	.cin(gnd),
	.combout(\r_f|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux63~0 .lut_mask = 16'hDD44;
defparam \r_f|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y71_N2
cycloneive_lcell_comb \r_f|Mux62~0 (
// Equation(s):
// \r_f|Mux62~0_combout  = (\r_f|rf_regs[0][1]~q ) # (\sw[0]~input_o  $ (\sw[1]~input_o ))

	.dataa(\sw[0]~input_o ),
	.datab(\r_f|rf_regs[0][1]~q ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux62~0 .lut_mask = 16'hDDEE;
defparam \r_f|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y71_N22
cycloneive_lcell_comb \r_f|Mux60~0 (
// Equation(s):
// \r_f|Mux60~0_combout  = (\r_f|rf_regs[0][3]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\r_f|rf_regs[0][3]~q ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux60~0 .lut_mask = 16'hA00A;
defparam \r_f|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y71_N6
cycloneive_lcell_comb \r_f|rf_regs[1][0]~0 (
// Equation(s):
// \r_f|rf_regs[1][0]~0_combout  = !\t1|Add0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\t1|Add0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|rf_regs[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|rf_regs[1][0]~0 .lut_mask = 16'h0F0F;
defparam \r_f|rf_regs[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y71_N7
dffeas \r_f|rf_regs[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|rf_regs[1][0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][0] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y71_N23
dffeas \r_f|rf_regs[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~9_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][1] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y71_N19
dffeas \r_f|rf_regs[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][2] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y71_N11
dffeas \r_f|rf_regs[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][3] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y71_N5
dffeas \r_f|rf_regs[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][4] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y71_N3
dffeas \r_f|rf_regs[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~25_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][5] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y71_N15
dffeas \r_f|rf_regs[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~29_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][6] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y71_N1
dffeas \r_f|rf_regs[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~33_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][7] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y71_N13
dffeas \r_f|rf_regs[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~37_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][8] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y71_N31
dffeas \r_f|rf_regs[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~41_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][9] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y70_N5
dffeas \r_f|rf_regs[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~45_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][10] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y70_N11
dffeas \r_f|rf_regs[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~49_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][11] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y70_N5
dffeas \r_f|rf_regs[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~53_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][12] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y70_N31
dffeas \r_f|rf_regs[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~57_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][13] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y70_N27
dffeas \r_f|rf_regs[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~61_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][14] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y70_N23
dffeas \r_f|rf_regs[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~65_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][15] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y70_N9
dffeas \r_f|rf_regs[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~69_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][16] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y70_N1
dffeas \r_f|rf_regs[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~73_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][17] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y70_N27
dffeas \r_f|rf_regs[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~77_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][18] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y70_N19
dffeas \r_f|rf_regs[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~81_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][19] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y70_N9
dffeas \r_f|rf_regs[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~85_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][20] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y70_N23
dffeas \r_f|rf_regs[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~89_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][21] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y70_N15
dffeas \r_f|rf_regs[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~93_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][22] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N9
dffeas \r_f|rf_regs[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~97_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][23] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N5
dffeas \r_f|rf_regs[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~101_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][24] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y69_N3
dffeas \r_f|rf_regs[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~105_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][25] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N11
dffeas \r_f|rf_regs[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~109_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][26] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N19
dffeas \r_f|rf_regs[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~113_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][27] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N13
dffeas \r_f|rf_regs[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~117_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][28] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N3
dffeas \r_f|rf_regs[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~121_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][29] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N31
dffeas \r_f|rf_regs[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~125_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][30] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N7
dffeas \r_f|rf_regs[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\t1|Add0~129_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][31] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N8
cycloneive_lcell_comb \t2|WideOr6~0 (
// Equation(s):
// \t2|WideOr6~0_combout  = (\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][1]~q  & (\r_f|rf_regs[1][0]~q  $ (\r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][3]~q  $ (!\r_f|rf_regs[1][1]~q ))))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr6~0 .lut_mask = 16'h1049;
defparam \t2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N14
cycloneive_lcell_comb \t2|WideOr5~0 (
// Equation(s):
// \t2|WideOr5~0_combout  = (\r_f|rf_regs[1][3]~q  & ((\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][2]~q )) # (!\r_f|rf_regs[1][0]~q  & ((\r_f|rf_regs[1][1]~q ))))) # (!\r_f|rf_regs[1][3]~q  & (\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][0]~q  $ 
// (!\r_f|rf_regs[1][1]~q ))))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr5~0 .lut_mask = 16'hD884;
defparam \t2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N20
cycloneive_lcell_comb \t2|WideOr4~0 (
// Equation(s):
// \t2|WideOr4~0_combout  = (\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][3]~q  & ((\r_f|rf_regs[1][0]~q ) # (\r_f|rf_regs[1][1]~q )))) # (!\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][0]~q  & (!\r_f|rf_regs[1][3]~q  & \r_f|rf_regs[1][1]~q )))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr4~0 .lut_mask = 16'hC280;
defparam \t2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N22
cycloneive_lcell_comb \t2|WideOr3~0 (
// Equation(s):
// \t2|WideOr3~0_combout  = (\r_f|rf_regs[1][1]~q  & ((\r_f|rf_regs[1][0]~q  & (!\r_f|rf_regs[1][2]~q  & \r_f|rf_regs[1][3]~q )) # (!\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][2]~q )))) # (!\r_f|rf_regs[1][1]~q  & (!\r_f|rf_regs[1][3]~q  & 
// (\r_f|rf_regs[1][0]~q  $ (!\r_f|rf_regs[1][2]~q ))))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr3~0 .lut_mask = 16'h6409;
defparam \t2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N24
cycloneive_lcell_comb \t2|WideOr2~0 (
// Equation(s):
// \t2|WideOr2~0_combout  = (\r_f|rf_regs[1][1]~q  & (!\r_f|rf_regs[1][0]~q  & ((!\r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][1]~q  & ((\r_f|rf_regs[1][2]~q  & ((!\r_f|rf_regs[1][3]~q ))) # (!\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][0]~q ))))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr2~0 .lut_mask = 16'h051D;
defparam \t2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N30
cycloneive_lcell_comb \t2|WideOr1~0 (
// Equation(s):
// \t2|WideOr1~0_combout  = (\r_f|rf_regs[1][0]~q  & (!\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][3]~q  & \r_f|rf_regs[1][1]~q ))) # (!\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][3]~q  $ (((\r_f|rf_regs[1][1]~q ) # (!\r_f|rf_regs[1][2]~q )))))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr1~0 .lut_mask = 16'h0741;
defparam \t2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N12
cycloneive_lcell_comb \t2|WideOr0~0 (
// Equation(s):
// \t2|WideOr0~0_combout  = (\r_f|rf_regs[1][0]~q  & ((\r_f|rf_regs[1][1]~q ) # (\r_f|rf_regs[1][2]~q  $ (\r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][0]~q  & ((\r_f|rf_regs[1][3]~q ) # (\r_f|rf_regs[1][2]~q  $ (\r_f|rf_regs[1][1]~q ))))

	.dataa(\r_f|rf_regs[1][0]~q ),
	.datab(\r_f|rf_regs[1][2]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \t2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[8] = \ALUResult[8]~output_o ;

assign ALUResult[9] = \ALUResult[9]~output_o ;

assign ALUResult[10] = \ALUResult[10]~output_o ;

assign ALUResult[11] = \ALUResult[11]~output_o ;

assign ALUResult[12] = \ALUResult[12]~output_o ;

assign ALUResult[13] = \ALUResult[13]~output_o ;

assign ALUResult[14] = \ALUResult[14]~output_o ;

assign ALUResult[15] = \ALUResult[15]~output_o ;

assign ALUResult[16] = \ALUResult[16]~output_o ;

assign ALUResult[17] = \ALUResult[17]~output_o ;

assign ALUResult[18] = \ALUResult[18]~output_o ;

assign ALUResult[19] = \ALUResult[19]~output_o ;

assign ALUResult[20] = \ALUResult[20]~output_o ;

assign ALUResult[21] = \ALUResult[21]~output_o ;

assign ALUResult[22] = \ALUResult[22]~output_o ;

assign ALUResult[23] = \ALUResult[23]~output_o ;

assign ALUResult[24] = \ALUResult[24]~output_o ;

assign ALUResult[25] = \ALUResult[25]~output_o ;

assign ALUResult[26] = \ALUResult[26]~output_o ;

assign ALUResult[27] = \ALUResult[27]~output_o ;

assign ALUResult[28] = \ALUResult[28]~output_o ;

assign ALUResult[29] = \ALUResult[29]~output_o ;

assign ALUResult[30] = \ALUResult[30]~output_o ;

assign ALUResult[31] = \ALUResult[31]~output_o ;

assign RD1[0] = \RD1[0]~output_o ;

assign RD1[1] = \RD1[1]~output_o ;

assign RD1[2] = \RD1[2]~output_o ;

assign RD1[3] = \RD1[3]~output_o ;

assign RD1[4] = \RD1[4]~output_o ;

assign RD1[5] = \RD1[5]~output_o ;

assign RD1[6] = \RD1[6]~output_o ;

assign RD1[7] = \RD1[7]~output_o ;

assign RD1[8] = \RD1[8]~output_o ;

assign RD1[9] = \RD1[9]~output_o ;

assign RD1[10] = \RD1[10]~output_o ;

assign RD1[11] = \RD1[11]~output_o ;

assign RD1[12] = \RD1[12]~output_o ;

assign RD1[13] = \RD1[13]~output_o ;

assign RD1[14] = \RD1[14]~output_o ;

assign RD1[15] = \RD1[15]~output_o ;

assign RD1[16] = \RD1[16]~output_o ;

assign RD1[17] = \RD1[17]~output_o ;

assign RD1[18] = \RD1[18]~output_o ;

assign RD1[19] = \RD1[19]~output_o ;

assign RD1[20] = \RD1[20]~output_o ;

assign RD1[21] = \RD1[21]~output_o ;

assign RD1[22] = \RD1[22]~output_o ;

assign RD1[23] = \RD1[23]~output_o ;

assign RD1[24] = \RD1[24]~output_o ;

assign RD1[25] = \RD1[25]~output_o ;

assign RD1[26] = \RD1[26]~output_o ;

assign RD1[27] = \RD1[27]~output_o ;

assign RD1[28] = \RD1[28]~output_o ;

assign RD1[29] = \RD1[29]~output_o ;

assign RD1[30] = \RD1[30]~output_o ;

assign RD1[31] = \RD1[31]~output_o ;

assign RD2[0] = \RD2[0]~output_o ;

assign RD2[1] = \RD2[1]~output_o ;

assign RD2[2] = \RD2[2]~output_o ;

assign RD2[3] = \RD2[3]~output_o ;

assign RD2[4] = \RD2[4]~output_o ;

assign RD2[5] = \RD2[5]~output_o ;

assign RD2[6] = \RD2[6]~output_o ;

assign RD2[7] = \RD2[7]~output_o ;

assign RD2[8] = \RD2[8]~output_o ;

assign RD2[9] = \RD2[9]~output_o ;

assign RD2[10] = \RD2[10]~output_o ;

assign RD2[11] = \RD2[11]~output_o ;

assign RD2[12] = \RD2[12]~output_o ;

assign RD2[13] = \RD2[13]~output_o ;

assign RD2[14] = \RD2[14]~output_o ;

assign RD2[15] = \RD2[15]~output_o ;

assign RD2[16] = \RD2[16]~output_o ;

assign RD2[17] = \RD2[17]~output_o ;

assign RD2[18] = \RD2[18]~output_o ;

assign RD2[19] = \RD2[19]~output_o ;

assign RD2[20] = \RD2[20]~output_o ;

assign RD2[21] = \RD2[21]~output_o ;

assign RD2[22] = \RD2[22]~output_o ;

assign RD2[23] = \RD2[23]~output_o ;

assign RD2[24] = \RD2[24]~output_o ;

assign RD2[25] = \RD2[25]~output_o ;

assign RD2[26] = \RD2[26]~output_o ;

assign RD2[27] = \RD2[27]~output_o ;

assign RD2[28] = \RD2[28]~output_o ;

assign RD2[29] = \RD2[29]~output_o ;

assign RD2[30] = \RD2[30]~output_o ;

assign RD2[31] = \RD2[31]~output_o ;

assign prode_register_file[0] = \prode_register_file[0]~output_o ;

assign prode_register_file[1] = \prode_register_file[1]~output_o ;

assign prode_register_file[2] = \prode_register_file[2]~output_o ;

assign prode_register_file[3] = \prode_register_file[3]~output_o ;

assign prode_register_file[4] = \prode_register_file[4]~output_o ;

assign prode_register_file[5] = \prode_register_file[5]~output_o ;

assign prode_register_file[6] = \prode_register_file[6]~output_o ;

assign prode_register_file[7] = \prode_register_file[7]~output_o ;

assign prode_register_file[8] = \prode_register_file[8]~output_o ;

assign prode_register_file[9] = \prode_register_file[9]~output_o ;

assign prode_register_file[10] = \prode_register_file[10]~output_o ;

assign prode_register_file[11] = \prode_register_file[11]~output_o ;

assign prode_register_file[12] = \prode_register_file[12]~output_o ;

assign prode_register_file[13] = \prode_register_file[13]~output_o ;

assign prode_register_file[14] = \prode_register_file[14]~output_o ;

assign prode_register_file[15] = \prode_register_file[15]~output_o ;

assign prode_register_file[16] = \prode_register_file[16]~output_o ;

assign prode_register_file[17] = \prode_register_file[17]~output_o ;

assign prode_register_file[18] = \prode_register_file[18]~output_o ;

assign prode_register_file[19] = \prode_register_file[19]~output_o ;

assign prode_register_file[20] = \prode_register_file[20]~output_o ;

assign prode_register_file[21] = \prode_register_file[21]~output_o ;

assign prode_register_file[22] = \prode_register_file[22]~output_o ;

assign prode_register_file[23] = \prode_register_file[23]~output_o ;

assign prode_register_file[24] = \prode_register_file[24]~output_o ;

assign prode_register_file[25] = \prode_register_file[25]~output_o ;

assign prode_register_file[26] = \prode_register_file[26]~output_o ;

assign prode_register_file[27] = \prode_register_file[27]~output_o ;

assign prode_register_file[28] = \prode_register_file[28]~output_o ;

assign prode_register_file[29] = \prode_register_file[29]~output_o ;

assign prode_register_file[30] = \prode_register_file[30]~output_o ;

assign prode_register_file[31] = \prode_register_file[31]~output_o ;

assign prode_data_mem[0] = \prode_data_mem[0]~output_o ;

assign prode_data_mem[1] = \prode_data_mem[1]~output_o ;

assign prode_data_mem[2] = \prode_data_mem[2]~output_o ;

assign prode_data_mem[3] = \prode_data_mem[3]~output_o ;

assign prode_data_mem[4] = \prode_data_mem[4]~output_o ;

assign prode_data_mem[5] = \prode_data_mem[5]~output_o ;

assign prode_data_mem[6] = \prode_data_mem[6]~output_o ;

assign prode_data_mem[7] = \prode_data_mem[7]~output_o ;

assign prode_data_mem[8] = \prode_data_mem[8]~output_o ;

assign prode_data_mem[9] = \prode_data_mem[9]~output_o ;

assign prode_data_mem[10] = \prode_data_mem[10]~output_o ;

assign prode_data_mem[11] = \prode_data_mem[11]~output_o ;

assign prode_data_mem[12] = \prode_data_mem[12]~output_o ;

assign prode_data_mem[13] = \prode_data_mem[13]~output_o ;

assign prode_data_mem[14] = \prode_data_mem[14]~output_o ;

assign prode_data_mem[15] = \prode_data_mem[15]~output_o ;

assign prode_data_mem[16] = \prode_data_mem[16]~output_o ;

assign prode_data_mem[17] = \prode_data_mem[17]~output_o ;

assign prode_data_mem[18] = \prode_data_mem[18]~output_o ;

assign prode_data_mem[19] = \prode_data_mem[19]~output_o ;

assign prode_data_mem[20] = \prode_data_mem[20]~output_o ;

assign prode_data_mem[21] = \prode_data_mem[21]~output_o ;

assign prode_data_mem[22] = \prode_data_mem[22]~output_o ;

assign prode_data_mem[23] = \prode_data_mem[23]~output_o ;

assign prode_data_mem[24] = \prode_data_mem[24]~output_o ;

assign prode_data_mem[25] = \prode_data_mem[25]~output_o ;

assign prode_data_mem[26] = \prode_data_mem[26]~output_o ;

assign prode_data_mem[27] = \prode_data_mem[27]~output_o ;

assign prode_data_mem[28] = \prode_data_mem[28]~output_o ;

assign prode_data_mem[29] = \prode_data_mem[29]~output_o ;

assign prode_data_mem[30] = \prode_data_mem[30]~output_o ;

assign prode_data_mem[31] = \prode_data_mem[31]~output_o ;

assign display_led[0] = \display_led[0]~output_o ;

assign display_led[1] = \display_led[1]~output_o ;

assign display_led[2] = \display_led[2]~output_o ;

assign display_led[3] = \display_led[3]~output_o ;

assign display_led[4] = \display_led[4]~output_o ;

assign display_led[5] = \display_led[5]~output_o ;

assign display_led[6] = \display_led[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
